12:45:53 PM
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/netlist/oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/netlist/oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/netlist/oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/netlist/oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	7
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	7/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 99.9 (sec)

Final Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	7/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 198.72 MHz | Target: 179.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 101.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/netlist/oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 83
used logic cells: 7
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/netlist/oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 83
used logic cells: 7
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 10 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 1 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     4 unrouted : 0 seconds
I1212: Iteration 14 :     3 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/netlist/oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/netlist/oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/netlist/oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/netlist/oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 13:03:27 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":33:2:33:3|Pruning unused bits 6 to 1 of data_rcvd_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:03:28 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:03:28 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:03:28 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:03:29 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 13:03:30 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     283.2 MHz     3.532         inferred     Autoconstr_clkgroup_0     8    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|Found inferred clock spi_test|SCK which controls 8 sequential elements including LEDR. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:03:30 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 13:03:31 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|User-specified initial value defined for instance data_rcvd[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|User-specified initial value defined for instance data_rcvd[0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|User-specified initial value defined for instance byte_rcvd is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  11 /         8


@A: BN291 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               8          data_rcvd[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.62ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 13:03:32 2018
#


Top view:               spi_test
Requested Frequency:    178.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.991

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       178.1 MHz     151.4 MHz     5.615         6.606         -0.991     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.615       -0.991  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                              Arrival           
Instance         Reference        Type        Pin     Net              Time        Slack 
                 Clock                                                                   
-----------------------------------------------------------------------------------------
bit_count[0]     spi_test|SCK     SB_DFF      Q       bit_count[0]     0.796       -0.991
bit_count[1]     spi_test|SCK     SB_DFF      Q       bit_count[1]     0.796       -0.960
bit_count[2]     spi_test|SCK     SB_DFF      Q       bit_count[2]     0.796       -0.929
data_rcvd[0]     spi_test|SCK     SB_DFFE     Q       data_rcvd[0]     0.796       -0.867
data_rcvd[7]     spi_test|SCK     SB_DFFE     Q       data_rcvd[7]     0.796       -0.836
byte_rcvd        spi_test|SCK     SB_DFF      Q       byte_rcvd        0.796       1.093 
=========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                    Required           
Instance         Reference        Type        Pin     Net                    Time         Slack 
                 Clock                                                                          
------------------------------------------------------------------------------------------------
data_rcvd[0]     spi_test|SCK     SB_DFFE     D       data_rcvd_3[0]         5.460        -0.991
data_rcvd[7]     spi_test|SCK     SB_DFFE     D       data_rcvd_3[7]         5.460        -0.960
byte_rcvd        spi_test|SCK     SB_DFF      D       byte_rcvd_0_sqmuxa     5.460        0.897 
bit_count[0]     spi_test|SCK     SB_DFF      D       bit_count              5.460        0.969 
bit_count[1]     spi_test|SCK     SB_DFF      D       bit_count_0            5.460        0.969 
bit_count[2]     spi_test|SCK     SB_DFF      D       bit_count_1            5.460        0.969 
LEDG_e_0         spi_test|SCK     SB_DFFE     D       data_rcvd[7]           5.460        2.096 
LEDR_e_0         spi_test|SCK     SB_DFFE     D       data_rcvd[0]           5.460        2.096 
LEDG_e_0         spi_test|SCK     SB_DFFE     E       byte_rcvd              5.615        2.251 
LEDR_e_0         spi_test|SCK     SB_DFFE     E       byte_rcvd              5.615        2.251 
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.991

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            data_rcvd[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
bit_count[0]           SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]           Net         -        -       1.599     -           6         
data_rcvd_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
data_rcvd_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
data_rcvd_RNO_0[0]     Net         -        -       1.371     -           1         
data_rcvd_RNO[0]       SB_LUT4     I1       In      -         4.355       -         
data_rcvd_RNO[0]       SB_LUT4     O        Out     0.589     4.944       -         
data_rcvd_3[0]         Net         -        -       1.507     -           1         
data_rcvd[0]           SB_DFFE     D        In      -         6.451       -         
====================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            data_rcvd[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
bit_count[1]           SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]           Net         -        -       1.599     -           5         
data_rcvd_RNO_0[0]     SB_LUT4     I2       In      -         2.395       -         
data_rcvd_RNO_0[0]     SB_LUT4     O        Out     0.558     2.953       -         
data_rcvd_RNO_0[0]     Net         -        -       1.371     -           1         
data_rcvd_RNO[0]       SB_LUT4     I1       In      -         4.324       -         
data_rcvd_RNO[0]       SB_LUT4     O        Out     0.589     4.913       -         
data_rcvd_3[0]         Net         -        -       1.507     -           1         
data_rcvd[0]           SB_DFFE     D        In      -         6.420       -         
====================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            data_rcvd[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
bit_count[0]           SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]           Net         -        -       1.599     -           6         
data_rcvd_RNO_0[7]     SB_LUT4     I1       In      -         2.395       -         
data_rcvd_RNO_0[7]     SB_LUT4     O        Out     0.589     2.984       -         
data_rcvd_RNO_0[7]     Net         -        -       1.371     -           1         
data_rcvd_RNO[7]       SB_LUT4     I2       In      -         4.355       -         
data_rcvd_RNO[7]       SB_LUT4     O        Out     0.558     4.913       -         
data_rcvd_3[7]         Net         -        -       1.507     -           1         
data_rcvd[7]           SB_DFFE     D        In      -         6.420       -         
====================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            data_rcvd[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
bit_count[2]           SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]           Net         -        -       1.599     -           4         
data_rcvd_RNO_0[7]     SB_LUT4     I2       In      -         2.395       -         
data_rcvd_RNO_0[7]     SB_LUT4     O        Out     0.558     2.953       -         
data_rcvd_RNO_0[7]     Net         -        -       1.371     -           1         
data_rcvd_RNO[7]       SB_LUT4     I2       In      -         4.324       -         
data_rcvd_RNO[7]       SB_LUT4     O        Out     0.558     4.882       -         
data_rcvd_3[7]         Net         -        -       1.507     -           1         
data_rcvd[7]           SB_DFFE     D        In      -         6.389       -         
====================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.867

    Number of logic level(s):                2
    Starting point:                          data_rcvd[0] / Q
    Ending point:                            data_rcvd[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
data_rcvd[0]           SB_DFFE     Q        Out     0.796     0.796       -         
data_rcvd[0]           Net         -        -       1.599     -           3         
data_rcvd_RNO_0[0]     SB_LUT4     I3       In      -         2.395       -         
data_rcvd_RNO_0[0]     SB_LUT4     O        Out     0.465     2.860       -         
data_rcvd_RNO_0[0]     Net         -        -       1.371     -           1         
data_rcvd_RNO[0]       SB_LUT4     I1       In      -         4.231       -         
data_rcvd_RNO[0]       SB_LUT4     O        Out     0.589     4.820       -         
data_rcvd_3[0]         Net         -        -       1.507     -           1         
data_rcvd[0]           SB_DFFE     D        In      -         6.327       -         
====================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          4 uses
SB_DFFE         4 uses
SB_LUT4         9 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   8 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 9 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 9 = 9 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:03:32 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.6 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	11/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 188.85 MHz | Target: 177.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 85
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 85
used logic cells: 11
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 14 
I1212: Iteration  1 :     5 unrouted : 0 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     5 unrouted : 0 seconds
I1212: Iteration  5 :     5 unrouted : 0 seconds
I1212: Iteration  6 :     5 unrouted : 0 seconds
I1212: Iteration  7 :     5 unrouted : 0 seconds
I1212: Iteration  8 :     5 unrouted : 0 seconds
I1212: Iteration  9 :     5 unrouted : 0 seconds
I1212: Iteration 10 :     5 unrouted : 0 seconds
I1212: Iteration 11 :     5 unrouted : 0 seconds
I1212: Iteration 12 :     5 unrouted : 0 seconds
I1212: Iteration 13 :     5 unrouted : 0 seconds
I1212: Iteration 14 :     5 unrouted : 0 seconds
I1212: Iteration 15 :     5 unrouted : 0 seconds
I1212: Iteration 16 :     3 unrouted : 0 seconds
I1212: Iteration 17 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 13:28:23 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":52:9:52:11|Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":52:1:52:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":56:6:56:7|Referenced variable rx is not in sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":54:6:54:14|Referenced variable byte_rcvd is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":28:8:28:14|Signal reading is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":29:8:29:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":35:2:35:3|Pruning unused bits 6 to 1 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":54:2:54:3|Latch generated from process for signal LEDR; possible missing assignment in an if or case statement.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":54:2:54:3|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":54:2:54:3|All reachable assignments to byte_rcvd are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":26:8:26:16|Multiple non-tristate drivers for net byte_rcvd in spi_test
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":26:8:26:16|Unresolved tristate drivers for net byte_rcvd in spi_test

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:28:23 2018

###########################################################]
@E: MF420 |Netlist read from file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:28:23 2018

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:28:23 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 13:28:58 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":52:9:52:11|Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":52:1:52:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":56:6:56:7|Referenced variable rx is not in sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":54:6:54:14|Referenced variable byte_rcvd is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":28:8:28:14|Signal reading is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":29:8:29:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":35:2:35:3|Pruning unused bits 6 to 1 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":54:2:54:3|Latch generated from process for signal LEDR; possible missing assignment in an if or case statement.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":54:2:54:3|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":54:2:54:3|All reachable assignments to byte_rcvd are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":26:8:26:16|Multiple non-tristate drivers for net byte_rcvd in spi_test
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":26:8:26:16|Unresolved tristate drivers for net byte_rcvd in spi_test

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:28:58 2018

###########################################################]
@E: MF420 |Netlist read from file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:28:58 2018

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:28:58 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 13:31:41 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":142:49:142:49|No identifier "ref_clk" in scope
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:31:41 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:31:41 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 13:32:09 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":143:12:143:17|Signal outclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":143:4:143:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":145:17:145:19|Referenced variable sck is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:14|Signal reading is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":131:8:131:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:8:135:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":142:1:142:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":145:2:145:3|Pruning unused bits 6 to 1 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":160:2:160:3|Latch generated from process for signal LEDR; possible missing assignment in an if or case statement.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":160:2:160:3|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:32:10 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:32:10 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:32:10 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:32:11 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 13:32:11 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                           Clock                     Clock
Clock                                Frequency     Period        Type                            Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
spi_test|SCK                         283.2 MHz     3.532         inferred                        Autoconstr_clkgroup_0     6    
spi_test|byte_rcvd_derived_clock     283.2 MHz     3.532         derived (from spi_test|SCK)     Autoconstr_clkgroup_0     2    
================================================================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including rx[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:32:11 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 13:32:12 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance rx[0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance byte_rcvd is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|Incompatible asynchronous control logic preventing generated clock conversion of LEDR (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  11 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDR_c
1) instance LEDR_latch (in view: work.spi_test(behavioral)), output net LEDR_c (in view: work.spi_test(behavioral))
    net        LEDR_c
    input  pin LEDR_latch/I1
    instance   LEDR_latch (cell SB_LUT4)
    output pin LEDR_latch/O
    net        LEDR_c
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
2) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          rx[0]          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDR_c
1) instance rx_RNI109J[0] (in view: work.spi_test(behavioral)), output net LEDR_c (in view: work.spi_test(behavioral))
    net        LEDR_c
    input  pin rx_RNI109J[0]/I1
    instance   rx_RNI109J[0] (cell SB_LUT4)
    output pin rx_RNI109J[0]/O
    net        LEDR_c
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
2) instance rx_RNI879J[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNI879J[7]/I1
    instance   rx_RNI879J[7] (cell SB_LUT4)
    output pin rx_RNI879J[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 5.62ns. Please declare a user-defined clock on object "p:SCK"
@N: MT615 |Found clock spi_test|byte_rcvd_derived_clock with period 5.62ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 13:32:12 2018
#


Top view:               spi_test
Requested Frequency:    178.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.991

                                     Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                       Frequency     Frequency     Period        Period        Slack      Type                            Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_test|SCK                         178.1 MHz     151.4 MHz     5.615         6.606         -0.991     inferred                        Autoconstr_clkgroup_0
spi_test|byte_rcvd_derived_clock     178.1 MHz     NA            5.615         NA            NA         derived (from spi_test|SCK)     Autoconstr_clkgroup_0
=============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.615       -0.991  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                              Arrival           
Instance         Reference        Type        Pin     Net              Time        Slack 
                 Clock                                                                   
-----------------------------------------------------------------------------------------
bit_count[0]     spi_test|SCK     SB_DFF      Q       bit_count[0]     0.796       -0.991
bit_count[1]     spi_test|SCK     SB_DFF      Q       bit_count[1]     0.796       -0.960
bit_count[2]     spi_test|SCK     SB_DFF      Q       bit_count[2]     0.796       -0.929
rx[0]            spi_test|SCK     SB_DFFE     Q       rx[0]            0.796       -0.867
rx[7]            spi_test|SCK     SB_DFFE     Q       rx[7]            0.796       -0.836
=========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                               Required           
Instance         Reference        Type        Pin     Net               Time         Slack 
                 Clock                                                                     
-------------------------------------------------------------------------------------------
rx[0]            spi_test|SCK     SB_DFFE     D       rx_3[0]           5.460        -0.991
rx[7]            spi_test|SCK     SB_DFFE     D       rx_3[7]           5.460        -0.960
byte_rcvd        spi_test|SCK     SB_DFFR     D       byte_rcvd_RNO     5.460        0.897 
bit_count[0]     spi_test|SCK     SB_DFF      D       bit_count         5.460        0.969 
bit_count[1]     spi_test|SCK     SB_DFF      D       bit_count_0       5.460        0.969 
bit_count[2]     spi_test|SCK     SB_DFF      D       bit_count_1       5.460        0.969 
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.991

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           6         
rx_RNO_0[0]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.355       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.944       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.451       -         
================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           5         
rx_RNO_0[0]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.324       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.913       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           6         
rx_RNO_0[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_0[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           4         
rx_RNO_0[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_0[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.867

    Number of logic level(s):                2
    Starting point:                          rx[0] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[0]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[0]              Net         -        -       1.599     -           3         
rx_RNO_0[0]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.231       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.820       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          3 uses
SB_DFFE         2 uses
SB_DFFR         1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1
   spi_test|byte_rcvd_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:32:12 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 9 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 13:33:33 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":143:12:143:17|Signal outclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":143:4:143:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":145:17:145:19|Referenced variable sck is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:14|Signal reading is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":131:8:131:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:8:135:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":145:2:145:3|Pruning unused bits 6 to 1 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":160:2:160:3|Latch generated from process for signal LEDR; possible missing assignment in an if or case statement.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":160:2:160:3|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:33:34 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:33:34 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:33:34 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:33:35 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 13:33:35 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"d:\fpga code\spi\testspi2.vhd":142:1:142:10|Removing instance mypll_inst (in view: work.spi_test(behavioral)) of type view:work.mypll(behavior) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                           Clock                     Clock
Clock                                Frequency     Period        Type                            Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
spi_test|SCK                         283.2 MHz     3.532         inferred                        Autoconstr_clkgroup_0     6    
spi_test|byte_rcvd_derived_clock     283.2 MHz     3.532         derived (from spi_test|SCK)     Autoconstr_clkgroup_0     2    
================================================================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including rx[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:33:35 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 13:33:36 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance rx[0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance byte_rcvd is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|Incompatible asynchronous control logic preventing generated clock conversion of LEDR (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  11 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDR_c
1) instance LEDR_latch (in view: work.spi_test(behavioral)), output net LEDR_c (in view: work.spi_test(behavioral))
    net        LEDR_c
    input  pin LEDR_latch/I1
    instance   LEDR_latch (cell SB_LUT4)
    output pin LEDR_latch/O
    net        LEDR_c
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
2) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          rx[0]          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDR_c
1) instance rx_RNI109J[0] (in view: work.spi_test(behavioral)), output net LEDR_c (in view: work.spi_test(behavioral))
    net        LEDR_c
    input  pin rx_RNI109J[0]/I1
    instance   rx_RNI109J[0] (cell SB_LUT4)
    output pin rx_RNI109J[0]/O
    net        LEDR_c
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
2) instance rx_RNI879J[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNI879J[7]/I1
    instance   rx_RNI879J[7] (cell SB_LUT4)
    output pin rx_RNI879J[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 5.62ns. Please declare a user-defined clock on object "p:SCK"
@N: MT615 |Found clock spi_test|byte_rcvd_derived_clock with period 5.62ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 13:33:36 2018
#


Top view:               spi_test
Requested Frequency:    178.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.991

                                     Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                       Frequency     Frequency     Period        Period        Slack      Type                            Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_test|SCK                         178.1 MHz     151.4 MHz     5.615         6.606         -0.991     inferred                        Autoconstr_clkgroup_0
spi_test|byte_rcvd_derived_clock     178.1 MHz     NA            5.615         NA            NA         derived (from spi_test|SCK)     Autoconstr_clkgroup_0
=============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.615       -0.991  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                              Arrival           
Instance         Reference        Type        Pin     Net              Time        Slack 
                 Clock                                                                   
-----------------------------------------------------------------------------------------
bit_count[0]     spi_test|SCK     SB_DFF      Q       bit_count[0]     0.796       -0.991
bit_count[1]     spi_test|SCK     SB_DFF      Q       bit_count[1]     0.796       -0.960
bit_count[2]     spi_test|SCK     SB_DFF      Q       bit_count[2]     0.796       -0.929
rx[0]            spi_test|SCK     SB_DFFE     Q       rx[0]            0.796       -0.867
rx[7]            spi_test|SCK     SB_DFFE     Q       rx[7]            0.796       -0.836
=========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                               Required           
Instance         Reference        Type        Pin     Net               Time         Slack 
                 Clock                                                                     
-------------------------------------------------------------------------------------------
rx[0]            spi_test|SCK     SB_DFFE     D       rx_3[0]           5.460        -0.991
rx[7]            spi_test|SCK     SB_DFFE     D       rx_3[7]           5.460        -0.960
byte_rcvd        spi_test|SCK     SB_DFFR     D       byte_rcvd_RNO     5.460        0.897 
bit_count[0]     spi_test|SCK     SB_DFF      D       bit_count         5.460        0.969 
bit_count[1]     spi_test|SCK     SB_DFF      D       bit_count_0       5.460        0.969 
bit_count[2]     spi_test|SCK     SB_DFF      D       bit_count_1       5.460        0.969 
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.991

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           6         
rx_RNO_0[0]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.355       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.944       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.451       -         
================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           5         
rx_RNO_0[0]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.324       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.913       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           6         
rx_RNO_0[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_0[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           4         
rx_RNO_0[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_0[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.867

    Number of logic level(s):                2
    Starting point:                          rx[0] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[0]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[0]              Net         -        -       1.599     -           3         
rx_RNO_0[0]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.231       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.820       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          3 uses
SB_DFFE         2 uses
SB_DFFR         1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1
   spi_test|byte_rcvd_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:33:36 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 13:33:42 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":143:12:143:17|Signal outclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":143:4:143:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":145:17:145:19|Referenced variable sck is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:14|Signal reading is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":131:8:131:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:8:135:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":145:2:145:3|Pruning unused bits 6 to 1 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":160:2:160:3|Latch generated from process for signal LEDR; possible missing assignment in an if or case statement.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":160:2:160:3|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:33:43 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:33:43 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:33:43 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:33:44 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 13:33:44 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"d:\fpga code\spi\testspi2.vhd":142:1:142:10|Removing instance mypll_inst (in view: work.spi_test(behavioral)) of type view:work.mypll(behavior) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                           Clock                     Clock
Clock                                Frequency     Period        Type                            Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
spi_test|SCK                         283.2 MHz     3.532         inferred                        Autoconstr_clkgroup_0     6    
spi_test|byte_rcvd_derived_clock     283.2 MHz     3.532         derived (from spi_test|SCK)     Autoconstr_clkgroup_0     2    
================================================================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including rx[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:33:44 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 13:33:44 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance rx[0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance byte_rcvd is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|Incompatible asynchronous control logic preventing generated clock conversion of LEDR (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  11 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDR_c
1) instance LEDR_latch (in view: work.spi_test(behavioral)), output net LEDR_c (in view: work.spi_test(behavioral))
    net        LEDR_c
    input  pin LEDR_latch/I1
    instance   LEDR_latch (cell SB_LUT4)
    output pin LEDR_latch/O
    net        LEDR_c
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
2) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          rx[0]          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDR_c
1) instance rx_RNI109J[0] (in view: work.spi_test(behavioral)), output net LEDR_c (in view: work.spi_test(behavioral))
    net        LEDR_c
    input  pin rx_RNI109J[0]/I1
    instance   rx_RNI109J[0] (cell SB_LUT4)
    output pin rx_RNI109J[0]/O
    net        LEDR_c
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
2) instance rx_RNI879J[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNI879J[7]/I1
    instance   rx_RNI879J[7] (cell SB_LUT4)
    output pin rx_RNI879J[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 5.62ns. Please declare a user-defined clock on object "p:SCK"
@N: MT615 |Found clock spi_test|byte_rcvd_derived_clock with period 5.62ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 13:33:45 2018
#


Top view:               spi_test
Requested Frequency:    178.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.991

                                     Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                       Frequency     Frequency     Period        Period        Slack      Type                            Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_test|SCK                         178.1 MHz     151.4 MHz     5.615         6.606         -0.991     inferred                        Autoconstr_clkgroup_0
spi_test|byte_rcvd_derived_clock     178.1 MHz     NA            5.615         NA            NA         derived (from spi_test|SCK)     Autoconstr_clkgroup_0
=============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.615       -0.991  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                              Arrival           
Instance         Reference        Type        Pin     Net              Time        Slack 
                 Clock                                                                   
-----------------------------------------------------------------------------------------
bit_count[0]     spi_test|SCK     SB_DFF      Q       bit_count[0]     0.796       -0.991
bit_count[1]     spi_test|SCK     SB_DFF      Q       bit_count[1]     0.796       -0.960
bit_count[2]     spi_test|SCK     SB_DFF      Q       bit_count[2]     0.796       -0.929
rx[0]            spi_test|SCK     SB_DFFE     Q       rx[0]            0.796       -0.867
rx[7]            spi_test|SCK     SB_DFFE     Q       rx[7]            0.796       -0.836
=========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                               Required           
Instance         Reference        Type        Pin     Net               Time         Slack 
                 Clock                                                                     
-------------------------------------------------------------------------------------------
rx[0]            spi_test|SCK     SB_DFFE     D       rx_3[0]           5.460        -0.991
rx[7]            spi_test|SCK     SB_DFFE     D       rx_3[7]           5.460        -0.960
byte_rcvd        spi_test|SCK     SB_DFFR     D       byte_rcvd_RNO     5.460        0.897 
bit_count[0]     spi_test|SCK     SB_DFF      D       bit_count         5.460        0.969 
bit_count[1]     spi_test|SCK     SB_DFF      D       bit_count_0       5.460        0.969 
bit_count[2]     spi_test|SCK     SB_DFF      D       bit_count_1       5.460        0.969 
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.991

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           6         
rx_RNO_0[0]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.355       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.944       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.451       -         
================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           5         
rx_RNO_0[0]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.324       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.913       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           6         
rx_RNO_0[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_0[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           4         
rx_RNO_0[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_0[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.867

    Number of logic level(s):                2
    Starting point:                          rx[0] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[0]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[0]              Net         -        -       1.599     -           3         
rx_RNO_0[0]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.231       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.820       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          3 uses
SB_DFFE         2 uses
SB_DFFR         1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1
   spi_test|byte_rcvd_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:33:45 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 9 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 13:34:31 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Top entity is set to Blink.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\blinky\blinky.vhdl":134:27:134:29|led is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Synthesizing work.blink.behavior.
@W: CD638 :"D:\FPGA Code\blinky\blinky.vhdl":119:10:119:14|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\blinky\blinky.vhdl":120:9:120:14|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\blinky\blinky.vhdl":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\blinky\blinky.vhdl":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\blinky\blinky.vhdl":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\blinky\blinky.vhdl":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\blinky\blinky.vhdl":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.blink.behavior
@N: CL189 :"D:\FPGA Code\blinky\blinky.vhdl":130:8:130:9|Register bit count(23) is always 0.
@W: CL260 :"D:\FPGA Code\blinky\blinky.vhdl":130:8:130:9|Pruning register bit 23 of count(23 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:34:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Selected library: work cell: Blink view behavior as top level
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Selected library: work cell: Blink view behavior as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:34:31 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:34:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Selected library: work cell: Blink view behavior as top level
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Selected library: work cell: Blink view behavior as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:34:33 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 13:34:33 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Blink

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                            Clock                     Clock
Clock                              Frequency     Period        Type                             Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
Blink|ref_clk                      53.4 MHz      18.729        inferred                         Autoconstr_clkgroup_0     0    
mypll|PLLOUTCORE_derived_clock     213.6 MHz     4.682         derived (from Blink|ref_clk)     Autoconstr_clkgroup_0     24   
===============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:34:33 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 13:34:33 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.07ns		  48 /        24
   2		0h:00m:00s		    -2.07ns		  48 /        24

   3		0h:00m:00s		    -2.07ns		  48 /        24


   4		0h:00m:00s		    -2.05ns		  48 /        24
@N: FX1017 :"d:\fpga code\blinky\blinky.vhdl":125:1:125:10|SB_GB inserted on the net clk_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           24         count[0]       
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Blink|ref_clk with period 8.94ns. Please declare a user-defined clock on object "p:ref_clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 8.94ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 13:34:34 2018
#


Top view:               Blink
Requested Frequency:    111.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.577

                                   Requested     Estimated     Requested     Estimated                 Clock                            Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                             Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Blink|ref_clk                      111.9 MHz     NA            8.939         NA            DCM/PLL     inferred                         Autoconstr_clkgroup_0
mypll|PLLOUTCORE_derived_clock     111.9 MHz     95.1 MHz      8.939         10.516        -1.577      derived (from Blink|ref_clk)     Autoconstr_clkgroup_0
=============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  8.939       -1.577  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

              Starting                                                            Arrival           
Instance      Reference                          Type       Pin     Net           Time        Slack 
              Clock                                                                                 
----------------------------------------------------------------------------------------------------
count[8]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[8]      0.796       -1.577
count[9]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[9]      0.796       -1.505
count[10]     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[10]     0.796       -1.474
count[18]     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[18]     0.796       -1.474
count[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[1]      0.796       -1.416
count[19]     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[19]     0.796       -1.402
count[11]     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[11]     0.796       -1.381
count[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[0]      0.796       -1.223
count[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[2]      0.796       -1.216
count[3]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[3]      0.796       -1.016
====================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                          Type       Pin     Net             Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
count[22]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[22]     8.784        -1.577
count[12]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[12]     8.784        -1.505
count[13]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[13]     8.784        -1.505
count[14]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[14]     8.784        -1.505
count[17]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[17]     8.784        -1.505
count[20]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[20]     8.784        -1.505
count[21]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[21]     8.784        -1.505
count[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[0]      8.784        -1.412
count[5]      mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[5]      8.784        -1.412
count[6]      mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[6]      8.784        -1.412
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.361
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.577

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNO_0[22]                 SB_LUT4     I0       In      -         6.263       -         
count_RNO_0[22]                 SB_LUT4     O        Out     0.661     6.925       -         
count_RNO_0[22]                 Net         -        -       1.371     -           1         
count_RNO[22]                   SB_LUT4     I2       In      -         8.296       -         
count_RNO[22]                   SB_LUT4     O        Out     0.558     8.854       -         
count_3[22]                     Net         -        -       1.507     -           1         
count[22]                       SB_DFF      D        In      -         10.361      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.516 is 3.297(31.4%) logic and 7.219(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[9] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[9]                        SB_DFF      Q        Out     0.796     0.796       -         
count[9]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I1       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.589     2.984       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.355       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.820       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNO_0[22]                 SB_LUT4     I0       In      -         6.191       -         
count_RNO_0[22]                 SB_LUT4     O        Out     0.661     6.853       -         
count_RNO_0[22]                 Net         -        -       1.371     -           1         
count_RNO[22]                   SB_LUT4     I2       In      -         8.224       -         
count_RNO[22]                   SB_LUT4     O        Out     0.558     8.782       -         
count_3[22]                     Net         -        -       1.507     -           1         
count[22]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[12] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[12]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[12]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[12]                     Net         -        -       1.507     -           1         
count[12]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[21]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[21]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[21]                     Net         -        -       1.507     -           1         
count[21]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[20]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[20]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[20]                     Net         -        -       1.507     -           1         
count[20]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Blink 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_CARRY        21 uses
SB_DFF          24 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         45 uses

I/O ports: 3
I/O primitives: 3
SB_IO          2 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   Blink|ref_clk: 1
   mypll|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:34:34 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 9 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: pin LEDG doesn't exist in the design netlist.ignoring the set_io command on line 10 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: pin SS doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: pin LEDR doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: pin MISO doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: pin MOwSI doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: pin SCK doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-Blink...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Blink

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name Blink
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 13:38:23 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\blinky\blinky.vhdl changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\blinky\blinky.vhdl changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:14|Signal reading is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":131:8:131:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:8:135:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":145:2:145:3|Pruning unused bits 6 to 1 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":127:67:127:67|Pruning unused bits 6 to 1 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":160:2:160:3|Latch generated from process for signal LEDR; possible missing assignment in an if or case statement.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":160:2:160:3|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:38:23 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:38:23 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:38:23 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 13:38:24 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 13:38:25 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                                             Clock                     Clock
Clock                                Frequency     Period        Type                                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock       283.2 MHz     3.532         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     6    
spi_test|byte_rcvd_derived_clock     283.2 MHz     3.532         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     2    
spi_test|clk                         70.8 MHz      14.126        inferred                                          Autoconstr_clkgroup_0     0    
==================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:38:25 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 13:38:25 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance rx[0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":145:2:145:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|User-specified initial value defined for instance byte_rcvd is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":160:2:160:3|Incompatible asynchronous control logic preventing generated clock conversion of LEDR (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  11 /         6



Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDR_c
1) instance LEDR_latch (in view: work.spi_test(behavioral)), output net LEDR_c (in view: work.spi_test(behavioral))
    net        LEDR_c
    input  pin LEDR_latch/I1
    instance   LEDR_latch (cell SB_LUT4)
    output pin LEDR_latch/O
    net        LEDR_c
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
2) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           6          rx[0]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDR_c
1) instance rx_RNI109J[0] (in view: work.spi_test(behavioral)), output net LEDR_c (in view: work.spi_test(behavioral))
    net        LEDR_c
    input  pin rx_RNI109J[0]/I1
    instance   rx_RNI109J[0] (cell SB_LUT4)
    output pin rx_RNI109J[0]/O
    net        LEDR_c
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
2) instance rx_RNI879J[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNI879J[7]/I1
    instance   rx_RNI879J[7] (cell SB_LUT4)
    output pin rx_RNI879J[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.62ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|byte_rcvd_derived_clock with period 5.62ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.62ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 13:38:26 2018
#


Top view:               spi_test
Requested Frequency:    178.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.991

                                     Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock       178.1 MHz     151.4 MHz     5.615         6.606         -0.991      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|byte_rcvd_derived_clock     178.1 MHz     NA            5.615         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                         178.1 MHz     NA            5.615         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.615       -0.991  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                Arrival           
Instance         Reference                          Type        Pin     Net              Time        Slack 
                 Clock                                                                                     
-----------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[0]     0.796       -0.991
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[1]     0.796       -0.960
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[2]     0.796       -0.929
rx[0]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       rx[0]            0.796       -0.867
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       rx[7]            0.796       -0.836
===========================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                 Required           
Instance         Reference                          Type        Pin     Net               Time         Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
rx[0]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       rx_3[0]           5.460        -0.991
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       rx_3[7]           5.460        -0.960
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       byte_rcvd_RNO     5.460        0.897 
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count         5.460        0.969 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_0       5.460        0.969 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_1       5.460        0.969 
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.991

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           6         
rx_RNO_0[0]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.355       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.944       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.451       -         
================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           5         
rx_RNO_0[0]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.324       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.913       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           6         
rx_RNO_0[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_0[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           4         
rx_RNO_0[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_0[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.867

    Number of logic level(s):                2
    Starting point:                          rx[0] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[0]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[0]              Net         -        -       1.599     -           3         
rx_RNO_0[0]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.231       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.820       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          3 uses
SB_DFFE         2 uses
SB_DFFR         1 use
VCC             1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 6
   spi_test|byte_rcvd_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 13:38:26 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 9 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:SCK, when loading IO constraint.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for SCK, as it is not connected to any PAD
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	12
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	6
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	12/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNI109J[0]_LC_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNI879J[7]_LC_6", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNI109J[0]_LC_5/in1" to pin "rx_RNI109J[0]_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rx_RNI879J[7]_LC_6/in1" to pin "rx_RNI879J[7]_LC_6/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 60.4 (sec)

Final Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	12/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 188.94 MHz | Target: 711.74 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 711.74 MHz
Clock: spi_test|byte_rcvd_derived_clock | Frequency: N/A | Target: 177.94 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 177.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 61.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 12
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name spi_test
Ignore unconnected port:SCK, when loading IO constraint.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 12
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNI879J_7_LC_11_18_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNI109J_0_LC_11_18_2", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNI879J_7_LC_11_18_5/in1" to pin "rx_RNI879J_7_LC_11_18_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rx_RNI109J_0_LC_11_18_2/in1" to pin "rx_RNI109J_0_LC_11_18_2/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 15 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 0 seconds
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "rx_RNI879J_7_LC_11_18_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNI109J_0_LC_11_18_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNI879J_7_LC_11_18_5/in0" to pin "rx_RNI879J_7_LC_11_18_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rx_RNI109J_0_LC_11_18_2/in1" to pin "rx_RNI109J_0_LC_11_18_2/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Lpc file:  "D:\ICEcube2\sbt_backend\Projects\SPITEST/SSPI.lpc" 
cmd:  "D:\ICEcube2\LSE\bin\nt\ipgen.exe" 
arguments: "-n SSPI -lang verilog -arch ICE40UP -type serialbus -freq 48 -i2c none -i2c_general_call_enable none -i2c_wakeup_enable none -i2c_iobuffer both -i2c_rate_left 100 -i2c_rate_right 100 -i2c_addr_left 10000 -i2c_addr_right 10000 -i2c_arbitration_lost none -i2c_txrx_ready none -i2c_overrun none -i2c_general_call none -i2c_sda_input both -i2c_sda_output none -i2c_scl_input none -spi left -spi_slave both -spi_master none -spi_rate_left 1 -spi_rate_right 1 -spi_cs_left 1 -spi_cs_right 1 -spi_tx_ready none -spi_tx_overrun none -spi_rx_ready none -spi_rx_overrun none -spi_wakeup_enable none -spi_lsb_first none -spi_phase_adj none -spi_inv_clk none -spi_hand_shake none -spi_iobuffer both" 
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:03:49 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CG103 :"D:\FPGA Code\SPI\testSPI2.vhd":155:17:155:17|Expecting expression
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:03:50 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:03:50 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:04:11 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Pruning unused bits 6 to 1 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":158:4:158:5|Pruning unused bits 6 to 1 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":178:2:178:3|Latch generated from process for signal LEDR; possible missing assignment in an if or case statement.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":178:2:178:3|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Register bit MISO is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:04:11 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:04:11 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:04:11 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:04:12 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 14:04:12 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                                             Clock                     Clock
Clock                                Frequency     Period        Type                                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock       283.2 MHz     3.532         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     6    
spi_test|byte_rcvd_derived_clock     283.2 MHz     3.532         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     2    
spi_test|clk                         70.8 MHz      14.126        inferred                                          Autoconstr_clkgroup_0     0    
==================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:04:13 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 14:04:13 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":178:2:178:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":178:2:178:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance rx[0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":178:2:178:3|User-specified initial value defined for instance byte_rcvd is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":178:2:178:3|Incompatible asynchronous control logic preventing generated clock conversion of LEDR (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  11 /         6



Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDR_c
1) instance LEDR_latch (in view: work.spi_test(behavioral)), output net LEDR_c (in view: work.spi_test(behavioral))
    net        LEDR_c
    input  pin LEDR_latch/I1
    instance   LEDR_latch (cell SB_LUT4)
    output pin LEDR_latch/O
    net        LEDR_c
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
2) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           6          rx[0]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDR_c
1) instance rx_RNI109J[0] (in view: work.spi_test(behavioral)), output net LEDR_c (in view: work.spi_test(behavioral))
    net        LEDR_c
    input  pin rx_RNI109J[0]/I1
    instance   rx_RNI109J[0] (cell SB_LUT4)
    output pin rx_RNI109J[0]/O
    net        LEDR_c
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
2) instance rx_RNI879J[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNI879J[7]/I1
    instance   rx_RNI879J[7] (cell SB_LUT4)
    output pin rx_RNI879J[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.62ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|byte_rcvd_derived_clock with period 5.62ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.62ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 14:04:14 2018
#


Top view:               spi_test
Requested Frequency:    178.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.991

                                     Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock       178.1 MHz     151.4 MHz     5.615         6.606         -0.991      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|byte_rcvd_derived_clock     178.1 MHz     NA            5.615         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                         178.1 MHz     NA            5.615         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.615       -0.991  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                Arrival           
Instance         Reference                          Type        Pin     Net              Time        Slack 
                 Clock                                                                                     
-----------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[0]     0.796       -0.991
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[1]     0.796       -0.960
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[2]     0.796       -0.929
rx[0]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       rx[0]            0.796       -0.867
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       rx[7]            0.796       -0.836
===========================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                 Required           
Instance         Reference                          Type        Pin     Net               Time         Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
rx[0]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       rx_3[0]           5.460        -0.991
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       rx_3[7]           5.460        -0.960
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       byte_rcvd_RNO     5.460        0.897 
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count         5.460        0.969 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_0       5.460        0.969 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_1       5.460        0.969 
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.991

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           6         
rx_RNO_0[0]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.355       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.944       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.451       -         
================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           5         
rx_RNO_0[0]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.324       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.913       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           6         
rx_RNO_0[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_0[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           4         
rx_RNO_0[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_0[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.615
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.460

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.867

    Number of logic level(s):                2
    Starting point:                          rx[0] / Q
    Ending point:                            rx[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[0]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[0]              Net         -        -       1.599     -           3         
rx_RNO_0[0]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_0[0]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_0[0]        Net         -        -       1.371     -           1         
rx_RNO[0]          SB_LUT4     I1       In      -         4.231       -         
rx_RNO[0]          SB_LUT4     O        Out     0.589     4.820       -         
rx_3[0]            Net         -        -       1.507     -           1         
rx[0]              SB_DFFE     D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          3 uses
SB_DFFE         2 uses
SB_DFFR         1 use
VCC             1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 6
   spi_test|byte_rcvd_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:04:14 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 9 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: pin MOwSI doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:SCK, when loading IO constraint.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	12
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	6
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	12/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNI109J[0]_LC_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNI879J[7]_LC_6", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNI109J[0]_LC_5/in1" to pin "rx_RNI109J[0]_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rx_RNI879J[7]_LC_6/in1" to pin "rx_RNI879J[7]_LC_6/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 60.3 (sec)

Final Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	12/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 188.94 MHz | Target: 711.74 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 711.74 MHz
Clock: spi_test|byte_rcvd_derived_clock | Frequency: N/A | Target: 177.94 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 177.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 61.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 12
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 12
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNI879J_7_LC_11_18_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNI109J_0_LC_11_18_2", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNI879J_7_LC_11_18_5/in1" to pin "rx_RNI879J_7_LC_11_18_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rx_RNI109J_0_LC_11_18_2/in1" to pin "rx_RNI109J_0_LC_11_18_2/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 15 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "rx_RNI879J_7_LC_11_18_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNI109J_0_LC_11_18_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNI879J_7_LC_11_18_5/in0" to pin "rx_RNI879J_7_LC_11_18_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rx_RNI109J_0_LC_11_18_2/in1" to pin "rx_RNI109J_0_LC_11_18_2/lcout" to break the combinatorial loop
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:17:05 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD242 :"D:\FPGA Code\SPI\testSPI2.vhd":195:1:195:3|Expecting ;
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:17:06 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:17:06 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:17:16 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":158:4:158:5|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:28:109:30|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Register bit MISO is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:17:17 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:17:17 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:17:17 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:17:18 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 14:17:18 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     286.1 MHz     3.496         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     5    
spi_test|LEDR_derived_clock        286.1 MHz     3.496         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       71.5 MHz      13.982        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:17:18 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 14:17:19 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   9 /         5



Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           5          rx[7]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.59ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.59ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.59ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 14:17:19 2018
#


Top view:               spi_test
Requested Frequency:    178.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.986

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     178.9 MHz     152.1 MHz     5.589         6.575         -0.986      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        178.9 MHz     NA            5.589         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       178.9 MHz     NA            5.589         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.589       -0.986  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                Arrival           
Instance         Reference                          Type        Pin     Net              Time        Slack 
                 Clock                                                                                     
-----------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[0]     0.796       -0.986
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[2]     0.796       -0.955
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       rx[7]            0.796       -0.862
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[1]     0.796       0.871 
===========================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                 Required           
Instance         Reference                          Type        Pin     Net               Time         Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       rx_3[7]           5.434        -0.986
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       byte_rcvd_RNO     5.434        0.871 
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count         5.434        0.943 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_0       5.434        0.943 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_1       5.434        0.943 
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.986

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
rx_RNO_1[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.862

    Number of logic level(s):                2
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.231       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.789       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.296       -         
================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           4         
rx_RNO[7]          SB_LUT4     I0       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.661     3.056       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
byte_rcvd_RNO      SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO      SB_LUT4     O        Out     0.661     3.056       -         
byte_rcvd_RNO      Net         -        -       1.507     -           1         
byte_rcvd          SB_DFFR     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          3 uses
SB_DFFE         1 use
SB_DFFR         1 use
VCC             1 use
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   5 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 5
   spi_test|LEDR_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:17:19 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG[7]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG[7]_LC_4/in1" to pin "rx_RNIDCBG[7]_LC_4/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.7 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	9/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 191.75 MHz | Target: 715.56 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 715.56 MHz
Clock: spi_test|LEDR_derived_clock | Frequency: N/A | Target: 178.89 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 178.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 102
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 102
used logic cells: 9
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_9_6_2", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_9_6_2/in1" to pin "rx_RNIDCBG_7_LC_9_6_2/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 12 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "rx_RNIDCBG_7_LC_9_6_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_9_6_2/in1" to pin "rx_RNIDCBG_7_LC_9_6_2/lcout" to break the combinatorial loop
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:22:43 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":158:4:158:5|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":178:2:178:3|Feedback mux created for signal bit_count[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@E: CL121 :"D:\FPGA Code\SPI\testSPI2.vhd":178:2:178:3|Can't find control signal for bit_count
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:22:44 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:22:44 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:27:42 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@E: CD648 :"D:\FPGA Code\SPI\testSPI2.vhd":162:9:162:17|Expression does not match type integer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:27:43 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:27:43 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:28:14 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":164:19:164:19|No identifier "to_integer" in scope
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:28:15 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:28:15 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:28:43 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":103:7:103:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":165:19:165:19|No identifier "to_integer" in scope
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:28:43 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:28:43 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:29:02 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":103:7:103:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD418 :"D:\FPGA Code\SPI\testSPI2.vhd":97:35:97:35|use: can't find ieee.std_logic_arith.to_integer
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":105:21:105:21|No identifier "std_logic" in scope
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":119:33:119:33|No identifier "std_logic" in scope
3 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:29:02 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:29:02 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:29:34 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":103:7:103:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":165:19:165:19|No identifier "to_integer" in scope
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:29:34 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:29:34 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:29:49 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":103:7:103:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":165:19:165:19|No identifier "to_integer" in scope
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:29:49 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:29:49 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:30:14 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":103:7:103:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":103:7:103:14|Synthesizing work.spi_test.behavioral.
@E: CD648 :"D:\FPGA Code\SPI\testSPI2.vhd":163:9:163:17|Expression does not match type integer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:30:14 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:30:14 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:30:31 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":103:7:103:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":165:17:165:17|No identifier "unsigned" in scope
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:30:31 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:30:31 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:30:46 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":103:7:103:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":167:17:167:17|No identifier "unsigned" in scope
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:30:46 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:30:46 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:31:04 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":103:7:103:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":103:7:103:14|Synthesizing work.spi_test.behavioral.
@E: CD648 :"D:\FPGA Code\SPI\testSPI2.vhd":163:9:163:17|Expression does not match type integer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:31:05 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:31:05 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:32:37 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD204 :"D:\FPGA Code\SPI\testSPI2.vhd":192:2:192:6|Expecting sequential statement
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:32:37 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:32:37 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:33:01 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD204 :"D:\FPGA Code\SPI\testSPI2.vhd":192:2:192:6|Expecting sequential statement
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:33:01 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:33:01 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:33:35 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":158:4:158:5|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:28:109:30|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Register bit MISO is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:33:36 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:33:36 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:33:36 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:33:37 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 14:33:37 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     286.1 MHz     3.496         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     5    
spi_test|LEDR_derived_clock        286.1 MHz     3.496         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       71.5 MHz      13.982        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:33:37 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 14:33:38 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   9 /         5



Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           5          rx[7]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.59ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.59ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.59ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 14:33:38 2018
#


Top view:               spi_test
Requested Frequency:    178.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.986

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     178.9 MHz     152.1 MHz     5.589         6.575         -0.986      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        178.9 MHz     NA            5.589         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       178.9 MHz     NA            5.589         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.589       -0.986  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                Arrival           
Instance         Reference                          Type        Pin     Net              Time        Slack 
                 Clock                                                                                     
-----------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[0]     0.796       -0.986
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[2]     0.796       -0.955
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       rx[7]            0.796       -0.862
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[1]     0.796       0.871 
===========================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                 Required           
Instance         Reference                          Type        Pin     Net               Time         Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       rx_3[7]           5.434        -0.986
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       byte_rcvd_RNO     5.434        0.871 
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count         5.434        0.943 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_0       5.434        0.943 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_1       5.434        0.943 
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.986

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
rx_RNO_1[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.862

    Number of logic level(s):                2
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.231       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.789       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.296       -         
================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           4         
rx_RNO[7]          SB_LUT4     I0       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.661     3.056       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
byte_rcvd_RNO      SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO      SB_LUT4     O        Out     0.661     3.056       -         
byte_rcvd_RNO      Net         -        -       1.507     -           1         
byte_rcvd          SB_DFFR     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          3 uses
SB_DFFE         1 use
SB_DFFR         1 use
VCC             1 use
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   5 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 5
   spi_test|LEDR_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:33:38 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:33:50 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":158:4:158:5|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:28:109:30|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Register bit MISO is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:33:50 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:33:50 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:33:50 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:33:51 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 14:33:51 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     286.1 MHz     3.496         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     5    
spi_test|LEDR_derived_clock        286.1 MHz     3.496         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       71.5 MHz      13.982        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:33:52 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 14:33:52 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   9 /         5



Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           5          rx[7]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.59ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.59ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.59ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 14:33:53 2018
#


Top view:               spi_test
Requested Frequency:    178.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.986

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     178.9 MHz     152.1 MHz     5.589         6.575         -0.986      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        178.9 MHz     NA            5.589         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       178.9 MHz     NA            5.589         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.589       -0.986  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                Arrival           
Instance         Reference                          Type        Pin     Net              Time        Slack 
                 Clock                                                                                     
-----------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[0]     0.796       -0.986
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[2]     0.796       -0.955
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       rx[7]            0.796       -0.862
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       bit_count[1]     0.796       0.871 
===========================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                 Required           
Instance         Reference                          Type        Pin     Net               Time         Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       rx_3[7]           5.434        -0.986
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       byte_rcvd_RNO     5.434        0.871 
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count         5.434        0.943 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_0       5.434        0.943 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_1       5.434        0.943 
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.986

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
rx_RNO_1[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.862

    Number of logic level(s):                2
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.231       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.789       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.296       -         
================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           4         
rx_RNO[7]          SB_LUT4     I0       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.661     3.056       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
byte_rcvd_RNO      SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO      SB_LUT4     O        Out     0.661     3.056       -         
byte_rcvd_RNO      Net         -        -       1.507     -           1         
byte_rcvd          SB_DFFR     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          3 uses
SB_DFFE         1 use
SB_DFFR         1 use
VCC             1 use
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   5 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 5
   spi_test|LEDR_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:33:53 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:34:36 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":158:4:158:5|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:28:109:30|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Register bit MISO is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:34:36 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:34:36 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:34:36 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:34:37 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 14:34:38 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     286.1 MHz     3.496         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     5    
spi_test|LEDR_derived_clock        286.1 MHz     3.496         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       71.5 MHz      13.982        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:34:38 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 14:34:38 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   9 /         5



Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           5          bit_count[0]   
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.59ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.59ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.59ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 14:34:39 2018
#


Top view:               spi_test
Requested Frequency:    178.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.986

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     178.9 MHz     152.1 MHz     5.589         6.575         -0.986      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        178.9 MHz     NA            5.589         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       178.9 MHz     NA            5.589         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.589       -0.986  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                Arrival           
Instance         Reference                          Type        Pin     Net              Time        Slack 
                 Clock                                                                                     
-----------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     Q       bit_count[0]     0.796       -0.986
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     Q       bit_count[2]     0.796       -0.955
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       rx[7]            0.796       -0.862
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     Q       bit_count[1]     0.796       0.871 
===========================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                  Required           
Instance         Reference                          Type        Pin     Net                Time         Slack 
                 Clock                                                                                        
--------------------------------------------------------------------------------------------------------------
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       rx_3[7]            5.434        -0.986
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       byte_rcvd_RNO      5.434        0.871 
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       bit_count_4[0]     5.434        0.943 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       bit_count_4[1]     5.434        0.943 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       bit_count_4[2]     5.434        0.943 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.986

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
rx_RNO_1[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.862

    Number of logic level(s):                2
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.231       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.789       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.296       -         
================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           4         
rx_RNO[7]          SB_LUT4     I0       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.661     3.056       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
byte_rcvd_RNO      SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO      SB_LUT4     O        Out     0.661     3.056       -         
byte_rcvd_RNO      Net         -        -       1.507     -           1         
byte_rcvd          SB_DFFR     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFFE         1 use
SB_DFFR         4 uses
VCC             1 use
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   5 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 5
   spi_test|LEDR_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:34:39 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG[7]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG[7]_LC_4/in1" to pin "rx_RNIDCBG[7]_LC_4/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.3 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	9/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 191.75 MHz | Target: 715.56 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 715.56 MHz
Clock: spi_test|LEDR_derived_clock | Frequency: N/A | Target: 178.89 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 178.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 98
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:35:19 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":159:4:159:5|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:28:109:30|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:35:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:35:20 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:35:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:35:21 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 14:35:21 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     286.1 MHz     3.496         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     5    
spi_test|LEDR_derived_clock        286.1 MHz     3.496         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       71.5 MHz      13.982        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:35:21 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 14:35:22 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  11 /         5



Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           5          bit_count[0]   
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.59ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.59ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.59ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 14:35:22 2018
#


Top view:               spi_test
Requested Frequency:    178.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.986

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     178.9 MHz     152.1 MHz     5.589         6.575         -0.986      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        178.9 MHz     NA            5.589         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       178.9 MHz     NA            5.589         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.589       -0.986  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                Arrival           
Instance         Reference                          Type        Pin     Net              Time        Slack 
                 Clock                                                                                     
-----------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     Q       bit_count[0]     0.796       -0.986
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     Q       bit_count[2]     0.796       -0.955
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       rx[7]            0.796       -0.862
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     Q       bit_count[1]     0.796       0.871 
===========================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                  Required           
Instance         Reference                          Type        Pin     Net                Time         Slack 
                 Clock                                                                                        
--------------------------------------------------------------------------------------------------------------
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       rx_3[7]            5.434        -0.986
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       byte_rcvd_RNO      5.434        0.871 
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       bit_count_4[0]     5.434        0.943 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       bit_count_4[1]     5.434        0.943 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       bit_count_4[2]     5.434        0.943 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.986

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
rx_RNO_1[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.862

    Number of logic level(s):                2
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.231       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.789       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.296       -         
================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           4         
rx_RNO[7]          SB_LUT4     I0       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.661     3.056       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
byte_rcvd_RNO      SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO      SB_LUT4     O        Out     0.661     3.056       -         
byte_rcvd_RNO      Net         -        -       1.507     -           1         
byte_rcvd          SB_DFFR     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFFE         1 use
SB_DFFR         4 uses
VCC             1 use
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   5 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 6
   spi_test|LEDR_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:35:22 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG[7]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG[7]_LC_4/in1" to pin "rx_RNIDCBG[7]_LC_4/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.4 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	9/5280
    PLBs                        :	4/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 191.75 MHz | Target: 715.56 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 715.56 MHz
Clock: spi_test|LEDR_derived_clock | Frequency: N/A | Target: 178.89 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 178.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 98
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 98
used logic cells: 9
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_10_21_1", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_10_21_1/in1" to pin "rx_RNIDCBG_7_LC_10_21_1/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 12 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_10_21_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "MISO_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_10_21_1/in1" to pin "rx_RNIDCBG_7_LC_10_21_1/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:38:31 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":159:4:159:5|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:28:109:30|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:38:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:38:31 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:38:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:38:33 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 14:38:33 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     286.1 MHz     3.496         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     5    
spi_test|LEDR_derived_clock        286.1 MHz     3.496         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       71.5 MHz      13.982        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:38:33 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 14:38:33 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:28:109:30|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   9 /         5



Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           5          bit_count[0]   
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.59ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.59ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.59ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 14:38:34 2018
#


Top view:               spi_test
Requested Frequency:    178.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.986

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     178.9 MHz     152.1 MHz     5.589         6.575         -0.986      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        178.9 MHz     NA            5.589         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       178.9 MHz     NA            5.589         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.589       -0.986  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                Arrival           
Instance         Reference                          Type        Pin     Net              Time        Slack 
                 Clock                                                                                     
-----------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     Q       bit_count[0]     0.796       -0.986
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     Q       bit_count[2]     0.796       -0.955
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       rx[7]            0.796       -0.862
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     Q       bit_count[1]     0.796       0.871 
===========================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                  Required           
Instance         Reference                          Type        Pin     Net                Time         Slack 
                 Clock                                                                                        
--------------------------------------------------------------------------------------------------------------
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       rx_3[7]            5.434        -0.986
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       byte_rcvd_RNO      5.434        0.871 
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       bit_count_4[0]     5.434        0.943 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       bit_count_4[1]     5.434        0.943 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFR     D       bit_count_4[2]     5.434        0.943 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.986

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
rx_RNO_1[7]        SB_LUT4     I1       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.589     2.984       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.913       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I2       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.558     2.953       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.882       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.389       -         
================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.862

    Number of logic level(s):                2
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4     I3       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4     O        Out     0.465     2.860       -         
rx_RNO_1[7]        Net         -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4     I2       In      -         4.231       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     4.789       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         6.296       -         
================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[1]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[1]       Net         -        -       1.599     -           4         
rx_RNO[7]          SB_LUT4     I0       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.661     3.056       -         
rx_3[7]            Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
byte_rcvd_RNO      SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO      SB_LUT4     O        Out     0.661     3.056       -         
byte_rcvd_RNO      Net         -        -       1.507     -           1         
byte_rcvd          SB_DFFR     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFFE         1 use
SB_DFFR         4 uses
VCC             1 use
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   5 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 5
   spi_test|LEDR_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:38:34 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG[7]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG[7]_LC_4/in1" to pin "rx_RNIDCBG[7]_LC_4/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.2 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	9/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 191.75 MHz | Target: 715.56 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 715.56 MHz
Clock: spi_test|LEDR_derived_clock | Frequency: N/A | Target: 178.89 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 178.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 98
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 98
used logic cells: 9
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_9_20_4", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_9_20_4/in1" to pin "rx_RNIDCBG_7_LC_9_20_4/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 12 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 0 seconds
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "rx_RNIDCBG_7_LC_9_20_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_9_20_4/in0" to pin "rx_RNIDCBG_7_LC_9_20_4/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:51:14 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":158:4:158:5|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:51:14 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:51:14 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:51:14 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:51:15 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 14:51:16 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     286.1 MHz     3.496         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     5    
spi_test|LEDR_derived_clock        286.1 MHz     3.496         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       71.5 MHz      13.982        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:51:16 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 14:51:16 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   9 /         5



Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           5          rx[7]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.59ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.59ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.59ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 14:51:17 2018
#


Top view:               spi_test
Requested Frequency:    178.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.986

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     178.9 MHz     152.1 MHz     5.589         6.575         -0.986      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        178.9 MHz     NA            5.589         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       178.9 MHz     NA            5.589         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.589       -0.986  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                 Arrival           
Instance         Reference                          Type         Pin     Net              Time        Slack 
                 Clock                                                                                      
------------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFR      Q       bit_count[0]     0.796       -0.986
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFR      Q       bit_count[2]     0.796       -0.955
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFER     Q       rx[7]            0.796       -0.862
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFR      Q       bit_count[1]     0.796       0.871 
============================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                   Required           
Instance         Reference                          Type         Pin     Net                Time         Slack 
                 Clock                                                                                         
---------------------------------------------------------------------------------------------------------------
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFER     D       rx_3[7]            5.434        -0.986
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR      D       byte_rcvd_RNO      5.434        0.871 
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFR      D       bit_count_4[0]     5.434        0.943 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFR      D       bit_count_4[1]     5.434        0.943 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFR      D       bit_count_4[2]     5.434        0.943 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.986

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[0]       SB_DFFR      Q        Out     0.796     0.796       -         
bit_count[0]       Net          -        -       1.599     -           5         
rx_RNO_1[7]        SB_LUT4      I1       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4      O        Out     0.589     2.984       -         
rx_RNO_1[7]        Net          -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4      I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4      O        Out     0.558     4.913       -         
rx_3[7]            Net          -        -       1.507     -           1         
rx[7]              SB_DFFER     D        In      -         6.420       -         
=================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFR      Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4      I2       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4      O        Out     0.558     2.953       -         
rx_RNO_1[7]        Net          -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4      I2       In      -         4.324       -         
rx_RNO[7]          SB_LUT4      O        Out     0.558     4.882       -         
rx_3[7]            Net          -        -       1.507     -           1         
rx[7]              SB_DFFER     D        In      -         6.389       -         
=================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.862

    Number of logic level(s):                2
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
rx[7]              SB_DFFER     Q        Out     0.796     0.796       -         
rx[7]              Net          -        -       1.599     -           3         
rx_RNO_1[7]        SB_LUT4      I3       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4      O        Out     0.465     2.860       -         
rx_RNO_1[7]        Net          -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4      I2       In      -         4.231       -         
rx_RNO[7]          SB_LUT4      O        Out     0.558     4.789       -         
rx_3[7]            Net          -        -       1.507     -           1         
rx[7]              SB_DFFER     D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[1]       SB_DFFR      Q        Out     0.796     0.796       -         
bit_count[1]       Net          -        -       1.599     -           4         
rx_RNO[7]          SB_LUT4      I0       In      -         2.395       -         
rx_RNO[7]          SB_LUT4      O        Out     0.661     3.056       -         
rx_3[7]            Net          -        -       1.507     -           1         
rx[7]              SB_DFFER     D        In      -         4.563       -         
=================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.871

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFFR     Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
byte_rcvd_RNO      SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO      SB_LUT4     O        Out     0.661     3.056       -         
byte_rcvd_RNO      Net         -        -       1.507     -           1         
byte_rcvd          SB_DFFR     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFFER        1 use
SB_DFFR         4 uses
VCC             1 use
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   5 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 5
   spi_test|LEDR_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:51:17 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG[7]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG[7]_LC_4/in1" to pin "rx_RNIDCBG[7]_LC_4/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.0 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	9/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 192.03 MHz | Target: 715.56 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 715.56 MHz
Clock: spi_test|LEDR_derived_clock | Frequency: N/A | Target: 178.89 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 178.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 98
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 98
used logic cells: 9
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_12_21_7", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_12_21_7/in1" to pin "rx_RNIDCBG_7_LC_12_21_7/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 12 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "rx_RNIDCBG_7_LC_12_21_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_12_21_7/in0" to pin "rx_RNIDCBG_7_LC_12_21_7/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 14:55:20 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":152:2:152:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":158:4:158:5|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:55:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:55:20 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:55:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 14:55:21 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 14:55:22 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     358.1 MHz     2.792         derived (from spi_test|clk)     Autoconstr_clkgroup_0     7    
spi_test|clk                       89.5 MHz      11.170        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:55:22 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 14:55:22 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|User-specified initial value defined for instance byte_rcvd is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   6 /         7



@A: BN291 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|Boundary register rx[7] (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":152:2:152:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           7          rx_esr[7]      
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 5.48ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.48ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 14:55:23 2018
#


Top view:               spi_test
Requested Frequency:    182.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.968

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     182.4 MHz     155.0 MHz     5.484         6.451         -0.968      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       182.4 MHz     NA            5.484         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.484       -0.968  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                          Type          Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[0]     0.796       -0.968
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       bit_count[1]     0.796       -0.937
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       bit_count[2]     0.796       -0.844
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       byte_rcvd        0.796       0.869 
rx_esr[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[7]            0.796       1.965 
=============================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                        Required           
Instance         Reference                          Type          Pin     Net                    Time         Slack 
                 Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------
rx_esr[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       un1_ss_0_0             5.484        -0.968
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd_0_sqmuxa     5.329        0.765 
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count              5.329        0.838 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       bit_count_5[1]         5.329        0.838 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       bit_count_5[2]         5.329        0.838 
LEDG_e_0         mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]                  5.329        1.965 
LEDR             mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd              5.329        1.965 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       byte_rcvd              5.329        1.965 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       byte_rcvd              5.329        1.965 
rx_esr[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFESR     R       byte_rcvd              5.329        1.965 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.484
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.484

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.968

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx_esr[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]        SB_DFF        Q        Out     0.796     0.796       -         
bit_count[0]        Net           -        -       1.599     -           5         
rx_esr_RNO_0[7]     SB_LUT4       I1       In      -         2.395       -         
rx_esr_RNO_0[7]     SB_LUT4       O        Out     0.589     2.984       -         
un1_ss_0            Net           -        -       1.371     -           1         
rx_esr_RNO[7]       SB_LUT4       I1       In      -         4.355       -         
rx_esr_RNO[7]       SB_LUT4       O        Out     0.589     4.944       -         
un1_ss_0_0          Net           -        -       1.507     -           1         
rx_esr[7]           SB_DFFESR     E        In      -         6.451       -         
===================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.484
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.484

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.937

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx_esr[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[1]        SB_DFFSR      Q        Out     0.796     0.796       -         
bit_count[1]        Net           -        -       1.599     -           4         
rx_esr_RNO_0[7]     SB_LUT4       I2       In      -         2.395       -         
rx_esr_RNO_0[7]     SB_LUT4       O        Out     0.558     2.953       -         
un1_ss_0            Net           -        -       1.371     -           1         
rx_esr_RNO[7]       SB_LUT4       I1       In      -         4.324       -         
rx_esr_RNO[7]       SB_LUT4       O        Out     0.589     4.913       -         
un1_ss_0_0          Net           -        -       1.507     -           1         
rx_esr[7]           SB_DFFESR     E        In      -         6.420       -         
===================================================================================
Total path delay (propagation time + setup) of 6.420 is 1.943(30.3%) logic and 4.477(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.484
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.484

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.844

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx_esr[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[2]        SB_DFFSR      Q        Out     0.796     0.796       -         
bit_count[2]        Net           -        -       1.599     -           3         
rx_esr_RNO_0[7]     SB_LUT4       I3       In      -         2.395       -         
rx_esr_RNO_0[7]     SB_LUT4       O        Out     0.465     2.860       -         
un1_ss_0            Net           -        -       1.371     -           1         
rx_esr_RNO[7]       SB_LUT4       I1       In      -         4.231       -         
rx_esr_RNO[7]       SB_LUT4       O        Out     0.589     4.820       -         
un1_ss_0_0          Net           -        -       1.507     -           1         
rx_esr[7]           SB_DFFESR     E        In      -         6.327       -         
===================================================================================
Total path delay (propagation time + setup) of 6.327 is 1.850(29.2%) logic and 4.477(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.484
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.329

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.765

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
bit_count[0]           SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]           Net         -        -       1.599     -           5         
byte_rcvd_RNO          SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO          SB_LUT4     O        Out     0.661     3.056       -         
byte_rcvd_0_sqmuxa     Net         -        -       1.507     -           1         
byte_rcvd              SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.484
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.329

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[1] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]         SB_DFF       Q        Out     0.796     0.796       -         
bit_count[0]         Net          -        -       1.599     -           5         
bit_count_RNO[1]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO[1]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count_5[1]       Net          -        -       1.507     -           1         
bit_count[1]         SB_DFFSR     D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          3 uses
SB_DFFE         1 use
SB_DFFESR       1 use
SB_DFFSR        2 uses
VCC             1 use
SB_LUT4         6 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   7 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 6 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 14:55:23 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	10
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	10/5280
    PLBs                        :	4/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 45.0 (sec)

Final Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	10/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 157.39 MHz | Target: 729.93 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 729.93 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 182.48 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 45.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 105
used logic cells: 10
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 105
used logic cells: 10
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:01:48 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":160:9:160:9|Expecting <=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:01:49 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:01:49 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:02:03 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:02:04 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:02:04 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:02:04 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:02:05 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:02:05 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     312.3 MHz     3.202         derived (from spi_test|clk)     Autoconstr_clkgroup_0     9    
spi_test|clk                       78.1 MHz      12.806        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:02:06 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:02:06 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  11 /         9


@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register rx[7] (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           9          bit_count_esr[3]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 5.65ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.65ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 15:02:06 2018
#


Top view:               spi_test
Requested Frequency:    177.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.997

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     177.0 MHz     150.4 MHz     5.650         6.648         -0.997      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       177.0 MHz     NA            5.650         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.650       -0.997  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                  Arrival           
Instance             Reference                          Type          Pin     Net              Time        Slack 
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
bit_count[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[0]     0.796       -0.997
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       bit_count[2]     0.796       -0.925
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[3]     0.796       -0.894
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       bit_count[1]     0.796       -0.801
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       byte_rcvd        0.796       -0.801
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       trig             0.796       -0.677
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[7]            0.796       2.132 
=================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                          Required           
Instance             Reference                          Type          Pin     Net                      Time         Slack 
                     Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd_0_sqmuxa       5.495        -0.997
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_1_0                 5.650        -0.801
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       un1_ss_1_0_0             5.650        -0.801
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       bit_count_RNO[1]         5.495        0.932 
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       bit_count_RNO[2]         5.495        0.932 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_esr_RNO[3]     5.495        0.932 
bit_count[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count                5.495        1.004 
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       SS_ibuf_RNIDIU9          5.495        1.004 
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       SS_ibuf_RNIDIU9          5.495        1.004 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     R       SS_ibuf_RNIDIU9          5.495        1.004 
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.650
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.495

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.997

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
bit_count[0]           SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]           Net         -        -       1.599     -           6         
byte_rcvd_RNO_0        SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO_0        SB_LUT4     O        Out     0.661     3.056       -         
byte_rcvd_RNO_0        Net         -        -       1.371     -           1         
byte_rcvd_RNO          SB_LUT4     I2       In      -         4.427       -         
byte_rcvd_RNO          SB_LUT4     O        Out     0.558     4.986       -         
byte_rcvd_0_sqmuxa     Net         -        -       1.507     -           1         
byte_rcvd              SB_DFF      D        In      -         6.492       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.650
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.495

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.925

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
bit_count[2]           SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]           Net          -        -       1.599     -           4         
byte_rcvd_RNO_0        SB_LUT4      I1       In      -         2.395       -         
byte_rcvd_RNO_0        SB_LUT4      O        Out     0.589     2.984       -         
byte_rcvd_RNO_0        Net          -        -       1.371     -           1         
byte_rcvd_RNO          SB_LUT4      I2       In      -         4.355       -         
byte_rcvd_RNO          SB_LUT4      O        Out     0.558     4.913       -         
byte_rcvd_0_sqmuxa     Net          -        -       1.507     -           1         
byte_rcvd              SB_DFF       D        In      -         6.420       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.650
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.495

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.894

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[3] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                   Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
bit_count_esr[3]       SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[3]           Net           -        -       1.599     -           2         
byte_rcvd_RNO_0        SB_LUT4       I2       In      -         2.395       -         
byte_rcvd_RNO_0        SB_LUT4       O        Out     0.558     2.953       -         
byte_rcvd_RNO_0        Net           -        -       1.371     -           1         
byte_rcvd_RNO          SB_LUT4       I2       In      -         4.324       -         
byte_rcvd_RNO          SB_LUT4       O        Out     0.558     4.882       -         
byte_rcvd_0_sqmuxa     Net           -        -       1.507     -           1         
byte_rcvd              SB_DFF        D        In      -         6.389       -         
======================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.650

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.801

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx_esr[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[1]        SB_DFFSR      Q        Out     0.796     0.796       -         
bit_count[1]        Net           -        -       1.599     -           5         
rx_esr_RNO_0[7]     SB_LUT4       I1       In      -         2.395       -         
rx_esr_RNO_0[7]     SB_LUT4       O        Out     0.589     2.984       -         
rx_esr_RNO_0[7]     Net           -        -       1.371     -           1         
rx_esr_RNO[7]       SB_LUT4       I1       In      -         4.355       -         
rx_esr_RNO[7]       SB_LUT4       O        Out     0.589     4.944       -         
un1_ss_1_0_0        Net           -        -       1.507     -           1         
rx_esr[7]           SB_DFFESR     E        In      -         6.451       -         
===================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.650

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.801

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            bit_count_esr[3] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
byte_rcvd                  SB_DFF        Q        Out     0.796     0.796       -         
byte_rcvd                  Net           -        -       1.599     -           7         
SS_ibuf_RNIDIU9            SB_LUT4       I1       In      -         2.395       -         
SS_ibuf_RNIDIU9            SB_LUT4       O        Out     0.589     2.984       -         
SS_ibuf_RNIDIU9            Net           -        -       1.371     -           4         
bit_count_esr_RNO_0[3]     SB_LUT4       I1       In      -         4.355       -         
bit_count_esr_RNO_0[3]     SB_LUT4       O        Out     0.589     4.944       -         
trig_1_0                   Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     E        In      -         6.451       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFESR       2 uses
SB_DFFSR        2 uses
VCC             1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 9

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:02:06 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	15
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	6
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	15/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 41.5 (sec)

Final Design Statistics
    Number of LUTs      	:	15
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	15/5280
    PLBs                        :	7/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 157.27 MHz | Target: 707.96 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 707.96 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 176.99 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 42.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 110
used logic cells: 15
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 110
used logic cells: 15
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 18 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:07:03 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:07:03 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:07:03 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:07:03 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:07:04 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:07:04 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     312.3 MHz     3.202         derived (from spi_test|clk)     Autoconstr_clkgroup_0     9    
spi_test|clk                       78.1 MHz      12.806        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:07:05 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:07:05 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  11 /         9


@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register rx[7] (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           9          bit_count_esr[3]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 5.68ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.68ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 15:07:06 2018
#


Top view:               spi_test
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     176.2 MHz     149.7 MHz     5.677         6.679         -1.002      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       176.2 MHz     NA            5.677         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                  Arrival           
Instance             Reference                          Type          Pin     Net              Time        Slack 
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
bit_count[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[0]     0.796       -1.002
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       bit_count[2]     0.796       -0.929
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[3]     0.796       -0.898
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       byte_rcvd        0.796       -0.805
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       bit_count[1]     0.796       -0.775
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       trig             0.796       -0.650
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[7]            0.796       2.158 
=================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                          Required           
Instance             Reference                          Type          Pin     Net                      Time         Slack 
                     Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd_0_sqmuxa       5.522        -1.002
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_1_0                 5.677        -0.775
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       un1_ss_1_0_0             5.677        -0.775
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       bit_count_RNO[1]         5.522        0.958 
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       bit_count_RNO[2]         5.522        0.958 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_esr_RNO[3]     5.522        0.958 
bit_count[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count                5.522        1.031 
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       SS_ibuf_RNIDIU9          5.522        1.031 
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       SS_ibuf_RNIDIU9          5.522        1.031 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     R       SS_ibuf_RNIDIU9          5.522        1.031 
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
bit_count[0]           SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]           Net         -        -       1.599     -           6         
byte_rcvd_RNO_0        SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO_0        SB_LUT4     O        Out     0.661     3.056       -         
byte_rcvd_RNO_0        Net         -        -       1.371     -           1         
byte_rcvd_RNO          SB_LUT4     I1       In      -         4.427       -         
byte_rcvd_RNO          SB_LUT4     O        Out     0.589     5.017       -         
byte_rcvd_0_sqmuxa     Net         -        -       1.507     -           1         
byte_rcvd              SB_DFF      D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
bit_count[2]           SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]           Net          -        -       1.599     -           4         
byte_rcvd_RNO_0        SB_LUT4      I1       In      -         2.395       -         
byte_rcvd_RNO_0        SB_LUT4      O        Out     0.589     2.984       -         
byte_rcvd_RNO_0        Net          -        -       1.371     -           1         
byte_rcvd_RNO          SB_LUT4      I1       In      -         4.355       -         
byte_rcvd_RNO          SB_LUT4      O        Out     0.589     4.944       -         
byte_rcvd_0_sqmuxa     Net          -        -       1.507     -           1         
byte_rcvd              SB_DFF       D        In      -         6.451       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[3] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                   Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
bit_count_esr[3]       SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[3]           Net           -        -       1.599     -           2         
byte_rcvd_RNO_0        SB_LUT4       I2       In      -         2.395       -         
byte_rcvd_RNO_0        SB_LUT4       O        Out     0.558     2.953       -         
byte_rcvd_RNO_0        Net           -        -       1.371     -           1         
byte_rcvd_RNO          SB_LUT4       I1       In      -         4.324       -         
byte_rcvd_RNO          SB_LUT4       O        Out     0.589     4.913       -         
byte_rcvd_0_sqmuxa     Net           -        -       1.507     -           1         
byte_rcvd              SB_DFF        D        In      -         6.420       -         
======================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.805

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
byte_rcvd              SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd              Net         -        -       1.599     -           7         
byte_rcvd_RNO_0        SB_LUT4     I3       In      -         2.395       -         
byte_rcvd_RNO_0        SB_LUT4     O        Out     0.465     2.860       -         
byte_rcvd_RNO_0        Net         -        -       1.371     -           1         
byte_rcvd_RNO          SB_LUT4     I1       In      -         4.231       -         
byte_rcvd_RNO          SB_LUT4     O        Out     0.589     4.820       -         
byte_rcvd_0_sqmuxa     Net         -        -       1.507     -           1         
byte_rcvd              SB_DFF      D        In      -         6.327       -         
====================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.677

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.775

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx_esr[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[1]        SB_DFFSR      Q        Out     0.796     0.796       -         
bit_count[1]        Net           -        -       1.599     -           5         
rx_esr_RNO_0[7]     SB_LUT4       I1       In      -         2.395       -         
rx_esr_RNO_0[7]     SB_LUT4       O        Out     0.589     2.984       -         
rx_esr_RNO_0[7]     Net           -        -       1.371     -           1         
rx_esr_RNO[7]       SB_LUT4       I1       In      -         4.355       -         
rx_esr_RNO[7]       SB_LUT4       O        Out     0.589     4.944       -         
un1_ss_1_0_0        Net           -        -       1.507     -           1         
rx_esr[7]           SB_DFFESR     E        In      -         6.451       -         
===================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFESR       2 uses
SB_DFFSR        2 uses
VCC             1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 9

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:07:06 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	15
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	6
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	15/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 41.6 (sec)

Final Design Statistics
    Number of LUTs      	:	15
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	15/5280
    PLBs                        :	7/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 157.37 MHz | Target: 704.23 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 704.23 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 176.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 42.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 110
used logic cells: 15
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 110
used logic cells: 15
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 18 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:36:40 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:36:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:36:40 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:36:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:36:41 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:36:41 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     265.6 MHz     3.764         derived (from spi_test|clk)     Autoconstr_clkgroup_0     10   
spi_test|clk                       66.4 MHz      15.058        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:36:42 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:36:42 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance MISO is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance MISO (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register MISO (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  14 /         9
   2		0h:00m:00s		    -1.56ns		  14 /         9


@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register rx[7] (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           9          bit_count_esr[0]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.21ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.21ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 15:36:43 2018
#


Top view:               spi_test
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     138.7 MHz     117.9 MHz     7.211         8.484         -1.273      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       138.7 MHz     NA            7.211         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                  Arrival           
Instance             Reference                          Type          Pin     Net              Time        Slack 
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[1]     0.796       -1.273
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[2]     0.796       -1.200
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[0]     0.796       0.532 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[3]     0.796       0.636 
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       byte_rcvd        0.796       0.636 
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       trig             0.796       0.667 
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[7]            0.796       3.692 
=================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type          Pin     Net                Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd_1        7.056        -1.273
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[3]     7.056        0.532 
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[0]     7.056        0.564 
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_1        7.056        0.729 
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       un1_ss_1_0_0       7.211        0.760 
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_2        7.056        2.565 
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        D       trig_0             7.056        2.565 
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_i_0           7.211        2.648 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_i_0           7.211        2.648 
LEDG_e_0             mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]              7.056        3.692 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          bit_count[1] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[1]        SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]        Net         -        -       1.599     -           6         
byte_rcvd_RNO_1     SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO_1     SB_LUT4     O        Out     0.661     3.056       -         
un18_ss_3_1         Net         -        -       1.371     -           1         
byte_rcvd_RNO_0     SB_LUT4     I3       In      -         4.427       -         
byte_rcvd_RNO_0     SB_LUT4     O        Out     0.465     4.893       -         
byte_rcvd_RNO_0     Net         -        -       1.371     -           1         
byte_rcvd_RNO       SB_LUT4     I2       In      -         6.263       -         
byte_rcvd_RNO       SB_LUT4     O        Out     0.558     6.822       -         
byte_rcvd_1         Net         -        -       1.507     -           1         
byte_rcvd           SB_DFF      D        In      -         8.329       -         
=================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          bit_count[2] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]        SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]        Net         -        -       1.599     -           7         
byte_rcvd_RNO_1     SB_LUT4     I1       In      -         2.395       -         
byte_rcvd_RNO_1     SB_LUT4     O        Out     0.589     2.984       -         
un18_ss_3_1         Net         -        -       1.371     -           1         
byte_rcvd_RNO_0     SB_LUT4     I3       In      -         4.355       -         
byte_rcvd_RNO_0     SB_LUT4     O        Out     0.465     4.820       -         
byte_rcvd_RNO_0     Net         -        -       1.371     -           1         
byte_rcvd_RNO       SB_LUT4     I2       In      -         6.191       -         
byte_rcvd_RNO       SB_LUT4     O        Out     0.558     6.749       -         
byte_rcvd_1         Net         -        -       1.507     -           1         
byte_rcvd           SB_DFF      D        In      -         8.256       -         
=================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[0] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[0]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[0]               Net           -        -       1.599     -           8         
bit_count_esr_RNO_0[3]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_0[3]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_0[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I1       In      -         4.427       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.589     5.017       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.524       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.564

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[0] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[0]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[0]               Net           -        -       1.599     -           8         
bit_count_esr_RNO_1[3]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_1[3]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_1[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I2       In      -         4.427       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.558     4.986       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.492       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.636

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[3] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[3]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[3]               Net           -        -       1.599     -           4         
bit_count_esr_RNO_0[3]     SB_LUT4       I2       In      -         2.395       -         
bit_count_esr_RNO_0[3]     SB_LUT4       O        Out     0.558     2.953       -         
bit_count_esr_RNO_0[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I1       In      -         4.324       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.589     4.913       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.420       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          5 uses
SB_DFFE         1 use
SB_DFFESR       3 uses
VCC             1 use
SB_LUT4         15 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 9

@S |Mapping Summary:
Total  LUTs: 15 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 15 = 15 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:36:43 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	15
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	19
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	19/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.1 (sec)

Final Design Statistics
    Number of LUTs      	:	19
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	19/5280
    PLBs                        :	8/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 142.48 MHz | Target: 554.79 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 554.79 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 19
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 19
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 22 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:39:43 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Register bit MISO is always 1.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:39:43 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:39:43 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:39:44 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:39:45 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:39:45 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     265.6 MHz     3.764         derived (from spi_test|clk)     Autoconstr_clkgroup_0     9    
spi_test|clk                       66.4 MHz      15.058        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:39:45 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:39:45 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  14 /         9
   2		0h:00m:00s		    -1.56ns		  14 /         9


@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register rx[7] (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           9          bit_count_esr[0]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.21ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.21ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 15:39:46 2018
#


Top view:               spi_test
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     138.7 MHz     117.9 MHz     7.211         8.484         -1.273      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       138.7 MHz     NA            7.211         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                  Arrival           
Instance             Reference                          Type          Pin     Net              Time        Slack 
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[1]     0.796       -1.273
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[2]     0.796       -1.200
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[0]     0.796       0.532 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[3]     0.796       0.636 
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       byte_rcvd        0.796       0.636 
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       trig             0.796       0.667 
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[7]            0.796       3.692 
=================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type          Pin     Net                Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd_1        7.056        -1.273
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[3]     7.056        0.532 
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[0]     7.056        0.564 
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_1        7.056        0.729 
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       un1_ss_1_0_0       7.211        0.760 
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_2        7.056        2.565 
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        D       trig_0             7.056        2.565 
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_i_0           7.211        2.648 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_i_0           7.211        2.648 
LEDG_e_0             mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]              7.056        3.692 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          bit_count[1] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[1]        SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]        Net         -        -       1.599     -           6         
byte_rcvd_RNO_1     SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO_1     SB_LUT4     O        Out     0.661     3.056       -         
un18_ss_3_1         Net         -        -       1.371     -           1         
byte_rcvd_RNO_0     SB_LUT4     I3       In      -         4.427       -         
byte_rcvd_RNO_0     SB_LUT4     O        Out     0.465     4.893       -         
byte_rcvd_RNO_0     Net         -        -       1.371     -           1         
byte_rcvd_RNO       SB_LUT4     I2       In      -         6.263       -         
byte_rcvd_RNO       SB_LUT4     O        Out     0.558     6.822       -         
byte_rcvd_1         Net         -        -       1.507     -           1         
byte_rcvd           SB_DFF      D        In      -         8.329       -         
=================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          bit_count[2] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]        SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]        Net         -        -       1.599     -           7         
byte_rcvd_RNO_1     SB_LUT4     I1       In      -         2.395       -         
byte_rcvd_RNO_1     SB_LUT4     O        Out     0.589     2.984       -         
un18_ss_3_1         Net         -        -       1.371     -           1         
byte_rcvd_RNO_0     SB_LUT4     I3       In      -         4.355       -         
byte_rcvd_RNO_0     SB_LUT4     O        Out     0.465     4.820       -         
byte_rcvd_RNO_0     Net         -        -       1.371     -           1         
byte_rcvd_RNO       SB_LUT4     I2       In      -         6.191       -         
byte_rcvd_RNO       SB_LUT4     O        Out     0.558     6.749       -         
byte_rcvd_1         Net         -        -       1.507     -           1         
byte_rcvd           SB_DFF      D        In      -         8.256       -         
=================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[0] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[0]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[0]               Net           -        -       1.599     -           8         
bit_count_esr_RNO_0[3]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_0[3]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_0[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I1       In      -         4.427       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.589     5.017       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.524       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.564

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[0] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[0]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[0]               Net           -        -       1.599     -           8         
bit_count_esr_RNO_1[3]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_1[3]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_1[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I2       In      -         4.427       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.558     4.986       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.492       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.636

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[3] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[3]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[3]               Net           -        -       1.599     -           4         
bit_count_esr_RNO_0[3]     SB_LUT4       I2       In      -         2.395       -         
bit_count_esr_RNO_0[3]     SB_LUT4       O        Out     0.558     2.953       -         
bit_count_esr_RNO_0[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I1       In      -         4.324       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.589     4.913       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.420       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          5 uses
SB_DFFE         1 use
SB_DFFESR       3 uses
VCC             1 use
SB_LUT4         15 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 9

@S |Mapping Summary:
Total  LUTs: 15 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 15 = 15 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:39:46 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	15
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	19
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	19/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.8 (sec)

Final Design Statistics
    Number of LUTs      	:	19
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	19/5280
    PLBs                        :	8/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 142.53 MHz | Target: 554.79 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 554.79 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 117
used logic cells: 19
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 117
used logic cells: 19
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 22 
I1212: Iteration  1 :     6 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:41:35 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:41:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:41:35 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:41:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:41:36 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:41:37 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     263.1 MHz     3.800         derived (from spi_test|clk)     Autoconstr_clkgroup_0     25   
spi_test|clk                       65.8 MHz      15.202        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:41:37 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:41:37 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.60ns		  30 /        25
   2		0h:00m:00s		    -1.60ns		  29 /        25
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance byte_rcvd (in view: work.spi_test(behavioral)) with 13 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -1.60ns		  30 /        26


   4		0h:00m:00s		    -1.60ns		  29 /        26
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":149:1:149:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           26         byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 145MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 145MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.47ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 15:41:38 2018
#


Top view:               spi_test
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     133.9 MHz     113.9 MHz     7.466         8.783         -1.317      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       133.9 MHz     NA            7.466         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                  Arrival           
Instance             Reference                          Type          Pin     Net              Time        Slack 
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[2]     0.796       -1.317
tx[0]                mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx[0]            0.796       -1.214
tx[4]                mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx[4]            0.796       -1.173
tx[2]                mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx[2]            0.796       -1.142
tx[6]                mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx[6]            0.796       -1.111
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[0]     0.796       0.715 
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[1]     0.796       0.787 
tx[1]                mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx[1]            0.796       0.860 
tx[3]                mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx[3]            0.796       0.891 
tx[5]                mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx[5]            0.796       0.891 
=================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type          Pin     Net                Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
MISO                 mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       MISO_1             7.311        -1.317
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_1        7.311        0.715 
rx_esr[3]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       rx_7_0_i[3]        7.311        0.715 
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       rx_7_0_i[7]        7.311        0.715 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[3]     7.311        0.911 
rx_esr[0]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       rx_7_0_i[0]        7.311        0.911 
rx_esr[1]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       rx_7_0_i[1]        7.311        0.911 
rx_esr[2]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       rx_7_0_i[2]        7.311        0.911 
rx_esr[4]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       rx_7_0_i[4]        7.311        0.911 
rx_esr[5]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       rx_7_0_i[5]        7.311        0.911 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          bit_count[2] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           17        
MISO_RNO_3         SB_LUT4     I0       In      -         2.395       -         
MISO_RNO_3         SB_LUT4     O        Out     0.661     3.056       -         
MISO_RNO_3         Net         -        -       1.371     -           1         
MISO_RNO_0         SB_LUT4     I0       In      -         4.427       -         
MISO_RNO_0         SB_LUT4     O        Out     0.661     5.089       -         
MISO_1_7_ns_1      Net         -        -       1.371     -           1         
MISO_RNO           SB_LUT4     I0       In      -         6.460       -         
MISO_RNO           SB_LUT4     O        Out     0.661     7.121       -         
MISO_1             Net         -        -       1.507     -           1         
MISO               SB_DFFE     D        In      -         8.628       -         
================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          bit_count[2] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[2]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]       Net         -        -       1.599     -           17        
MISO_RNO_4         SB_LUT4     I0       In      -         2.395       -         
MISO_RNO_4         SB_LUT4     O        Out     0.661     3.056       -         
MISO_RNO_4         Net         -        -       1.371     -           1         
MISO_RNO_0         SB_LUT4     I1       In      -         4.427       -         
MISO_RNO_0         SB_LUT4     O        Out     0.589     5.017       -         
MISO_1_7_ns_1      Net         -        -       1.371     -           1         
MISO_RNO           SB_LUT4     I0       In      -         6.388       -         
MISO_RNO           SB_LUT4     O        Out     0.661     7.049       -         
MISO_1             Net         -        -       1.507     -           1         
MISO               SB_DFFE     D        In      -         8.556       -         
================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          tx[0] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
tx[0]              SB_DFFE     Q        Out     0.796     0.796       -         
tx[0]              Net         -        -       1.599     -           1         
MISO_RNO_3         SB_LUT4     I1       In      -         2.395       -         
MISO_RNO_3         SB_LUT4     O        Out     0.558     2.953       -         
MISO_RNO_3         Net         -        -       1.371     -           1         
MISO_RNO_0         SB_LUT4     I0       In      -         4.324       -         
MISO_RNO_0         SB_LUT4     O        Out     0.661     4.986       -         
MISO_1_7_ns_1      Net         -        -       1.371     -           1         
MISO_RNO           SB_LUT4     I0       In      -         6.356       -         
MISO_RNO           SB_LUT4     O        Out     0.661     7.018       -         
MISO_1             Net         -        -       1.507     -           1         
MISO               SB_DFFE     D        In      -         8.525       -         
================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.173

    Number of logic level(s):                3
    Starting point:                          tx[4] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
tx[4]              SB_DFFE     Q        Out     0.796     0.796       -         
tx[4]              Net         -        -       1.599     -           1         
MISO_RNO_3         SB_LUT4     I2       In      -         2.395       -         
MISO_RNO_3         SB_LUT4     O        Out     0.517     2.912       -         
MISO_RNO_3         Net         -        -       1.371     -           1         
MISO_RNO_0         SB_LUT4     I0       In      -         4.283       -         
MISO_RNO_0         SB_LUT4     O        Out     0.661     4.944       -         
MISO_1_7_ns_1      Net         -        -       1.371     -           1         
MISO_RNO           SB_LUT4     I0       In      -         6.315       -         
MISO_RNO           SB_LUT4     O        Out     0.661     6.977       -         
MISO_1             Net         -        -       1.507     -           1         
MISO               SB_DFFE     D        In      -         8.484       -         
================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.142

    Number of logic level(s):                3
    Starting point:                          tx[2] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
tx[2]              SB_DFFE     Q        Out     0.796     0.796       -         
tx[2]              Net         -        -       1.599     -           1         
MISO_RNO_4         SB_LUT4     I1       In      -         2.395       -         
MISO_RNO_4         SB_LUT4     O        Out     0.589     2.984       -         
MISO_RNO_4         Net         -        -       1.371     -           1         
MISO_RNO_0         SB_LUT4     I1       In      -         4.355       -         
MISO_RNO_0         SB_LUT4     O        Out     0.558     4.913       -         
MISO_1_7_ns_1      Net         -        -       1.371     -           1         
MISO_RNO           SB_LUT4     I0       In      -         6.284       -         
MISO_RNO           SB_LUT4     O        Out     0.661     6.946       -         
MISO_1             Net         -        -       1.507     -           1         
MISO               SB_DFFE     D        In      -         8.453       -         
================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          4 uses
SB_DFFE         10 uses
SB_DFFESR       12 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         29 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:41:38 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	10
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	11
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	26
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/5280
    PLBs                        :	8/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.6 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	41/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 130.68 MHz | Target: 535.48 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 535.48 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 184
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 184
used logic cells: 41
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 45 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:45:38 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:45:38 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:45:38 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:45:38 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:45:39 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:45:40 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     262.6 MHz     3.808         derived (from spi_test|clk)     Autoconstr_clkgroup_0     18   
spi_test|clk                       65.7 MHz      15.230        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:45:40 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:45:40 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF135 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx (in view: work.spi_test(behavioral)) is 8 words by 1 bits.
@N: MF794 |RAM tx required 8 registers during mapping 
@N: MF794 |RAM tx required 8 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF794 |RAM tx required 8 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  46 /        25
   2		0h:00m:00s		    -1.79ns		  44 /        25
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance byte_rcvd (in view: work.spi_test(behavioral)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance bit_count[2] (in view: work.spi_test(behavioral)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		  46 /        28


   4		0h:00m:00s		    -1.79ns		  46 /        28
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":149:1:149:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 145MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           28         byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 145MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.30ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.30ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 15:45:41 2018
#


Top view:               spi_test
Requested Frequency:    137.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.288

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     137.0 MHz     116.5 MHz     7.299         8.587         -1.288      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       137.0 MHz     NA            7.299         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.299       -1.288  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                       Arrival           
Instance              Reference                          Type          Pin     Net                   Time        Slack 
                      Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------
bit_count[0]          mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[0]          0.796       -1.288
bit_count_fast[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count_fast[2]     0.796       -1.288
rx_esr[0]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[0]                 0.796       -1.185
tx_0_tx_ram0_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram0_0           0.796       -1.185
rx_esr[4]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[4]                 0.796       -1.143
tx_0_tx_ram1_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram1_0           0.796       -1.143
rx_esr[2]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[2]                 0.796       -1.112
tx_0_tx_ram2_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram2_0           0.796       -1.112
rx_esr[6]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[6]                 0.796       -1.081
tx_0_tx_ram3_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram3_0           0.796       -1.081
=======================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                         Required           
Instance             Reference                          Type        Pin     Net                       Time         Slack 
                     Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------
MISO                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       tx                        7.144        -1.288
tx_0_tx_ram0_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram1_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram2_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram3_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram4_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram5_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram6_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram7_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_3               7.144        0.548 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count[0] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[0]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]              Net         -        -       1.599     -           26        
MISO_RNO_3                SB_LUT4     I0       In      -         2.395       -         
MISO_RNO_3                SB_LUT4     O        Out     0.661     3.056       -         
MISO_RNO_3                Net         -        -       1.371     -           1         
MISO_RNO_2                SB_LUT4     I0       In      -         4.427       -         
MISO_RNO_2                SB_LUT4     O        Out     0.661     5.089       -         
tx_0_ramout_7_ns_1[0]     Net         -        -       1.371     -           1         
MISO_RNO                  SB_LUT4     I3       In      -         6.460       -         
MISO_RNO                  SB_LUT4     O        Out     0.465     6.925       -         
tx                        Net         -        -       1.507     -           1         
MISO                      SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram0_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram0_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram7_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram7_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram6_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram6_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram5_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram5_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          7 uses
SB_DFFE         10 uses
SB_DFFESR       11 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         46 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   28 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 28

@S |Mapping Summary:
Total  LUTs: 46 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 46 = 46 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:45:41 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:45:50 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:45:51 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:45:51 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:45:51 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:45:52 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:45:52 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     262.6 MHz     3.808         derived (from spi_test|clk)     Autoconstr_clkgroup_0     18   
spi_test|clk                       65.7 MHz      15.230        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:45:52 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:45:53 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF135 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx (in view: work.spi_test(behavioral)) is 8 words by 1 bits.
@N: MF794 |RAM tx required 8 registers during mapping 
@N: MF794 |RAM tx required 8 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF794 |RAM tx required 8 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  46 /        25
   2		0h:00m:00s		    -1.79ns		  44 /        25
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance byte_rcvd (in view: work.spi_test(behavioral)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance bit_count[2] (in view: work.spi_test(behavioral)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		  46 /        28


   4		0h:00m:00s		    -1.79ns		  46 /        28
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":149:1:149:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 145MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           28         byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 145MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.30ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.30ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 15:45:54 2018
#


Top view:               spi_test
Requested Frequency:    137.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.288

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     137.0 MHz     116.5 MHz     7.299         8.587         -1.288      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       137.0 MHz     NA            7.299         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.299       -1.288  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                       Arrival           
Instance              Reference                          Type          Pin     Net                   Time        Slack 
                      Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------
bit_count[0]          mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[0]          0.796       -1.288
bit_count_fast[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count_fast[2]     0.796       -1.288
rx_esr[0]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[0]                 0.796       -1.185
tx_0_tx_ram0_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram0_0           0.796       -1.185
rx_esr[4]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[4]                 0.796       -1.143
tx_0_tx_ram1_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram1_0           0.796       -1.143
rx_esr[2]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[2]                 0.796       -1.112
tx_0_tx_ram2_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram2_0           0.796       -1.112
rx_esr[6]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[6]                 0.796       -1.081
tx_0_tx_ram3_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram3_0           0.796       -1.081
=======================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                         Required           
Instance             Reference                          Type        Pin     Net                       Time         Slack 
                     Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------
MISO                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       tx                        7.144        -1.288
tx_0_tx_ram0_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram1_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram2_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram3_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram4_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram5_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram6_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram7_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_3               7.144        0.548 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count[0] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[0]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]              Net         -        -       1.599     -           26        
MISO_RNO_3                SB_LUT4     I0       In      -         2.395       -         
MISO_RNO_3                SB_LUT4     O        Out     0.661     3.056       -         
MISO_RNO_3                Net         -        -       1.371     -           1         
MISO_RNO_2                SB_LUT4     I0       In      -         4.427       -         
MISO_RNO_2                SB_LUT4     O        Out     0.661     5.089       -         
tx_0_ramout_7_ns_1[0]     Net         -        -       1.371     -           1         
MISO_RNO                  SB_LUT4     I3       In      -         6.460       -         
MISO_RNO                  SB_LUT4     O        Out     0.465     6.925       -         
tx                        Net         -        -       1.507     -           1         
MISO                      SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram0_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram0_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram7_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram7_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram6_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram6_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram5_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram5_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          7 uses
SB_DFFE         10 uses
SB_DFFESR       11 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         46 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   28 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 28

@S |Mapping Summary:
Total  LUTs: 46 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 46 = 46 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:45:54 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	57
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	57/5280
    PLBs                        :	15/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 91.8 (sec)

Final Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	57/5280
    PLBs                        :	18/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 128.96 MHz | Target: 547.95 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 547.95 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 136.99 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 92.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 236
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 236
used logic cells: 57
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 61 
I1212: Iteration  1 :    25 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:55:31 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:55:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:55:31 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:55:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:55:32 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:55:32 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     240.9 MHz     4.151         derived (from spi_test|clk)     Autoconstr_clkgroup_0     19   
spi_test|clk                       60.2 MHz      16.603        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:55:33 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:55:33 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance MISO is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[4:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@E: MF682 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Initial values are not supported for RAM tx which includes a global reset.  
@E: MF683 |Initial values found on one or more RAMs with global reset. Please see above errors.  
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:55:33 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:55:53 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:55:54 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:55:54 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:55:54 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:55:55 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:55:55 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     240.9 MHz     4.151         derived (from spi_test|clk)     Autoconstr_clkgroup_0     19   
spi_test|clk                       60.2 MHz      16.603        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:55:55 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:55:56 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[4:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@E: MF682 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Initial values are not supported for RAM tx which includes a global reset.  
@E: MF683 |Initial values found on one or more RAMs with global reset. Please see above errors.  
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:55:56 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:56:31 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:56:32 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:56:32 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:56:32 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:56:33 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:56:33 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     262.6 MHz     3.808         derived (from spi_test|clk)     Autoconstr_clkgroup_0     18   
spi_test|clk                       65.7 MHz      15.230        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:56:34 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:56:34 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF135 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx (in view: work.spi_test(behavioral)) is 8 words by 1 bits.
@N: MF794 |RAM tx required 8 registers during mapping 
@N: MF794 |RAM tx required 8 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF794 |RAM tx required 8 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  46 /        25
   2		0h:00m:00s		    -1.79ns		  44 /        25
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance byte_rcvd (in view: work.spi_test(behavioral)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance bit_count[2] (in view: work.spi_test(behavioral)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		  46 /        28


   4		0h:00m:00s		    -1.79ns		  46 /        28
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":149:1:149:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 145MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           28         byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 145MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.30ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.30ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 15:56:35 2018
#


Top view:               spi_test
Requested Frequency:    137.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.288

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     137.0 MHz     116.5 MHz     7.299         8.587         -1.288      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       137.0 MHz     NA            7.299         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.299       -1.288  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                       Arrival           
Instance              Reference                          Type          Pin     Net                   Time        Slack 
                      Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------
bit_count[0]          mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[0]          0.796       -1.288
bit_count_fast[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count_fast[2]     0.796       -1.288
rx_esr[0]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[0]                 0.796       -1.185
tx_0_tx_ram0_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram0_0           0.796       -1.185
rx_esr[4]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[4]                 0.796       -1.143
tx_0_tx_ram1_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram1_0           0.796       -1.143
rx_esr[2]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[2]                 0.796       -1.112
tx_0_tx_ram2_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram2_0           0.796       -1.112
rx_esr[6]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[6]                 0.796       -1.081
tx_0_tx_ram3_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram3_0           0.796       -1.081
=======================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                         Required           
Instance             Reference                          Type        Pin     Net                       Time         Slack 
                     Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------
MISO                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       tx                        7.144        -1.288
tx_0_tx_ram0_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram1_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram2_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram3_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram4_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram5_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram6_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram7_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_3               7.144        0.548 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count[0] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[0]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]              Net         -        -       1.599     -           26        
MISO_RNO_3                SB_LUT4     I0       In      -         2.395       -         
MISO_RNO_3                SB_LUT4     O        Out     0.661     3.056       -         
MISO_RNO_3                Net         -        -       1.371     -           1         
MISO_RNO_2                SB_LUT4     I0       In      -         4.427       -         
MISO_RNO_2                SB_LUT4     O        Out     0.661     5.089       -         
tx_0_ramout_7_ns_1[0]     Net         -        -       1.371     -           1         
MISO_RNO                  SB_LUT4     I3       In      -         6.460       -         
MISO_RNO                  SB_LUT4     O        Out     0.465     6.925       -         
tx                        Net         -        -       1.507     -           1         
MISO                      SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram0_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram0_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram7_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram7_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram6_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram6_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram5_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram5_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          7 uses
SB_DFFE         10 uses
SB_DFFESR       11 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         46 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   28 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 28

@S |Mapping Summary:
Total  LUTs: 46 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 46 = 46 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:56:35 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:56:58 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:56:58 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:56:58 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:56:58 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:00 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:57:00 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     239.5 MHz     4.175         derived (from spi_test|clk)     Autoconstr_clkgroup_0     18   
spi_test|clk                       59.9 MHz      16.699        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:57:00 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:57:00 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@E: MF682 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Initial values are not supported for RAM tx which includes a global reset.  
@E: MF683 |Initial values found on one or more RAMs with global reset. Please see above errors.  
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:57:01 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:57:16 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:16 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:16 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:16 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:17 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:57:17 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     239.5 MHz     4.175         derived (from spi_test|clk)     Autoconstr_clkgroup_0     18   
spi_test|clk                       59.9 MHz      16.699        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:57:18 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:57:18 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@E: MF682 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Initial values are not supported for RAM tx which includes a global reset.  
@E: MF683 |Initial values found on one or more RAMs with global reset. Please see above errors.  
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:57:18 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:57:39 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:39 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:40 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:41 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:57:41 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     262.6 MHz     3.808         derived (from spi_test|clk)     Autoconstr_clkgroup_0     18   
spi_test|clk                       65.7 MHz      15.230        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:57:41 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:57:41 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF135 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx (in view: work.spi_test(behavioral)) is 8 words by 1 bits.
@N: MF794 |RAM tx required 8 registers during mapping 
@N: MF794 |RAM tx required 8 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF794 |RAM tx required 8 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  46 /        25
   2		0h:00m:00s		    -1.79ns		  44 /        25
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance byte_rcvd (in view: work.spi_test(behavioral)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance bit_count[2] (in view: work.spi_test(behavioral)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		  46 /        28


   4		0h:00m:00s		    -1.79ns		  46 /        28
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":149:1:149:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 145MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           28         byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 145MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.30ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.30ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 15:57:42 2018
#


Top view:               spi_test
Requested Frequency:    137.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.288

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     137.0 MHz     116.5 MHz     7.299         8.587         -1.288      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       137.0 MHz     NA            7.299         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.299       -1.288  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                       Arrival           
Instance              Reference                          Type          Pin     Net                   Time        Slack 
                      Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------
bit_count[0]          mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[0]          0.796       -1.288
bit_count_fast[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count_fast[2]     0.796       -1.288
rx_esr[0]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[0]                 0.796       -1.185
tx_0_tx_ram0_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram0_0           0.796       -1.185
rx_esr[4]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[4]                 0.796       -1.143
tx_0_tx_ram1_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram1_0           0.796       -1.143
rx_esr[2]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[2]                 0.796       -1.112
tx_0_tx_ram2_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram2_0           0.796       -1.112
rx_esr[6]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[6]                 0.796       -1.081
tx_0_tx_ram3_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram3_0           0.796       -1.081
=======================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                         Required           
Instance             Reference                          Type        Pin     Net                       Time         Slack 
                     Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------
MISO                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       tx                        7.144        -1.288
tx_0_tx_ram0_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram1_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram2_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram3_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram4_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram5_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram6_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
tx_0_tx_ram7_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNISV463[0]     7.144        -1.288
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_3               7.144        0.548 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count[0] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[0]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]              Net         -        -       1.599     -           26        
MISO_RNO_3                SB_LUT4     I0       In      -         2.395       -         
MISO_RNO_3                SB_LUT4     O        Out     0.661     3.056       -         
MISO_RNO_3                Net         -        -       1.371     -           1         
MISO_RNO_2                SB_LUT4     I0       In      -         4.427       -         
MISO_RNO_2                SB_LUT4     O        Out     0.661     5.089       -         
tx_0_ramout_7_ns_1[0]     Net         -        -       1.371     -           1         
MISO_RNO                  SB_LUT4     I3       In      -         6.460       -         
MISO_RNO                  SB_LUT4     O        Out     0.465     6.925       -         
tx                        Net         -        -       1.507     -           1         
MISO                      SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram0_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram0_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram7_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram7_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram6_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram6_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram5_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]         SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]         SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]         Net         -        -       1.371     -           1         
bit_count_RNIJLMM1[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIJLMM1[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNISV463[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNISV463[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNISV463[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram5_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          7 uses
SB_DFFE         10 uses
SB_DFFESR       11 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         46 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   28 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 28

@S |Mapping Summary:
Total  LUTs: 46 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 46 = 46 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:57:43 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 15:57:58 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:58 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:58 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:57:58 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 15:58:00 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 15:58:00 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     260.7 MHz     3.836         derived (from spi_test|clk)     Autoconstr_clkgroup_0     18   
spi_test|clk                       65.2 MHz      15.346        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:58:00 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 15:58:00 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@E: MF682 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Initial values are not supported for RAM tx which includes a global reset.  
@E: MF683 |Initial values found on one or more RAMs with global reset. Please see above errors.  
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 15:58:01 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:01:10 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":207:6:207:7|Expecting keyword process
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:01:11 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:01:11 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:02:22 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":207:6:207:7|Expecting keyword process
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:02:23 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:02:23 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:03:11 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":187:9:187:14|Signal outclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":187:16:187:17|Signal ss in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":187:1:187:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":198:7:198:8|Referenced variable rx is not in sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":190:7:190:15|Referenced variable byte_rcvd is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to byte_rcvd are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Multiple non-tristate drivers for net rx(7) in spi_test
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Multiple non-tristate drivers for net rx(6) in spi_test
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Multiple non-tristate drivers for net rx(5) in spi_test
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Multiple non-tristate drivers for net rx(4) in spi_test
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Multiple non-tristate drivers for net rx(3) in spi_test
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Multiple non-tristate drivers for net rx(2) in spi_test
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Multiple non-tristate drivers for net rx(1) in spi_test
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Multiple non-tristate drivers for net rx(0) in spi_test
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Multiple non-tristate drivers for net LEDR in spi_test
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Unresolved tristate drivers for net LEDR in spi_test
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Unresolved tristate drivers for net rx(0) in spi_test
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Unresolved tristate drivers for net rx(1) in spi_test
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Unresolved tristate drivers for net rx(2) in spi_test
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Unresolved tristate drivers for net rx(3) in spi_test
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Unresolved tristate drivers for net rx(4) in spi_test
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Unresolved tristate drivers for net rx(5) in spi_test
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Unresolved tristate drivers for net rx(6) in spi_test
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Unresolved tristate drivers for net rx(7) in spi_test

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:03:11 2018

###########################################################]
@E: MF420 |Netlist read from file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:03:11 2018

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:03:11 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:06:08 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:06:08 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:06:08 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:06:08 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:06:09 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:06:09 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.2 MHz     4.199         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     16   
spi_test|LEDR_derived_clock        238.2 MHz     4.199         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     9    
spi_test|clk                       59.5 MHz      16.795        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:06:10 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:06:10 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF135 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx (in view: work.spi_test(behavioral)) is 8 words by 1 bits.
@N: MF794 |RAM tx required 8 registers during mapping 
@N: MF794 |RAM tx required 8 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MF794 |RAM tx required 8 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  62 /        23
   2		0h:00m:00s		    -1.79ns		  54 /        23
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance bit_count[2] (in view: work.spi_test(behavioral)) with 28 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		  56 /        25


   4		0h:00m:00s		    -1.79ns		  56 /        25
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":149:1:149:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           25         rx[0]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 7.30ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 7.30ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.30ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:06:11 2018
#


Top view:               spi_test
Requested Frequency:    137.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.288

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     137.0 MHz     116.5 MHz     7.299         8.587         -1.288      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        137.0 MHz     NA            7.299         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       137.0 MHz     NA            7.299         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.299       -1.288  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                      Arrival           
Instance              Reference                          Type         Pin     Net                   Time        Slack 
                      Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------
bit_count[0]          mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       bit_count[0]          0.796       -1.288
bit_count_fast[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       bit_count_fast[2]     0.796       -1.288
rx[0]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER     Q       rx[0]                 0.796       -1.185
tx_0_tx_ram0_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE      Q       tx_0_ram0_0           0.796       -1.185
byte_rcvd             mypll|PLLOUTCORE_derived_clock     SB_DFFR      Q       LEDR_i                0.796       -1.174
rx[4]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER     Q       rx[4]                 0.796       -1.143
tx_0_tx_ram1_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE      Q       tx_0_ram1_0           0.796       -1.143
rx[2]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER     Q       rx[2]                 0.796       -1.112
tx_0_tx_ram2_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE      Q       tx_0_ram2_0           0.796       -1.112
bit_count[1]          mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       bit_count[1]          0.796       -1.102
======================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                           Required           
Instance             Reference                          Type          Pin     Net                       Time         Slack 
                     Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------
MISO                 mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       tx                        7.144        -1.288
tx_0_tx_ram0_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram1_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram2_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram3_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram4_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram5_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram6_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram7_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[3]            7.144        -1.174
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count[0] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[0]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]              Net         -        -       1.599     -           24        
MISO_RNO_3                SB_LUT4     I0       In      -         2.395       -         
MISO_RNO_3                SB_LUT4     O        Out     0.661     3.056       -         
MISO_RNO_3                Net         -        -       1.371     -           1         
MISO_RNO_2                SB_LUT4     I0       In      -         4.427       -         
MISO_RNO_2                SB_LUT4     O        Out     0.661     5.089       -         
tx_0_ramout_7_ns_1[0]     Net         -        -       1.371     -           1         
MISO_RNO                  SB_LUT4     I3       In      -         6.460       -         
MISO_RNO                  SB_LUT4     O        Out     0.465     6.925       -         
tx                        Net         -        -       1.507     -           1         
MISO                      SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram0_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram0_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram7_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram7_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram6_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram6_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram5_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram5_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          6 uses
SB_DFFE         9 uses
SB_DFFER        8 uses
SB_DFFESR       1 use
SB_DFFR         1 use
SB_GB           1 use
VCC             1 use
SB_LUT4         56 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 25
   spi_test|LEDR_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 56 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 56 = 56 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:06:11 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/5280
    PLBs                        :	15/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG[7]_LC_26", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG[7]_LC_26/in1" to pin "rx_RNIDCBG[7]_LC_26/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 47.9 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	64/5280
    PLBs                        :	20/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 130.69 MHz | Target: 547.95 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 547.95 MHz
Clock: spi_test|LEDR_derived_clock | Frequency: N/A | Target: 136.99 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 136.99 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 48.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 250
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 250
used logic cells: 64
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 1
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_10_16_0", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_10_16_0/in1" to pin "rx_RNIDCBG_7_LC_10_16_0/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 68 
I1212: Iteration  1 :    26 unrouted : 0 seconds
I1212: Iteration  2 :    11 unrouted : 0 seconds
I1212: Iteration  3 :     7 unrouted : 1 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_10_16_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_10_16_0/in1" to pin "rx_RNIDCBG_7_LC_10_16_0/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:16:51 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@E: CD147 :"D:\FPGA Code\SPI\testSPI2.vhd":128:8:128:16|Variable bit_count should have a constrained type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:16:51 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:16:51 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:18:10 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD252 :"D:\FPGA Code\SPI\testSPI2.vhd":128:44:128:44|Expecting =>
@E: CD200 :"D:\FPGA Code\SPI\testSPI2.vhd":156:4:156:12|Misspelled variable, signal or procedure name?
2 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:18:11 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:18:11 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:18:35 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@E: CD648 :"D:\FPGA Code\SPI\testSPI2.vhd":164:9:164:17|Expression does not match type integer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:18:36 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:18:36 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:19:06 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@E: CD648 :"D:\FPGA Code\SPI\testSPI2.vhd":166:9:166:17|Expression does not match type integer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:19:07 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:19:07 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:19:38 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD536 :"D:\FPGA Code\SPI\testSPI2.vhd":128:28:128:30|Type must be an unconstrained array
@E: CD200 :"D:\FPGA Code\SPI\testSPI2.vhd":156:4:156:12|Misspelled variable, signal or procedure name?
2 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:19:38 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:19:38 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:20:36 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":164:6:164:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":166:6:166:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":168:20:168:32|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":168:5:168:17|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@E: CD715 :"D:\FPGA Code\SPI\testSPI2.vhd":170:27:170:34|Cast of incompatible types
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:20:37 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:20:37 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:21:03 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":164:6:164:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":166:6:166:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":168:20:168:32|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":168:5:168:17|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":170:13:170:25|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:21:03 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:21:03 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:21:03 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:21:04 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:21:04 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.2 MHz     4.199         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     16   
spi_test|LEDR_derived_clock        238.2 MHz     4.199         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     9    
spi_test|clk                       59.5 MHz      16.795        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:21:05 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:21:05 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF135 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx (in view: work.spi_test(behavioral)) is 8 words by 1 bits.
@N: MF794 |RAM tx required 8 registers during mapping 
@N: MF794 |RAM tx required 8 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MF794 |RAM tx required 8 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  62 /        23
   2		0h:00m:00s		    -1.79ns		  54 /        23
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance bit_count[2] (in view: work.spi_test(behavioral)) with 28 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		  56 /        25


   4		0h:00m:00s		    -1.79ns		  56 /        25
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":149:1:149:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           25         rx[0]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 7.30ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 7.30ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.30ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:21:06 2018
#


Top view:               spi_test
Requested Frequency:    137.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.288

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     137.0 MHz     116.5 MHz     7.299         8.587         -1.288      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        137.0 MHz     NA            7.299         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       137.0 MHz     NA            7.299         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.299       -1.288  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                      Arrival           
Instance              Reference                          Type         Pin     Net                   Time        Slack 
                      Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------
bit_count[0]          mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       bit_count[0]          0.796       -1.288
bit_count_fast[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       bit_count_fast[2]     0.796       -1.288
rx[0]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER     Q       rx[0]                 0.796       -1.185
tx_0_tx_ram0_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE      Q       tx_0_ram0_0           0.796       -1.185
byte_rcvd             mypll|PLLOUTCORE_derived_clock     SB_DFFR      Q       LEDR_i                0.796       -1.174
rx[4]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER     Q       rx[4]                 0.796       -1.143
tx_0_tx_ram1_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE      Q       tx_0_ram1_0           0.796       -1.143
rx[2]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER     Q       rx[2]                 0.796       -1.112
tx_0_tx_ram2_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE      Q       tx_0_ram2_0           0.796       -1.112
bit_count[1]          mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       bit_count[1]          0.796       -1.102
======================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                           Required           
Instance             Reference                          Type          Pin     Net                       Time         Slack 
                     Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------
MISO                 mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       tx                        7.144        -1.288
tx_0_tx_ram0_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram1_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram2_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram3_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram4_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram5_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram6_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram7_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[3]            7.144        -1.174
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count[0] / Q
    Ending point:                            MISO / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[0]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]              Net         -        -       1.599     -           24        
MISO_RNO_3                SB_LUT4     I0       In      -         2.395       -         
MISO_RNO_3                SB_LUT4     O        Out     0.661     3.056       -         
MISO_RNO_3                Net         -        -       1.371     -           1         
MISO_RNO_2                SB_LUT4     I0       In      -         4.427       -         
MISO_RNO_2                SB_LUT4     O        Out     0.661     5.089       -         
tx_0_ramout_7_ns_1[0]     Net         -        -       1.371     -           1         
MISO_RNO                  SB_LUT4     I3       In      -         6.460       -         
MISO_RNO                  SB_LUT4     O        Out     0.465     6.925       -         
tx                        Net         -        -       1.507     -           1         
MISO                      SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram0_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram0_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram7_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram7_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram6_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram6_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram5_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram5_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          6 uses
SB_DFFE         9 uses
SB_DFFER        8 uses
SB_DFFESR       1 use
SB_DFFR         1 use
SB_GB           1 use
VCC             1 use
SB_LUT4         56 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 25
   spi_test|LEDR_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 56 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 56 = 56 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:21:06 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/5280
    PLBs                        :	14/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG[7]_LC_26", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG[7]_LC_26/in1" to pin "rx_RNIDCBG[7]_LC_26/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 90.8 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	64/5280
    PLBs                        :	16/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 124.43 MHz | Target: 547.95 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 547.95 MHz
Clock: spi_test|LEDR_derived_clock | Frequency: N/A | Target: 136.99 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 136.99 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 91.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 256
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 256
used logic cells: 64
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_10_12_0", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_10_12_0/in1" to pin "rx_RNIDCBG_7_LC_10_12_0/lcout" to break the combinatorial loop
Read device time: 6
I1209: Started routing
I1223: Total Nets : 68 
I1212: Iteration  1 :    30 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 2 seconds
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_10_12_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_10_12_0/in1" to pin "rx_RNIDCBG_7_LC_10_12_0/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:25:07 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":164:6:164:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":166:6:166:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":168:20:168:32|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":168:5:168:17|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":170:13:170:25|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@E: CD752 :"D:\FPGA Code\SPI\testSPI2.vhd":201:5:201:9|Index 8 is out of range: [7 downto 0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:25:07 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:25:07 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:25:19 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":164:6:164:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":166:6:166:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":168:20:168:32|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":168:5:168:17|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":170:13:170:25|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal tx[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register tx tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:20 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:21 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:25:21 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     236.8 MHz     4.223         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     15   
spi_test|LEDR_derived_clock        236.8 MHz     4.223         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     9    
spi_test|clk                       59.2 MHz      16.891        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:25:22 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:25:22 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance MISO (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register MISO (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  15 /         7
   2		0h:00m:00s		    -1.56ns		  15 /         7




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           7          bit_count[0]   
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.74ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.74ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:25:23 2018
#


Top view:               spi_test
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     174.3 MHz     148.1 MHz     5.738         6.751         -1.013      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        174.3 MHz     NA            5.738         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       174.3 MHz     NA            5.738         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                 Arrival           
Instance         Reference                          Type         Pin     Net              Time        Slack 
                 Clock                                                                                      
------------------------------------------------------------------------------------------------------------
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     Q       bit_count[0]     0.796       -1.013
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       bit_count[1]     0.796       -0.940
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     Q       bit_count[2]     0.796       -0.909
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR      Q       LEDR_i           0.796       -0.909
bit_count[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     Q       bit_count[3]     0.796       -0.806
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFR      Q       rx[7]            0.796       -0.744
trig             mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       trig             0.796       -0.713
============================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                    Required           
Instance         Reference                          Type         Pin     Net                 Time         Slack 
                 Clock                                                                                          
----------------------------------------------------------------------------------------------------------------
bit_count[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     D       bit_count_1         5.583        -1.013
rx[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFR      D       rx                  5.583        -1.013
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     D       bit_count           5.583        -0.909
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFFR      D       byte_rcvd_1_0_0     5.583        -0.816
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     D       bit_count_en[2]     5.583        1.020 
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF       D       bit_count_2         5.583        1.092 
trig             mypll|PLLOUTCORE_derived_clock     SB_DFF       D       trig_0              5.583        1.092 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[0]             SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]             Net          -        -       1.599     -           6         
bit_count_RNIGT54[2]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNIGT54[2]     SB_LUT4      O        Out     0.661     3.056       -         
N_37                     Net          -        -       1.371     -           2         
bit_count_RNO[3]         SB_LUT4      I0       In      -         4.427       -         
bit_count_RNO[3]         SB_LUT4      O        Out     0.661     5.089       -         
bit_count_1              Net          -        -       1.507     -           1         
bit_count[3]             SB_DFFSR     D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[0]             SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]             Net          -        -       1.599     -           6         
bit_count_RNIGT54[2]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNIGT54[2]     SB_LUT4      O        Out     0.661     3.056       -         
N_37                     Net          -        -       1.371     -           2         
rx_RNO[7]                SB_LUT4      I0       In      -         4.427       -         
rx_RNO[7]                SB_LUT4      O        Out     0.661     5.089       -         
rx                       Net          -        -       1.507     -           1         
rx[7]                    SB_DFFR      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[1]             SB_DFF       Q        Out     0.796     0.796       -         
bit_count[1]             Net          -        -       1.599     -           6         
bit_count_RNIGT54[2]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNIGT54[2]     SB_LUT4      O        Out     0.589     2.984       -         
N_37                     Net          -        -       1.371     -           2         
bit_count_RNO[3]         SB_LUT4      I0       In      -         4.355       -         
bit_count_RNO[3]         SB_LUT4      O        Out     0.661     5.017       -         
bit_count_1              Net          -        -       1.507     -           1         
bit_count[3]             SB_DFFSR     D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
bit_count[1]             SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]             Net         -        -       1.599     -           6         
bit_count_RNIGT54[2]     SB_LUT4     I1       In      -         2.395       -         
bit_count_RNIGT54[2]     SB_LUT4     O        Out     0.589     2.984       -         
N_37                     Net         -        -       1.371     -           2         
rx_RNO[7]                SB_LUT4     I0       In      -         4.355       -         
rx_RNO[7]                SB_LUT4     O        Out     0.661     5.017       -         
rx                       Net         -        -       1.507     -           1         
rx[7]                    SB_DFFR     D        In      -         6.524       -         
======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[2]             SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]             Net          -        -       1.599     -           5         
bit_count_RNIGT54[2]     SB_LUT4      I2       In      -         2.395       -         
bit_count_RNIGT54[2]     SB_LUT4      O        Out     0.558     2.953       -         
N_37                     Net          -        -       1.371     -           2         
bit_count_RNO[3]         SB_LUT4      I0       In      -         4.324       -         
bit_count_RNO[3]         SB_LUT4      O        Out     0.661     4.986       -         
bit_count_1              Net          -        -       1.507     -           1         
bit_count[3]             SB_DFFSR     D        In      -         6.492       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.647 is 2.170(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          2 uses
SB_DFFR         2 uses
SB_DFFSR        3 uses
VCC             1 use
SB_LUT4         13 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   7 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 7
   spi_test|LEDR_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 13 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 13 = 13 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:25:23 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:25:46 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":164:6:164:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":166:6:166:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":168:20:168:32|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":168:5:168:17|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":170:13:170:25|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:46 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:46 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:46 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:48 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:25:48 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.2 MHz     4.199         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     15   
spi_test|LEDR_derived_clock        238.2 MHz     4.199         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     9    
spi_test|clk                       59.5 MHz      16.795        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:25:48 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:25:48 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance MISO is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance tx (in view: work.spi_test(behavioral)) of type view:PrimLib.ram1(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance rx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  15 /         7
   2		0h:00m:00s		    -1.56ns		  15 /         7
   3		0h:00m:00s		    -1.56ns		  15 /         7




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           7          rx[7]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.68ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.68ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.68ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:25:49 2018
#


Top view:               spi_test
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     176.2 MHz     149.7 MHz     5.677         6.679         -1.002      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        176.2 MHz     NA            5.677         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       176.2 MHz     NA            5.677         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                  Arrival           
Instance             Reference                          Type          Pin     Net              Time        Slack 
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[2]     0.796       -1.002
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFFR       Q       LEDR_i           0.796       -1.002
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[1]     0.796       -0.971
rx[7]                mypll|PLLOUTCORE_derived_clock     SB_DFFER      Q       rx[7]            0.796       -0.971
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[0]     0.796       -0.929
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[3]     0.796       -0.867
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       trig             0.796       -0.775
=================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                       Required           
Instance             Reference                          Type          Pin     Net                   Time         Slack 
                     Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[3]        5.522        -1.002
rx[7]                mypll|PLLOUTCORE_derived_clock     SB_DFFER      D       rx_6[7]               5.522        -1.002
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[0]        5.522        -0.971
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_2           5.522        -0.898
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFFR       D       byte_rcvd_1_0_0       5.522        -0.878
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_0_sqmuxa_i_0     5.677        -0.775
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_0_sqmuxa_i_0     5.677        -0.775
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_1           5.522        1.031 
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        D       trig_0                5.522        1.031 
rx[7]                mypll|PLLOUTCORE_derived_clock     SB_DFFER      E       trig_0_sqmuxa_i       5.677        1.186 
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFF       Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           7         
rx_RNO_0[7]        SB_LUT4      I1       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4      O        Out     0.589     2.984       -         
rx_0_1_0[7]        Net          -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4      I0       In      -         4.355       -         
rx_RNO[7]          SB_LUT4      O        Out     0.661     5.017       -         
rx_6[7]            Net          -        -       1.507     -           1         
rx[7]              SB_DFFER     D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
byte_rcvd                  SB_DFFR       Q        Out     0.796     0.796       -         
LEDR_i                     Net           -        -       1.599     -           7         
bit_count_esr_RNO_0[3]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_0[3]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_0[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I1       In      -         4.427       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.589     5.017       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.524       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count[1]               SB_DFF        Q        Out     0.796     0.796       -         
bit_count[1]               Net           -        -       1.599     -           8         
bit_count_esr_RNO_1[3]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_1[3]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_1[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I2       In      -         4.427       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.558     4.986       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.492       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
rx[7]              SB_DFFER     Q        Out     0.796     0.796       -         
rx[7]              Net          -        -       1.599     -           4         
rx_RNO_0[7]        SB_LUT4      I2       In      -         2.395       -         
rx_RNO_0[7]        SB_LUT4      O        Out     0.558     2.953       -         
rx_0_1_0[7]        Net          -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4      I0       In      -         4.324       -         
rx_RNO[7]          SB_LUT4      O        Out     0.661     4.986       -         
rx_6[7]            Net          -        -       1.507     -           1         
rx[7]              SB_DFFER     D        In      -         6.492       -         
=================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            bit_count_esr[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
byte_rcvd                  SB_DFFR       Q        Out     0.796     0.796       -         
LEDR_i                     Net           -        -       1.599     -           7         
bit_count_esr_RNO_0[0]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_0[0]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_0[0]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[0]       SB_LUT4       I2       In      -         4.427       -         
bit_count_esr_RNO[0]       SB_LUT4       O        Out     0.558     4.986       -         
bit_count_3[0]             Net           -        -       1.507     -           1         
bit_count_esr[0]           SB_DFFESR     D        In      -         6.492       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          3 uses
SB_DFFER        1 use
SB_DFFESR       2 uses
SB_DFFR         1 use
VCC             1 use
SB_LUT4         19 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   7 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 7
   spi_test|LEDR_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 19 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 19 = 19 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:25:49 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:25:58 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":165:6:165:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":167:6:167:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":169:20:169:32|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":169:5:169:17|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":171:13:171:25|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:58 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:58 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:25:58 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:26:00 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:26:00 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.2 MHz     4.199         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     16   
spi_test|LEDR_derived_clock        238.2 MHz     4.199         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     9    
spi_test|clk                       59.5 MHz      16.795        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:26:00 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:26:00 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF135 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx (in view: work.spi_test(behavioral)) is 8 words by 1 bits.
@N: MF794 |RAM tx required 8 registers during mapping 
@N: MF794 |RAM tx required 8 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MF794 |RAM tx required 8 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  62 /        23
   2		0h:00m:00s		    -1.79ns		  53 /        23
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance bit_count[2] (in view: work.spi_test(behavioral)) with 27 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		  55 /        25


   4		0h:00m:00s		    -1.79ns		  55 /        25
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":149:1:149:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           25         rx[0]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 146MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 7.30ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 7.30ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.30ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:26:01 2018
#


Top view:               spi_test
Requested Frequency:    137.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.288

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     137.0 MHz     116.5 MHz     7.299         8.587         -1.288      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        137.0 MHz     NA            7.299         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       137.0 MHz     NA            7.299         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.299       -1.288  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                       Arrival           
Instance              Reference                          Type          Pin     Net                   Time        Slack 
                      Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------
bit_count_fast[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count_fast[2]     0.796       -1.288
bit_count[0]          mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[0]          0.796       -1.185
rx[0]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER      Q       rx[0]                 0.796       -1.185
byte_rcvd             mypll|PLLOUTCORE_derived_clock     SB_DFFR       Q       LEDR_i                0.796       -1.174
rx[4]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER      Q       rx[4]                 0.796       -1.143
bit_count[1]          mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[1]          0.796       -1.112
rx[2]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER      Q       rx[2]                 0.796       -1.112
rx[6]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER      Q       rx[6]                 0.796       -1.081
tx_0_tx_ram0_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram0_0           0.796       -1.081
bit_count_esr[3]      mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[3]          0.796       -1.071
=======================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                           Required           
Instance             Reference                          Type          Pin     Net                       Time         Slack 
                     Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------
tx_0_tx_ram0_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram1_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram2_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram3_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram4_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram5_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram6_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
tx_0_tx_ram7_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNI3B812[0]     7.144        -1.288
MISO                 mypll|PLLOUTCORE_derived_clock     SB_DFFER      D       MISO_4                    7.144        -1.185
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[3]            7.144        -1.174
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram0_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[0]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[0]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram0_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram7_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[0]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[0]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram7_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram6_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[0]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[0]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram6_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram5_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[0]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[0]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram5_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram4_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[0]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[0]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNI3B812[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNI3B812[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNI3B812[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram4_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          6 uses
SB_DFFE         8 uses
SB_DFFER        9 uses
SB_DFFESR       1 use
SB_DFFR         1 use
SB_GB           1 use
VCC             1 use
SB_LUT4         55 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 25
   spi_test|LEDR_derived_clock: 12

@S |Mapping Summary:
Total  LUTs: 55 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:26:01 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	63
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	38
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	63/5280
    PLBs                        :	14/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG[7]_LC_25", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG[7]_LC_25/in1" to pin "rx_RNIDCBG[7]_LC_25/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 41.6 (sec)

Final Design Statistics
    Number of LUTs      	:	63
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	63/5280
    PLBs                        :	18/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 129.12 MHz | Target: 547.95 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 547.95 MHz
Clock: spi_test|LEDR_derived_clock | Frequency: N/A | Target: 136.99 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 136.99 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 42.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 250
used logic cells: 63
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 250
used logic cells: 63
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_13_15_0", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_13_15_0/in1" to pin "rx_RNIDCBG_7_LC_13_15_0/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     5 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "rx_RNIDCBG_7_LC_13_15_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_13_15_0/in1" to pin "rx_RNIDCBG_7_LC_13_15_0/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:30:01 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":165:6:165:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":167:6:167:18|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":169:20:169:32|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":169:5:169:17|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD610 :"D:\FPGA Code\SPI\testSPI2.vhd":171:13:171:25|Index value 0 to 9 could be out of prefix range 7 downto 0. 
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:30:01 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:30:01 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:30:01 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:30:03 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:30:03 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.2 MHz     4.199         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     16   
spi_test|LEDR_derived_clock        238.2 MHz     4.199         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     13   
spi_test|clk                       59.5 MHz      16.795        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:30:03 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:30:03 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF135 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx (in view: work.spi_test(behavioral)) is 8 words by 1 bits.
@N: MF794 |RAM tx required 8 registers during mapping 
@N: MF794 |RAM tx required 8 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MF794 |RAM tx required 8 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  62 /        23
   2		0h:00m:00s		    -1.79ns		  56 /        23
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Replicating instance bit_count[2] (in view: work.spi_test(behavioral)) with 26 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		  58 /        25


   4		0h:00m:00s		    -1.79ns		  58 /        25
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":149:1:149:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           25         rx[0]          
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 146MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 7.30ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 7.30ns 
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.30ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:30:04 2018
#


Top view:               spi_test
Requested Frequency:    137.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.288

                                   Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     137.0 MHz     116.5 MHz     7.299         8.587         -1.288      derived (from spi_test|clk)                       Autoconstr_clkgroup_0
spi_test|LEDR_derived_clock        137.0 MHz     NA            7.299         NA            NA          derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0
spi_test|clk                       137.0 MHz     NA            7.299         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.299       -1.288  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                       Arrival           
Instance              Reference                          Type          Pin     Net                   Time        Slack 
                      Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------
bit_count_fast[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count_fast[2]     0.796       -1.288
bit_count[0]          mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[0]          0.796       -1.185
rx[0]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER      Q       rx[0]                 0.796       -1.185
byte_rcvd             mypll|PLLOUTCORE_derived_clock     SB_DFFR       Q       LEDR_i                0.796       -1.174
rx[4]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER      Q       rx[4]                 0.796       -1.143
bit_count[1]          mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       bit_count[1]          0.796       -1.112
rx[2]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER      Q       rx[2]                 0.796       -1.112
rx[6]                 mypll|PLLOUTCORE_derived_clock     SB_DFFER      Q       rx[6]                 0.796       -1.081
tx_0_tx_ram0_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram0_0           0.796       -1.081
bit_count_esr[3]      mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[3]          0.796       -1.071
=======================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                           Required           
Instance             Reference                          Type          Pin     Net                       Time         Slack 
                     Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------
tx_0_tx_ram0_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNIKDAU1[0]     7.144        -1.288
tx_0_tx_ram1_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNIKDAU1[0]     7.144        -1.288
tx_0_tx_ram2_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNIKDAU1[0]     7.144        -1.288
tx_0_tx_ram3_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNIKDAU1[0]     7.144        -1.288
tx_0_tx_ram4_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNIKDAU1[0]     7.144        -1.288
tx_0_tx_ram5_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNIKDAU1[0]     7.144        -1.288
tx_0_tx_ram6_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNIKDAU1[0]     7.144        -1.288
tx_0_tx_ram7_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       bit_count_RNIKDAU1[0]     7.144        -1.288
MISO                 mypll|PLLOUTCORE_derived_clock     SB_DFFER      D       MISO_4                    7.144        -1.185
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[3]            7.144        -1.174
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram0_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNIKDAU1[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNIKDAU1[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNIKDAU1[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram0_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram7_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNIKDAU1[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNIKDAU1[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNIKDAU1[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram7_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram6_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNIKDAU1[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNIKDAU1[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNIKDAU1[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram6_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram5_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNIKDAU1[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNIKDAU1[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNIKDAU1[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram5_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram4_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count_fast[2]         SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]         Net         -        -       1.599     -           5         
rx_RNI600G[0]             SB_LUT4     I0       In      -         2.395       -         
rx_RNI600G[0]             SB_LUT4     O        Out     0.661     3.056       -         
rx_RNI600G[0]             Net         -        -       1.371     -           1         
bit_count_RNIFCP21[1]     SB_LUT4     I0       In      -         4.427       -         
bit_count_RNIFCP21[1]     SB_LUT4     O        Out     0.661     5.089       -         
un1_tx_7_ns_1             Net         -        -       1.371     -           1         
bit_count_RNIKDAU1[0]     SB_LUT4     I3       In      -         6.460       -         
bit_count_RNIKDAU1[0]     SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNIKDAU1[0]     Net         -        -       1.507     -           8         
tx_0_tx_ram4_[0]          SB_DFFE     D        In      -         8.432       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          5 uses
SB_DFFE         8 uses
SB_DFFER        9 uses
SB_DFFESR       1 use
SB_DFFR         1 use
SB_DFFSR        1 use
SB_GB           1 use
VCC             1 use
SB_LUT4         58 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 25
   spi_test|LEDR_derived_clock: 12

@S |Mapping Summary:
Total  LUTs: 58 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 58 = 58 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:30:04 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	58
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	66
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	66/5280
    PLBs                        :	16/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG[7]_LC_27", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG[7]_LC_27/in1" to pin "rx_RNIDCBG[7]_LC_27/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 47.0 (sec)

Final Design Statistics
    Number of LUTs      	:	66
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	66/5280
    PLBs                        :	22/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 130.68 MHz | Target: 547.95 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 547.95 MHz
Clock: spi_test|LEDR_derived_clock | Frequency: N/A | Target: 136.99 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 136.99 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 48.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 281
used logic cells: 66
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 281
used logic cells: 66
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_12_1_3", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_12_1_3/in1" to pin "rx_RNIDCBG_7_LC_12_1_3/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 70 
I1212: Iteration  1 :    29 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     7 unrouted : 0 seconds
I1212: Iteration  4 :     5 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 2 seconds
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_RNIDCBG_7_LC_12_1_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "rx_RNIDCBG_7_LC_12_1_3/in1" to pin "rx_RNIDCBG_7_LC_12_1_3/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:44:03 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":153:14:153:15|Expecting :=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:44:03 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:44:03 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:44:30 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":154:7:154:8|Expecting :=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:44:30 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:44:30 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:45:01 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD263 :"D:\FPGA Code\SPI\testSPI2.vhd":168:17:168:18|indexed name: missing closing )
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:45:02 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:45:02 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:45:13 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CG103 :"D:\FPGA Code\SPI\testSPI2.vhd":198:8:198:13|Expecting expression
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:45:14 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:45:14 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:45:25 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":129:8:129:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:2:150:3|Pruning unused bits 6 to 0 of rx_7(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":147:32:147:34|Pruning unused bits 6 to 0 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to LEDG are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:45:25 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:45:26 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:45:26 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:45:27 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:45:27 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     297.5 MHz     3.361         derived (from spi_test|clk)     Autoconstr_clkgroup_0     5    
spi_test|clk                       74.4 MHz      13.445        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:45:27 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:45:28 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":150:2:150:3|User-specified initial value defined for instance trig is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":150:2:150:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":150:2:150:3|Removing sequential instance bit_count[2:0] (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance MISO (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Boundary register MISO (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 14.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:45:28 2018
#


Top view:               spi_test
Requested Frequency:    71.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       71.4 MHz      NA            14.005        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:45:28 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
Ignore unconnected port:SS, when loading IO constraint.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for SS, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for MOSI, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:46:14 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":129:8:129:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:2:150:3|Pruning unused bits 6 to 0 of rx_7(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":147:32:147:34|Pruning unused bits 6 to 0 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to LEDG are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:46:15 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:46:15 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:46:15 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:46:16 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:46:16 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     297.5 MHz     3.361         derived (from spi_test|clk)     Autoconstr_clkgroup_0     5    
spi_test|clk                       74.4 MHz      13.445        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:46:16 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:46:17 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":150:2:150:3|User-specified initial value defined for instance trig is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":150:2:150:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":150:2:150:3|Removing sequential instance bit_count[2:0] (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Removing sequential instance MISO (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Boundary register MISO (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 14.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:46:17 2018
#


Top view:               spi_test
Requested Frequency:    71.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       71.4 MHz      NA            14.005        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:46:17 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:46:34 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_7(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:46:34 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:46:35 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:46:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:46:36 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:46:36 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     304.6 MHz     3.283         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     7    
spi_test|LEDR_derived_clock        304.6 MHz     3.283         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       76.1 MHz      13.133        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:46:36 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:46:36 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance LEDG is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock spi_test|LEDR_derived_clock has lost its master clock mypll|PLLOUTCORE_derived_clock and is being removed
@N: MT611 :|Automatically generated clock spi_test|LEDR_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 13.68ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:46:37 2018
#


Top view:               spi_test
Requested Frequency:    73.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       73.1 MHz      NA            13.680        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:46:37 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:47:43 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":178:15:178:16|Expecting :=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:47:44 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:47:44 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:48:02 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:8:135:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":154:2:154:3|Pruning unused bits 6 to 0 of rx_7(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":137:28:137:30|Pruning unused bits 6 to 0 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":154:2:154:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:48:03 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:48:03 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:48:03 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:48:04 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:48:04 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     303.5 MHz     3.295         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     7    
spi_test|LEDR_derived_clock        303.5 MHz     3.295         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       75.9 MHz      13.181        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:48:05 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:48:05 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|RAM tx removed due to constant propagation. 
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance LEDG is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock spi_test|LEDR_derived_clock has lost its master clock mypll|PLLOUTCORE_derived_clock and is being removed
@N: MT611 :|Automatically generated clock spi_test|LEDR_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 13.73ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:48:05 2018
#


Top view:               spi_test
Requested Frequency:    72.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       72.8 MHz      NA            13.730        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:48:06 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
Ignore unconnected port:SS, when loading IO constraint.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for SS, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for MOSI, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:48:54 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD164 :"D:\FPGA Code\SPI\testSPI2.vhd":128:1:128:8|variable declaration is not legal here
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:48:54 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:48:54 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:50:40 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":156:14:156:15|Expecting <=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:50:40 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:50:40 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:50:54 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":177:15:177:16|Expecting <=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:50:54 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:50:54 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:51:04 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_7(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:51:05 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:51:05 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:51:05 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:51:06 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:51:06 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     304.6 MHz     3.283         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     7    
spi_test|LEDR_derived_clock        304.6 MHz     3.283         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       76.1 MHz      13.133        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:51:06 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:51:07 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance LEDG is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock spi_test|LEDR_derived_clock has lost its master clock mypll|PLLOUTCORE_derived_clock and is being removed
@N: MT611 :|Automatically generated clock spi_test|LEDR_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 13.68ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:51:07 2018
#


Top view:               spi_test
Requested Frequency:    73.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       73.1 MHz      NA            13.680        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:51:07 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
Ignore unconnected port:SS, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:52:01 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_7(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:52:01 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:52:02 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:52:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:52:03 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:52:03 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     304.6 MHz     3.283         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     7    
spi_test|LEDR_derived_clock        304.6 MHz     3.283         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       76.1 MHz      13.133        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:52:03 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:52:03 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance LEDG is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock spi_test|LEDR_derived_clock has lost its master clock mypll|PLLOUTCORE_derived_clock and is being removed
@N: MT611 :|Automatically generated clock spi_test|LEDR_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 13.68ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:52:04 2018
#


Top view:               spi_test
Requested Frequency:    73.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       73.1 MHz      NA            13.680        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:52:04 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
Ignore unconnected port:SS, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:53:10 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_7(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:53:10 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:53:10 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:53:10 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:53:12 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:53:12 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     304.6 MHz     3.283         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     7    
spi_test|LEDR_derived_clock        304.6 MHz     3.283         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       76.1 MHz      13.133        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:53:12 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:53:12 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance LEDG is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock spi_test|LEDR_derived_clock has lost its master clock mypll|PLLOUTCORE_derived_clock and is being removed
@N: MT611 :|Automatically generated clock spi_test|LEDR_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 13.68ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:53:13 2018
#


Top view:               spi_test
Requested Frequency:    73.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       73.1 MHz      NA            13.680        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:53:13 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
Ignore unconnected port:SS, when loading IO constraint.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for SS, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for MOSI, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:54:14 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_7(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:54:14 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:54:14 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:54:14 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:54:15 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:54:15 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     304.6 MHz     3.283         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     7    
spi_test|LEDR_derived_clock        304.6 MHz     3.283         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       76.1 MHz      13.133        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:54:16 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:54:16 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance LEDG is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock spi_test|LEDR_derived_clock has lost its master clock mypll|PLLOUTCORE_derived_clock and is being removed
@N: MT611 :|Automatically generated clock spi_test|LEDR_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 13.68ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:54:17 2018
#


Top view:               spi_test
Requested Frequency:    73.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       73.1 MHz      NA            13.680        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:54:17 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:55:21 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:55:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:55:21 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:55:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:55:22 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:55:22 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     239.5 MHz     4.175         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     14   
spi_test|LEDR_derived_clock        239.5 MHz     4.175         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       59.9 MHz      16.699        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:55:23 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:55:23 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance LEDG is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock spi_test|LEDR_derived_clock has lost its master clock mypll|PLLOUTCORE_derived_clock and is being removed
@N: MT611 :|Automatically generated clock spi_test|LEDR_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 17.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:55:24 2018
#


Top view:               spi_test
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       57.3 MHz      NA            17.445        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:55:24 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
Ignore unconnected port:SS, when loading IO constraint.


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:57:39 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@E: CD648 :"D:\FPGA Code\SPI\testSPI2.vhd":165:9:165:17|Expression does not match type integer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:57:40 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:57:40 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:58:11 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:58:12 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:58:12 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:58:12 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 16:58:13 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 16:58:13 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     239.5 MHz     4.175         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     14   
spi_test|LEDR_derived_clock        239.5 MHz     4.175         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       59.9 MHz      16.699        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:58:13 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 16:58:14 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance LEDG is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock spi_test|LEDR_derived_clock has lost its master clock mypll|PLLOUTCORE_derived_clock and is being removed
@N: MT611 :|Automatically generated clock spi_test|LEDR_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 17.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 16:58:14 2018
#


Top view:               spi_test
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       57.3 MHz      NA            17.445        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:58:14 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 16:59:22 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@E: CD648 :"D:\FPGA Code\SPI\testSPI2.vhd":165:9:165:24|Expression does not match type integer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:59:23 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 16:59:23 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:00:06 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:00:07 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:00:07 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:00:07 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:00:08 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:00:08 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     239.5 MHz     4.175         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     14   
spi_test|LEDR_derived_clock        239.5 MHz     4.175         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       59.9 MHz      16.699        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:00:09 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:00:09 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance LEDG is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock spi_test|LEDR_derived_clock has lost its master clock mypll|PLLOUTCORE_derived_clock and is being removed
@N: MT611 :|Automatically generated clock spi_test|LEDR_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 17.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:00:10 2018
#


Top view:               spi_test
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       57.3 MHz      NA            17.445        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:00:10 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:01:15 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal MISO. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@W: CL154 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Clock on register MISO tied to a constant

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:01:16 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:01:16 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:01:16 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:01:17 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:01:17 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     239.5 MHz     4.175         derived (from spi_test|clk)                       Autoconstr_clkgroup_0     14   
spi_test|LEDR_derived_clock        239.5 MHz     4.175         derived (from mypll|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
spi_test|clk                       59.9 MHz      16.699        inferred                                          Autoconstr_clkgroup_0     0    
================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:01:18 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:01:18 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Sequential instance LEDG is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock spi_test|LEDR_derived_clock has lost its master clock mypll|PLLOUTCORE_derived_clock and is being removed
@N: MT611 :|Automatically generated clock spi_test|LEDR_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 17.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:01:19 2018
#


Top view:               spi_test
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       57.3 MHz      NA            17.445        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:01:19 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:03:17 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:03:17 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:03:18 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:03:18 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:03:19 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:03:19 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.8 MHz     4.187         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       59.7 MHz      16.747        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:03:19 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:03:19 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 17.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:03:20 2018
#


Top view:               spi_test
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       57.3 MHz      NA            17.445        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:03:20 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:04:20 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Top entity is set to Blink.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\blinky\blinky.vhdl":134:27:134:29|led is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Synthesizing work.blink.behavior.
@W: CD638 :"D:\FPGA Code\blinky\blinky.vhdl":119:10:119:14|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\blinky\blinky.vhdl":120:9:120:14|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\blinky\blinky.vhdl":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\blinky\blinky.vhdl":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\blinky\blinky.vhdl":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\blinky\blinky.vhdl":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\blinky\blinky.vhdl":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\blinky\blinky.vhdl":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\blinky\blinky.vhdl":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.blink.behavior
@N: CL189 :"D:\FPGA Code\blinky\blinky.vhdl":130:8:130:9|Register bit count(23) is always 0.
@W: CL260 :"D:\FPGA Code\blinky\blinky.vhdl":130:8:130:9|Pruning register bit 23 of count(23 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:04:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Selected library: work cell: Blink view behavior as top level
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Selected library: work cell: Blink view behavior as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:04:20 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:04:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Selected library: work cell: Blink view behavior as top level
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":97:7:97:11|Selected library: work cell: Blink view behavior as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:04:21 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:04:22 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Blink

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                            Clock                     Clock
Clock                              Frequency     Period        Type                             Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
Blink|ref_clk                      53.4 MHz      18.729        inferred                         Autoconstr_clkgroup_0     0    
mypll|PLLOUTCORE_derived_clock     213.6 MHz     4.682         derived (from Blink|ref_clk)     Autoconstr_clkgroup_0     24   
===============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:04:22 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:04:22 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.07ns		  48 /        24
   2		0h:00m:00s		    -2.07ns		  48 /        24

   3		0h:00m:00s		    -2.07ns		  48 /        24


   4		0h:00m:00s		    -2.05ns		  48 /        24
@N: FX1017 :"d:\fpga code\blinky\blinky.vhdl":125:1:125:10|SB_GB inserted on the net clk_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           24         count[0]       
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Blink|ref_clk with period 8.94ns. Please declare a user-defined clock on object "p:ref_clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 8.94ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:04:23 2018
#


Top view:               Blink
Requested Frequency:    111.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.577

                                   Requested     Estimated     Requested     Estimated                 Clock                            Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                             Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Blink|ref_clk                      111.9 MHz     NA            8.939         NA            DCM/PLL     inferred                         Autoconstr_clkgroup_0
mypll|PLLOUTCORE_derived_clock     111.9 MHz     95.1 MHz      8.939         10.516        -1.577      derived (from Blink|ref_clk)     Autoconstr_clkgroup_0
=============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  8.939       -1.577  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

              Starting                                                            Arrival           
Instance      Reference                          Type       Pin     Net           Time        Slack 
              Clock                                                                                 
----------------------------------------------------------------------------------------------------
count[8]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[8]      0.796       -1.577
count[9]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[9]      0.796       -1.505
count[10]     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[10]     0.796       -1.474
count[18]     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[18]     0.796       -1.474
count[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[1]      0.796       -1.416
count[19]     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[19]     0.796       -1.402
count[11]     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[11]     0.796       -1.381
count[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[0]      0.796       -1.223
count[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[2]      0.796       -1.216
count[3]      mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       count[3]      0.796       -1.016
====================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                          Type       Pin     Net             Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
count[22]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[22]     8.784        -1.577
count[12]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[12]     8.784        -1.505
count[13]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[13]     8.784        -1.505
count[14]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[14]     8.784        -1.505
count[17]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[17]     8.784        -1.505
count[20]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[20]     8.784        -1.505
count[21]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[21]     8.784        -1.505
count[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[0]      8.784        -1.412
count[5]      mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[5]      8.784        -1.412
count[6]      mypll|PLLOUTCORE_derived_clock     SB_DFF     D       count_3[6]      8.784        -1.412
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.361
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.577

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNO_0[22]                 SB_LUT4     I0       In      -         6.263       -         
count_RNO_0[22]                 SB_LUT4     O        Out     0.661     6.925       -         
count_RNO_0[22]                 Net         -        -       1.371     -           1         
count_RNO[22]                   SB_LUT4     I2       In      -         8.296       -         
count_RNO[22]                   SB_LUT4     O        Out     0.558     8.854       -         
count_3[22]                     Net         -        -       1.507     -           1         
count[22]                       SB_DFF      D        In      -         10.361      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.516 is 3.297(31.4%) logic and 7.219(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[9] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[9]                        SB_DFF      Q        Out     0.796     0.796       -         
count[9]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I1       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.589     2.984       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.355       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.820       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNO_0[22]                 SB_LUT4     I0       In      -         6.191       -         
count_RNO_0[22]                 SB_LUT4     O        Out     0.661     6.853       -         
count_RNO_0[22]                 Net         -        -       1.371     -           1         
count_RNO[22]                   SB_LUT4     I2       In      -         8.224       -         
count_RNO[22]                   SB_LUT4     O        Out     0.558     8.782       -         
count_3[22]                     Net         -        -       1.507     -           1         
count[22]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[12] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[12]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[12]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[12]                     Net         -        -       1.507     -           1         
count[12]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[21]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[21]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[21]                     Net         -        -       1.507     -           1         
count[21]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[20]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[20]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[20]                     Net         -        -       1.507     -           1         
count[20]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Blink 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_CARRY        21 uses
SB_DFF          24 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         45 uses

I/O ports: 3
I/O primitives: 3
SB_IO          2 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   Blink|ref_clk: 1
   mypll|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:04:23 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: pin LEDG doesn't exist in the design netlist.ignoring the set_io command on line 9 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: pin LEDR doesn't exist in the design netlist.ignoring the set_io command on line 10 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: pin MISO doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: pin MOSI doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-Blink...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Blink

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name Blink
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:04:50 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\blinky\blinky.vhdl changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\blinky\blinky.vhdl changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:04:51 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:04:51 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:04:51 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:04:52 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:04:52 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.8 MHz     4.187         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       59.7 MHz      16.747        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:04:53 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:04:53 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 17.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:04:53 2018
#


Top view:               spi_test
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       57.3 MHz      NA            17.445        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:04:53 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
D:\ICEcube2\LSE\bin\nt\synthesis.exe -f "SPITEST_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Feb 02 17:05:27 2018


Command Line:  D:\ICEcube2\LSE\bin\nt\synthesis.exe -f SPITEST_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPITEST_Implmnt/SPITEST.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPITEST (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: ../../../../fpga code/spi/testspi2.vhd(149): clk with mode 'in' cannot be updated. VHDL-1358
Synthesis failed.
Synthesis batch mode runtime 5 secondsD:\ICEcube2\LSE\bin\nt\synthesis.exe -f "SPITEST_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Feb 02 17:05:47 2018


Command Line:  D:\ICEcube2\LSE\bin\nt\synthesis.exe -f SPITEST_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPITEST_Implmnt/SPITEST.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPITEST (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: ../../../../fpga code/spi/testspi2.vhd(156): type std_logic_vector does not match with the integer literal. VHDL-1278
Synthesis failed.
Synthesis batch mode runtime 4 secondsD:\ICEcube2\LSE\bin\nt\synthesis.exe -f "SPITEST_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Feb 02 17:06:05 2018


Command Line:  D:\ICEcube2\LSE\bin\nt\synthesis.exe -f SPITEST_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPITEST_Implmnt/SPITEST.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPITEST (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: Setting spi_test as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "D:/ICEcube2/sbt_backend/Projects/SPITEST". VHDL-1504
Analyzing VHDL file ../../../../fpga code/spi/testspi2.vhd. VHDL-1481
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(5): analyzing entity mypll. VHDL-1012
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(16): analyzing architecture behavior. VHDL-1010
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(102): analyzing entity spi_test. VHDL-1012
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(115): analyzing architecture behavioral. VHDL-1010
WARNING - synthesis: ../../../../fpga code/spi/testspi2.vhd(115): overwriting existing secondary unit behavioral. VHDL-1178
unit spi_test is not yet analyzed. VHDL-1485
Analyzing VHDL file ../../../../fpga code/spi/testspi2.vhd. VHDL-1481
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(5): analyzing entity mypll. VHDL-1012
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(16): analyzing architecture behavior. VHDL-1010
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(102): analyzing entity spi_test. VHDL-1012
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(115): analyzing architecture behavioral. VHDL-1010
unit spi_test is not yet analyzed. VHDL-1485
unit spi_test is not yet analyzed. VHDL-1485
../../../../fpga code/spi/testspi2.vhd(102): executing spi_test(Behavioral)

WARNING - synthesis: ../../../../fpga code/spi/testspi2.vhd(142): using initial value '1' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../../../../fpga code/spi/testspi2.vhd(143): using initial value '0' for bypass since it is never assigned. VHDL-1303
WARNING - synthesis: ../../../../fpga code/spi/testspi2.vhd(113): replacing existing netlist spi_test(Behavioral). VHDL-1205
Top module name (VHDL): spi_test
Last elaborated design is spi_test(Behavioral)
Loading NGL library 'D:/ICEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/ICEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = spi_test.
WARNING - synthesis: Initial value found on net outclk will be ignored due to unrecognized driver type
######## Converting I/O port LEDR to output.
######## Converting I/O port LEDG to output.



Software Tool error

Please contact Lattice Semiconductor Corporation



Exception Condition: core file C:\Users\VIPE-T~1\AppData\Local\Temp\lsc_diamond_9944.dmp is generated
For support, contact Lattice Semiconductor technical support
	at 1-800-LATTICE or 503-268-8001,
	or techsupport@latticesemi.com.
Synthesis failed.
Synthesis batch mode runtime 5 secondsD:\ICEcube2\LSE\bin\nt\synthesis.exe -f "SPITEST_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Feb 02 17:06:21 2018


Command Line:  D:\ICEcube2\LSE\bin\nt\synthesis.exe -f SPITEST_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPITEST_Implmnt/SPITEST.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPITEST (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: Setting spi_test as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "D:/ICEcube2/sbt_backend/Projects/SPITEST". VHDL-1504
Analyzing VHDL file ../../../../fpga code/spi/testspi2.vhd. VHDL-1481
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(5): analyzing entity mypll. VHDL-1012
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(16): analyzing architecture behavior. VHDL-1010
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(102): analyzing entity spi_test. VHDL-1012
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(115): analyzing architecture behavioral. VHDL-1010
WARNING - synthesis: ../../../../fpga code/spi/testspi2.vhd(115): overwriting existing secondary unit behavioral. VHDL-1178
unit spi_test is not yet analyzed. VHDL-1485
Analyzing VHDL file ../../../../fpga code/spi/testspi2.vhd. VHDL-1481
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(5): analyzing entity mypll. VHDL-1012
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(16): analyzing architecture behavior. VHDL-1010
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(102): analyzing entity spi_test. VHDL-1012
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(115): analyzing architecture behavioral. VHDL-1010
unit spi_test is not yet analyzed. VHDL-1485
unit spi_test is not yet analyzed. VHDL-1485
../../../../fpga code/spi/testspi2.vhd(102): executing spi_test(Behavioral)

WARNING - synthesis: ../../../../fpga code/spi/testspi2.vhd(142): using initial value '1' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../../../../fpga code/spi/testspi2.vhd(143): using initial value '0' for bypass since it is never assigned. VHDL-1303
WARNING - synthesis: ../../../../fpga code/spi/testspi2.vhd(113): replacing existing netlist spi_test(Behavioral). VHDL-1205
Top module name (VHDL): spi_test
Last elaborated design is spi_test(Behavioral)
Loading NGL library 'D:/ICEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/ICEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = spi_test.
WARNING - synthesis: Initial value found on net outclk will be ignored due to unrecognized driver type



Software Tool error

Please contact Lattice Semiconductor Corporation



Exception Condition: core file C:\Users\VIPE-T~1\AppData\Local\Temp\lsc_diamond_9148.dmp is generated
For support, contact Lattice Semiconductor technical support
	at 1-800-LATTICE or 503-268-8001,
	or techsupport@latticesemi.com.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:06:38 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:06:38 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:06:38 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:06:38 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:06:39 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:06:39 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.8 MHz     4.187         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       59.7 MHz      16.747        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:06:40 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:06:40 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 17.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:06:41 2018
#


Top view:               spi_test
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       57.3 MHz      NA            17.445        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:06:41 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:08:24 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:08:24 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:08:24 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:08:24 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:08:26 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:08:26 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.8 MHz     4.187         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       59.7 MHz      16.747        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:08:26 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:08:26 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 17.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:08:27 2018
#


Top view:               spi_test
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       57.3 MHz      NA            17.445        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:08:27 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for MOSI, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:11:56 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\testSPI2.vhd":154:2:154:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:11:57 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:11:57 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:11:57 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:11:58 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:11:58 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.8 MHz     4.187         derived (from spi_test|clk)     Autoconstr_clkgroup_0     16   
spi_test|clk                       59.7 MHz      16.747        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:11:58 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:11:59 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|User-specified initial value defined for instance trig is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|Boundary register byte_rcvd (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 17.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:11:59 2018
#


Top view:               spi_test
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       57.3 MHz      NA            17.445        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:11:59 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for MOSI, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:14:24 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\SPI3.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\SPI3.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:14:25 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:14:25 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:14:25 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:14:26 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:14:26 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     238.8 MHz     4.187         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       59.7 MHz      16.747        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:14:27 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:14:27 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 17.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:14:27 2018
#


Top view:               spi_test
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       57.3 MHz      NA            17.445        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:14:27 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:16:18 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\SPI3.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\SPI3.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:16:18 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:16:18 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:16:18 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:16:19 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:16:19 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     240.9 MHz     4.151         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       60.2 MHz      16.603        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:16:20 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:16:20 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:16:21 2018
#


Top view:               spi_test
Requested Frequency:    134.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       134.2 MHz     NA            7.450         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:16:21 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:16:53 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\SPI3.vhd":150:23:150:25|Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\SPI3.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\SPI3.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:16:54 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:16:54 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:16:54 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:16:55 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:16:55 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     240.9 MHz     4.151         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       60.2 MHz      16.603        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:16:55 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:16:56 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:16:56 2018
#


Top view:               spi_test
Requested Frequency:    134.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       134.2 MHz     NA            7.450         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:16:56 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:17:29 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\SPI3.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\SPI3.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:17:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:17:30 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:17:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:17:31 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:17:31 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     240.9 MHz     4.151         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       60.2 MHz      16.603        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:17:31 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:17:32 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:17:32 2018
#


Top view:               spi_test
Requested Frequency:    134.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       134.2 MHz     NA            7.450         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:17:32 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:17:55 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\SPI3.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\SPI3.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:17:55 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:17:55 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:17:55 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:17:56 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:17:56 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     240.9 MHz     4.151         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       60.2 MHz      16.603        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:17:57 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:17:57 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:17:58 2018
#


Top view:               spi_test
Requested Frequency:    134.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       134.2 MHz     NA            7.450         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:17:58 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:19:16 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\SPI3.vhd":153:2:153:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\SPI3.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:19:17 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:19:17 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:19:17 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:19:18 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:19:18 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     240.9 MHz     4.151         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       60.2 MHz      16.603        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:19:19 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:19:19 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO156 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|RAM tx removed due to constant propagation. 
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance trig (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance byte_rcvd (in view: work.spi_test(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\spi3.vhd":153:2:153:3|Removing sequential instance bit_count[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:19:19 2018
#


Top view:               spi_test
Requested Frequency:    134.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       134.2 MHz     NA            7.450         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:19:19 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:21:03 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:21:03 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:21:03 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:21:03 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:21:05 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:21:05 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     265.6 MHz     3.764         derived (from spi_test|clk)     Autoconstr_clkgroup_0     9    
spi_test|clk                       66.4 MHz      15.058        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:21:05 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:21:05 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  14 /         9
   2		0h:00m:00s		    -1.56ns		  14 /         9


@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register rx[7] (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           9          bit_count_esr[0]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.21ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.21ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:21:06 2018
#


Top view:               spi_test
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     138.7 MHz     117.9 MHz     7.211         8.484         -1.273      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       138.7 MHz     NA            7.211         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                  Arrival           
Instance             Reference                          Type          Pin     Net              Time        Slack 
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[1]     0.796       -1.273
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[2]     0.796       -1.200
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[0]     0.796       0.532 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[3]     0.796       0.636 
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       byte_rcvd        0.796       0.636 
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       trig             0.796       0.667 
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[7]            0.796       3.692 
=================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type          Pin     Net                Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd_1        7.056        -1.273
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[3]     7.056        0.532 
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[0]     7.056        0.564 
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_1        7.056        0.729 
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       un1_ss_1_0_0       7.211        0.760 
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_2        7.056        2.565 
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        D       trig_0             7.056        2.565 
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_i_0           7.211        2.648 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_i_0           7.211        2.648 
LEDG_e_0             mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]              7.056        3.692 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          bit_count[1] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[1]        SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]        Net         -        -       1.599     -           6         
byte_rcvd_RNO_1     SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO_1     SB_LUT4     O        Out     0.661     3.056       -         
un18_ss_3_1         Net         -        -       1.371     -           1         
byte_rcvd_RNO_0     SB_LUT4     I3       In      -         4.427       -         
byte_rcvd_RNO_0     SB_LUT4     O        Out     0.465     4.893       -         
byte_rcvd_RNO_0     Net         -        -       1.371     -           1         
byte_rcvd_RNO       SB_LUT4     I2       In      -         6.263       -         
byte_rcvd_RNO       SB_LUT4     O        Out     0.558     6.822       -         
byte_rcvd_1         Net         -        -       1.507     -           1         
byte_rcvd           SB_DFF      D        In      -         8.329       -         
=================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          bit_count[2] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]        SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]        Net         -        -       1.599     -           7         
byte_rcvd_RNO_1     SB_LUT4     I1       In      -         2.395       -         
byte_rcvd_RNO_1     SB_LUT4     O        Out     0.589     2.984       -         
un18_ss_3_1         Net         -        -       1.371     -           1         
byte_rcvd_RNO_0     SB_LUT4     I3       In      -         4.355       -         
byte_rcvd_RNO_0     SB_LUT4     O        Out     0.465     4.820       -         
byte_rcvd_RNO_0     Net         -        -       1.371     -           1         
byte_rcvd_RNO       SB_LUT4     I2       In      -         6.191       -         
byte_rcvd_RNO       SB_LUT4     O        Out     0.558     6.749       -         
byte_rcvd_1         Net         -        -       1.507     -           1         
byte_rcvd           SB_DFF      D        In      -         8.256       -         
=================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[0] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[0]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[0]               Net           -        -       1.599     -           8         
bit_count_esr_RNO_0[3]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_0[3]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_0[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I1       In      -         4.427       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.589     5.017       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.524       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.564

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[0] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[0]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[0]               Net           -        -       1.599     -           8         
bit_count_esr_RNO_1[3]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_1[3]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_1[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I2       In      -         4.427       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.558     4.986       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.492       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.636

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[3] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[3]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[3]               Net           -        -       1.599     -           4         
bit_count_esr_RNO_0[3]     SB_LUT4       I2       In      -         2.395       -         
bit_count_esr_RNO_0[3]     SB_LUT4       O        Out     0.558     2.953       -         
bit_count_esr_RNO_0[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I1       In      -         4.324       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.589     4.913       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.420       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          5 uses
SB_DFFE         1 use
SB_DFFESR       3 uses
VCC             1 use
SB_LUT4         15 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 9

@S |Mapping Summary:
Total  LUTs: 15 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 15 = 15 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:21:06 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:24:46 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\SPI3.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\SPI3.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\SPI3.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\SPI3.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@N: CL134 :"D:\FPGA Code\SPI\SPI3.vhd":152:2:152:3|Found RAM tx, depth=8, width=1
@N: CL159 :"D:\FPGA Code\SPI\SPI3.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:24:46 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:24:46 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:24:46 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\SPI3.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:24:48 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:24:48 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     240.9 MHz     4.151         derived (from spi_test|clk)     Autoconstr_clkgroup_0     17   
spi_test|clk                       60.2 MHz      16.603        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:24:48 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:24:48 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":152:2:152:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":152:2:152:3|User-specified initial value defined for instance rx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":152:2:152:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":152:2:152:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\spi3.vhd":152:2:152:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF135 :"d:\fpga code\spi\spi3.vhd":152:2:152:3|RAM tx (in view: work.spi_test(behavioral)) is 8 words by 1 bits.
@N: MF794 |RAM tx required 8 registers during mapping 
@N: MF794 |RAM tx required 8 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MF794 |RAM tx required 8 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  47 /        24
   2		0h:00m:00s		    -1.79ns		  44 /        24
@N: FX271 :"d:\fpga code\spi\spi3.vhd":152:2:152:3|Replicating instance bit_count[2] (in view: work.spi_test(behavioral)) with 23 loads 2 times to improve timing.
@N: FX271 :"d:\fpga code\spi\spi3.vhd":152:2:152:3|Replicating instance bit_count[0] (in view: work.spi_test(behavioral)) with 21 loads 2 times to improve timing.
@N: FX271 :"d:\fpga code\spi\spi3.vhd":152:2:152:3|Replicating instance bit_count[1] (in view: work.spi_test(behavioral)) with 23 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		  50 /        30


   4		0h:00m:00s		    -1.79ns		  50 /        30
@A: BN291 :"d:\fpga code\spi\spi3.vhd":152:2:152:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\fpga code\spi\spi3.vhd":148:1:148:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           30         rx_esr[0]      
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 145MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 145MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.30ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.30ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:24:49 2018
#


Top view:               spi_test
Requested Frequency:    137.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.288

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     137.0 MHz     116.5 MHz     7.299         8.587         -1.288      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       137.0 MHz     NA            7.299         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.299       -1.288  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                       Arrival           
Instance              Reference                          Type          Pin     Net                   Time        Slack 
                      Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------
bit_count_fast[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count_fast[2]     0.796       -1.288
bit_count_fast[0]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count_fast[0]     0.796       -1.185
rx_esr[0]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[0]                 0.796       -1.185
rx_esr[4]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[4]                 0.796       -1.143
bit_count_fast[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count_fast[1]     0.796       -1.112
rx_esr[2]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[2]                 0.796       -1.112
rx_esr[6]             mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[6]                 0.796       -1.081
tx_0_tx_ram0_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram0_0           0.796       -1.081
tx_0_tx_ram1_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram1_0           0.796       -0.988
tx_0_tx_ram4_[0]      mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       tx_0_ram4_0           0.796       -0.988
=======================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                         Required           
Instance             Reference                          Type        Pin     Net                       Time         Slack 
                     Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------
tx_0_tx_ram0_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNIMQAH3[0]     7.144        -1.288
tx_0_tx_ram1_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNIMQAH3[0]     7.144        -1.288
tx_0_tx_ram2_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNIMQAH3[0]     7.144        -1.288
tx_0_tx_ram3_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNIMQAH3[0]     7.144        -1.288
tx_0_tx_ram4_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNIMQAH3[0]     7.144        -1.288
tx_0_tx_ram5_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNIMQAH3[0]     7.144        -1.288
tx_0_tx_ram6_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNIMQAH3[0]     7.144        -1.288
tx_0_tx_ram7_[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       bit_count_RNIMQAH3[0]     7.144        -1.288
MISO                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       MISO_4                    7.144        -1.185
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      D       bit_count_RNO[2]          7.144        0.548 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram0_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
bit_count_fast[2]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]              Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]              SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]              SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]              Net         -        -       1.371     -           1         
bit_count_fast_RNIDGS12[0]     SB_LUT4     I0       In      -         4.427       -         
bit_count_fast_RNIDGS12[0]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1                  Net         -        -       1.371     -           1         
bit_count_RNIMQAH3[0]          SB_LUT4     I3       In      -         6.460       -         
bit_count_RNIMQAH3[0]          SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNIMQAH3[0]          Net         -        -       1.507     -           8         
tx_0_tx_ram0_[0]               SB_DFFE     D        In      -         8.432       -         
============================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram7_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
bit_count_fast[2]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]              Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]              SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]              SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]              Net         -        -       1.371     -           1         
bit_count_fast_RNIDGS12[0]     SB_LUT4     I0       In      -         4.427       -         
bit_count_fast_RNIDGS12[0]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1                  Net         -        -       1.371     -           1         
bit_count_RNIMQAH3[0]          SB_LUT4     I3       In      -         6.460       -         
bit_count_RNIMQAH3[0]          SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNIMQAH3[0]          Net         -        -       1.507     -           8         
tx_0_tx_ram7_[0]               SB_DFFE     D        In      -         8.432       -         
============================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram6_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
bit_count_fast[2]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]              Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]              SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]              SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]              Net         -        -       1.371     -           1         
bit_count_fast_RNIDGS12[0]     SB_LUT4     I0       In      -         4.427       -         
bit_count_fast_RNIDGS12[0]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1                  Net         -        -       1.371     -           1         
bit_count_RNIMQAH3[0]          SB_LUT4     I3       In      -         6.460       -         
bit_count_RNIMQAH3[0]          SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNIMQAH3[0]          Net         -        -       1.507     -           8         
tx_0_tx_ram6_[0]               SB_DFFE     D        In      -         8.432       -         
============================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram5_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
bit_count_fast[2]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]              Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]              SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]              SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]              Net         -        -       1.371     -           1         
bit_count_fast_RNIDGS12[0]     SB_LUT4     I0       In      -         4.427       -         
bit_count_fast_RNIDGS12[0]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1                  Net         -        -       1.371     -           1         
bit_count_RNIMQAH3[0]          SB_LUT4     I3       In      -         6.460       -         
bit_count_RNIMQAH3[0]          SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNIMQAH3[0]          Net         -        -       1.507     -           8         
tx_0_tx_ram5_[0]               SB_DFFE     D        In      -         8.432       -         
============================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.299
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.144

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.288

    Number of logic level(s):                3
    Starting point:                          bit_count_fast[2] / Q
    Ending point:                            tx_0_tx_ram4_[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
bit_count_fast[2]              SB_DFF      Q        Out     0.796     0.796       -         
bit_count_fast[2]              Net         -        -       1.599     -           3         
rx_esr_RNIOKUP[0]              SB_LUT4     I0       In      -         2.395       -         
rx_esr_RNIOKUP[0]              SB_LUT4     O        Out     0.661     3.056       -         
rx_esr_RNIOKUP[0]              Net         -        -       1.371     -           1         
bit_count_fast_RNIDGS12[0]     SB_LUT4     I0       In      -         4.427       -         
bit_count_fast_RNIDGS12[0]     SB_LUT4     O        Out     0.661     5.089       -         
un3_tx_7_ns_1                  Net         -        -       1.371     -           1         
bit_count_RNIMQAH3[0]          SB_LUT4     I3       In      -         6.460       -         
bit_count_RNIMQAH3[0]          SB_LUT4     O        Out     0.465     6.925       -         
bit_count_RNIMQAH3[0]          Net         -        -       1.507     -           8         
tx_0_tx_ram4_[0]               SB_DFFE     D        In      -         8.432       -         
============================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 145MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          12 uses
SB_DFFE         10 uses
SB_DFFESR       8 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         49 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 30

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:24:49 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:25:46 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\SPI3.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":138:28:138:30|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:25:47 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:25:47 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:25:47 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:25:48 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:25:48 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     265.6 MHz     3.764         derived (from spi_test|clk)     Autoconstr_clkgroup_0     9    
spi_test|clk                       66.4 MHz      15.058        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:25:48 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:25:49 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance trig is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  14 /         9
   2		0h:00m:00s		    -1.56ns		  14 /         9


@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register rx[7] (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           9          bit_count_esr[0]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 7.21ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 7.21ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:25:49 2018
#


Top view:               spi_test
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     138.7 MHz     117.9 MHz     7.211         8.484         -1.273      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       138.7 MHz     NA            7.211         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                  Arrival           
Instance             Reference                          Type          Pin     Net              Time        Slack 
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[1]     0.796       -1.273
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[2]     0.796       -1.200
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[0]     0.796       0.532 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       bit_count[3]     0.796       0.636 
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       byte_rcvd        0.796       0.636 
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       trig             0.796       0.667 
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[7]            0.796       3.692 
=================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type          Pin     Net                Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
byte_rcvd            mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd_1        7.056        -1.273
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[3]     7.056        0.532 
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       bit_count_3[0]     7.056        0.564 
bit_count[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_1        7.056        0.729 
rx_esr[7]            mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       un1_ss_1_0_0       7.211        0.760 
bit_count[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_2        7.056        2.565 
trig                 mypll|PLLOUTCORE_derived_clock     SB_DFF        D       trig_0             7.056        2.565 
bit_count_esr[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_i_0           7.211        2.648 
bit_count_esr[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       trig_i_0           7.211        2.648 
LEDG_e_0             mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]              7.056        3.692 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          bit_count[1] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[1]        SB_DFF      Q        Out     0.796     0.796       -         
bit_count[1]        Net         -        -       1.599     -           6         
byte_rcvd_RNO_1     SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNO_1     SB_LUT4     O        Out     0.661     3.056       -         
un18_ss_3_1         Net         -        -       1.371     -           1         
byte_rcvd_RNO_0     SB_LUT4     I3       In      -         4.427       -         
byte_rcvd_RNO_0     SB_LUT4     O        Out     0.465     4.893       -         
byte_rcvd_RNO_0     Net         -        -       1.371     -           1         
byte_rcvd_RNO       SB_LUT4     I2       In      -         6.263       -         
byte_rcvd_RNO       SB_LUT4     O        Out     0.558     6.822       -         
byte_rcvd_1         Net         -        -       1.507     -           1         
byte_rcvd           SB_DFF      D        In      -         8.329       -         
=================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          bit_count[2] / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]        SB_DFF      Q        Out     0.796     0.796       -         
bit_count[2]        Net         -        -       1.599     -           7         
byte_rcvd_RNO_1     SB_LUT4     I1       In      -         2.395       -         
byte_rcvd_RNO_1     SB_LUT4     O        Out     0.589     2.984       -         
un18_ss_3_1         Net         -        -       1.371     -           1         
byte_rcvd_RNO_0     SB_LUT4     I3       In      -         4.355       -         
byte_rcvd_RNO_0     SB_LUT4     O        Out     0.465     4.820       -         
byte_rcvd_RNO_0     Net         -        -       1.371     -           1         
byte_rcvd_RNO       SB_LUT4     I2       In      -         6.191       -         
byte_rcvd_RNO       SB_LUT4     O        Out     0.558     6.749       -         
byte_rcvd_1         Net         -        -       1.507     -           1         
byte_rcvd           SB_DFF      D        In      -         8.256       -         
=================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[0] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[0]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[0]               Net           -        -       1.599     -           8         
bit_count_esr_RNO_0[3]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_0[3]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_0[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I1       In      -         4.427       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.589     5.017       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.524       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.564

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[0] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[0]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[0]               Net           -        -       1.599     -           8         
bit_count_esr_RNO_1[3]     SB_LUT4       I0       In      -         2.395       -         
bit_count_esr_RNO_1[3]     SB_LUT4       O        Out     0.661     3.056       -         
bit_count_esr_RNO_1[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I2       In      -         4.427       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.558     4.986       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.492       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.636

    Number of logic level(s):                2
    Starting point:                          bit_count_esr[3] / Q
    Ending point:                            bit_count_esr[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
bit_count_esr[3]           SB_DFFESR     Q        Out     0.796     0.796       -         
bit_count[3]               Net           -        -       1.599     -           4         
bit_count_esr_RNO_0[3]     SB_LUT4       I2       In      -         2.395       -         
bit_count_esr_RNO_0[3]     SB_LUT4       O        Out     0.558     2.953       -         
bit_count_esr_RNO_0[3]     Net           -        -       1.371     -           1         
bit_count_esr_RNO[3]       SB_LUT4       I1       In      -         4.324       -         
bit_count_esr_RNO[3]       SB_LUT4       O        Out     0.589     4.913       -         
bit_count_3[3]             Net           -        -       1.507     -           1         
bit_count_esr[3]           SB_DFFESR     D        In      -         6.420       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          5 uses
SB_DFFE         1 use
SB_DFFESR       3 uses
VCC             1 use
SB_LUT4         15 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 9

@S |Mapping Summary:
Total  LUTs: 15 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 15 = 15 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:25:49 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:26:15 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":160:10:160:11|Expecting :=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:26:15 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:26:15 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:26:23 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":150:16:150:17|Expecting ,
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:26:23 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:26:23 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:27:01 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD242 :"D:\FPGA Code\SPI\testSPI2.vhd":150:11:150:14|Expecting ;
@E: CD169 :"D:\FPGA Code\SPI\testSPI2.vhd":150:11:150:14|Illegal declaration
2 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:27:01 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:27:01 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:27:28 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":160:10:160:11|Expecting :=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:27:28 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:27:28 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:27:39 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":160:10:160:11|Expecting :=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:27:39 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:27:39 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:27:57 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@E: CD371 :"D:\FPGA Code\SPI\testSPI2.vhd":159:28:159:36|No matching overload for "="
@E: CD371 :"D:\FPGA Code\SPI\testSPI2.vhd":178:29:178:36|No matching overload for "="
?"="(variable:trig, enum:'0')
@E: CD308 :"D:\FPGA Code\SPI\testSPI2.vhd":159:28:159:36|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:27:57 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:27:57 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:28:16 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Register bit trig(0) is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:28:16 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:28:16 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:28:16 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:28:18 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:28:18 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     265.6 MHz     3.764         derived (from spi_test|clk)     Autoconstr_clkgroup_0     8    
spi_test|clk                       66.4 MHz      15.058        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:28:18 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:28:18 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  10 /         8



@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register rx[7] (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           8          rx_esr[7]      
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.74ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:28:19 2018
#


Top view:               spi_test
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     174.3 MHz     148.1 MHz     5.738         6.751         -1.013      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       174.3 MHz     NA            5.738         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                          Type          Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[1]     0.796       -1.013
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       bit_count[0]     0.796       -0.940
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       bit_count[2]     0.796       -0.940
bit_count[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       bit_count[3]     0.796       -0.909
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFF        Q       byte_rcvd        0.796       -0.816
rx_esr[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       rx[7]            0.796       2.219 
=============================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                    Required           
Instance         Reference                          Type          Pin     Net                Time         Slack 
                 Clock                                                                                          
----------------------------------------------------------------------------------------------------------------
bit_count[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       bit_count_3[3]     5.583        -1.013
bit_count[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       bit_count_3[0]     5.583        -0.909
byte_rcvd        mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd_1        5.583        -0.816
rx_esr[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       un1_ss_1_0_0       5.738        -0.713
bit_count[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count          5.583        1.092 
bit_count[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF        D       bit_count_0        5.583        1.092 
LEDG_e_0         mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]              5.583        2.219 
LEDR             mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd          5.583        2.219 
rx_esr[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFESR     R       byte_rcvd          5.583        2.219 
LEDG_e_0         mypll|PLLOUTCORE_derived_clock     SB_DFFE       E       byte_rcvd          5.738        2.374 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
bit_count[1]           SB_DFF       Q        Out     0.796     0.796       -         
bit_count[1]           Net          -        -       1.599     -           8         
bit_count_RNO_0[3]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO_0[3]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_RNO_0[3]     Net          -        -       1.371     -           1         
bit_count_RNO[3]       SB_LUT4      I0       In      -         4.427       -         
bit_count_RNO[3]       SB_LUT4      O        Out     0.661     5.089       -         
bit_count_3[3]         Net          -        -       1.507     -           1         
bit_count[3]           SB_DFFSR     D        In      -         6.596       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
bit_count[0]           SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]           Net          -        -       1.599     -           8         
bit_count_RNO_1[3]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO_1[3]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_RNO_1[3]     Net          -        -       1.371     -           1         
bit_count_RNO[3]       SB_LUT4      I1       In      -         4.427       -         
bit_count_RNO[3]       SB_LUT4      O        Out     0.589     5.017       -         
bit_count_3[3]         Net          -        -       1.507     -           1         
bit_count[3]           SB_DFFSR     D        In      -         6.524       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
bit_count[2]           SB_DFF       Q        Out     0.796     0.796       -         
bit_count[2]           Net          -        -       1.599     -           7         
bit_count_RNO_0[3]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO_0[3]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count_RNO_0[3]     Net          -        -       1.371     -           1         
bit_count_RNO[3]       SB_LUT4      I0       In      -         4.355       -         
bit_count_RNO[3]       SB_LUT4      O        Out     0.661     5.017       -         
bit_count_3[3]         Net          -        -       1.507     -           1         
bit_count[3]           SB_DFFSR     D        In      -         6.524       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          bit_count[3] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
bit_count[3]           SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[3]           Net          -        -       1.599     -           5         
bit_count_RNO_0[3]     SB_LUT4      I2       In      -         2.395       -         
bit_count_RNO_0[3]     SB_LUT4      O        Out     0.558     2.953       -         
bit_count_RNO_0[3]     Net          -        -       1.371     -           1         
bit_count_RNO[3]       SB_LUT4      I0       In      -         4.324       -         
bit_count_RNO[3]       SB_LUT4      O        Out     0.661     4.986       -         
bit_count_3[3]         Net          -        -       1.507     -           1         
bit_count[3]           SB_DFFSR     D        In      -         6.492       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.647 is 2.170(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
bit_count[0]           SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]           Net          -        -       1.599     -           8         
bit_count_RNO_2[3]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO_2[3]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_RNO_2[3]     Net          -        -       1.371     -           1         
bit_count_RNO[3]       SB_LUT4      I2       In      -         4.427       -         
bit_count_RNO[3]       SB_LUT4      O        Out     0.558     4.986       -         
bit_count_3[3]         Net          -        -       1.507     -           1         
bit_count[3]           SB_DFFSR     D        In      -         6.492       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.647 is 2.170(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFESR       1 use
SB_DFFSR        2 uses
VCC             1 use
SB_LUT4         12 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   8 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 12 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:28:19 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
Warning: Wrong format. ignoring the set_io command on line 12 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 14 of file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf 
parse file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	16
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	16/5280
    PLBs                        :	4/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 41.9 (sec)

Final Design Statistics
    Number of LUTs      	:	16
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	16/5280
    PLBs                        :	7/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 186.45 MHz | Target: 696.86 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 696.86 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 42.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 109
used logic cells: 16
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 109
used logic cells: 16
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 19 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:45:27 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":205:1:205:3|Expecting keyword begin
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:45:27 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:45:27 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:48:29 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":174:16:174:17|Expecting :=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:48:29 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:48:29 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:48:50 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":204:10:204:15|Signal outclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":154:2:154:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal rx[7:7]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Found combinational loop at byte_rcvd
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":154:2:154:3|Found combinational loop at byte_rcvd
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":154:2:154:3|Register bit trig(0) is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:48:51 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:48:51 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:48:51 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:48:52 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:48:52 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     317.7 MHz     3.148         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:48:53 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:48:53 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":154:2:154:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.10ns		   9 /         6
@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          rx[7]          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.38ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:48:53 2018
#


Top view:               spi_test
Requested Frequency:    185.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.949

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       185.9 MHz     158.0 MHz     5.378         6.327         -0.949     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.378       -0.949  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
bit_count[3]     spi_test|SCK     SB_DFFSR     Q       bit_count[3]     0.796       -0.949
bit_count[0]     spi_test|SCK     SB_DFFSR     Q       bit_count[0]     0.796       0.660 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.732 
bit_count[2]     spi_test|SCK     SB_DFF       Q       bit_count[2]     0.796       0.763 
rx[7]            spi_test|SCK     SB_DFFER     Q       rx[7]            0.796       1.859 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                     Required           
Instance         Reference        Type         Pin     Net                    Time         Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
LEDG             spi_test|SCK     SB_DFFE      E       byte_rcvd_1_sqmuxa     5.378        -0.949
bit_count[0]     spi_test|SCK     SB_DFFSR     D       bit_count_3[0]         5.223        0.660 
bit_count[3]     spi_test|SCK     SB_DFFSR     D       bit_count_3[3]         5.223        0.660 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count              5.223        0.732 
bit_count[2]     spi_test|SCK     SB_DFF       D       bit_count_0            5.223        0.732 
rx[7]            spi_test|SCK     SB_DFFER     E       rx_RNO_0[7]            5.378        0.887 
LEDG             spi_test|SCK     SB_DFFE      D       rx[7]                  5.223        1.859 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.378
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.378

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.949

    Number of logic level(s):                2
    Starting point:                          bit_count[3] / Q
    Ending point:                            LEDG / E
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
bit_count[3]             SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[3]             Net          -        -       1.599     -           3         
bit_count_RNITCR1[3]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNITCR1[3]     SB_LUT4      O        Out     0.589     2.984       -         
m9_0                     Net          -        -       1.371     -           1         
bit_count_RNIDA16[2]     SB_LUT4      I3       In      -         4.355       -         
bit_count_RNIDA16[2]     SB_LUT4      O        Out     0.465     4.820       -         
byte_rcvd_1_sqmuxa       Net          -        -       1.507     -           3         
LEDG                     SB_DFFE      E        In      -         6.327       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.327 is 1.850(29.2%) logic and 4.477(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.223

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.660

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]         Net          -        -       1.599     -           6         
bit_count_RNO[3]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO[3]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_3[3]       Net          -        -       1.507     -           1         
bit_count[3]         SB_DFFSR     D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.223

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.732

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            bit_count[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[1]         SB_DFF       Q        Out     0.796     0.796       -         
bit_count[1]         Net          -        -       1.599     -           6         
bit_count_RNO[0]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO[0]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count_3[0]       Net          -        -       1.507     -           1         
bit_count[0]         SB_DFFSR     D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.223

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.732

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[1] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]         Net          -        -       1.599     -           6         
bit_count_RNO[1]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO[1]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count            Net          -        -       1.507     -           1         
bit_count[1]         SB_DFF       D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.223

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.732

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[2] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]         Net          -        -       1.599     -           6         
bit_count_RNO[2]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO[2]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count_0          Net          -        -       1.507     -           1         
bit_count[2]         SB_DFF       D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          2 uses
SB_DFFE         1 use
SB_DFFER        1 use
SB_DFFSR        2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:48:54 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	10
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	10/5280
    PLBs                        :	4/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 51.4 (sec)

Final Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	10/5280
    PLBs                        :	4/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 162.39 MHz | Target: 185.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 52.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 85
used logic cells: 10
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 85
used logic cells: 10
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 14 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:56:28 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":203:10:203:18|Signal byte_rcvd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":207:10:207:15|Signal outclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Register bit trig(0) is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:56:28 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:56:29 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:56:29 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:56:30 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 17:56:30 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                           Clock                     Clock
Clock                           Frequency     Period        Type                            Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
spi_test|LEDR_derived_clock     270.4 MHz     3.698         derived (from spi_test|SCK)     Autoconstr_clkgroup_0     9    
spi_test|SCK                    270.4 MHz     3.698         inferred                        Autoconstr_clkgroup_0     6    
===========================================================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:56:30 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 17:56:30 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  12 /         6
   2		0h:00m:00s		    -1.56ns		  12 /         6



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance LEDG_latch (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin LEDG_latch/I1
    instance   LEDG_latch (cell SB_LUT4)
    output pin LEDG_latch/O
    net        LEDG_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          rx[7]          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
1) instance rx_RNIDCBG[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_RNIDCBG[7]/I1
    instance   rx_RNIDCBG[7] (cell SB_LUT4)
    output pin rx_RNIDCBG[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 5.68ns. Please declare a user-defined clock on object "p:SCK"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.68ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 17:56:31 2018
#


Top view:               spi_test
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                                Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                  Frequency     Frequency     Period        Period        Slack      Type                            Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------
spi_test|LEDR_derived_clock     176.2 MHz     NA            5.677         NA            NA         derived (from spi_test|SCK)     Autoconstr_clkgroup_0
spi_test|SCK                    176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred                        Autoconstr_clkgroup_0
========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
byte_rcvd        spi_test|SCK     SB_DFFR      Q       LEDR_i           0.796       -1.002
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       -0.971
bit_count[0]     spi_test|SCK     SB_DFFSR     Q       bit_count[0]     0.796       -0.898
bit_count[2]     spi_test|SCK     SB_DFF       Q       bit_count[2]     0.796       -0.898
bit_count[3]     spi_test|SCK     SB_DFFSR     Q       bit_count[3]     0.796       -0.867
rx[7]            spi_test|SCK     SB_DFFER     Q       rx[7]            0.796       -0.774
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                  Required           
Instance         Reference        Type         Pin     Net                 Time         Slack 
                 Clock                                                                        
----------------------------------------------------------------------------------------------
bit_count[3]     spi_test|SCK     SB_DFFSR     D       bit_count_3[3]      5.522        -1.002
bit_count[0]     spi_test|SCK     SB_DFFSR     D       bit_count_3[0]      5.522        -0.971
rx[7]            spi_test|SCK     SB_DFFER     D       rx_3[7]             5.522        -0.898
byte_rcvd        spi_test|SCK     SB_DFFR      D       byte_rcvd_1_0_0     5.522        -0.878
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count           5.522        1.031 
bit_count[2]     spi_test|SCK     SB_DFF       D       bit_count_0         5.522        1.031 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
byte_rcvd              SB_DFFR      Q        Out     0.796     0.796       -         
LEDR_i                 Net          -        -       1.599     -           7         
bit_count_RNO_0[3]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO_0[3]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_RNO_0[3]     Net          -        -       1.371     -           1         
bit_count_RNO[3]       SB_LUT4      I1       In      -         4.427       -         
bit_count_RNO[3]       SB_LUT4      O        Out     0.589     5.017       -         
bit_count_3[3]         Net          -        -       1.507     -           1         
bit_count[3]           SB_DFFSR     D        In      -         6.524       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
bit_count[1]           SB_DFF       Q        Out     0.796     0.796       -         
bit_count[1]           Net          -        -       1.599     -           7         
bit_count_RNO_1[3]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO_1[3]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_RNO_1[3]     Net          -        -       1.371     -           1         
bit_count_RNO[3]       SB_LUT4      I2       In      -         4.427       -         
bit_count_RNO[3]       SB_LUT4      O        Out     0.558     4.986       -         
bit_count_3[3]         Net          -        -       1.507     -           1         
bit_count[3]           SB_DFFSR     D        In      -         6.492       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            bit_count[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
byte_rcvd              SB_DFFR      Q        Out     0.796     0.796       -         
LEDR_i                 Net          -        -       1.599     -           7         
bit_count_RNO_0[0]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO_0[0]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_RNO_0[0]     Net          -        -       1.371     -           1         
bit_count_RNO[0]       SB_LUT4      I2       In      -         4.427       -         
bit_count_RNO[0]       SB_LUT4      O        Out     0.558     4.986       -         
bit_count_3[0]         Net          -        -       1.507     -           1         
bit_count[0]           SB_DFFSR     D        In      -         6.492       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          bit_count[1] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
bit_count[1]           SB_DFF       Q        Out     0.796     0.796       -         
bit_count[1]           Net          -        -       1.599     -           7         
bit_count_RNO_0[3]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO_0[3]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count_RNO_0[3]     Net          -        -       1.371     -           1         
bit_count_RNO[3]       SB_LUT4      I1       In      -         4.355       -         
bit_count_RNO[3]       SB_LUT4      O        Out     0.589     4.944       -         
bit_count_3[3]         Net          -        -       1.507     -           1         
bit_count[3]           SB_DFFSR     D        In      -         6.451       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[0]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]       Net          -        -       1.599     -           7         
rx_RNO_1[7]        SB_LUT4      I1       In      -         2.395       -         
rx_RNO_1[7]        SB_LUT4      O        Out     0.589     2.984       -         
rx_RNO_1[7]        Net          -        -       1.371     -           1         
rx_RNO[7]          SB_LUT4      I2       In      -         4.355       -         
rx_RNO[7]          SB_LUT4      O        Out     0.558     4.913       -         
rx_3[7]            Net          -        -       1.507     -           1         
rx[7]              SB_DFFER     D        In      -         6.420       -         
=================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          2 uses
SB_DFFER        1 use
SB_DFFR         1 use
SB_DFFSR        2 uses
SB_LUT4         13 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1
   spi_test|LEDR_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 13 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 13 = 13 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:56:31 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:56:48 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":186:1:186:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":196:6:196:7|Referenced variable rx is not in sensitivity list.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":207:10:207:15|Signal outclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to byte_rcvd are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Register bit trig(0) is always 0.
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Multiple non-tristate drivers for net rx(7) in spi_test
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Multiple non-tristate drivers for net LEDR in spi_test
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Unresolved tristate drivers for net LEDR in spi_test
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Unresolved tristate drivers for net rx(7) in spi_test

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:56:48 2018

###########################################################]
@E: MF420 |Netlist read from file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:56:48 2018

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:56:48 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 17:58:50 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":149:26:149:27|Signal tx in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":186:10:186:15|Signal outclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":186:30:186:31|Signal tx in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to rx(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|All reachable assignments to byte_rcvd are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning register bits 6 to 0 of rx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Register bit trig(0) is always 0.
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Multiple non-tristate drivers for net rx(7) in spi_test
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Multiple non-tristate drivers for net LEDR in spi_test
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Unresolved tristate drivers for net LEDR in spi_test
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:9|Unresolved tristate drivers for net rx(7) in spi_test

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 17:58:50 2018

###########################################################]
@E: MF420 |Netlist read from file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:58:50 2018

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 17:58:50 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:00:06 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD167 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:13|Expecting keyword variable
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:00:06 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:00:06 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:00:18 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":130:17:130:25|Setting attribute syn_ramstyle to "no_rw_check" on shared variable byte_rcvd
@E: CD167 :"D:\FPGA Code\SPI\testSPI2.vhd":132:8:132:13|Expecting keyword variable
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:00:19 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:00:19 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:00:28 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":130:17:130:25|Setting attribute syn_ramstyle to "no_rw_check" on shared variable byte_rcvd
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":132:17:132:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable rx
@E: CD167 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:13|Expecting keyword variable
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:00:28 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:00:28 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:00:36 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":130:17:130:25|Setting attribute syn_ramstyle to "no_rw_check" on shared variable byte_rcvd
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":132:17:132:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable rx
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":134:17:134:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable tx
@E: CD185 :"D:\FPGA Code\SPI\testSPI2.vhd":149:22:149:22|Expecting readable signal name, got variable:byte_rcvd
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:00:36 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:00:36 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:00:51 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":130:17:130:25|Setting attribute syn_ramstyle to "no_rw_check" on shared variable byte_rcvd
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":132:17:132:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable rx
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":134:17:134:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable tx
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":163:42:163:43|Expecting :=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:00:51 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:00:51 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:01:20 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":130:17:130:25|Setting attribute syn_ramstyle to "no_rw_check" on shared variable byte_rcvd
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":132:17:132:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable rx
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":134:17:134:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable tx
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":186:10:186:15|Signal outclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":186:1:186:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":197:6:197:7|Referenced variable rx is not in sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":189:6:189:14|Referenced variable byte_rcvd is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@W: CL238 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch LEDG enable evaluates to constant 0, optimized
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Register bit trig(0) is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":106:2:106:5|Input MOSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:01:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:01:21 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:01:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:01:22 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:01:22 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     347.7 MHz     2.876         inferred     Autoconstr_clkgroup_0     4    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Found inferred clock spi_test|SCK which controls 4 sequential elements including bit_count[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:01:23 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:01:23 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   6 /         4



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               4          bit_count[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:01:24 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
bit_count[0]     spi_test|SCK     SB_DFFSR     Q       bit_count[0]     0.796       -0.708
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       -0.635
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.604
bit_count[3]     spi_test|SCK     SB_DFFSR     Q       bit_count[3]     0.796       -0.511
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
bit_count[0]     spi_test|SCK     SB_DFFSR     D       bit_count_3[0]       3.856        -0.708
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     3.856        -0.708
bit_count[3]     spi_test|SCK     SB_DFFSR     D       bit_count_3[3]       3.856        -0.708
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count            3.856        -0.635
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[2] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]         Net          -        -       1.599     -           5         
bit_count_RNO[2]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO[2]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_RNO[2]     Net          -        -       1.507     -           1         
bit_count[2]         SB_DFFSR     D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]         Net          -        -       1.599     -           5         
bit_count_RNO[3]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO[3]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_3[3]       Net          -        -       1.507     -           1         
bit_count[3]         SB_DFFSR     D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            bit_count[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[1]         SB_DFF       Q        Out     0.796     0.796       -         
bit_count[1]         Net          -        -       1.599     -           5         
bit_count_RNO[0]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO[0]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count_3[0]       Net          -        -       1.507     -           1         
bit_count[0]         SB_DFFSR     D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[1] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]         Net          -        -       1.599     -           5         
bit_count_RNO[1]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO[1]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count            Net          -        -       1.507     -           1         
bit_count[1]         SB_DFF       D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            bit_count[2] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[1]         SB_DFF       Q        Out     0.796     0.796       -         
bit_count[1]         Net          -        -       1.599     -           5         
bit_count_RNO[2]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO[2]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count_RNO[2]     Net          -        -       1.507     -           1         
bit_count[2]         SB_DFFSR     D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          1 use
SB_DFFSR        3 uses
SB_LUT4         6 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 6 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:01:24 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:02:12 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":130:17:130:25|Setting attribute syn_ramstyle to "no_rw_check" on shared variable byte_rcvd
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":132:17:132:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable rx
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":134:17:134:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable tx
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":189:2:189:3|Pruning unused bits 6 to 0 of rx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":189:2:189:3|Found combinational loop at byte_rcvd
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":171:8:171:39|Found combinational loop at un20_ss
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":171:8:171:39|Found combinational loop at byte_rcvd_1_sqmuxa
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found combinational loop at rx[7]
@E: CL123 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Logic for rx_6(7) does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:02:13 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:02:13 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 8 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:02:21 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":130:17:130:25|Setting attribute syn_ramstyle to "no_rw_check" on shared variable byte_rcvd
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":132:17:132:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable rx
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":134:17:134:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable tx
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":189:2:189:3|Pruning unused bits 6 to 0 of rx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":189:2:189:3|Found combinational loop at byte_rcvd
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":171:8:171:39|Found combinational loop at un20_ss
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":171:8:171:39|Found combinational loop at byte_rcvd_1_sqmuxa
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Found combinational loop at rx[7]
@E: CL123 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Logic for rx_6(7) does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:02:22 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:02:22 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:03:54 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":130:17:130:25|Setting attribute syn_ramstyle to "no_rw_check" on shared variable byte_rcvd
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":132:17:132:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable rx
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":134:17:134:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable tx
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":186:10:186:15|Signal outclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":186:1:186:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":197:6:197:7|Referenced variable rx is not in sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":189:6:189:14|Referenced variable byte_rcvd is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@W: CL238 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch LEDG enable evaluates to constant 0, optimized
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":153:2:153:3|Register bit trig(0) is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":106:2:106:5|Input MOSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:03:55 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:03:55 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:03:55 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:03:56 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:03:56 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     347.7 MHz     2.876         inferred     Autoconstr_clkgroup_0     4    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|Found inferred clock spi_test|SCK which controls 4 sequential elements including bit_count[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:03:57 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:03:57 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":153:2:153:3|User-specified initial value defined for instance bit_count[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   6 /         4



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               4          bit_count[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:03:57 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
bit_count[0]     spi_test|SCK     SB_DFFSR     Q       bit_count[0]     0.796       -0.708
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       -0.635
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.604
bit_count[3]     spi_test|SCK     SB_DFFSR     Q       bit_count[3]     0.796       -0.511
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
bit_count[0]     spi_test|SCK     SB_DFFSR     D       bit_count_3[0]       3.856        -0.708
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     3.856        -0.708
bit_count[3]     spi_test|SCK     SB_DFFSR     D       bit_count_3[3]       3.856        -0.708
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count            3.856        -0.635
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[2] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]         Net          -        -       1.599     -           5         
bit_count_RNO[2]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO[2]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_RNO[2]     Net          -        -       1.507     -           1         
bit_count[2]         SB_DFFSR     D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[3] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]         Net          -        -       1.599     -           5         
bit_count_RNO[3]     SB_LUT4      I0       In      -         2.395       -         
bit_count_RNO[3]     SB_LUT4      O        Out     0.661     3.056       -         
bit_count_3[3]       Net          -        -       1.507     -           1         
bit_count[3]         SB_DFFSR     D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            bit_count[0] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[1]         SB_DFF       Q        Out     0.796     0.796       -         
bit_count[1]         Net          -        -       1.599     -           5         
bit_count_RNO[0]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO[0]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count_3[0]       Net          -        -       1.507     -           1         
bit_count[0]         SB_DFFSR     D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          bit_count[0] / Q
    Ending point:                            bit_count[1] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[0]         Net          -        -       1.599     -           5         
bit_count_RNO[1]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO[1]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count            Net          -        -       1.507     -           1         
bit_count[1]         SB_DFF       D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          bit_count[1] / Q
    Ending point:                            bit_count[2] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
bit_count[1]         SB_DFF       Q        Out     0.796     0.796       -         
bit_count[1]         Net          -        -       1.599     -           5         
bit_count_RNO[2]     SB_LUT4      I1       In      -         2.395       -         
bit_count_RNO[2]     SB_LUT4      O        Out     0.589     2.984       -         
bit_count_RNO[2]     Net          -        -       1.507     -           1         
bit_count[2]         SB_DFFSR     D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          1 use
SB_DFFSR        3 uses
SB_LUT4         6 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 6 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:03:58 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for MOSI, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	6
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	6/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.6 (sec)

Final Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	6/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 289.32 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 48
used logic cells: 6
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 48
used logic cells: 6
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 8 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:06:33 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":130:17:130:25|Setting attribute syn_ramstyle to "no_rw_check" on shared variable byte_rcvd
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":132:17:132:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable rx
@N: CD895 :"D:\FPGA Code\SPI\testSPI2.vhd":134:17:134:18|Setting attribute syn_ramstyle to "no_rw_check" on shared variable tx
@E: CD185 :"D:\FPGA Code\SPI\testSPI2.vhd":186:19:186:19|Expecting readable signal name, got variable:byte_rcvd
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:06:34 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:06:34 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:09:54 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD200 :"D:\FPGA Code\SPI\testSPI2.vhd":156:3:156:10|Misspelled variable, signal or procedure name?
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:09:55 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:09:55 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:10:08 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[0]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":183:8:183:39|Found combinational loop at un19_ss
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[3]
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Register bit trig(0) is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:10:09 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:10:09 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:10:09 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:10:10 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:10:10 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_1
1) instance un19_ss (in view: work.spi_test(behavioral)), output net N_1 (in view: work.spi_test(behavioral))
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin un10_bit_count[3]/I[0]
    instance   un10_bit_count[3] (cell inv)
    output pin un10_bit_count[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin CO1/I[1]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count[8]
6) instance un1_bit_count[8] (in view: work.spi_test(behavioral)), output net un1_bit_count[8] (in view: work.spi_test(behavioral))
    net        un1_bit_count[8]
    input  pin un19_ss/I[2]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
    input  pin un1_bit_count[8]/I[0]
    instance   un1_bit_count[8] (cell inv)
    output pin un1_bit_count[8]/OUT[0]
    net        un1_bit_count[8]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     377.4 MHz     2.650         derived (from spi_test|clk)     Autoconstr_clkgroup_0     4    
spi_test|clk                       94.4 MHz      10.598        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:10:10 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:10:11 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_15
1) instance un19_ss (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_15
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin CO1/I[0]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		  10 /         4
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Replicating instance un19_ss (in view: work.spi_test(behavioral)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           4          byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_129_i
1) instance SS_ibuf_RNI_2 (in view: work.spi_test(behavioral)), output net N_129_i (in view: work.spi_test(behavioral))
    net        N_129_i
    input  pin SS_ibuf_RNI_2/I0
    instance   SS_ibuf_RNI_2 (cell SB_LUT4)
    output pin SS_ibuf_RNI_2/O
    net        N_129_i
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNIM1G5
2) instance SS_ibuf_RNIM1G5 (in view: work.spi_test(behavioral)), output net SS_ibuf_RNIM1G5 (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNIM1G5
    input  pin SS_ibuf_RNI_2/I1
    instance   SS_ibuf_RNI_2 (cell SB_LUT4)
    output pin SS_ibuf_RNI_2/O
    net        N_129_i
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        N_15
    input  pin SS_ibuf_RNI_0/I0
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_8
    input  pin byte_rcvd_esr_RNIBB15/I0
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_76_i
    input  pin SS_ibuf_RNIM1G5/I0
    instance   SS_ibuf_RNIM1G5 (cell SB_LUT4)
    output pin SS_ibuf_RNIM1G5/O
    net        SS_ibuf_RNIM1G5
@W: BN137 :|Found combinational loop during mapping at net N_15
3) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin SS_ibuf_RNI/I1
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        N_15
@W: BN137 :|Found combinational loop during mapping at net N_28
4) instance SS_ibuf_RNI_3 (in view: work.spi_test(behavioral)), output net N_28 (in view: work.spi_test(behavioral))
    net        N_28
    input  pin SS_ibuf_RNI_3/I3
    instance   SS_ibuf_RNI_3 (cell SB_LUT4)
    output pin SS_ibuf_RNI_3/O
    net        N_28
@W: BN137 :|Found combinational loop during mapping at net N_8
5) instance SS_ibuf_RNI_0 (in view: work.spi_test(behavioral)), output net N_8 (in view: work.spi_test(behavioral))
    net        N_8
    input  pin SS_ibuf_RNI_0/I1
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_8
@W: BN137 :|Found combinational loop during mapping at net N_13
6) instance SS_ibuf_RNI_1 (in view: work.spi_test(behavioral)), output net N_13 (in view: work.spi_test(behavioral))
    net        N_13
    input  pin byte_rcvd_esr_RNIBB15/I2
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_76_i
    input  pin SS_ibuf_RNIM1G5/I0
    instance   SS_ibuf_RNIM1G5 (cell SB_LUT4)
    output pin SS_ibuf_RNIM1G5/O
    net        SS_ibuf_RNIM1G5
    input  pin SS_ibuf_RNI_1/I0
    instance   SS_ibuf_RNI_1 (cell SB_LUT4)
    output pin SS_ibuf_RNI_1/O
    net        N_13
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 3.84ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:10:11 2018
#


Top view:               spi_test
Requested Frequency:    260.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.678

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     260.2 MHz     221.1 MHz     3.844         4.522         -0.678      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       260.2 MHz     NA            3.844         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.844       -0.678  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                               Arrival           
Instance          Reference                          Type          Pin     Net           Time        Slack 
                  Clock                                                                                    
-----------------------------------------------------------------------------------------------------------
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       byte_rcvd     0.796       -0.678
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       rx[7]         0.796       -0.678
===========================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                 Required           
Instance          Reference                          Type          Pin     Net             Time         Slack 
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       N_76_i_rep1     3.689        -0.678
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       rx              3.689        -0.678
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       SS_c_0_0        3.844        -0.647
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]           3.689        0.325 
LEDR              mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd       3.689        0.325 
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     R       byte_rcvd       3.689        0.325 
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       byte_rcvd       3.689        0.325 
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       E       byte_rcvd       3.844        0.480 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.678

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                  Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
byte_rcvd_esr         SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd             Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO     SB_LUT4       I3       In      -         2.395       -         
byte_rcvd_esr_RNO     SB_LUT4       O        Out     0.465     2.860       -         
N_76_i_rep1           Net           -        -       1.507     -           1         
byte_rcvd_esr         SB_DFFESR     D        In      -         4.367       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.678

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
rx[7]              SB_DFFSR     Q        Out     0.796     0.796       -         
rx[7]              Net          -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4      I3       In      -         2.395       -         
rx_RNO[7]          SB_LUT4      O        Out     0.465     2.860       -         
rx                 Net          -        -       1.507     -           1         
rx[7]              SB_DFFSR     D        In      -         4.367       -         
=================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.844
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.844

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.616

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
byte_rcvd_esr           SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd               Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO_0     SB_LUT4       I1       In      -         2.395       -         
byte_rcvd_esr_RNO_0     SB_LUT4       O        Out     0.558     2.953       -         
SS_c_0_0                Net           -        -       1.507     -           1         
byte_rcvd_esr           SB_DFFESR     E        In      -         4.460       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.460 is 1.354(30.4%) logic and 3.106(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.325

    Number of logic level(s):                0
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            LEDR / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
byte_rcvd_esr      SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd          Net           -        -       2.568     -           7         
LEDR               SB_DFF        D        In      -         3.364       -         
==================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.325

    Number of logic level(s):                0
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            rx[7] / R
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
byte_rcvd_esr      SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd          Net           -        -       2.568     -           7         
rx[7]              SB_DFFSR      R        In      -         3.364       -         
==================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          1 use
SB_DFFE         1 use
SB_DFFESR       1 use
SB_DFFSR        1 use
VCC             1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:10:11 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:SCK, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:10:42 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[0]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":183:8:183:39|Found combinational loop at un19_ss
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[3]
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Register bit trig(0) is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:10:42 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:10:42 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:10:42 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:10:44 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:10:44 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_1
1) instance un19_ss (in view: work.spi_test(behavioral)), output net N_1 (in view: work.spi_test(behavioral))
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin un10_bit_count[3]/I[0]
    instance   un10_bit_count[3] (cell inv)
    output pin un10_bit_count[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin CO1/I[1]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count[8]
6) instance un1_bit_count[8] (in view: work.spi_test(behavioral)), output net un1_bit_count[8] (in view: work.spi_test(behavioral))
    net        un1_bit_count[8]
    input  pin un19_ss/I[2]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
    input  pin un1_bit_count[8]/I[0]
    instance   un1_bit_count[8] (cell inv)
    output pin un1_bit_count[8]/OUT[0]
    net        un1_bit_count[8]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     377.4 MHz     2.650         derived (from spi_test|clk)     Autoconstr_clkgroup_0     4    
spi_test|clk                       94.4 MHz      10.598        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:10:44 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:10:44 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_15
1) instance un19_ss (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_15
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin CO1/I[0]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		  10 /         4
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Replicating instance un19_ss (in view: work.spi_test(behavioral)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           4          byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_129_i
1) instance SS_ibuf_RNI_2 (in view: work.spi_test(behavioral)), output net N_129_i (in view: work.spi_test(behavioral))
    net        N_129_i
    input  pin SS_ibuf_RNI_2/I0
    instance   SS_ibuf_RNI_2 (cell SB_LUT4)
    output pin SS_ibuf_RNI_2/O
    net        N_129_i
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNIM1G5
2) instance SS_ibuf_RNIM1G5 (in view: work.spi_test(behavioral)), output net SS_ibuf_RNIM1G5 (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNIM1G5
    input  pin SS_ibuf_RNI_2/I1
    instance   SS_ibuf_RNI_2 (cell SB_LUT4)
    output pin SS_ibuf_RNI_2/O
    net        N_129_i
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        N_15
    input  pin SS_ibuf_RNI_0/I0
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_8
    input  pin byte_rcvd_esr_RNIBB15/I0
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_76_i
    input  pin SS_ibuf_RNIM1G5/I0
    instance   SS_ibuf_RNIM1G5 (cell SB_LUT4)
    output pin SS_ibuf_RNIM1G5/O
    net        SS_ibuf_RNIM1G5
@W: BN137 :|Found combinational loop during mapping at net N_15
3) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin SS_ibuf_RNI/I1
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        N_15
@W: BN137 :|Found combinational loop during mapping at net N_28
4) instance SS_ibuf_RNI_3 (in view: work.spi_test(behavioral)), output net N_28 (in view: work.spi_test(behavioral))
    net        N_28
    input  pin SS_ibuf_RNI_3/I3
    instance   SS_ibuf_RNI_3 (cell SB_LUT4)
    output pin SS_ibuf_RNI_3/O
    net        N_28
@W: BN137 :|Found combinational loop during mapping at net N_8
5) instance SS_ibuf_RNI_0 (in view: work.spi_test(behavioral)), output net N_8 (in view: work.spi_test(behavioral))
    net        N_8
    input  pin SS_ibuf_RNI_0/I1
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_8
@W: BN137 :|Found combinational loop during mapping at net N_13
6) instance SS_ibuf_RNI_1 (in view: work.spi_test(behavioral)), output net N_13 (in view: work.spi_test(behavioral))
    net        N_13
    input  pin byte_rcvd_esr_RNIBB15/I2
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_76_i
    input  pin SS_ibuf_RNIM1G5/I0
    instance   SS_ibuf_RNIM1G5 (cell SB_LUT4)
    output pin SS_ibuf_RNIM1G5/O
    net        SS_ibuf_RNIM1G5
    input  pin SS_ibuf_RNI_1/I0
    instance   SS_ibuf_RNI_1 (cell SB_LUT4)
    output pin SS_ibuf_RNI_1/O
    net        N_13
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 3.84ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:10:45 2018
#


Top view:               spi_test
Requested Frequency:    260.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.678

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     260.2 MHz     221.1 MHz     3.844         4.522         -0.678      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       260.2 MHz     NA            3.844         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.844       -0.678  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                               Arrival           
Instance          Reference                          Type          Pin     Net           Time        Slack 
                  Clock                                                                                    
-----------------------------------------------------------------------------------------------------------
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       byte_rcvd     0.796       -0.678
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       rx[7]         0.796       -0.678
===========================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                 Required           
Instance          Reference                          Type          Pin     Net             Time         Slack 
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       N_76_i_rep1     3.689        -0.678
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       rx              3.689        -0.678
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       SS_c_0_0        3.844        -0.647
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]           3.689        0.325 
LEDR              mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd       3.689        0.325 
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     R       byte_rcvd       3.689        0.325 
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       byte_rcvd       3.689        0.325 
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       E       byte_rcvd       3.844        0.480 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.678

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                  Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
byte_rcvd_esr         SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd             Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO     SB_LUT4       I3       In      -         2.395       -         
byte_rcvd_esr_RNO     SB_LUT4       O        Out     0.465     2.860       -         
N_76_i_rep1           Net           -        -       1.507     -           1         
byte_rcvd_esr         SB_DFFESR     D        In      -         4.367       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.678

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
rx[7]              SB_DFFSR     Q        Out     0.796     0.796       -         
rx[7]              Net          -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4      I3       In      -         2.395       -         
rx_RNO[7]          SB_LUT4      O        Out     0.465     2.860       -         
rx                 Net          -        -       1.507     -           1         
rx[7]              SB_DFFSR     D        In      -         4.367       -         
=================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.844
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.844

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.616

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
byte_rcvd_esr           SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd               Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO_0     SB_LUT4       I1       In      -         2.395       -         
byte_rcvd_esr_RNO_0     SB_LUT4       O        Out     0.558     2.953       -         
SS_c_0_0                Net           -        -       1.507     -           1         
byte_rcvd_esr           SB_DFFESR     E        In      -         4.460       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.460 is 1.354(30.4%) logic and 3.106(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.325

    Number of logic level(s):                0
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            LEDR / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
byte_rcvd_esr      SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd          Net           -        -       2.568     -           7         
LEDR               SB_DFF        D        In      -         3.364       -         
==================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.325

    Number of logic level(s):                0
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            rx[7] / R
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
byte_rcvd_esr      SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd          Net           -        -       2.568     -           7         
rx[7]              SB_DFFSR      R        In      -         3.364       -         
==================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          1 use
SB_DFFE         1 use
SB_DFFESR       1 use
SB_DFFSR        1 use
VCC             1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:10:45 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:SCK, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:11:44 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[0]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":183:8:183:39|Found combinational loop at un19_ss
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[3]
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Register bit trig(0) is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input SCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:11:44 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:11:44 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:11:44 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:11:46 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:11:46 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_1
1) instance un19_ss (in view: work.spi_test(behavioral)), output net N_1 (in view: work.spi_test(behavioral))
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin un10_bit_count[3]/I[0]
    instance   un10_bit_count[3] (cell inv)
    output pin un10_bit_count[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin CO1/I[1]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count[8]
6) instance un1_bit_count[8] (in view: work.spi_test(behavioral)), output net un1_bit_count[8] (in view: work.spi_test(behavioral))
    net        un1_bit_count[8]
    input  pin un19_ss/I[2]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
    input  pin un1_bit_count[8]/I[0]
    instance   un1_bit_count[8] (cell inv)
    output pin un1_bit_count[8]/OUT[0]
    net        un1_bit_count[8]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     377.4 MHz     2.650         derived (from spi_test|clk)     Autoconstr_clkgroup_0     4    
spi_test|clk                       94.4 MHz      10.598        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:11:46 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:11:46 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_15
1) instance un19_ss (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_15
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin CO1/I[0]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		  10 /         4
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Replicating instance un19_ss (in view: work.spi_test(behavioral)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           4          byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_129_i
1) instance SS_ibuf_RNI_2 (in view: work.spi_test(behavioral)), output net N_129_i (in view: work.spi_test(behavioral))
    net        N_129_i
    input  pin SS_ibuf_RNI_2/I0
    instance   SS_ibuf_RNI_2 (cell SB_LUT4)
    output pin SS_ibuf_RNI_2/O
    net        N_129_i
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNIM1G5
2) instance SS_ibuf_RNIM1G5 (in view: work.spi_test(behavioral)), output net SS_ibuf_RNIM1G5 (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNIM1G5
    input  pin SS_ibuf_RNI_2/I1
    instance   SS_ibuf_RNI_2 (cell SB_LUT4)
    output pin SS_ibuf_RNI_2/O
    net        N_129_i
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        N_15
    input  pin SS_ibuf_RNI_0/I0
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_8
    input  pin byte_rcvd_esr_RNIBB15/I0
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_76_i
    input  pin SS_ibuf_RNIM1G5/I0
    instance   SS_ibuf_RNIM1G5 (cell SB_LUT4)
    output pin SS_ibuf_RNIM1G5/O
    net        SS_ibuf_RNIM1G5
@W: BN137 :|Found combinational loop during mapping at net N_15
3) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin SS_ibuf_RNI/I1
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        N_15
@W: BN137 :|Found combinational loop during mapping at net N_28
4) instance SS_ibuf_RNI_3 (in view: work.spi_test(behavioral)), output net N_28 (in view: work.spi_test(behavioral))
    net        N_28
    input  pin SS_ibuf_RNI_3/I3
    instance   SS_ibuf_RNI_3 (cell SB_LUT4)
    output pin SS_ibuf_RNI_3/O
    net        N_28
@W: BN137 :|Found combinational loop during mapping at net N_8
5) instance SS_ibuf_RNI_0 (in view: work.spi_test(behavioral)), output net N_8 (in view: work.spi_test(behavioral))
    net        N_8
    input  pin SS_ibuf_RNI_0/I1
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_8
@W: BN137 :|Found combinational loop during mapping at net N_13
6) instance SS_ibuf_RNI_1 (in view: work.spi_test(behavioral)), output net N_13 (in view: work.spi_test(behavioral))
    net        N_13
    input  pin byte_rcvd_esr_RNIBB15/I2
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_76_i
    input  pin SS_ibuf_RNIM1G5/I0
    instance   SS_ibuf_RNIM1G5 (cell SB_LUT4)
    output pin SS_ibuf_RNIM1G5/O
    net        SS_ibuf_RNIM1G5
    input  pin SS_ibuf_RNI_1/I0
    instance   SS_ibuf_RNI_1 (cell SB_LUT4)
    output pin SS_ibuf_RNI_1/O
    net        N_13
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 3.84ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:11:47 2018
#


Top view:               spi_test
Requested Frequency:    260.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.678

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     260.2 MHz     221.1 MHz     3.844         4.522         -0.678      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       260.2 MHz     NA            3.844         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.844       -0.678  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                               Arrival           
Instance          Reference                          Type          Pin     Net           Time        Slack 
                  Clock                                                                                    
-----------------------------------------------------------------------------------------------------------
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       byte_rcvd     0.796       -0.678
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       rx[7]         0.796       -0.678
===========================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                 Required           
Instance          Reference                          Type          Pin     Net             Time         Slack 
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       N_76_i_rep1     3.689        -0.678
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       rx              3.689        -0.678
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       SS_c_0_0        3.844        -0.647
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]           3.689        0.325 
LEDR              mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd       3.689        0.325 
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     R       byte_rcvd       3.689        0.325 
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       byte_rcvd       3.689        0.325 
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       E       byte_rcvd       3.844        0.480 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.678

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                  Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
byte_rcvd_esr         SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd             Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO     SB_LUT4       I3       In      -         2.395       -         
byte_rcvd_esr_RNO     SB_LUT4       O        Out     0.465     2.860       -         
N_76_i_rep1           Net           -        -       1.507     -           1         
byte_rcvd_esr         SB_DFFESR     D        In      -         4.367       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.678

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
rx[7]              SB_DFFSR     Q        Out     0.796     0.796       -         
rx[7]              Net          -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4      I3       In      -         2.395       -         
rx_RNO[7]          SB_LUT4      O        Out     0.465     2.860       -         
rx                 Net          -        -       1.507     -           1         
rx[7]              SB_DFFSR     D        In      -         4.367       -         
=================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.844
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.844

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.616

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
byte_rcvd_esr           SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd               Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO_0     SB_LUT4       I1       In      -         2.395       -         
byte_rcvd_esr_RNO_0     SB_LUT4       O        Out     0.558     2.953       -         
SS_c_0_0                Net           -        -       1.507     -           1         
byte_rcvd_esr           SB_DFFESR     E        In      -         4.460       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.460 is 1.354(30.4%) logic and 3.106(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.325

    Number of logic level(s):                0
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            LEDR / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
byte_rcvd_esr      SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd          Net           -        -       2.568     -           7         
LEDR               SB_DFF        D        In      -         3.364       -         
==================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.325

    Number of logic level(s):                0
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            rx[7] / R
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
byte_rcvd_esr      SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd          Net           -        -       2.568     -           7         
rx[7]              SB_DFFSR      R        In      -         3.364       -         
==================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          1 use
SB_DFFE         1 use
SB_DFFESR       1 use
SB_DFFSR        1 use
VCC             1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:11:47 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:SCK, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:12:49 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[0]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":183:8:183:39|Found combinational loop at un21_ss
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[3]
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Register bit trig(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:12:50 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:12:50 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:12:50 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:12:51 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:12:51 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_1
1) instance un21_ss (in view: work.spi_test(behavioral)), output net N_1 (in view: work.spi_test(behavioral))
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_1
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin un10_bit_count[3]/I[0]
    instance   un10_bit_count[3] (cell inv)
    output pin un10_bit_count[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin CO1/I[1]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count[8]
6) instance un1_bit_count[8] (in view: work.spi_test(behavioral)), output net un1_bit_count[8] (in view: work.spi_test(behavioral))
    net        un1_bit_count[8]
    input  pin un21_ss/I[2]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
    input  pin un1_bit_count[8]/I[0]
    instance   un1_bit_count[8] (cell inv)
    output pin un1_bit_count[8]/OUT[0]
    net        un1_bit_count[8]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     301.1 MHz     3.322         derived (from spi_test|clk)     Autoconstr_clkgroup_0     4    
spi_test|clk                       75.3 MHz      13.286        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:12:52 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:12:52 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_15
1) instance un21_ss (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_15
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin CO1/I[0]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		  10 /         4
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Replicating instance un21_ss (in view: work.spi_test(behavioral)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           4          byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_133_i
1) instance SS_ibuf_RNI_2 (in view: work.spi_test(behavioral)), output net N_133_i (in view: work.spi_test(behavioral))
    net        N_133_i
    input  pin SS_ibuf_RNI_2/I0
    instance   SS_ibuf_RNI_2 (cell SB_LUT4)
    output pin SS_ibuf_RNI_2/O
    net        N_133_i
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNISMRB
2) instance SS_ibuf_RNISMRB (in view: work.spi_test(behavioral)), output net SS_ibuf_RNISMRB (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNISMRB
    input  pin SS_ibuf_RNI_2/I1
    instance   SS_ibuf_RNI_2 (cell SB_LUT4)
    output pin SS_ibuf_RNI_2/O
    net        N_133_i
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNI_0/I0
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_8
    input  pin byte_rcvd_esr_RNIBB15/I0
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_78_i_0
    input  pin SS_ibuf_RNISMRB/I0
    instance   SS_ibuf_RNISMRB (cell SB_LUT4)
    output pin SS_ibuf_RNISMRB/O
    net        SS_ibuf_RNISMRB
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNI
3) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net SS_ibuf_RNI (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNI/I1
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
@W: BN137 :|Found combinational loop during mapping at net N_28
4) instance SS_ibuf_RNI_3 (in view: work.spi_test(behavioral)), output net N_28 (in view: work.spi_test(behavioral))
    net        N_28
    input  pin SS_ibuf_RNI_3/I3
    instance   SS_ibuf_RNI_3 (cell SB_LUT4)
    output pin SS_ibuf_RNI_3/O
    net        N_28
@W: BN137 :|Found combinational loop during mapping at net N_8
5) instance SS_ibuf_RNI_0 (in view: work.spi_test(behavioral)), output net N_8 (in view: work.spi_test(behavioral))
    net        N_8
    input  pin SS_ibuf_RNI_0/I1
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_8
@W: BN137 :|Found combinational loop during mapping at net N_13
6) instance SS_ibuf_RNI_1 (in view: work.spi_test(behavioral)), output net N_13 (in view: work.spi_test(behavioral))
    net        N_13
    input  pin byte_rcvd_esr_RNIBB15/I2
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_78_i_0
    input  pin SS_ibuf_RNISMRB/I0
    instance   SS_ibuf_RNISMRB (cell SB_LUT4)
    output pin SS_ibuf_RNISMRB/O
    net        SS_ibuf_RNISMRB
    input  pin SS_ibuf_RNI_1/I0
    instance   SS_ibuf_RNI_1 (cell SB_LUT4)
    output pin SS_ibuf_RNI_1/O
    net        N_13
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 3.84ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:12:53 2018
#


Top view:               spi_test
Requested Frequency:    260.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.678

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     260.2 MHz     221.1 MHz     3.844         4.522         -0.678      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       260.2 MHz     NA            3.844         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.844       -0.678  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                               Arrival           
Instance          Reference                          Type          Pin     Net           Time        Slack 
                  Clock                                                                                    
-----------------------------------------------------------------------------------------------------------
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       byte_rcvd     0.796       -0.678
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       rx[7]         0.796       -0.678
===========================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                          Required           
Instance          Reference                          Type          Pin     Net                      Time         Slack 
                  Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       N_78_i_0_rep1            3.689        -0.678
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       rx                       3.689        -0.678
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       bit_count_0_sqmuxa_0     3.844        -0.616
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]                    3.689        0.325 
LEDR              mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd                3.689        0.325 
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     R       byte_rcvd                3.689        0.325 
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       byte_rcvd                3.689        0.325 
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       E       byte_rcvd                3.844        0.480 
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.678

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                  Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
byte_rcvd_esr         SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd             Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO     SB_LUT4       I3       In      -         2.395       -         
byte_rcvd_esr_RNO     SB_LUT4       O        Out     0.465     2.860       -         
N_78_i_0_rep1         Net           -        -       1.507     -           1         
byte_rcvd_esr         SB_DFFESR     D        In      -         4.367       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.678

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
rx[7]              SB_DFFSR     Q        Out     0.796     0.796       -         
rx[7]              Net          -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4      I3       In      -         2.395       -         
rx_RNO[7]          SB_LUT4      O        Out     0.465     2.860       -         
rx                 Net          -        -       1.507     -           1         
rx[7]              SB_DFFSR     D        In      -         4.367       -         
=================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.844
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.844

    - Propagation time:                      4.419
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.575

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
byte_rcvd_esr            SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd                Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO_0      SB_LUT4       I2       In      -         2.395       -         
byte_rcvd_esr_RNO_0      SB_LUT4       O        Out     0.517     2.912       -         
bit_count_0_sqmuxa_0     Net           -        -       1.507     -           1         
byte_rcvd_esr            SB_DFFESR     E        In      -         4.419       -         
========================================================================================
Total path delay (propagation time + setup) of 4.419 is 1.313(29.7%) logic and 3.106(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.325

    Number of logic level(s):                0
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            LEDR / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
byte_rcvd_esr      SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd          Net           -        -       2.568     -           7         
LEDR               SB_DFF        D        In      -         3.364       -         
==================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.325

    Number of logic level(s):                0
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            rx[7] / R
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
byte_rcvd_esr      SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd          Net           -        -       2.568     -           7         
rx[7]              SB_DFFSR      R        In      -         3.364       -         
==================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          1 use
SB_DFFE         1 use
SB_DFFESR       1 use
SB_DFFSR        1 use
VCC             1 use
SB_LUT4         12 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 12 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:12:53 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:13:05 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[0]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":183:8:183:39|Found combinational loop at un21_ss
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[3]

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:13:06 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:13:06 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:13:06 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:13:07 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:13:07 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_1
1) instance un21_ss (in view: work.spi_test(behavioral)), output net N_1 (in view: work.spi_test(behavioral))
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_1
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin un10_bit_count[3]/I[0]
    instance   un10_bit_count[3] (cell inv)
    output pin un10_bit_count[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin CO1/I[1]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count[8]
6) instance un1_bit_count[8] (in view: work.spi_test(behavioral)), output net un1_bit_count[8] (in view: work.spi_test(behavioral))
    net        un1_bit_count[8]
    input  pin un21_ss/I[2]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
    input  pin un1_bit_count[8]/I[0]
    instance   un1_bit_count[8] (cell inv)
    output pin un1_bit_count[8]/OUT[0]
    net        un1_bit_count[8]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     195.1 MHz     5.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     5    
spi_test|clk                       48.8 MHz      20.506        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:13:08 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:13:08 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_15
1) instance un21_ss (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_15
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin CO1/I[0]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance trig[0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  11 /         5
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Replicating instance un21_ss (in view: work.spi_test(behavioral)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@A: BN291 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Boundary register trig[0] (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           5          byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_138_i
1) instance byte_rcvd_esr_RNI_2 (in view: work.spi_test(behavioral)), output net N_138_i (in view: work.spi_test(behavioral))
    net        N_138_i
    input  pin byte_rcvd_esr_RNI_2/I0
    instance   byte_rcvd_esr_RNI_2 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_2/O
    net        N_138_i
@W: BN137 :|Found combinational loop during mapping at net byte_rcvd_esr_RNIDUDO
2) instance byte_rcvd_esr_RNIDUDO (in view: work.spi_test(behavioral)), output net byte_rcvd_esr_RNIDUDO (in view: work.spi_test(behavioral))
    net        byte_rcvd_esr_RNIDUDO
    input  pin byte_rcvd_esr_RNI_2/I1
    instance   byte_rcvd_esr_RNI_2 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_2/O
    net        N_138_i
    input  pin byte_rcvd_esr_RNI/I0
    instance   byte_rcvd_esr_RNI (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI/O
    net        byte_rcvd_esr_RNI
    input  pin byte_rcvd_esr_RNI_0/I0
    instance   byte_rcvd_esr_RNI_0 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_0/O
    net        N_8
    input  pin byte_rcvd_esr_RNIBB15/I0
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_81_i
    input  pin byte_rcvd_esr_RNIDUDO/I0
    instance   byte_rcvd_esr_RNIDUDO (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIDUDO/O
    net        byte_rcvd_esr_RNIDUDO
@W: BN137 :|Found combinational loop during mapping at net byte_rcvd_esr_RNI
3) instance byte_rcvd_esr_RNI (in view: work.spi_test(behavioral)), output net byte_rcvd_esr_RNI (in view: work.spi_test(behavioral))
    net        byte_rcvd_esr_RNI
    input  pin byte_rcvd_esr_RNI/I1
    instance   byte_rcvd_esr_RNI (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI/O
    net        byte_rcvd_esr_RNI
@W: BN137 :|Found combinational loop during mapping at net N_28
4) instance byte_rcvd_esr_RNI_3 (in view: work.spi_test(behavioral)), output net N_28 (in view: work.spi_test(behavioral))
    net        N_28
    input  pin byte_rcvd_esr_RNI_3/I3
    instance   byte_rcvd_esr_RNI_3 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_3/O
    net        N_28
@W: BN137 :|Found combinational loop during mapping at net N_8
5) instance byte_rcvd_esr_RNI_0 (in view: work.spi_test(behavioral)), output net N_8 (in view: work.spi_test(behavioral))
    net        N_8
    input  pin byte_rcvd_esr_RNI_0/I1
    instance   byte_rcvd_esr_RNI_0 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_0/O
    net        N_8
@W: BN137 :|Found combinational loop during mapping at net N_13
6) instance byte_rcvd_esr_RNI_1 (in view: work.spi_test(behavioral)), output net N_13 (in view: work.spi_test(behavioral))
    net        N_13
    input  pin byte_rcvd_esr_RNIBB15/I2
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_81_i
    input  pin byte_rcvd_esr_RNIDUDO/I0
    instance   byte_rcvd_esr_RNIDUDO (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIDUDO/O
    net        byte_rcvd_esr_RNIDUDO
    input  pin byte_rcvd_esr_RNI_1/I0
    instance   byte_rcvd_esr_RNI_1 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_1/O
    net        N_13
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.46ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.46ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:13:08 2018
#


Top view:               spi_test
Requested Frequency:    183.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.963

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     183.2 MHz     155.8 MHz     5.457         6.420         -0.963      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       183.2 MHz     NA            5.457         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.457       -0.963  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                               Arrival           
Instance          Reference                          Type          Pin     Net           Time        Slack 
                  Clock                                                                                    
-----------------------------------------------------------------------------------------------------------
trig_e_0[0]       mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       trig[0]       0.796       -0.963
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       rx[7]         0.796       0.842 
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       byte_rcvd     0.796       0.935 
===========================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                          Required           
Instance          Reference                          Type          Pin     Net                      Time         Slack 
                  Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       bit_count_0_sqmuxa_0     5.457        -0.963
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       rx                       5.302        0.842 
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       N_81_i_rep1              5.302        0.935 
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]                    5.302        1.938 
LEDR              mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd                5.302        1.938 
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     R       byte_rcvd                5.302        1.938 
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       byte_rcvd                5.302        1.938 
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       E       byte_rcvd                5.457        2.093 
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.457
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.457

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.963

    Number of logic level(s):                2
    Starting point:                          trig_e_0[0] / Q
    Ending point:                            byte_rcvd_esr / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
trig_e_0[0]              SB_DFFE       Q        Out     0.796     0.796       -         
trig[0]                  Net           -        -       1.599     -           2         
trig_e_0_RNI2JCJ[0]      SB_LUT4       I2       In      -         2.395       -         
trig_e_0_RNI2JCJ[0]      SB_LUT4       O        Out     0.558     2.953       -         
bit_count_0_sqmuxa       Net           -        -       1.371     -           2         
byte_rcvd_esr_RNO_0      SB_LUT4       I1       In      -         4.324       -         
byte_rcvd_esr_RNO_0      SB_LUT4       O        Out     0.589     4.913       -         
bit_count_0_sqmuxa_0     Net           -        -       1.507     -           1         
byte_rcvd_esr            SB_DFFESR     E        In      -         6.420       -         
========================================================================================
Total path delay (propagation time + setup) of 6.420 is 1.943(30.3%) logic and 4.477(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.457
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.302

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.842

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
rx[7]              SB_DFFSR     Q        Out     0.796     0.796       -         
rx[7]              Net          -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4      I2       In      -         2.395       -         
rx_RNO[7]          SB_LUT4      O        Out     0.558     2.953       -         
rx                 Net          -        -       1.507     -           1         
rx[7]              SB_DFFSR     D        In      -         4.460       -         
=================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.457
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.302

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.935

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                  Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
byte_rcvd_esr         SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd             Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO     SB_LUT4       I3       In      -         2.395       -         
byte_rcvd_esr_RNO     SB_LUT4       O        Out     0.465     2.860       -         
N_81_i_rep1           Net           -        -       1.507     -           1         
byte_rcvd_esr         SB_DFFESR     D        In      -         4.367       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.457
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.302

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.935

    Number of logic level(s):                1
    Starting point:                          trig_e_0[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
trig_e_0[0]        SB_DFFE      Q        Out     0.796     0.796       -         
trig[0]            Net          -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4      I3       In      -         2.395       -         
rx_RNO[7]          SB_LUT4      O        Out     0.465     2.860       -         
rx                 Net          -        -       1.507     -           1         
rx[7]              SB_DFFSR     D        In      -         4.367       -         
=================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.457
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.457

    - Propagation time:                      4.419
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.039

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
byte_rcvd_esr            SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd                Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO_0      SB_LUT4       I2       In      -         2.395       -         
byte_rcvd_esr_RNO_0      SB_LUT4       O        Out     0.517     2.912       -         
bit_count_0_sqmuxa_0     Net           -        -       1.507     -           1         
byte_rcvd_esr            SB_DFFESR     E        In      -         4.419       -         
========================================================================================
Total path delay (propagation time + setup) of 4.419 is 1.313(29.7%) logic and 3.106(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          1 use
SB_DFFE         2 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
VCC             1 use
SB_LUT4         14 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   5 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 14 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 14 = 14 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:13:09 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:13:19 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[0]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":183:8:183:39|Found combinational loop at un21_ss
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[3]

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:13:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:13:19 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:13:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:13:20 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:13:21 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_1
1) instance un21_ss (in view: work.spi_test(behavioral)), output net N_1 (in view: work.spi_test(behavioral))
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_1
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin un10_bit_count[3]/I[0]
    instance   un10_bit_count[3] (cell inv)
    output pin un10_bit_count[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin CO1/I[1]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count[8]
6) instance un1_bit_count[8] (in view: work.spi_test(behavioral)), output net un1_bit_count[8] (in view: work.spi_test(behavioral))
    net        un1_bit_count[8]
    input  pin un21_ss/I[2]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
    input  pin un1_bit_count[8]/I[0]
    instance   un1_bit_count[8] (cell inv)
    output pin un1_bit_count[8]/OUT[0]
    net        un1_bit_count[8]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     195.1 MHz     5.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     5    
spi_test|clk                       48.8 MHz      20.506        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:13:21 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:13:21 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_15
1) instance un21_ss (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_15
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin CO1/I[0]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un21_ss/I[0]
    instance   un21_ss (cell and)
    output pin un21_ss/OUT
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance trig[0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  11 /         5
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Replicating instance un21_ss (in view: work.spi_test(behavioral)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@A: BN291 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Boundary register trig[0] (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           5          byte_rcvd_esr  
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_138_i
1) instance byte_rcvd_esr_RNI_2 (in view: work.spi_test(behavioral)), output net N_138_i (in view: work.spi_test(behavioral))
    net        N_138_i
    input  pin byte_rcvd_esr_RNI_2/I0
    instance   byte_rcvd_esr_RNI_2 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_2/O
    net        N_138_i
@W: BN137 :|Found combinational loop during mapping at net byte_rcvd_esr_RNIDUDO
2) instance byte_rcvd_esr_RNIDUDO (in view: work.spi_test(behavioral)), output net byte_rcvd_esr_RNIDUDO (in view: work.spi_test(behavioral))
    net        byte_rcvd_esr_RNIDUDO
    input  pin byte_rcvd_esr_RNI_2/I1
    instance   byte_rcvd_esr_RNI_2 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_2/O
    net        N_138_i
    input  pin byte_rcvd_esr_RNI/I0
    instance   byte_rcvd_esr_RNI (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI/O
    net        byte_rcvd_esr_RNI
    input  pin byte_rcvd_esr_RNI_0/I0
    instance   byte_rcvd_esr_RNI_0 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_0/O
    net        N_8
    input  pin byte_rcvd_esr_RNIBB15/I0
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_81_i
    input  pin byte_rcvd_esr_RNIDUDO/I0
    instance   byte_rcvd_esr_RNIDUDO (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIDUDO/O
    net        byte_rcvd_esr_RNIDUDO
@W: BN137 :|Found combinational loop during mapping at net byte_rcvd_esr_RNI
3) instance byte_rcvd_esr_RNI (in view: work.spi_test(behavioral)), output net byte_rcvd_esr_RNI (in view: work.spi_test(behavioral))
    net        byte_rcvd_esr_RNI
    input  pin byte_rcvd_esr_RNI/I1
    instance   byte_rcvd_esr_RNI (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI/O
    net        byte_rcvd_esr_RNI
@W: BN137 :|Found combinational loop during mapping at net N_28
4) instance byte_rcvd_esr_RNI_3 (in view: work.spi_test(behavioral)), output net N_28 (in view: work.spi_test(behavioral))
    net        N_28
    input  pin byte_rcvd_esr_RNI_3/I3
    instance   byte_rcvd_esr_RNI_3 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_3/O
    net        N_28
@W: BN137 :|Found combinational loop during mapping at net N_8
5) instance byte_rcvd_esr_RNI_0 (in view: work.spi_test(behavioral)), output net N_8 (in view: work.spi_test(behavioral))
    net        N_8
    input  pin byte_rcvd_esr_RNI_0/I1
    instance   byte_rcvd_esr_RNI_0 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_0/O
    net        N_8
@W: BN137 :|Found combinational loop during mapping at net N_13
6) instance byte_rcvd_esr_RNI_1 (in view: work.spi_test(behavioral)), output net N_13 (in view: work.spi_test(behavioral))
    net        N_13
    input  pin byte_rcvd_esr_RNIBB15/I2
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_81_i
    input  pin byte_rcvd_esr_RNIDUDO/I0
    instance   byte_rcvd_esr_RNIDUDO (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIDUDO/O
    net        byte_rcvd_esr_RNIDUDO
    input  pin byte_rcvd_esr_RNI_1/I0
    instance   byte_rcvd_esr_RNI_1 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNI_1/O
    net        N_13
End of loops
@W: MT420 |Found inferred clock spi_test|clk with period 5.46ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 5.46ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:13:22 2018
#


Top view:               spi_test
Requested Frequency:    183.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.963

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     183.2 MHz     155.8 MHz     5.457         6.420         -0.963      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       183.2 MHz     NA            5.457         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  5.457       -0.963  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                               Arrival           
Instance          Reference                          Type          Pin     Net           Time        Slack 
                  Clock                                                                                    
-----------------------------------------------------------------------------------------------------------
trig_e_0[0]       mypll|PLLOUTCORE_derived_clock     SB_DFFE       Q       trig[0]       0.796       -0.963
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      Q       rx[7]         0.796       0.842 
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     Q       byte_rcvd     0.796       0.935 
===========================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                          Required           
Instance          Reference                          Type          Pin     Net                      Time         Slack 
                  Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     E       bit_count_0_sqmuxa_0     5.457        -0.963
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      D       rx                       5.302        0.842 
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     D       N_81_i_rep1              5.302        0.935 
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       D       rx[7]                    5.302        1.938 
LEDR              mypll|PLLOUTCORE_derived_clock     SB_DFF        D       byte_rcvd                5.302        1.938 
byte_rcvd_esr     mypll|PLLOUTCORE_derived_clock     SB_DFFESR     R       byte_rcvd                5.302        1.938 
rx[7]             mypll|PLLOUTCORE_derived_clock     SB_DFFSR      R       byte_rcvd                5.302        1.938 
LEDG              mypll|PLLOUTCORE_derived_clock     SB_DFFE       E       byte_rcvd                5.457        2.093 
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.457
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.457

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.963

    Number of logic level(s):                2
    Starting point:                          trig_e_0[0] / Q
    Ending point:                            byte_rcvd_esr / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
trig_e_0[0]              SB_DFFE       Q        Out     0.796     0.796       -         
trig[0]                  Net           -        -       1.599     -           2         
trig_e_0_RNI2JCJ[0]      SB_LUT4       I2       In      -         2.395       -         
trig_e_0_RNI2JCJ[0]      SB_LUT4       O        Out     0.558     2.953       -         
bit_count_0_sqmuxa       Net           -        -       1.371     -           2         
byte_rcvd_esr_RNO_0      SB_LUT4       I1       In      -         4.324       -         
byte_rcvd_esr_RNO_0      SB_LUT4       O        Out     0.589     4.913       -         
bit_count_0_sqmuxa_0     Net           -        -       1.507     -           1         
byte_rcvd_esr            SB_DFFESR     E        In      -         6.420       -         
========================================================================================
Total path delay (propagation time + setup) of 6.420 is 1.943(30.3%) logic and 4.477(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.457
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.302

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.842

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
rx[7]              SB_DFFSR     Q        Out     0.796     0.796       -         
rx[7]              Net          -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4      I2       In      -         2.395       -         
rx_RNO[7]          SB_LUT4      O        Out     0.558     2.953       -         
rx                 Net          -        -       1.507     -           1         
rx[7]              SB_DFFSR     D        In      -         4.460       -         
=================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.457
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.302

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.935

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                  Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
byte_rcvd_esr         SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd             Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO     SB_LUT4       I3       In      -         2.395       -         
byte_rcvd_esr_RNO     SB_LUT4       O        Out     0.465     2.860       -         
N_81_i_rep1           Net           -        -       1.507     -           1         
byte_rcvd_esr         SB_DFFESR     D        In      -         4.367       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.457
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.302

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.935

    Number of logic level(s):                1
    Starting point:                          trig_e_0[0] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
trig_e_0[0]        SB_DFFE      Q        Out     0.796     0.796       -         
trig[0]            Net          -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4      I3       In      -         2.395       -         
rx_RNO[7]          SB_LUT4      O        Out     0.465     2.860       -         
rx                 Net          -        -       1.507     -           1         
rx[7]              SB_DFFSR     D        In      -         4.367       -         
=================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.457
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.457

    - Propagation time:                      4.419
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.039

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
byte_rcvd_esr            SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd                Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO_0      SB_LUT4       I2       In      -         2.395       -         
byte_rcvd_esr_RNO_0      SB_LUT4       O        Out     0.517     2.912       -         
bit_count_0_sqmuxa_0     Net           -        -       1.507     -           1         
byte_rcvd_esr            SB_DFFESR     E        In      -         4.419       -         
========================================================================================
Total path delay (propagation time + setup) of 4.419 is 1.313(29.7%) logic and 3.106(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
SB_DFF          1 use
SB_DFFE         2 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
VCC             1 use
SB_LUT4         14 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   5 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 14 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 14 = 14 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:13:22 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	14
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_LC_0/in1" to pin "byte_rcvd_esr_RNI_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIDUDO_LC_2/in0" to pin "byte_rcvd_esr_RNIDUDO_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_0_LC_3/in1" to pin "byte_rcvd_esr_RNI_0_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_0_LC_3/in3" to pin "byte_rcvd_esr_RNI_0_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_1_LC_4/in2" to pin "byte_rcvd_esr_RNI_1_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_LC_0/in3" to pin "byte_rcvd_esr_RNI_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_3_LC_6/in3" to pin "byte_rcvd_esr_RNI_3_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_2_LC_5/in0" to pin "byte_rcvd_esr_RNI_2_LC_5/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	18
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	13
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	18/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.0 (sec)

Final Design Statistics
    Number of LUTs      	:	18
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	18/5280
    PLBs                        :	7/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 82.65 MHz | Target: 732.60 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 732.60 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 183.15 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 131
used logic cells: 18
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 131
used logic cells: 18
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_3_LC_14_20_2/in3" to pin "byte_rcvd_esr_RNI_3_LC_14_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIDUDO_LC_14_20_1/in0" to pin "byte_rcvd_esr_RNIDUDO_LC_14_20_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_0_LC_14_19_4/in3" to pin "byte_rcvd_esr_RNI_0_LC_14_19_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIBB15_LC_14_19_7/in0" to pin "byte_rcvd_esr_RNIBB15_LC_14_19_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_0_LC_14_19_4/in1" to pin "byte_rcvd_esr_RNI_0_LC_14_19_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_0_LC_14_19_4/in1" to pin "byte_rcvd_esr_RNI_0_LC_14_19_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIBB15_LC_14_19_7/in2" to pin "byte_rcvd_esr_RNIBB15_LC_14_19_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_1_LC_14_19_0/in2" to pin "byte_rcvd_esr_RNI_1_LC_14_19_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_3_LC_14_20_2/in1" to pin "byte_rcvd_esr_RNI_3_LC_14_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_LC_14_19_3/in1" to pin "byte_rcvd_esr_RNI_LC_14_19_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_3_LC_14_20_2/in0" to pin "byte_rcvd_esr_RNI_3_LC_14_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_2_LC_14_19_2/in0" to pin "byte_rcvd_esr_RNI_2_LC_14_19_2/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 29 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIDUDO_LC_14_20_1/in3" to pin "byte_rcvd_esr_RNIDUDO_LC_14_20_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_1_LC_14_19_0/in2" to pin "byte_rcvd_esr_RNI_1_LC_14_19_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIBB15_LC_14_19_7/in0" to pin "byte_rcvd_esr_RNIBB15_LC_14_19_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_0_LC_14_19_4/in3" to pin "byte_rcvd_esr_RNI_0_LC_14_19_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIBB15_LC_14_19_7/in2" to pin "byte_rcvd_esr_RNIBB15_LC_14_19_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_0_LC_14_19_4/in1" to pin "byte_rcvd_esr_RNI_0_LC_14_19_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_0_LC_14_19_4/in1" to pin "byte_rcvd_esr_RNI_0_LC_14_19_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_LC_14_19_3/in3" to pin "byte_rcvd_esr_RNI_LC_14_19_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_3_LC_14_20_2/in0" to pin "byte_rcvd_esr_RNI_3_LC_14_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_2_LC_14_19_2/in3" to pin "byte_rcvd_esr_RNI_2_LC_14_19_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_3_LC_14_20_2/in1" to pin "byte_rcvd_esr_RNI_3_LC_14_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNI_3_LC_14_20_2/in3" to pin "byte_rcvd_esr_RNI_3_LC_14_20_2/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:18:05 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Pruning unused bits 6 to 0 of rx_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[0]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":183:8:183:39|Found combinational loop at un19_ss
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[3]
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Register bit trig(0) is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:18:06 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:18:06 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:18:06 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:18:07 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:18:07 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_1
1) instance un19_ss (in view: work.spi_test(behavioral)), output net N_1 (in view: work.spi_test(behavioral))
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin un10_bit_count[3]/I[0]
    instance   un10_bit_count[3] (cell inv)
    output pin un10_bit_count[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin CO1/I[1]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count[8]
6) instance un1_bit_count[8] (in view: work.spi_test(behavioral)), output net un1_bit_count[8] (in view: work.spi_test(behavioral))
    net        un1_bit_count[8]
    input  pin un19_ss/I[2]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_1
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
    input  pin un1_bit_count[8]/I[0]
    instance   un1_bit_count[8] (cell inv)
    output pin un1_bit_count[8]/OUT[0]
    net        un1_bit_count[8]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     377.4 MHz     2.650         inferred     Autoconstr_clkgroup_0     4    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Found inferred clock spi_test|SCK which controls 4 sequential elements including LEDG. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:18:07 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:18:08 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Found combinational loop during mapping at net N_15
1) instance un19_ss (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_15
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[0]
2) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[0] (in view: work.spi_test(behavioral))
    net        bit_count_7[0]
    input  pin CO1/I[0]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
    input  pin un19_ss/I[0]
    instance   un19_ss (cell and)
    output pin un19_ss/OUT
    net        N_15
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_7[3:0]/A[0]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[0]
    net        bit_count_7[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[1]
3) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[1] (in view: work.spi_test(behavioral))
    net        bit_count_7[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_7[3:0]/A[1]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[1]
    net        bit_count_7[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[2]
4) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[2] (in view: work.spi_test(behavioral))
    net        bit_count_7[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_7[3:0]/A[2]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[2]
    net        bit_count_7[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":167:3:167:4|Found combinational loop during mapping at net bit_count_7[3]
5) instance bit_count_7[3:0] (in view: work.spi_test(behavioral)), output net bit_count_7[3] (in view: work.spi_test(behavioral))
    net        bit_count_7[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_7[3:0]/A[3]
    instance   bit_count_7[3:0] (cell mux)
    output pin bit_count_7[3:0]/OUT[3]
    net        bit_count_7[3]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		  10 /         4
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":183:8:183:39|Replicating instance un19_ss (in view: work.spi_test(behavioral)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               4          byte_rcvd_esr  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_128_i
1) instance SS_ibuf_RNI_2 (in view: work.spi_test(behavioral)), output net N_128_i (in view: work.spi_test(behavioral))
    net        N_128_i
    input  pin SS_ibuf_RNI_2/I0
    instance   SS_ibuf_RNI_2 (cell SB_LUT4)
    output pin SS_ibuf_RNI_2/O
    net        N_128_i
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNIM1G5
2) instance SS_ibuf_RNIM1G5 (in view: work.spi_test(behavioral)), output net SS_ibuf_RNIM1G5 (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNIM1G5
    input  pin SS_ibuf_RNI_2/I1
    instance   SS_ibuf_RNI_2 (cell SB_LUT4)
    output pin SS_ibuf_RNI_2/O
    net        N_128_i
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        N_15
    input  pin SS_ibuf_RNI_0/I0
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_13
    input  pin byte_rcvd_esr_RNIBB15/I0
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_76_i
    input  pin SS_ibuf_RNIM1G5/I0
    instance   SS_ibuf_RNIM1G5 (cell SB_LUT4)
    output pin SS_ibuf_RNIM1G5/O
    net        SS_ibuf_RNIM1G5
@W: BN137 :|Found combinational loop during mapping at net N_15
3) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin SS_ibuf_RNI/I1
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        N_15
@W: BN137 :|Found combinational loop during mapping at net N_28
4) instance SS_ibuf_RNI_3 (in view: work.spi_test(behavioral)), output net N_28 (in view: work.spi_test(behavioral))
    net        N_28
    input  pin SS_ibuf_RNI_3/I3
    instance   SS_ibuf_RNI_3 (cell SB_LUT4)
    output pin SS_ibuf_RNI_3/O
    net        N_28
@W: BN137 :|Found combinational loop during mapping at net N_13
5) instance SS_ibuf_RNI_0 (in view: work.spi_test(behavioral)), output net N_13 (in view: work.spi_test(behavioral))
    net        N_13
    input  pin SS_ibuf_RNI_0/I1
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_13
@W: BN137 :|Found combinational loop during mapping at net N_5
6) instance SS_ibuf_RNI_1 (in view: work.spi_test(behavioral)), output net N_5 (in view: work.spi_test(behavioral))
    net        N_5
    input  pin byte_rcvd_esr_RNIBB15/I2
    instance   byte_rcvd_esr_RNIBB15 (cell SB_LUT4)
    output pin byte_rcvd_esr_RNIBB15/O
    net        N_76_i
    input  pin SS_ibuf_RNIM1G5/I0
    instance   SS_ibuf_RNIM1G5 (cell SB_LUT4)
    output pin SS_ibuf_RNIM1G5/O
    net        SS_ibuf_RNIM1G5
    input  pin SS_ibuf_RNI_1/I0
    instance   SS_ibuf_RNI_1 (cell SB_LUT4)
    output pin SS_ibuf_RNI_1/O
    net        N_5
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 3.84ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:18:08 2018
#


Top view:               spi_test
Requested Frequency:    260.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.678

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       260.2 MHz     221.1 MHz     3.844         4.522         -0.678     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  3.844       -0.678  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                  Starting                                             Arrival           
Instance          Reference        Type          Pin     Net           Time        Slack 
                  Clock                                                                  
-----------------------------------------------------------------------------------------
byte_rcvd_esr     spi_test|SCK     SB_DFFESR     Q       byte_rcvd     0.796       -0.678
rx[7]             spi_test|SCK     SB_DFFSR      Q       rx[7]         0.796       -0.678
=========================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                               Required           
Instance          Reference        Type          Pin     Net             Time         Slack 
                  Clock                                                                     
--------------------------------------------------------------------------------------------
byte_rcvd_esr     spi_test|SCK     SB_DFFESR     D       N_76_i_rep1     3.689        -0.678
rx[7]             spi_test|SCK     SB_DFFSR      D       rx              3.689        -0.678
byte_rcvd_esr     spi_test|SCK     SB_DFFESR     E       SS_c_0_0        3.844        -0.647
LEDG              spi_test|SCK     SB_DFFE       D       rx[7]           3.689        0.325 
LEDR              spi_test|SCK     SB_DFF        D       byte_rcvd       3.689        0.325 
byte_rcvd_esr     spi_test|SCK     SB_DFFESR     R       byte_rcvd       3.689        0.325 
rx[7]             spi_test|SCK     SB_DFFSR      R       byte_rcvd       3.689        0.325 
LEDG              spi_test|SCK     SB_DFFE       E       byte_rcvd       3.844        0.480 
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.678

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                  Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
byte_rcvd_esr         SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd             Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO     SB_LUT4       I3       In      -         2.395       -         
byte_rcvd_esr_RNO     SB_LUT4       O        Out     0.465     2.860       -         
N_76_i_rep1           Net           -        -       1.507     -           1         
byte_rcvd_esr         SB_DFFESR     D        In      -         4.367       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.678

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
rx[7]              SB_DFFSR     Q        Out     0.796     0.796       -         
rx[7]              Net          -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4      I3       In      -         2.395       -         
rx_RNO[7]          SB_LUT4      O        Out     0.465     2.860       -         
rx                 Net          -        -       1.507     -           1         
rx[7]              SB_DFFSR     D        In      -         4.367       -         
=================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.844
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.844

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.616

    Number of logic level(s):                1
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            byte_rcvd_esr / E
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
byte_rcvd_esr           SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd               Net           -        -       1.599     -           7         
byte_rcvd_esr_RNO_0     SB_LUT4       I1       In      -         2.395       -         
byte_rcvd_esr_RNO_0     SB_LUT4       O        Out     0.558     2.953       -         
SS_c_0_0                Net           -        -       1.507     -           1         
byte_rcvd_esr           SB_DFFESR     E        In      -         4.460       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.460 is 1.354(30.4%) logic and 3.106(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.325

    Number of logic level(s):                0
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
byte_rcvd_esr      SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd          Net           -        -       2.568     -           7         
LEDR               SB_DFF        D        In      -         3.364       -         
==================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.844
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.689

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.325

    Number of logic level(s):                0
    Starting point:                          byte_rcvd_esr / Q
    Ending point:                            rx[7] / R
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
byte_rcvd_esr      SB_DFFESR     Q        Out     0.796     0.796       -         
byte_rcvd          Net           -        -       2.568     -           7         
rx[7]              SB_DFFSR      R        In      -         3.364       -         
==================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          1 use
SB_DFFE         1 use
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:18:08 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	13
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	13/5280
    PLBs                        :	4/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_0/in1" to pin "SS_ibuf_RNI_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_2/in1" to pin "SS_ibuf_RNI_0_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_2/in3" to pin "SS_ibuf_RNI_0_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_1_LC_3/in2" to pin "SS_ibuf_RNI_1_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIBB15_LC_7/in2" to pin "byte_rcvd_esr_RNIBB15_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIBB15_LC_7/in0" to pin "byte_rcvd_esr_RNIBB15_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_0/in3" to pin "SS_ibuf_RNI_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_3_LC_5/in3" to pin "SS_ibuf_RNI_3_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIBB15_LC_7/in1" to pin "byte_rcvd_esr_RNIBB15_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_2_LC_4/in0" to pin "SS_ibuf_RNI_2_LC_4/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 48.2 (sec)

Final Design Statistics
    Number of LUTs      	:	13
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	13/5280
    PLBs                        :	4/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 86.70 MHz | Target: 260.42 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 49.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 87
used logic cells: 13
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 87
used logic cells: 13
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_13_5/in1" to pin "SS_ibuf_RNI_0_LC_14_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIM1G5_LC_14_13_2/in0" to pin "SS_ibuf_RNIM1G5_LC_14_13_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_3_LC_15_13_0/in3" to pin "SS_ibuf_RNI_3_LC_15_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_13_4/in3" to pin "SS_ibuf_RNI_LC_14_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_3_LC_15_13_0/in1" to pin "SS_ibuf_RNI_3_LC_15_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_13_4/in1" to pin "SS_ibuf_RNI_LC_14_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_13_4/in1" to pin "SS_ibuf_RNI_LC_14_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_1_LC_14_13_6/in2" to pin "SS_ibuf_RNI_1_LC_14_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIBB15_LC_14_13_1/in2" to pin "byte_rcvd_esr_RNIBB15_LC_14_13_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_13_5/in3" to pin "SS_ibuf_RNI_0_LC_14_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIBB15_LC_14_13_1/in1" to pin "byte_rcvd_esr_RNIBB15_LC_14_13_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_13_5/in2" to pin "SS_ibuf_RNI_0_LC_14_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_13_4/in2" to pin "SS_ibuf_RNI_LC_14_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_2_LC_14_13_3/in0" to pin "SS_ibuf_RNI_2_LC_14_13_3/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 20 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_13_5/in3" to pin "SS_ibuf_RNI_0_LC_14_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_1_LC_14_13_6/in3" to pin "SS_ibuf_RNI_1_LC_14_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIM1G5_LC_14_13_2/in2" to pin "SS_ibuf_RNIM1G5_LC_14_13_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_13_4/in3" to pin "SS_ibuf_RNI_LC_14_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_9_LC_14_13_0/in3" to pin "SS_ibuf_RNI_9_LC_14_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_13_4/in0" to pin "SS_ibuf_RNI_LC_14_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_13_4/in0" to pin "SS_ibuf_RNI_LC_14_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_3_LC_15_13_0/in2" to pin "SS_ibuf_RNI_3_LC_15_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_esr_RNIBB15_LC_14_13_1/in2" to pin "byte_rcvd_esr_RNIBB15_LC_14_13_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_3_LC_15_13_0/in1" to pin "SS_ibuf_RNI_3_LC_15_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_13_4/in1" to pin "SS_ibuf_RNI_LC_14_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_1_LC_14_13_6/in1" to pin "SS_ibuf_RNI_1_LC_14_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_13_5/in1" to pin "SS_ibuf_RNI_0_LC_14_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_13_5/in0" to pin "SS_ibuf_RNI_0_LC_14_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_2_LC_14_13_3/in3" to pin "SS_ibuf_RNI_2_LC_14_13_3/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:23:16 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@E: CD371 :"D:\FPGA Code\SPI\testSPI2.vhd":165:37:165:45|No matching overload for "="
?"="(variable:trig, enum:'0')
@E: CD308 :"D:\FPGA Code\SPI\testSPI2.vhd":165:37:165:45|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:23:16 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:23:16 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 9 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:23:32 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":150:1:150:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":165:37:165:40|Referenced variable trig is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Latch generated from process for signal LEDG; possible missing assignment in an if or case statement.
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal rx[7:7]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FPGA Code\SPI\testSPI2.vhd":109:26:109:28|Feedback mux created for signal byte_rcvd. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[3]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":130:33:130:35|Found combinational loop at bit_count[3]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":184:2:184:3|Found combinational loop at trig[0]
@W: CL181 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":0:0:0:0|Found combinational loop
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[0]
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:23:33 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:23:33 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:23:33 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:23:34 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:23:34 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[0]
1) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[0] (in view: work.spi_test(behavioral))
    net        bit_count_6[0]
    input  pin un10_bit_count[3]/I[0]
    instance   un10_bit_count[3] (cell inv)
    output pin un10_bit_count[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[0]/I[0]
    instance   bit_count_5[0] (cell and)
    output pin bit_count_5[0]/OUT
    net        bit_count_5[0]
    input  pin bit_count_6[3:0]/B[0]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[0]
    net        bit_count_6[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[1]
2) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[1] (in view: work.spi_test(behavioral))
    net        bit_count_6[1]
    input  pin CO1/I[1]
    instance   CO1 (cell and)
    output pin CO1/OUT
    net        CO1
    input  pin CO2/I[0]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3]/I[0]
    instance   bit_count_5[3] (cell and)
    output pin bit_count_5[3]/OUT
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
    input  pin byte_rcvd2/I[0]
    instance   byte_rcvd2 (cell and)
    output pin byte_rcvd2/OUT
    net        byte_rcvd2
    input  pin N_1_i/I[0]
    instance   N_1_i (cell inv)
    output pin N_1_i/OUT[0]
    net        N_1_i
    input  pin bit_count_5[0]/I[1]
    instance   bit_count_5[0] (cell and)
    output pin bit_count_5[0]/OUT
    net        bit_count_5[0]
    input  pin bit_count_6[3:0]/B[0]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[0]
    net        bit_count_6[0]
    input  pin SUM[1]/I[0]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_6[3:0]/B[1]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[1]
    net        bit_count_6[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[2]
3) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[2] (in view: work.spi_test(behavioral))
    net        bit_count_6[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_6[3:0]/B[2]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[2]
    net        bit_count_6[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[3]
4) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[3] (in view: work.spi_test(behavioral))
    net        bit_count_6[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3]/I[0]
    instance   bit_count_5[3] (cell and)
    output pin bit_count_5[3]/OUT
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
@W: BN137 :|Found combinational loop during mapping at net N_1_i
5) instance N_1_i (in view: work.spi_test(behavioral)), output net N_1_i (in view: work.spi_test(behavioral))
    net        N_1_i
    input  pin bit_count_5[3]/I[1]
    instance   bit_count_5[3] (cell and)
    output pin bit_count_5[3]/OUT
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
    input  pin byte_rcvd2/I[0]
    instance   byte_rcvd2 (cell and)
    output pin byte_rcvd2/OUT
    net        byte_rcvd2
    input  pin N_1_i/I[0]
    instance   N_1_i (cell inv)
    output pin N_1_i/OUT[0]
    net        N_1_i
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count_6[8]
6) instance un1_bit_count_6[8] (in view: work.spi_test(behavioral)), output net un1_bit_count_6[8] (in view: work.spi_test(behavioral))
    net        un1_bit_count_6[8]
    input  pin byte_rcvd2/I[2]
    instance   byte_rcvd2 (cell and)
    output pin byte_rcvd2/OUT
    net        byte_rcvd2
    input  pin N_1_i/I[0]
    instance   N_1_i (cell inv)
    output pin N_1_i/OUT[0]
    net        N_1_i
    input  pin bit_count_5[0]/I[1]
    instance   bit_count_5[0] (cell and)
    output pin bit_count_5[0]/OUT
    net        bit_count_5[0]
    input  pin bit_count_6[3:0]/B[0]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[0]
    net        bit_count_6[0]
    input  pin SUM[1]/I[0]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_6[3:0]/B[1]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[1]
    net        bit_count_6[1]
    input  pin un1_bit_count_6[8]/I[0]
    instance   un1_bit_count_6[8] (cell inv)
    output pin un1_bit_count_6[8]/OUT[0]
    net        un1_bit_count_6[8]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                           Clock                     Clock
Clock                           Frequency     Period        Type                            Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
spi_test|LEDR_derived_clock     170.3 MHz     5.870         derived (from spi_test|SCK)     Autoconstr_clkgroup_0     1    
spi_test|SCK                    170.3 MHz     5.870         inferred                        Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Found inferred clock spi_test|SCK which controls 2 sequential elements including rx[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:23:35 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:23:35 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":130:33:130:35|Found combinational loop during mapping at net bit_count_5[0]
1) instance bit_count[0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin bit_count_6[3:0]/B[0]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[0]
    net        bit_count_6[0]
    input  pin un10_bit_count[3]/I[0]
    instance   un10_bit_count[3] (cell inv)
    output pin un10_bit_count[3]/OUT[0]
    net        N_6
    input  pin bit_count[0]/I[0]
    instance   bit_count[0] (cell and)
    output pin bit_count[0]/OUT
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[1]
2) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[1] (in view: work.spi_test(behavioral))
    net        bit_count_6[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_6[3:0]/B[1]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[1]
    net        bit_count_6[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[2]
3) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[2] (in view: work.spi_test(behavioral))
    net        bit_count_6[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11_0
    input  pin bit_count_6[3:0]/B[2]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[2]
    net        bit_count_6[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[3]
4) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[3] (in view: work.spi_test(behavioral))
    net        bit_count_6[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12_0
    input  pin bit_count[3]/I[0]
    instance   bit_count[3] (cell and)
    output pin bit_count[3]/OUT
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
@W: BN137 :|Found combinational loop during mapping at net N_1_i
5) instance N_1_i (in view: work.spi_test(behavioral)), output net N_1_i (in view: work.spi_test(behavioral))
    net        N_1_i
    input  pin bit_count[3]/I[1]
    instance   bit_count[3] (cell and)
    output pin bit_count[3]/OUT
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
    input  pin byte_rcvd2/I[0]
    instance   byte_rcvd2 (cell and)
    output pin byte_rcvd2/OUT
    net        byte_rcvd2
    input  pin N_1_i/I[0]
    instance   N_1_i (cell inv)
    output pin N_1_i/OUT[0]
    net        N_1_i
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF578 :"d:\fpga code\spi\testspi2.vhd":109:26:109:28|Incompatible asynchronous control logic preventing generated clock conversion of LEDG (in view: work.spi_test(behavioral)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  14 /         2



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               2          rx_er[7]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 7 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_15
1) instance SS_ibuf_RNIBME_1 (in view: work.spi_test(behavioral)), output net N_15 (in view: work.spi_test(behavioral))
    net        N_15
    input  pin SS_ibuf_RNIBME_1/I0
    instance   SS_ibuf_RNIBME_1 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_1/O
    net        N_15
@W: BN137 :|Found combinational loop during mapping at net N_109_i
2) instance byte_rcvd_RNIDIU9 (in view: work.spi_test(behavioral)), output net N_109_i (in view: work.spi_test(behavioral))
    net        N_109_i
    input  pin SS_ibuf_RNIBME_1/I1
    instance   SS_ibuf_RNIBME_1 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_1/O
    net        N_15
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        N_16
    input  pin SS_ibuf_RNIBME_0/I0
    instance   SS_ibuf_RNIBME_0 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_0/O
    net        N_11
    input  pin byte_rcvd_RNIDIU9/I1
    instance   byte_rcvd_RNIDIU9 (cell SB_LUT4)
    output pin byte_rcvd_RNIDIU9/O
    net        N_109_i
@W: BN137 :|Found combinational loop during mapping at net N_16
3) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net N_16 (in view: work.spi_test(behavioral))
    net        N_16
    input  pin SS_ibuf_RNIBME/I1
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_13
    input  pin SS_ibuf_RNI/I1
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        N_16
@W: BN137 :|Found combinational loop during mapping at net N_13
4) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net N_13 (in view: work.spi_test(behavioral))
    net        N_13
    input  pin SS_ibuf_RNIBME/I2
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_13
@W: BN137 :|Found combinational loop during mapping at net N_11
5) instance SS_ibuf_RNIBME_0 (in view: work.spi_test(behavioral)), output net N_11 (in view: work.spi_test(behavioral))
    net        N_11
    input  pin SS_ibuf_RNI_0/I1
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        N_17
    input  pin SS_ibuf_RNIBME_0/I1
    instance   SS_ibuf_RNIBME_0 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_0/O
    net        N_11
@W: BN137 :|Found combinational loop during mapping at net N_8_i
6) instance SS_ibuf_RNIBME_3 (in view: work.spi_test(behavioral)), output net N_8_i (in view: work.spi_test(behavioral))
    net        N_8_i
    input  pin SS_ibuf_RNIBME_3/I2
    instance   SS_ibuf_RNIBME_3 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_3/O
    net        N_8_i
@W: BN137 :|Found combinational loop during mapping at net LEDG_c
7) instance rx_er_RNI3PVH[7] (in view: work.spi_test(behavioral)), output net LEDG_c (in view: work.spi_test(behavioral))
    net        LEDG_c
    input  pin rx_er_RNI3PVH[7]/I1
    instance   rx_er_RNI3PVH[7] (cell SB_LUT4)
    output pin rx_er_RNI3PVH[7]/O
    net        LEDG_c
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 5.66ns. Please declare a user-defined clock on object "p:SCK"
@N: MT615 |Found clock spi_test|LEDR_derived_clock with period 5.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:23:35 2018
#


Top view:               spi_test
Requested Frequency:    176.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.999

                                Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                  Frequency     Frequency     Period        Period        Slack      Type                            Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------
spi_test|LEDR_derived_clock     176.7 MHz     NA            5.659         NA            NA         derived (from spi_test|SCK)     Autoconstr_clkgroup_0
spi_test|SCK                    176.7 MHz     150.2 MHz     5.659         6.658         -0.999     inferred                        Autoconstr_clkgroup_0
========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.659       -0.999  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference        Type        Pin     Net        Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
byte_rcvd     spi_test|SCK     SB_DFFR     Q       LEDR_i     0.796       -0.999
================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                     Required           
Instance      Reference        Type        Pin     Net                     Time         Slack 
              Clock                                                                           
----------------------------------------------------------------------------------------------
byte_rcvd     spi_test|SCK     SB_DFFR     D       un1_bit_count_7_0_0     5.504        -0.999
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.659
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.504

    - Propagation time:                      6.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.999

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            byte_rcvd / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
byte_rcvd               SB_DFFR     Q        Out     0.796     0.796       -         
LEDR_i                  Net         -        -       1.599     -           5         
byte_rcvd_RNIDIU9       SB_LUT4     I0       In      -         2.395       -         
byte_rcvd_RNIDIU9       SB_LUT4     O        Out     0.569     2.963       -         
N_109_i                 Net         -        -       1.371     -           3         
byte_rcvd_RNO           SB_LUT4     I0       In      -         4.334       -         
byte_rcvd_RNO           SB_LUT4     O        Out     0.661     4.996       -         
un1_bit_count_7_0_0     Net         -        -       1.507     -           1         
byte_rcvd               SB_DFFR     D        In      -         6.503       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.658 is 2.181(32.8%) logic and 4.477(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFFER        1 use
SB_DFFR         1 use
SB_LUT4         12 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   2 (0%)
Total load per clock:
   spi_test|SCK: 1
   spi_test|LEDR_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 12 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:23:35 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	13
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	13/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "SS_ibuf_RNIBME_3_LC_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_er_RNI3PVH[7]_LC_10", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_0/in1" to pin "SS_ibuf_RNI_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_1/in2" to pin "SS_ibuf_RNIBME_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_RNIDIU9_LC_7/in3" to pin "byte_rcvd_RNIDIU9_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_2/in2" to pin "SS_ibuf_RNIBME_0_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_2/in1" to pin "SS_ibuf_RNIBME_0_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_3_LC_5/in2" to pin "SS_ibuf_RNIBME_3_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_RNIDIU9_LC_7/in2" to pin "byte_rcvd_RNIDIU9_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_RNIDIU9_LC_7/in1" to pin "byte_rcvd_RNIDIU9_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_3/in0" to pin "SS_ibuf_RNIBME_1_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rx_er_RNI3PVH[7]_LC_10/in1" to pin "rx_er_RNI3PVH[7]_LC_10/lcout" to break the combinatorial loop
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.5 (sec)

Final Design Statistics
    Number of LUTs      	:	13
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	13/5280
    PLBs                        :	4/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 3.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 85
used logic cells: 13
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 85
used logic cells: 13
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "rx_er_RNI3PVH_7_LC_10_5_2", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_13_5/in2" to pin "SS_ibuf_RNIBME_0_LC_13_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_13_5/in1" to pin "SS_ibuf_RNIBME_0_LC_13_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_3_LC_13_12_5/in2" to pin "SS_ibuf_RNIBME_3_LC_13_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_3_LC_13_12_5/in0" to pin "SS_ibuf_RNIBME_3_LC_13_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_RNIDIU9_LC_13_12_2/in3" to pin "byte_rcvd_RNIDIU9_LC_13_12_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_13_5/in0" to pin "SS_ibuf_RNIBME_0_LC_13_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_13_13_4/in0" to pin "SS_ibuf_RNI_0_LC_13_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_13_13_2/in1" to pin "SS_ibuf_RNI_LC_13_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_13_13_1/in2" to pin "SS_ibuf_RNIBME_LC_13_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_13_12_0/in0" to pin "SS_ibuf_RNIBME_1_LC_13_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rx_er_RNI3PVH_7_LC_10_5_2/in1" to pin "rx_er_RNI3PVH_7_LC_10_5_2/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 19 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "SS_ibuf_RNIBME_3_LC_13_12_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "rx_er_RNI3PVH_7_LC_10_5_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDG_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LEDR_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_13_5/in0" to pin "SS_ibuf_RNIBME_0_LC_13_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_13_5/in2" to pin "SS_ibuf_RNIBME_0_LC_13_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_3_LC_13_12_5/in1" to pin "SS_ibuf_RNIBME_3_LC_13_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "byte_rcvd_RNIDIU9_LC_13_12_2/in2" to pin "byte_rcvd_RNIDIU9_LC_13_12_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_13_13_2/in2" to pin "SS_ibuf_RNI_LC_13_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_13_13_1/in0" to pin "SS_ibuf_RNIBME_LC_13_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_13_5/in3" to pin "SS_ibuf_RNIBME_0_LC_13_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_13_13_4/in0" to pin "SS_ibuf_RNI_0_LC_13_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_13_12_0/in0" to pin "SS_ibuf_RNIBME_1_LC_13_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_3_LC_13_12_5/in2" to pin "SS_ibuf_RNIBME_3_LC_13_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rx_er_RNI3PVH_7_LC_10_5_2/in0" to pin "rx_er_RNI3PVH_7_LC_10_5_2/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:27:55 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":150:1:150:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":160:37:160:40|Referenced variable trig is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[0]
@W: FX105 :"D:\ICEcube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop at ledr7
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":191:2:191:3|Found combinational loop at trig[0]
@W: CL181 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":0:0:0:0|Found combinational loop
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[3]
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:27:55 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:27:55 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:27:55 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:27:57 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:27:57 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[3]
1) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[3] (in view: work.spi_test(behavioral))
    net        bit_count_5[3]
    input  pin op_eq\.ledr7/I[0]
    instance   op_eq\.ledr7 (cell and)
    output pin op_eq\.ledr7/OUT
    net        op_eq\.ledr7
    input  pin bit_count_4[3:0]/SEL
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[3]
    net        bit_count_4[3]
    input  pin bit_count_5[3:0]/B[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop during mapping at net op_eq\.ledr7
2) instance op_eq\.ledr7 (in view: work.spi_test(behavioral)), output net op_eq\.ledr7 (in view: work.spi_test(behavioral))
    net        op_eq\.ledr7
    input  pin bit_count_4[3:0]/SEL
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[3:0]/B[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin un6_bit_count_1[1]/I[0]
    instance   un6_bit_count_1[1] (cell inv)
    output pin un6_bit_count_1[1]/OUT[0]
    net        un6_bit_count_1[1]
    input  pin op_eq\.ledr7/I[1]
    instance   op_eq\.ledr7 (cell and)
    output pin op_eq\.ledr7/OUT
    net        op_eq\.ledr7
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[0]
3) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin un6_bit_count_1[3]/I[0]
    instance   un6_bit_count_1[3] (cell inv)
    output pin un6_bit_count_1[3]/OUT[0]
    net        N_6
    input  pin bit_count_4[3:0]/A[0]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[3:0]/B[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[1]
4) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_4[3:0]/A[1]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[3:0]/B[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[2]
5) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_4[3:0]/A[2]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[3:0]/B[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found inferred clock spi_test|SCK which controls 3 sequential elements including rx[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:27:57 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:27:57 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[3]
1) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[3] (in view: work.spi_test(behavioral))
    net        bit_count_5[3]
    input  pin op_eq\.ledr7/I[0]
    instance   op_eq\.ledr7 (cell and)
    output pin op_eq\.ledr7/OUT
    net        op_eq\.ledr7
    input  pin bit_count_4[3:0]/SEL
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[3]
    net        bit_count_4[3]
    input  pin bit_count_5[3:0]/B[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop during mapping at net op_eq\.ledr7
2) instance op_eq\.ledr7 (in view: work.spi_test(behavioral)), output net op_eq\.ledr7 (in view: work.spi_test(behavioral))
    net        op_eq\.ledr7
    input  pin bit_count_4[3:0]/SEL
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[3:0]/B[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin un6_bit_count_1[1]/I[0]
    instance   un6_bit_count_1[1] (cell inv)
    output pin un6_bit_count_1[1]/OUT[0]
    net        un6_bit_count_1[1]
    input  pin op_eq\.ledr7/I[1]
    instance   op_eq\.ledr7 (cell and)
    output pin op_eq\.ledr7/OUT
    net        op_eq\.ledr7
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[0]
3) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin un6_bit_count_1[3]/I[0]
    instance   un6_bit_count_1[3] (cell inv)
    output pin un6_bit_count_1[3]/OUT[0]
    net        N_6
    input  pin bit_count_4[3:0]/A[0]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[3:0]/B[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[1]
4) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_4[3:0]/A[1]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[3:0]/B[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[2]
5) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_4[3:0]/A[2]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[3:0]/B[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		  14 /         3



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               3          LEDG           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 5 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[2]
1) instance SS_ibuf_RNIBME_5 (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SS_ibuf_RNIBME_5/I0
    instance   SS_ibuf_RNIBME_5 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_5/O
    net        bit_count_5[2]
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNI
2) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net SS_ibuf_RNI (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNIBME/I0
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        SS_ibuf_RNIBME
    input  pin SS_ibuf_RNIBME_1/I0
    instance   SS_ibuf_RNIBME_1 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_1/O
    net        bit_count_5[1]
    input  pin SS_ibuf_RNIBME_5/I1
    instance   SS_ibuf_RNIBME_5 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_5/O
    net        bit_count_5[2]
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNIBME
3) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net SS_ibuf_RNIBME (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNIBME
    input  pin SS_ibuf_RNIBME/I1
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        SS_ibuf_RNIBME
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[1]
4) instance SS_ibuf_RNIBME_1 (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SS_ibuf_RNIBME_1/I1
    instance   SS_ibuf_RNIBME_1 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_1/O
    net        bit_count_5[1]
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[3]
5) instance SS_ibuf_RNIBME_2 (in view: work.spi_test(behavioral)), output net bit_count_5[3] (in view: work.spi_test(behavioral))
    net        bit_count_5[3]
    input  pin SS_ibuf_RNIBME_2/I1
    instance   SS_ibuf_RNIBME_2 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_2/O
    net        bit_count_5[3]
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:27:58 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                        Arrival           
Instance     Reference        Type        Pin     Net        Time        Slack 
             Clock                                                             
-------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFFE     Q       LEDR_c     0.796       -0.708
rx[7]        spi_test|SCK     SB_DFF      Q       rx[7]      0.796       -0.635
===============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference        Type        Pin     Net        Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFFE     D       LEDR_4     3.856        -0.708
rx[7]        spi_test|SCK     SB_DFF      D       rx         3.856        -0.635
LEDG         spi_test|SCK     SB_DFFE     D       rx[7]      3.856        0.492 
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFFE     Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           2         
LEDR_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDR_4             Net         -        -       1.507     -           1         
LEDR               SB_DFFE     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4     I1       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.589     2.984       -         
rx                 Net         -        -       1.507     -           1         
rx[7]              SB_DFF      D        In      -         4.491       -         
================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.492

    Number of logic level(s):                0
    Starting point:                          rx[7] / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       2.568     -           2         
LEDG               SB_DFFE     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          1 use
SB_DFFE         2 uses
SB_LUT4         13 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   3 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 13 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 13 = 13 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:27:58 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	13
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	14
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	14/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_5/in0" to pin "SS_ibuf_RNIBME_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_4/in0" to pin "SS_ibuf_RNI_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_9/in0" to pin "SS_ibuf_RNIBME_5_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_4/in3" to pin "SS_ibuf_RNI_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_8/in1" to pin "SS_ibuf_RNIBME_2_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_4/in1" to pin "SS_ibuf_RNI_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_7/in1" to pin "SS_ibuf_RNIBME_1_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_5/in1" to pin "SS_ibuf_RNIBME_LC_5/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 39.3 (sec)

Final Design Statistics
    Number of LUTs      	:	14
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	14/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 289.32 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 40.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 87
used logic cells: 14
Warning: LUT cascading ignored at 14,9,0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 87
used logic cells: 14
Warning: LUT cascading ignored at 14,9,0
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_14_9_7/in1" to pin "SS_ibuf_RNIBME_1_LC_14_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_14_9_7/in3" to pin "SS_ibuf_RNIBME_1_LC_14_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_9_6/in3" to pin "SS_ibuf_RNI_LC_14_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_9_5/in1" to pin "SS_ibuf_RNIBME_2_LC_14_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_9_6/in0" to pin "SS_ibuf_RNI_LC_14_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_9_0/in0" to pin "SS_ibuf_RNIBME_5_LC_14_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_14_9_7/in0" to pin "SS_ibuf_RNIBME_1_LC_14_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_9_6/in2" to pin "SS_ibuf_RNI_LC_14_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_14_9_1/in1" to pin "SS_ibuf_RNIBME_LC_14_9_1/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 19 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_9_0/in1" to pin "SS_ibuf_RNIBME_5_LC_14_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_9_5/in0" to pin "SS_ibuf_RNIBME_2_LC_14_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_14_9_3/in3" to pin "SS_ibuf_RNIBME_0_LC_14_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_14_9_7/in1" to pin "SS_ibuf_RNIBME_1_LC_14_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_9_0/in0" to pin "SS_ibuf_RNIBME_5_LC_14_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_9_4/in2" to pin "SS_ibuf_RNI_0_LC_14_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_9_6/in2" to pin "SS_ibuf_RNI_LC_14_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_9_5/in3" to pin "SS_ibuf_RNIBME_2_LC_14_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_9_4/in1" to pin "SS_ibuf_RNI_0_LC_14_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_9_0/in2" to pin "SS_ibuf_RNIBME_5_LC_14_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_14_9_1/in3" to pin "SS_ibuf_RNIBME_LC_14_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_9_6/in0" to pin "SS_ibuf_RNI_LC_14_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_9_4/in0" to pin "SS_ibuf_RNI_0_LC_14_9_4/ltout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:31:19 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":150:1:150:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":160:37:160:40|Referenced variable trig is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[0]
@W: FX105 :"D:\ICEcube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop at ledr7
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":191:2:191:3|Found combinational loop at trig[0]
@W: CL181 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":0:0:0:0|Found combinational loop
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[2]
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:31:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:31:20 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:31:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:31:21 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:31:21 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":164:4:164:38|Found combinational loop during mapping at net bit_count_5_i[0]
1) instance bit_count_5_i[0] (in view: work.spi_test(behavioral)), output net bit_count_5_i[0] (in view: work.spi_test(behavioral))
    net        bit_count_5_i[0]
    input  pin un2_rx_0/I[0]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_2
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[2:0]/B[0]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_5_i[0]/I[0]
    instance   bit_count_5_i[0] (cell inv)
    output pin bit_count_5_i[0]/OUT[0]
    net        bit_count_5_i[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":164:4:164:38|Found combinational loop during mapping at net N_2
2) instance un2_rx_0 (in view: work.spi_test(behavioral)), output net N_2 (in view: work.spi_test(behavioral))
    net        N_2
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5_i[1]/I[0]
    instance   bit_count_5_i[1] (cell inv)
    output pin bit_count_5_i[1]/OUT[0]
    net        bit_count_5_i[1]
    input  pin un2_rx_0/I[1]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_2
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[0]
3) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin SUM[1]/I[0]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_9
    input  pin bit_count_4[2:0]/A[1]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5_i[1]/I[0]
    instance   bit_count_5_i[1] (cell inv)
    output pin bit_count_5_i[1]/OUT[0]
    net        bit_count_5_i[1]
    input  pin un2_rx_0/I[1]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_2
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[2:0]/B[0]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[1]
4) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_9
    input  pin bit_count_4[2:0]/A[1]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[2]
5) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_10
    input  pin bit_count_4[2:0]/A[2]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[2:0]/B[2]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[2]
    net        bit_count_5[2]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found inferred clock spi_test|SCK which controls 3 sequential elements including rx[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:31:22 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:31:22 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":164:4:164:38|Found combinational loop during mapping at net bit_count_5_i[0]
1) instance bit_count_5_i[0] (in view: work.spi_test(behavioral)), output net bit_count_5_i[0] (in view: work.spi_test(behavioral))
    net        bit_count_5_i[0]
    input  pin un2_rx_0/I[0]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_14
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[2:0]/B[0]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_5_i[0]/I[0]
    instance   bit_count_5_i[0] (cell inv)
    output pin bit_count_5_i[0]/OUT[0]
    net        bit_count_5_i[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":164:4:164:38|Found combinational loop during mapping at net N_14
2) instance un2_rx_0 (in view: work.spi_test(behavioral)), output net N_14 (in view: work.spi_test(behavioral))
    net        N_14
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5_i[1]/I[0]
    instance   bit_count_5_i[1] (cell inv)
    output pin bit_count_5_i[1]/OUT[0]
    net        bit_count_5_i[1]
    input  pin un2_rx_0/I[1]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_14
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[0]
3) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin SUM[1]/I[0]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_9
    input  pin bit_count_4[2:0]/A[1]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5_i[1]/I[0]
    instance   bit_count_5_i[1] (cell inv)
    output pin bit_count_5_i[1]/OUT[0]
    net        bit_count_5_i[1]
    input  pin un2_rx_0/I[1]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_14
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[2:0]/B[0]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[1]
4) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_9
    input  pin bit_count_4[2:0]/A[1]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[2]
5) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_10
    input  pin bit_count_4[2:0]/A[2]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[2:0]/B[2]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[2]
    net        bit_count_5[2]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		  12 /         3



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               3          LEDG           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNI
1) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net SS_ibuf_RNI (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNIBME/I0
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_127_i
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
@W: BN137 :|Found combinational loop during mapping at net N_127_i
2) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net N_127_i (in view: work.spi_test(behavioral))
    net        N_127_i
    input  pin SS_ibuf_RNIBME/I1
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_127_i
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[1]
3) instance SS_ibuf_RNIBME_0 (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SS_ibuf_RNIBME_0/I2
    instance   SS_ibuf_RNIBME_0 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_0/O
    net        bit_count_5[1]
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[2]
4) instance SS_ibuf_RNIBME_1 (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SS_ibuf_RNIBME_1/I2
    instance   SS_ibuf_RNIBME_1 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_1/O
    net        bit_count_5[2]
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:31:23 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                        Arrival           
Instance     Reference        Type        Pin     Net        Time        Slack 
             Clock                                                             
-------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFFE     Q       LEDR_c     0.796       -0.708
rx[7]        spi_test|SCK     SB_DFF      Q       rx[7]      0.796       -0.635
===============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference        Type        Pin     Net        Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFFE     D       LEDR_4     3.856        -0.708
rx[7]        spi_test|SCK     SB_DFF      D       rx         3.856        -0.635
LEDG         spi_test|SCK     SB_DFFE     D       rx[7]      3.856        0.492 
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFFE     Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           2         
LEDR_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDR_4             Net         -        -       1.507     -           1         
LEDR               SB_DFFE     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4     I1       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.589     2.984       -         
rx                 Net         -        -       1.507     -           1         
rx[7]              SB_DFF      D        In      -         4.491       -         
================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.492

    Number of logic level(s):                0
    Starting point:                          rx[7] / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       2.568     -           2         
LEDG               SB_DFFE     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          1 use
SB_DFFE         2 uses
SB_LUT4         12 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   3 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 12 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:31:23 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:34:03 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":150:1:150:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":160:37:160:40|Referenced variable trig is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[0]
@W: FX105 :"D:\ICEcube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop at ledr7
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":191:2:191:3|Found combinational loop at trig[0]
@W: CL181 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":0:0:0:0|Found combinational loop
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[2]
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:34:03 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:34:03 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:34:03 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:34:05 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:34:05 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":164:4:164:38|Found combinational loop during mapping at net bit_count_5_i[0]
1) instance bit_count_5_i[0] (in view: work.spi_test(behavioral)), output net bit_count_5_i[0] (in view: work.spi_test(behavioral))
    net        bit_count_5_i[0]
    input  pin un2_rx_0/I[0]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_2
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[2:0]/B[0]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_5_i[0]/I[0]
    instance   bit_count_5_i[0] (cell inv)
    output pin bit_count_5_i[0]/OUT[0]
    net        bit_count_5_i[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":164:4:164:38|Found combinational loop during mapping at net N_2
2) instance un2_rx_0 (in view: work.spi_test(behavioral)), output net N_2 (in view: work.spi_test(behavioral))
    net        N_2
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5_i[1]/I[0]
    instance   bit_count_5_i[1] (cell inv)
    output pin bit_count_5_i[1]/OUT[0]
    net        bit_count_5_i[1]
    input  pin un2_rx_0/I[1]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_2
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[0]
3) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin SUM[1]/I[0]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_9
    input  pin bit_count_4[2:0]/A[1]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5_i[1]/I[0]
    instance   bit_count_5_i[1] (cell inv)
    output pin bit_count_5_i[1]/OUT[0]
    net        bit_count_5_i[1]
    input  pin un2_rx_0/I[1]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_2
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[2:0]/B[0]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[1]
4) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_9
    input  pin bit_count_4[2:0]/A[1]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[2]
5) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_10
    input  pin bit_count_4[2:0]/A[2]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[2:0]/B[2]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[2]
    net        bit_count_5[2]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found inferred clock spi_test|SCK which controls 3 sequential elements including rx[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:34:05 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:34:05 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":164:4:164:38|Found combinational loop during mapping at net bit_count_5_i[0]
1) instance bit_count_5_i[0] (in view: work.spi_test(behavioral)), output net bit_count_5_i[0] (in view: work.spi_test(behavioral))
    net        bit_count_5_i[0]
    input  pin un2_rx_0/I[0]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_14
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[2:0]/B[0]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_5_i[0]/I[0]
    instance   bit_count_5_i[0] (cell inv)
    output pin bit_count_5_i[0]/OUT[0]
    net        bit_count_5_i[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":164:4:164:38|Found combinational loop during mapping at net N_14
2) instance un2_rx_0 (in view: work.spi_test(behavioral)), output net N_14 (in view: work.spi_test(behavioral))
    net        N_14
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5_i[1]/I[0]
    instance   bit_count_5_i[1] (cell inv)
    output pin bit_count_5_i[1]/OUT[0]
    net        bit_count_5_i[1]
    input  pin un2_rx_0/I[1]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_14
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[0]
3) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin SUM[1]/I[0]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_9
    input  pin bit_count_4[2:0]/A[1]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5_i[1]/I[0]
    instance   bit_count_5_i[1] (cell inv)
    output pin bit_count_5_i[1]/OUT[0]
    net        bit_count_5_i[1]
    input  pin un2_rx_0/I[1]
    instance   un2_rx_0 (cell and)
    output pin un2_rx_0/OUT
    net        N_14
    input  pin bit_count_4[2:0]/SEL
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[2:0]/B[0]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[1]
4) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_9
    input  pin bit_count_4[2:0]/A[1]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[2:0]/B[1]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[1]
    net        bit_count_5[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[2]
5) instance bit_count_5[2:0] (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_10
    input  pin bit_count_4[2:0]/A[2]
    instance   bit_count_4[2:0] (cell mux)
    output pin bit_count_4[2:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[2:0]/B[2]
    instance   bit_count_5[2:0] (cell mux)
    output pin bit_count_5[2:0]/OUT[2]
    net        bit_count_5[2]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		  11 /         3



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               3          LEDG           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 5 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNI
1) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net SS_ibuf_RNI (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNIBME/I0
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_127_i
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
@W: BN137 :|Found combinational loop during mapping at net N_127_i
2) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net N_127_i (in view: work.spi_test(behavioral))
    net        N_127_i
    input  pin SS_ibuf_RNIBME/I1
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_127_i
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[1]
3) instance SS_ibuf_RNIBME_0 (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SS_ibuf_RNIBME_0/I2
    instance   SS_ibuf_RNIBME_0 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_0/O
    net        bit_count_5[1]
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNI_0
4) instance SS_ibuf_RNI_0 (in view: work.spi_test(behavioral)), output net SS_ibuf_RNI_0 (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNI_0
    input  pin SS_ibuf_RNIBME_1/I0
    instance   SS_ibuf_RNIBME_1 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_1/O
    net        bit_count_5[2]
    input  pin SS_ibuf_RNI/I2
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNI_0/I0
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        SS_ibuf_RNI_0
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[2]
5) instance SS_ibuf_RNIBME_1 (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SS_ibuf_RNIBME_1/I2
    instance   SS_ibuf_RNIBME_1 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_1/O
    net        bit_count_5[2]
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:34:06 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                       Arrival           
Instance     Reference        Type       Pin     Net        Time        Slack 
             Clock                                                            
------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFF     Q       LEDR_c     0.796       -0.708
rx[7]        spi_test|SCK     SB_DFF     Q       rx[7]      0.796       -0.635
==============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference        Type        Pin     Net        Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFF      D       LEDR_0     3.856        -0.708
rx[7]        spi_test|SCK     SB_DFF      D       rx         3.856        -0.635
LEDG         spi_test|SCK     SB_DFFE     D       rx[7]      3.856        0.492 
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           2         
LEDR_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4     I1       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.589     2.984       -         
rx                 Net         -        -       1.507     -           1         
rx[7]              SB_DFF      D        In      -         4.491       -         
================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.492

    Number of logic level(s):                0
    Starting point:                          rx[7] / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       2.568     -           2         
LEDG               SB_DFFE     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          2 uses
SB_DFFE         1 use
SB_LUT4         11 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   3 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:34:06 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	12
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	12/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_4/in0" to pin "SS_ibuf_RNIBME_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_3/in1" to pin "SS_ibuf_RNI_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_5/in2" to pin "SS_ibuf_RNIBME_0_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_3/in2" to pin "SS_ibuf_RNI_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_6/in2" to pin "SS_ibuf_RNIBME_1_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_4/in1" to pin "SS_ibuf_RNIBME_LC_4/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.0 (sec)

Final Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	12/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 289.32 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 84
used logic cells: 12
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 84
used logic cells: 12
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_13_11_3/in2" to pin "SS_ibuf_RNIBME_1_LC_13_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_13_11_3/in0" to pin "SS_ibuf_RNIBME_1_LC_13_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_13_11_2/in1" to pin "SS_ibuf_RNIBME_LC_13_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_13_11_1/in0" to pin "SS_ibuf_RNI_LC_13_11_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_13_11_3/in1" to pin "SS_ibuf_RNIBME_1_LC_13_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_13_11_1/in1" to pin "SS_ibuf_RNI_LC_13_11_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_13_11_1/in1" to pin "SS_ibuf_RNI_LC_13_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_11_0/in2" to pin "SS_ibuf_RNIBME_0_LC_13_11_0/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 18 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_11_0/in0" to pin "SS_ibuf_RNIBME_0_LC_13_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_11_0/in1" to pin "SS_ibuf_RNIBME_0_LC_13_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_11_0/in1" to pin "SS_ibuf_RNIBME_0_LC_13_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_13_11_3/in0" to pin "SS_ibuf_RNIBME_1_LC_13_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_13_11_1/in0" to pin "SS_ibuf_RNI_LC_13_11_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_11_0/in2" to pin "SS_ibuf_RNIBME_0_LC_13_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_13_11_0/in2" to pin "SS_ibuf_RNIBME_0_LC_13_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_13_11_3/in1" to pin "SS_ibuf_RNIBME_1_LC_13_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_13_11_6/in2" to pin "SS_ibuf_RNI_0_LC_13_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_13_11_2/in0" to pin "SS_ibuf_RNIBME_LC_13_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_13_11_1/in3" to pin "SS_ibuf_RNI_LC_13_11_1/ltout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:37:15 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":150:1:150:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":160:37:160:40|Referenced variable trig is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[0]
@W: FX105 :"D:\ICEcube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop at bit_count11
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":191:2:191:3|Found combinational loop at trig[0]
@W: CL181 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":0:0:0:0|Found combinational loop
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[3]
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:37:15 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:37:15 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:37:15 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:37:17 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:37:17 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop during mapping at net op_eq\.bit_count11
1) instance op_eq\.bit_count11 (in view: work.spi_test(behavioral)), output net op_eq\.bit_count11 (in view: work.spi_test(behavioral))
    net        op_eq\.bit_count11
    input  pin bit_count_4[3:0]/SEL
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[3]
    net        bit_count_4[3]
    input  pin bit_count_5[3:0]/B[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin op_eq\.bit_count11/I[0]
    instance   op_eq\.bit_count11 (cell and)
    output pin op_eq\.bit_count11/OUT
    net        op_eq\.bit_count11
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[0]
2) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin un6_bit_count_1[3]/I[0]
    instance   un6_bit_count_1[3] (cell inv)
    output pin un6_bit_count_1[3]/OUT[0]
    net        N_6
    input  pin bit_count_4[3:0]/A[0]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[3:0]/B[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[1]
3) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_4[3:0]/A[1]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[3:0]/B[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[2]
4) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin CO2/I[1]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_4[3:0]/A[3]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[3]
    net        bit_count_4[3]
    input  pin bit_count_5[3:0]/B[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin op_eq\.bit_count11/I[0]
    instance   op_eq\.bit_count11 (cell and)
    output pin op_eq\.bit_count11/OUT
    net        op_eq\.bit_count11
    input  pin bit_count_4[3:0]/SEL
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[3:0]/B[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[3]
5) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[3] (in view: work.spi_test(behavioral))
    net        bit_count_5[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_4[3:0]/A[3]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[3]
    net        bit_count_4[3]
    input  pin bit_count_5[3:0]/B[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count[7]
6) instance un1_bit_count[7] (in view: work.spi_test(behavioral)), output net un1_bit_count[7] (in view: work.spi_test(behavioral))
    net        un1_bit_count[7]
    input  pin op_eq\.bit_count11/I[1]
    instance   op_eq\.bit_count11 (cell and)
    output pin op_eq\.bit_count11/OUT
    net        op_eq\.bit_count11
    input  pin bit_count_4[3:0]/SEL
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[3:0]/B[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        un1_bit_count[7]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found inferred clock spi_test|SCK which controls 3 sequential elements including rx[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:37:17 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:37:17 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[3]
1) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[3] (in view: work.spi_test(behavioral))
    net        bit_count_5[3]
    input  pin op_eq\.bit_count11/I[0]
    instance   op_eq\.bit_count11 (cell and)
    output pin op_eq\.bit_count11/OUT
    net        op_eq\.bit_count11
    input  pin bit_count_4[3:0]/SEL
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[3]
    net        bit_count_4[3]
    input  pin bit_count_5[3:0]/B[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop during mapping at net op_eq\.bit_count11
2) instance op_eq\.bit_count11 (in view: work.spi_test(behavioral)), output net op_eq\.bit_count11 (in view: work.spi_test(behavioral))
    net        op_eq\.bit_count11
    input  pin bit_count_4[3:0]/SEL
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[3:0]/B[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        N_18
    input  pin op_eq\.bit_count11/I[1]
    instance   op_eq\.bit_count11 (cell and)
    output pin op_eq\.bit_count11/OUT
    net        op_eq\.bit_count11
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[0]
3) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin un6_bit_count_1[3]/I[0]
    instance   un6_bit_count_1[3] (cell inv)
    output pin un6_bit_count_1[3]/OUT[0]
    net        N_6
    input  pin bit_count_4[3:0]/A[0]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[0]
    net        bit_count_4[0]
    input  pin bit_count_5[3:0]/B[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[1]
4) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_4[3:0]/A[1]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[1]
    net        bit_count_4[1]
    input  pin bit_count_5[3:0]/B[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_5[2]
5) instance bit_count_5[3:0] (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_4[3:0]/A[2]
    instance   bit_count_4[3:0] (cell mux)
    output pin bit_count_4[3:0]/OUT[2]
    net        bit_count_4[2]
    input  pin bit_count_5[3:0]/B[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		  13 /         3



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               3          LEDG           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNI
1) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net SS_ibuf_RNI (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNIBME/I0
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        SS_ibuf_RNIBME
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNIBME
2) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net SS_ibuf_RNIBME (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNIBME
    input  pin SS_ibuf_RNIBME/I1
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        SS_ibuf_RNIBME
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[2]
3) instance SS_ibuf_RNIBME_5 (in view: work.spi_test(behavioral)), output net bit_count_5[2] (in view: work.spi_test(behavioral))
    net        bit_count_5[2]
    input  pin SS_ibuf_RNIBME_5/I1
    instance   SS_ibuf_RNIBME_5 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_5/O
    net        bit_count_5[2]
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[1]
4) instance SS_ibuf_RNIBME_1 (in view: work.spi_test(behavioral)), output net bit_count_5[1] (in view: work.spi_test(behavioral))
    net        bit_count_5[1]
    input  pin SS_ibuf_RNIBME_1/I0
    instance   SS_ibuf_RNIBME_1 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_1/O
    net        bit_count_5[1]
@W: BN137 :|Found combinational loop during mapping at net un2_rx[7]
5) instance SS_ibuf_RNI_0 (in view: work.spi_test(behavioral)), output net un2_rx[7] (in view: work.spi_test(behavioral))
    net        un2_rx[7]
    input  pin SS_ibuf_RNIBME_2/I0
    instance   SS_ibuf_RNIBME_2 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_2/O
    net        bit_count_5[3]
    input  pin SS_ibuf_RNI/I3
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNI_0/I0
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        un2_rx[7]
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[3]
6) instance SS_ibuf_RNIBME_2 (in view: work.spi_test(behavioral)), output net bit_count_5[3] (in view: work.spi_test(behavioral))
    net        bit_count_5[3]
    input  pin SS_ibuf_RNIBME_2/I1
    instance   SS_ibuf_RNIBME_2 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_2/O
    net        bit_count_5[3]
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:37:18 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                       Arrival           
Instance     Reference        Type       Pin     Net        Time        Slack 
             Clock                                                            
------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFF     Q       LEDR_c     0.796       -0.708
rx[7]        spi_test|SCK     SB_DFF     Q       rx[7]      0.796       -0.635
==============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference        Type        Pin     Net        Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFF      D       LEDR_0     3.856        -0.708
rx[7]        spi_test|SCK     SB_DFF      D       rx         3.856        -0.635
LEDG         spi_test|SCK     SB_DFFE     D       rx[7]      3.856        0.492 
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           2         
LEDR_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4     I1       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.589     2.984       -         
rx                 Net         -        -       1.507     -           1         
rx[7]              SB_DFF      D        In      -         4.491       -         
================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.492

    Number of logic level(s):                0
    Starting point:                          rx[7] / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       2.568     -           2         
LEDG               SB_DFFE     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          2 uses
SB_DFFE         1 use
SB_LUT4         12 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   3 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 12 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:37:18 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	13
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	13/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_4/in0" to pin "SS_ibuf_RNIBME_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_3/in1" to pin "SS_ibuf_RNI_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_8/in1" to pin "SS_ibuf_RNIBME_5_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_3/in3" to pin "SS_ibuf_RNI_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_7/in1" to pin "SS_ibuf_RNIBME_2_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_3/in2" to pin "SS_ibuf_RNI_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_6/in0" to pin "SS_ibuf_RNIBME_1_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_4/in1" to pin "SS_ibuf_RNIBME_LC_4/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 43.0 (sec)

Final Design Statistics
    Number of LUTs      	:	13
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	13/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 289.32 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 43.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 84
used logic cells: 13
Warning: LUT cascading ignored at 14,11,0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 84
used logic cells: 13
Warning: LUT cascading ignored at 14,11,0
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_14_11_7/in1" to pin "SS_ibuf_RNIBME_LC_14_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in1" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_11_4/in1" to pin "SS_ibuf_RNIBME_2_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_11_3/in0" to pin "SS_ibuf_RNI_0_LC_14_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_14_11_7/in0" to pin "SS_ibuf_RNIBME_LC_14_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_11_4/in3" to pin "SS_ibuf_RNIBME_2_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in3" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in2" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_11_3/in3" to pin "SS_ibuf_RNI_0_LC_14_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_11_2/in2" to pin "SS_ibuf_RNI_LC_14_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_14_11_0/in0" to pin "SS_ibuf_RNIBME_1_LC_14_11_0/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 19 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in1" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_11_4/in1" to pin "SS_ibuf_RNIBME_2_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_11_3/in2" to pin "SS_ibuf_RNI_0_LC_14_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_14_11_1/in0" to pin "SS_ibuf_RNIBME_0_LC_14_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_14_11_0/in1" to pin "SS_ibuf_RNIBME_1_LC_14_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in0" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_11_3/in0" to pin "SS_ibuf_RNI_0_LC_14_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_11_2/in3" to pin "SS_ibuf_RNI_LC_14_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_11_4/in3" to pin "SS_ibuf_RNIBME_2_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in3" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_14_11_7/in1" to pin "SS_ibuf_RNIBME_LC_14_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_11_3/in3" to pin "SS_ibuf_RNI_0_LC_14_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_11_2/in2" to pin "SS_ibuf_RNI_LC_14_11_2/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:40:17 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":150:1:150:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":162:37:162:40|Referenced variable trig is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[0]
@W: FX105 :"D:\ICEcube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop at bit_count14
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":193:2:193:3|Found combinational loop at trig[0]
@W: CL181 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":0:0:0:0|Found combinational loop
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[3]
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:40:17 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:40:17 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:40:17 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:40:18 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:40:19 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop during mapping at net op_eq\.bit_count14
1) instance op_eq\.bit_count14 (in view: work.spi_test(behavioral)), output net op_eq\.bit_count14 (in view: work.spi_test(behavioral))
    net        op_eq\.bit_count14
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
    input  pin op_eq\.bit_count14/I[0]
    instance   op_eq\.bit_count14 (cell and)
    output pin op_eq\.bit_count14/OUT
    net        op_eq\.bit_count14
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[0]
2) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[0] (in view: work.spi_test(behavioral))
    net        bit_count_6[0]
    input  pin un9_bit_count_1[3]/I[0]
    instance   un9_bit_count_1[3] (cell inv)
    output pin un9_bit_count_1[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_6[3:0]/B[0]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[0]
    net        bit_count_6[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[1]
3) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[1] (in view: work.spi_test(behavioral))
    net        bit_count_6[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_6[3:0]/B[1]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[1]
    net        bit_count_6[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[2]
4) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[2] (in view: work.spi_test(behavioral))
    net        bit_count_6[2]
    input  pin CO2/I[1]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
    input  pin op_eq\.bit_count14/I[0]
    instance   op_eq\.bit_count14 (cell and)
    output pin op_eq\.bit_count14/OUT
    net        op_eq\.bit_count14
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_6[3:0]/B[2]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[2]
    net        bit_count_6[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[3]
5) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[3] (in view: work.spi_test(behavioral))
    net        bit_count_6[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count[7]
6) instance un1_bit_count[7] (in view: work.spi_test(behavioral)), output net un1_bit_count[7] (in view: work.spi_test(behavioral))
    net        un1_bit_count[7]
    input  pin op_eq\.bit_count14/I[1]
    instance   op_eq\.bit_count14 (cell and)
    output pin op_eq\.bit_count14/OUT
    net        op_eq\.bit_count14
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_6[3:0]/B[2]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[2]
    net        bit_count_6[2]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        un1_bit_count[7]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found inferred clock spi_test|SCK which controls 3 sequential elements including rx[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:40:19 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:40:19 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[3]
1) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[3] (in view: work.spi_test(behavioral))
    net        bit_count_6[3]
    input  pin op_eq\.bit_count14/I[0]
    instance   op_eq\.bit_count14 (cell and)
    output pin op_eq\.bit_count14/OUT
    net        op_eq\.bit_count14
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop during mapping at net op_eq\.bit_count14
2) instance op_eq\.bit_count14 (in view: work.spi_test(behavioral)), output net op_eq\.bit_count14 (in view: work.spi_test(behavioral))
    net        op_eq\.bit_count14
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_6[3:0]/B[2]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[2]
    net        bit_count_6[2]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        N_18
    input  pin op_eq\.bit_count14/I[1]
    instance   op_eq\.bit_count14 (cell and)
    output pin op_eq\.bit_count14/OUT
    net        op_eq\.bit_count14
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[0]
3) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[0] (in view: work.spi_test(behavioral))
    net        bit_count_6[0]
    input  pin un9_bit_count_1[3]/I[0]
    instance   un9_bit_count_1[3] (cell inv)
    output pin un9_bit_count_1[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_6[3:0]/B[0]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[0]
    net        bit_count_6[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[1]
4) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[1] (in view: work.spi_test(behavioral))
    net        bit_count_6[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_6[3:0]/B[1]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[1]
    net        bit_count_6[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[2]
5) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[2] (in view: work.spi_test(behavioral))
    net        bit_count_6[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_6[3:0]/B[2]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[2]
    net        bit_count_6[2]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		  13 /         3



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               3          LEDG           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNI
1) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net SS_ibuf_RNI (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNIBME/I0
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        SS_ibuf_RNIBME
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNIBME
2) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net SS_ibuf_RNIBME (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNIBME
    input  pin SS_ibuf_RNIBME/I1
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        SS_ibuf_RNIBME
@W: BN137 :|Found combinational loop during mapping at net bit_count_6[2]
3) instance SS_ibuf_RNIBME_5 (in view: work.spi_test(behavioral)), output net bit_count_6[2] (in view: work.spi_test(behavioral))
    net        bit_count_6[2]
    input  pin SS_ibuf_RNIBME_5/I1
    instance   SS_ibuf_RNIBME_5 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_5/O
    net        bit_count_6[2]
@W: BN137 :|Found combinational loop during mapping at net bit_count_6[1]
4) instance SS_ibuf_RNIBME_1 (in view: work.spi_test(behavioral)), output net bit_count_6[1] (in view: work.spi_test(behavioral))
    net        bit_count_6[1]
    input  pin SS_ibuf_RNIBME_1/I0
    instance   SS_ibuf_RNIBME_1 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_1/O
    net        bit_count_6[1]
@W: BN137 :|Found combinational loop during mapping at net un2_rx[7]
5) instance SS_ibuf_RNI_0 (in view: work.spi_test(behavioral)), output net un2_rx[7] (in view: work.spi_test(behavioral))
    net        un2_rx[7]
    input  pin SS_ibuf_RNIBME_2/I0
    instance   SS_ibuf_RNIBME_2 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_2/O
    net        bit_count_6[3]
    input  pin SS_ibuf_RNI/I3
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNI_0/I0
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        un2_rx[7]
@W: BN137 :|Found combinational loop during mapping at net bit_count_6[3]
6) instance SS_ibuf_RNIBME_2 (in view: work.spi_test(behavioral)), output net bit_count_6[3] (in view: work.spi_test(behavioral))
    net        bit_count_6[3]
    input  pin SS_ibuf_RNIBME_2/I1
    instance   SS_ibuf_RNIBME_2 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_2/O
    net        bit_count_6[3]
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:40:20 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                       Arrival           
Instance     Reference        Type       Pin     Net        Time        Slack 
             Clock                                                            
------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFF     Q       LEDR_c     0.796       -0.708
rx[7]        spi_test|SCK     SB_DFF     Q       rx[7]      0.796       -0.635
==============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference        Type        Pin     Net        Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFF      D       LEDR_0     3.856        -0.708
rx[7]        spi_test|SCK     SB_DFF      D       rx         3.856        -0.635
LEDG         spi_test|SCK     SB_DFFE     D       rx[7]      3.856        0.492 
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           2         
LEDR_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4     I1       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.589     2.984       -         
rx                 Net         -        -       1.507     -           1         
rx[7]              SB_DFF      D        In      -         4.491       -         
================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.492

    Number of logic level(s):                0
    Starting point:                          rx[7] / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       2.568     -           2         
LEDG               SB_DFFE     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          2 uses
SB_DFFE         1 use
SB_LUT4         12 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   3 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 12 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:40:20 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:41:43 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":189:14:189:15|Expecting :=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:41:44 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:41:44 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 8 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:41:55 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":149:1:149:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":163:37:163:40|Referenced variable trig is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":129:8:129:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":133:8:133:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:8:135:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":147:1:147:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL116 :"D:\FPGA Code\SPI\testSPI2.vhd":158:2:158:3|Input data for signal bit_count(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":192:2:192:3|Found combinational loop at trig[0]
@W: CL181 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":0:0:0:0|Found combinational loop
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":158:2:158:3|Pruning register bits 3 to 1 of bit_count(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"D:\FPGA Code\SPI\testSPI2.vhd":158:2:158:3|Optimizing register bit bit_count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused register rx(7). Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":106:2:106:5|Input MOSI is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":108:2:108:3|Input SS is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:41:56 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:41:56 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:41:56 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:41:57 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:41:57 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested      Requested     Clock        Clock                     Clock
Clock            Frequency      Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
spi_test|SCK     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_0     2    
==========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|Found inferred clock spi_test|SCK which controls 2 sequential elements including LEDR. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:41:57 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:41:58 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 0.79ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:41:58 2018
#


Top view:               spi_test
Requested Frequency:    1273.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested      Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency      Frequency     Period        Period        Slack     Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       1273.9 MHz     NA            0.785         NA            NA        inferred     Autoconstr_clkgroup_0
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:41:58 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for SS, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for MOSI, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SCK, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.
Unrecognizable name spi_test
Ignore unconnected port:SCK, when loading IO constraint.
Ignore unconnected port:MOSI, when loading IO constraint.
Ignore unconnected port:SS, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:43:32 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":149:1:149:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":163:37:163:40|Referenced variable trig is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":129:8:129:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":133:8:133:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:8:135:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":147:1:147:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL116 :"D:\FPGA Code\SPI\testSPI2.vhd":158:2:158:3|Input data for signal bit_count(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":192:2:192:3|Found combinational loop at trig[0]
@W: CL181 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":0:0:0:0|Found combinational loop
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":158:2:158:3|Pruning register bits 3 to 1 of bit_count(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"D:\FPGA Code\SPI\testSPI2.vhd":158:2:158:3|Optimizing register bit bit_count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":150:43:150:43|Pruning unused register rx(7). Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":106:2:106:5|Input MOSI is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":108:2:108:3|Input SS is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:43:33 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:43:33 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:43:33 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:43:34 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:43:34 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested      Requested     Clock        Clock                     Clock
Clock            Frequency      Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
spi_test|SCK     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_0     2    
==========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|Found inferred clock spi_test|SCK which controls 2 sequential elements including LEDR. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:43:35 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:43:35 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":150:43:150:43|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 0.79ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:43:35 2018
#


Top view:               spi_test
Requested Frequency:    1273.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested      Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency      Frequency     Period        Period        Slack     Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       1273.9 MHz     NA            0.785         NA            NA        inferred     Autoconstr_clkgroup_0
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:43:36 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for SS, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for MOSI, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SCK, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:44:27 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":129:8:129:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":133:8:133:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:8:135:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":147:1:147:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":160:2:160:3|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":155:2:155:3|Found combinational loop at bit_count[3]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":155:2:155:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":155:2:155:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":155:2:155:3|Found combinational loop at bit_count[0]
@E: CL123 :"D:\FPGA Code\SPI\testSPI2.vhd":155:2:155:3|Logic for bit_count_2(3 downto 0) does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:44:27 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:44:27 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 8 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 18:45:22 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":150:1:150:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":163:37:163:40|Referenced variable trig is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:8:130:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:8:136:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":142:8:142:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":148:1:148:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Pruning unused bits 6 to 0 of rx_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[0]
@W: FX105 :"D:\ICEcube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop at bit_count14
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":194:2:194:3|Found combinational loop at trig[0]
@W: CL181 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":0:0:0:0|Found combinational loop
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":151:43:151:43|Found combinational loop at bit_count[3]
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":104:2:104:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:45:23 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:45:23 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:45:23 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 18:45:24 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 18:45:24 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 6 combinational loops!
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop during mapping at net op_eq\.bit_count14
1) instance op_eq\.bit_count14 (in view: work.spi_test(behavioral)), output net op_eq\.bit_count14 (in view: work.spi_test(behavioral))
    net        op_eq\.bit_count14
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
    input  pin op_eq\.bit_count14/I[0]
    instance   op_eq\.bit_count14 (cell and)
    output pin op_eq\.bit_count14/OUT
    net        op_eq\.bit_count14
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[0]
2) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[0] (in view: work.spi_test(behavioral))
    net        bit_count_6[0]
    input  pin un9_bit_count_1[3]/I[0]
    instance   un9_bit_count_1[3] (cell inv)
    output pin un9_bit_count_1[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_6[3:0]/B[0]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[0]
    net        bit_count_6[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[1]
3) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[1] (in view: work.spi_test(behavioral))
    net        bit_count_6[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_6[3:0]/B[1]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[1]
    net        bit_count_6[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[2]
4) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[2] (in view: work.spi_test(behavioral))
    net        bit_count_6[2]
    input  pin CO2/I[1]
    instance   CO2 (cell and)
    output pin CO2/OUT
    net        CO2
    input  pin SUM[3]/I[0]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
    input  pin op_eq\.bit_count14/I[0]
    instance   op_eq\.bit_count14 (cell and)
    output pin op_eq\.bit_count14/OUT
    net        op_eq\.bit_count14
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_6[3:0]/B[2]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[2]
    net        bit_count_6[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[3]
5) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[3] (in view: work.spi_test(behavioral))
    net        bit_count_6[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin bit_count_5[3:0]/A[3]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:24|Found combinational loop during mapping at net un1_bit_count[7]
6) instance un1_bit_count[7] (in view: work.spi_test(behavioral)), output net un1_bit_count[7] (in view: work.spi_test(behavioral))
    net        un1_bit_count[7]
    input  pin op_eq\.bit_count14/I[1]
    instance   op_eq\.bit_count14 (cell and)
    output pin op_eq\.bit_count14/OUT
    net        op_eq\.bit_count14
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_6[3:0]/B[2]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[2]
    net        bit_count_6[2]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        un1_bit_count[7]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found inferred clock spi_test|SCK which controls 3 sequential elements including rx[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:45:25 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 18:45:25 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[3]
1) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[3] (in view: work.spi_test(behavioral))
    net        bit_count_6[3]
    input  pin op_eq\.bit_count14/I[0]
    instance   op_eq\.bit_count14 (cell and)
    output pin op_eq\.bit_count14/OUT
    net        op_eq\.bit_count14
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_6[3:0]/B[3]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[3]
    net        bit_count_6[3]
@W: BN137 :"d:\icecube2\synpbase\lib\vhd\unsigned.vhd":127:17:127:31|Found combinational loop during mapping at net op_eq\.bit_count14
2) instance op_eq\.bit_count14 (in view: work.spi_test(behavioral)), output net op_eq\.bit_count14 (in view: work.spi_test(behavioral))
    net        op_eq\.bit_count14
    input  pin bit_count_5[3:0]/SEL
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_6[3:0]/B[2]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[2]
    net        bit_count_6[2]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        N_18
    input  pin op_eq\.bit_count14/I[1]
    instance   op_eq\.bit_count14 (cell and)
    output pin op_eq\.bit_count14/OUT
    net        op_eq\.bit_count14
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[0]
3) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[0] (in view: work.spi_test(behavioral))
    net        bit_count_6[0]
    input  pin un9_bit_count_1[3]/I[0]
    instance   un9_bit_count_1[3] (cell inv)
    output pin un9_bit_count_1[3]/OUT[0]
    net        N_6
    input  pin bit_count_5[3:0]/A[0]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_6[3:0]/B[0]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[0]
    net        bit_count_6[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[1]
4) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[1] (in view: work.spi_test(behavioral))
    net        bit_count_6[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin bit_count_5[3:0]/A[1]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_6[3:0]/B[1]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[1]
    net        bit_count_6[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|Found combinational loop during mapping at net bit_count_6[2]
5) instance bit_count_6[3:0] (in view: work.spi_test(behavioral)), output net bit_count_6[2] (in view: work.spi_test(behavioral))
    net        bit_count_6[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin bit_count_5[3:0]/A[2]
    instance   bit_count_5[3:0] (cell mux)
    output pin bit_count_5[3:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_6[3:0]/B[2]
    instance   bit_count_6[3:0] (cell mux)
    output pin bit_count_6[3:0]/OUT[2]
    net        bit_count_6[2]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":151:43:151:43|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		  13 /         3



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":105:2:105:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               3          LEDG           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNI
1) instance SS_ibuf_RNI (in view: work.spi_test(behavioral)), output net SS_ibuf_RNI (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNIBME/I0
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        SS_ibuf_RNIBME
    input  pin SS_ibuf_RNI/I0
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
@W: BN137 :|Found combinational loop during mapping at net SS_ibuf_RNIBME
2) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net SS_ibuf_RNIBME (in view: work.spi_test(behavioral))
    net        SS_ibuf_RNIBME
    input  pin SS_ibuf_RNIBME/I1
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        SS_ibuf_RNIBME
@W: BN137 :|Found combinational loop during mapping at net bit_count_6[2]
3) instance SS_ibuf_RNIBME_5 (in view: work.spi_test(behavioral)), output net bit_count_6[2] (in view: work.spi_test(behavioral))
    net        bit_count_6[2]
    input  pin SS_ibuf_RNIBME_5/I1
    instance   SS_ibuf_RNIBME_5 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_5/O
    net        bit_count_6[2]
@W: BN137 :|Found combinational loop during mapping at net bit_count_6[1]
4) instance SS_ibuf_RNIBME_1 (in view: work.spi_test(behavioral)), output net bit_count_6[1] (in view: work.spi_test(behavioral))
    net        bit_count_6[1]
    input  pin SS_ibuf_RNIBME_1/I0
    instance   SS_ibuf_RNIBME_1 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_1/O
    net        bit_count_6[1]
@W: BN137 :|Found combinational loop during mapping at net un2_rx[7]
5) instance SS_ibuf_RNI_0 (in view: work.spi_test(behavioral)), output net un2_rx[7] (in view: work.spi_test(behavioral))
    net        un2_rx[7]
    input  pin SS_ibuf_RNIBME_2/I0
    instance   SS_ibuf_RNIBME_2 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_2/O
    net        bit_count_6[3]
    input  pin SS_ibuf_RNI/I3
    instance   SS_ibuf_RNI (cell SB_LUT4)
    output pin SS_ibuf_RNI/O
    net        SS_ibuf_RNI
    input  pin SS_ibuf_RNI_0/I0
    instance   SS_ibuf_RNI_0 (cell SB_LUT4)
    output pin SS_ibuf_RNI_0/O
    net        un2_rx[7]
@W: BN137 :|Found combinational loop during mapping at net bit_count_6[3]
6) instance SS_ibuf_RNIBME_2 (in view: work.spi_test(behavioral)), output net bit_count_6[3] (in view: work.spi_test(behavioral))
    net        bit_count_6[3]
    input  pin SS_ibuf_RNIBME_2/I1
    instance   SS_ibuf_RNIBME_2 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_2/O
    net        bit_count_6[3]
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 18:45:26 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                       Arrival           
Instance     Reference        Type       Pin     Net        Time        Slack 
             Clock                                                            
------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFF     Q       LEDR_c     0.796       -0.708
rx[7]        spi_test|SCK     SB_DFF     Q       rx[7]      0.796       -0.635
==============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference        Type        Pin     Net        Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
LEDR         spi_test|SCK     SB_DFF      D       LEDR_0     3.856        -0.708
rx[7]        spi_test|SCK     SB_DFF      D       rx         3.856        -0.635
LEDG         spi_test|SCK     SB_DFFE     D       rx[7]      3.856        0.492 
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           2         
LEDR_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4     I1       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.589     2.984       -         
rx                 Net         -        -       1.507     -           1         
rx[7]              SB_DFF      D        In      -         4.491       -         
================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.492

    Number of logic level(s):                0
    Starting point:                          rx[7] / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       2.568     -           2         
LEDG               SB_DFFE     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          2 uses
SB_DFFE         1 use
SB_LUT4         12 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   3 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 12 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 18:45:26 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	13
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	13/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_4/in0" to pin "SS_ibuf_RNIBME_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_3/in1" to pin "SS_ibuf_RNI_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_8/in1" to pin "SS_ibuf_RNIBME_5_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_3/in3" to pin "SS_ibuf_RNI_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_7/in1" to pin "SS_ibuf_RNIBME_2_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_3/in2" to pin "SS_ibuf_RNI_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_6/in0" to pin "SS_ibuf_RNIBME_1_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_4/in1" to pin "SS_ibuf_RNIBME_LC_4/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 42.5 (sec)

Final Design Statistics
    Number of LUTs      	:	13
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	13/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 289.32 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 43.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 84
used logic cells: 13
Warning: LUT cascading ignored at 14,11,0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 84
used logic cells: 13
Warning: LUT cascading ignored at 14,11,0
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_14_11_7/in1" to pin "SS_ibuf_RNIBME_LC_14_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in1" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_11_4/in1" to pin "SS_ibuf_RNIBME_2_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_11_3/in0" to pin "SS_ibuf_RNI_0_LC_14_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_14_11_7/in0" to pin "SS_ibuf_RNIBME_LC_14_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_11_4/in3" to pin "SS_ibuf_RNIBME_2_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in3" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in2" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_11_3/in3" to pin "SS_ibuf_RNI_0_LC_14_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_11_2/in2" to pin "SS_ibuf_RNI_LC_14_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_14_11_0/in0" to pin "SS_ibuf_RNIBME_1_LC_14_11_0/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 19 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in1" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_11_4/in1" to pin "SS_ibuf_RNIBME_2_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_11_3/in2" to pin "SS_ibuf_RNI_0_LC_14_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_14_11_1/in0" to pin "SS_ibuf_RNIBME_0_LC_14_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_1_LC_14_11_0/in1" to pin "SS_ibuf_RNIBME_1_LC_14_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in0" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_11_3/in0" to pin "SS_ibuf_RNI_0_LC_14_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_11_2/in3" to pin "SS_ibuf_RNI_LC_14_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_2_LC_14_11_4/in3" to pin "SS_ibuf_RNIBME_2_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_5_LC_14_11_5/in3" to pin "SS_ibuf_RNIBME_5_LC_14_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_14_11_7/in1" to pin "SS_ibuf_RNIBME_LC_14_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_0_LC_14_11_3/in3" to pin "SS_ibuf_RNI_0_LC_14_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNI_LC_14_11_2/in2" to pin "SS_ibuf_RNI_LC_14_11_2/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 19:00:11 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD200 :"D:\FPGA Code\SPI\testSPI2.vhd":173:4:173:9|Misspelled variable, signal or procedure name?
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:00:11 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:00:11 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 8 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 19:00:24 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@E: CD371 :"D:\FPGA Code\SPI\testSPI2.vhd":161:15:161:27|No matching overload for conv_integer
@E: CD734 :"D:\FPGA Code\SPI\testSPI2.vhd":161:55:161:55|Can't convert expression to type specified - poorly formed operand of type conversion
@E: CD716 :"D:\FPGA Code\SPI\testSPI2.vhd":161:55:161:55|Expression has ambiguous type
(?conv_integer(enum:'0') => enum:'1', OTHERS => enum:'0')
@E: CD308 :"D:\FPGA Code\SPI\testSPI2.vhd":161:55:161:55|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:00:24 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:00:24 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 8 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 19:00:55 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":169:10:169:11|Signal ss in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":169:1:169:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":172:7:172:15|Referenced variable bit_count is not in sensitivity list.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":137:8:137:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:8:143:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":148:8:148:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":149:8:149:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":109:2:109:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":173:4:173:8|Pruning unused register rx_23(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":173:4:173:8|Pruning unused register rx_20(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":173:4:173:8|Pruning unused register rx_17(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":173:4:173:8|Pruning unused register rx_14(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":173:4:173:8|Pruning unused register rx_11(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":173:4:173:8|Pruning unused register rx_8(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":173:4:173:8|Pruning unused register rx_5(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":173:4:173:8|Pruning unused register rx_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":163:3:163:4|Pruning unused register bit_count_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":155:1:155:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":107:2:107:4|Input SCK is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":108:2:108:5|Input MOSI is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":110:2:110:3|Input SS is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:00:56 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:00:56 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:00:56 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:00:57 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 19:00:57 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:00:58 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 19:00:58 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 19:00:59 2018
#


Top view:               spi_test
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 15
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:00:59 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:SS, when loading IO constraint.
Ignore unconnected port:SCK, when loading IO constraint.
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 19:06:31 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":133:8:133:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":137:8:137:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":139:8:139:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":144:8:144:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:8:145:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":109:2:109:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":151:1:151:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Pruning unused bits 6 to 0 of rx_51(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":159:2:159:3|Found combinational loop at bit_count[7]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[0]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[3]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[4]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[5]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[6]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":165:2:165:3|Found combinational loop at bit_count[7]
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:06:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:06:31 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:06:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:06:32 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 19:06:32 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 8 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Found combinational loop during mapping at net bit_count_6[0]
1) instance bit_count_6[7:0] (in view: work.spi_test(behavioral)), output net bit_count_6[0] (in view: work.spi_test(behavioral))
    net        bit_count_6[0]
    input  pin bit_count_6[7:0]/A[7]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[7]
    net        bit_count_6[7]
    input  pin bit_count_5[6]/I[0]
    instance   bit_count_5[6] (cell and)
    output pin bit_count_5[6]/OUT
    net        bit_count_5[6]
    input  pin bit_count_6[7:0]/A[6]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[6]
    net        bit_count_6[6]
    input  pin bit_count_6[7:0]/A[5]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[5]
    net        bit_count_6[5]
    input  pin bit_count_6[7:0]/A[4]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[4]
    net        bit_count_6[4]
    input  pin bit_count_6[7:0]/A[3]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[3]
    net        bit_count_6[3]
    input  pin bit_count_6[7:0]/A[2]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[2]
    net        bit_count_6[2]
    input  pin bit_count_6[7:0]/A[1]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[1]
    net        bit_count_6[1]
    input  pin bit_count_6[7:0]/A[0]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[0]
    net        bit_count_6[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":131:8:131:16|Found combinational loop during mapping at net un1_bit_count[1]
2) instance un1_bit_count[1] (in view: work.spi_test(behavioral)), output net un1_bit_count[1] (in view: work.spi_test(behavioral))
    net        un1_bit_count[1]
    input  pin un72_bit_count/I[1]
    instance   un72_bit_count (cell and)
    output pin un72_bit_count/OUT
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin bit_count_5[6]/I[1]
    instance   bit_count_5[6] (cell and)
    output pin bit_count_5[6]/OUT
    net        bit_count_5[6]
    input  pin bit_count_6[7:0]/A[6]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[6]
    net        bit_count_6[6]
    input  pin bit_count_6[7:0]/A[5]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[5]
    net        bit_count_6[5]
    input  pin bit_count_6[7:0]/A[4]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[4]
    net        bit_count_6[4]
    input  pin bit_count_6[7:0]/A[3]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[3]
    net        bit_count_6[3]
    input  pin bit_count_6[7:0]/A[2]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[2]
    net        bit_count_6[2]
    input  pin bit_count_6[7:0]/A[1]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[1]
    net        bit_count_6[1]
    input  pin bit_count_6[7:0]/A[0]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[0]
    net        bit_count_6[0]
    input  pin un1_bit_count[1]/I[0]
    instance   un1_bit_count[1] (cell inv)
    output pin un1_bit_count[1]/OUT[0]
    net        un1_bit_count[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Found combinational loop during mapping at net bit_count_6[1]
3) instance bit_count_6[7:0] (in view: work.spi_test(behavioral)), output net bit_count_6[1] (in view: work.spi_test(behavioral))
    net        bit_count_6[1]
    input  pin un1_bit_count[2]/I[0]
    instance   un1_bit_count[2] (cell inv)
    output pin un1_bit_count[2]/OUT[0]
    net        un1_bit_count[2]
    input  pin un72_bit_count/I[2]
    instance   un72_bit_count (cell and)
    output pin un72_bit_count/OUT
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin bit_count_5[6]/I[1]
    instance   bit_count_5[6] (cell and)
    output pin bit_count_5[6]/OUT
    net        bit_count_5[6]
    input  pin bit_count_6[7:0]/A[6]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[6]
    net        bit_count_6[6]
    input  pin bit_count_6[7:0]/A[5]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[5]
    net        bit_count_6[5]
    input  pin bit_count_6[7:0]/A[4]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[4]
    net        bit_count_6[4]
    input  pin bit_count_6[7:0]/A[3]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[3]
    net        bit_count_6[3]
    input  pin bit_count_6[7:0]/A[2]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[2]
    net        bit_count_6[2]
    input  pin bit_count_6[7:0]/A[1]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[1]
    net        bit_count_6[1]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Found combinational loop during mapping at net bit_count_6[2]
4) instance bit_count_6[7:0] (in view: work.spi_test(behavioral)), output net bit_count_6[2] (in view: work.spi_test(behavioral))
    net        bit_count_6[2]
    input  pin un1_bit_count[3]/I[0]
    instance   un1_bit_count[3] (cell inv)
    output pin un1_bit_count[3]/OUT[0]
    net        un1_bit_count[3]
    input  pin un72_bit_count/I[3]
    instance   un72_bit_count (cell and)
    output pin un72_bit_count/OUT
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin bit_count_5[6]/I[1]
    instance   bit_count_5[6] (cell and)
    output pin bit_count_5[6]/OUT
    net        bit_count_5[6]
    input  pin bit_count_6[7:0]/A[6]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[6]
    net        bit_count_6[6]
    input  pin bit_count_6[7:0]/A[5]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[5]
    net        bit_count_6[5]
    input  pin bit_count_6[7:0]/A[4]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[4]
    net        bit_count_6[4]
    input  pin bit_count_6[7:0]/A[3]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[3]
    net        bit_count_6[3]
    input  pin bit_count_6[7:0]/A[2]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[2]
    net        bit_count_6[2]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Found combinational loop during mapping at net bit_count_6[3]
5) instance bit_count_6[7:0] (in view: work.spi_test(behavioral)), output net bit_count_6[3] (in view: work.spi_test(behavioral))
    net        bit_count_6[3]
    input  pin un1_bit_count[4]/I[0]
    instance   un1_bit_count[4] (cell inv)
    output pin un1_bit_count[4]/OUT[0]
    net        un1_bit_count[4]
    input  pin un72_bit_count/I[4]
    instance   un72_bit_count (cell and)
    output pin un72_bit_count/OUT
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin bit_count_5[6]/I[1]
    instance   bit_count_5[6] (cell and)
    output pin bit_count_5[6]/OUT
    net        bit_count_5[6]
    input  pin bit_count_6[7:0]/A[6]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[6]
    net        bit_count_6[6]
    input  pin bit_count_6[7:0]/A[5]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[5]
    net        bit_count_6[5]
    input  pin bit_count_6[7:0]/A[4]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[4]
    net        bit_count_6[4]
    input  pin bit_count_6[7:0]/A[3]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[3]
    net        bit_count_6[3]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Found combinational loop during mapping at net bit_count_6[4]
6) instance bit_count_6[7:0] (in view: work.spi_test(behavioral)), output net bit_count_6[4] (in view: work.spi_test(behavioral))
    net        bit_count_6[4]
    input  pin un1_bit_count[5]/I[0]
    instance   un1_bit_count[5] (cell inv)
    output pin un1_bit_count[5]/OUT[0]
    net        un1_bit_count[5]
    input  pin un72_bit_count/I[5]
    instance   un72_bit_count (cell and)
    output pin un72_bit_count/OUT
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin bit_count_5[6]/I[1]
    instance   bit_count_5[6] (cell and)
    output pin bit_count_5[6]/OUT
    net        bit_count_5[6]
    input  pin bit_count_6[7:0]/A[6]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[6]
    net        bit_count_6[6]
    input  pin bit_count_6[7:0]/A[5]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[5]
    net        bit_count_6[5]
    input  pin bit_count_6[7:0]/A[4]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[4]
    net        bit_count_6[4]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Found combinational loop during mapping at net bit_count_6[5]
7) instance bit_count_6[7:0] (in view: work.spi_test(behavioral)), output net bit_count_6[5] (in view: work.spi_test(behavioral))
    net        bit_count_6[5]
    input  pin un1_bit_count[6]/I[0]
    instance   un1_bit_count[6] (cell inv)
    output pin un1_bit_count[6]/OUT[0]
    net        un1_bit_count[6]
    input  pin un72_bit_count/I[6]
    instance   un72_bit_count (cell and)
    output pin un72_bit_count/OUT
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin bit_count_5[6]/I[1]
    instance   bit_count_5[6] (cell and)
    output pin bit_count_5[6]/OUT
    net        bit_count_5[6]
    input  pin bit_count_6[7:0]/A[6]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[6]
    net        bit_count_6[6]
    input  pin bit_count_6[7:0]/A[5]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[5]
    net        bit_count_6[5]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Found combinational loop during mapping at net bit_count_6[6]
8) instance bit_count_6[7:0] (in view: work.spi_test(behavioral)), output net bit_count_6[6] (in view: work.spi_test(behavioral))
    net        bit_count_6[6]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        un1_bit_count[7]
    input  pin un72_bit_count/I[7]
    instance   un72_bit_count (cell and)
    output pin un72_bit_count/OUT
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin bit_count_5[6]/I[1]
    instance   bit_count_5[6] (cell and)
    output pin bit_count_5[6]/OUT
    net        bit_count_5[6]
    input  pin bit_count_6[7:0]/A[6]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[6]
    net        bit_count_6[6]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Found inferred clock spi_test|SCK which controls 3 sequential elements including LEDR. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:06:33 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 19:06:33 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 2 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Found combinational loop during mapping at net bit_count_6[6]
1) instance bit_count_6[7:0] (in view: work.spi_test(behavioral)), output net bit_count_6[6] (in view: work.spi_test(behavioral))
    net        bit_count_6[6]
    input  pin bit_count_6[7:0]/A[5]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[5]
    net        bit_count_6[5]
    input  pin bit_count_6[7:0]/A[4]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[4]
    net        bit_count_6[4]
    input  pin bit_count_6[7:0]/A[3]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[3]
    net        bit_count_6[3]
    input  pin bit_count_6[7:0]/A[2]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[2]
    net        bit_count_6[2]
    input  pin bit_count_6[7:0]/A[1]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[1]
    net        bit_count_6[1]
    input  pin bit_count_6[7:0]/A[0]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[0]
    net        bit_count_6[0]
    input  pin bit_count_6[7:0]/A[7]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[7]
    net        bit_count_6[7]
    input  pin bit_count_5[6]/I[0]
    instance   bit_count_5[6] (cell and)
    output pin bit_count_5[6]/OUT
    net        bit_count_5[6]
    input  pin bit_count_6[7:0]/A[6]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[6]
    net        bit_count_6[6]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":131:8:131:16|Found combinational loop during mapping at net un1_bit_count[7]
2) instance un1_bit_count[7] (in view: work.spi_test(behavioral)), output net un1_bit_count[7] (in view: work.spi_test(behavioral))
    net        un1_bit_count[7]
    input  pin un72_bit_count/I[7]
    instance   un72_bit_count (cell and)
    output pin un72_bit_count/OUT
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin bit_count_5[6]/I[1]
    instance   bit_count_5[6] (cell and)
    output pin bit_count_5[6]/OUT
    net        bit_count_5[6]
    input  pin bit_count_6[7:0]/A[6]
    instance   bit_count_6[7:0] (cell mux)
    output pin bit_count_6[7:0]/OUT[6]
    net        bit_count_6[6]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        un1_bit_count[7]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Removing sequential instance LEDR (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Removing sequential instance rx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":165:2:165:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 1.00ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 19:06:34 2018
#


Top view:               spi_test
Requested Frequency:    995.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|SCK       995.2 MHz     NA            1.005         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:06:34 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for MOSI, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Warning: dangling IO SS_ibuf
Warning: dangling IO SCK_ibuf
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Warning: dangling IO SS_ibuf
Warning: dangling IO SCK_ibuf
Total HPWL cost is 0
Warning: cannot find the IO pin Input/Output direction for SCK_ibuf (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for SS_ibuf (ICE_IO)
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Warning: dangling IO SS_ibuf
Warning: dangling IO SCK_ibuf
Total HPWL cost is 0
Warning: cannot find the IO pin Input/Output direction for SCK_ibuf (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for SS_ibuf (ICE_IO)
used logic cells: 0
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Warning: cannot find the IO pin Input/Output direction for SCK_ibuf (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for SS_ibuf (ICE_IO)
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 19:08:56 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:8:135:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":139:8:139:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:8:146:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":147:8:147:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":109:2:109:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":153:1:153:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Pruning unused bits 6 to 0 of rx_51(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[0]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[3]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[4]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[5]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[6]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[7]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":181:6:181:27|Found combinational loop at LEDG_0_sqmuxa
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":181:6:181:27|Found combinational loop at un68_bit_count
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:08:56 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:08:56 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:08:56 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:08:57 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 19:08:57 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 3 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":181:6:181:27|Found combinational loop during mapping at net LEDG_0_sqmuxa
1) instance LEDG_0_sqmuxa (in view: work.spi_test(behavioral)), output net LEDG_0_sqmuxa (in view: work.spi_test(behavioral))
    net        LEDG_0_sqmuxa
    input  pin bit_count[7:0]/D0[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_2
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":181:6:181:27|Found combinational loop during mapping at net N_2
2) instance un68_bit_count (in view: work.spi_test(behavioral)), output net N_2 (in view: work.spi_test(behavioral))
    net        N_2
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin LEDG_1_sqmuxa/I[0]
    instance   LEDG_1_sqmuxa (cell and)
    output pin LEDG_1_sqmuxa/OUT
    net        LEDG_1_sqmuxa
    input  pin bit_count[7:0]/D1[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_2
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Found combinational loop during mapping at net bit_count[1]
3) instance bit_count[7:0] (in view: work.spi_test(behavioral)), output net bit_count[1] (in view: work.spi_test(behavioral))
    net        bit_count[1]
    input  pin bit_count[7:0]/D1[1]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[0]
    net        bit_count[0]
    input  pin bit_count[7:0]/D1[8]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_2
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count[7:0]/D0[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[1]
    net        bit_count[1]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Found inferred clock spi_test|SCK which controls 3 sequential elements including LEDR. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:08:58 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 19:08:58 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 3 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":181:6:181:27|Found combinational loop during mapping at net LEDG_0_sqmuxa
1) instance LEDG_0_sqmuxa (in view: work.spi_test(behavioral)), output net LEDG_0_sqmuxa (in view: work.spi_test(behavioral))
    net        LEDG_0_sqmuxa
    input  pin bit_count[7:0]/D0[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_8
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":181:6:181:27|Found combinational loop during mapping at net N_8
2) instance un68_bit_count (in view: work.spi_test(behavioral)), output net N_8 (in view: work.spi_test(behavioral))
    net        N_8
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin LEDG_1_sqmuxa/I[0]
    instance   LEDG_1_sqmuxa (cell and)
    output pin LEDG_1_sqmuxa/OUT
    net        LEDG_1_sqmuxa
    input  pin bit_count[7:0]/D1[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_8
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Found combinational loop during mapping at net bit_count[4]
3) instance bit_count[7:0] (in view: work.spi_test(behavioral)), output net bit_count[4] (in view: work.spi_test(behavioral))
    net        bit_count[4]
    input  pin bit_count[7:0]/D1[4]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[3]
    net        bit_count[3]
    input  pin bit_count[7:0]/D1[3]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[2]
    net        bit_count[2]
    input  pin bit_count[7:0]/D1[2]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[1]
    net        bit_count[1]
    input  pin bit_count[7:0]/D1[1]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[0]
    net        bit_count[0]
    input  pin bit_count[7:0]/D1[8]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_8
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count[7:0]/D0[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[4]
    net        bit_count[4]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Removing sequential instance LEDR (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Removing sequential instance rx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   3 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_9
1) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net N_9 (in view: work.spi_test(behavioral))
    net        N_9
    input  pin SS_ibuf_RNIBME/I0
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_9
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 1.00ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 19:08:59 2018
#


Top view:               spi_test
Requested Frequency:    995.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|SCK       995.1 MHz     NA            1.005         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         3 uses

I/O ports: 15
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 3 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3 = 3 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:08:59 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:SCK, when loading IO constraint.
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 19:09:52 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:8:135:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":139:8:139:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:8:141:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:8:146:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":147:8:147:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":109:2:109:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":153:1:153:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Pruning unused bits 6 to 0 of rx_51(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[0]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[3]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[4]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[5]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[6]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":162:2:162:3|Found combinational loop at bit_count[7]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":181:6:181:27|Found combinational loop at LEDG_0_sqmuxa
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":181:6:181:27|Found combinational loop at un68_bit_count
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:09:53 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:09:53 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:09:53 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:09:54 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 19:09:54 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 3 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":181:6:181:27|Found combinational loop during mapping at net LEDG_0_sqmuxa
1) instance LEDG_0_sqmuxa (in view: work.spi_test(behavioral)), output net LEDG_0_sqmuxa (in view: work.spi_test(behavioral))
    net        LEDG_0_sqmuxa
    input  pin bit_count[7:0]/D0[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_2
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":181:6:181:27|Found combinational loop during mapping at net N_2
2) instance un68_bit_count (in view: work.spi_test(behavioral)), output net N_2 (in view: work.spi_test(behavioral))
    net        N_2
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin LEDG_1_sqmuxa/I[0]
    instance   LEDG_1_sqmuxa (cell and)
    output pin LEDG_1_sqmuxa/OUT
    net        LEDG_1_sqmuxa
    input  pin bit_count[7:0]/D1[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_2
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Found combinational loop during mapping at net bit_count[1]
3) instance bit_count[7:0] (in view: work.spi_test(behavioral)), output net bit_count[1] (in view: work.spi_test(behavioral))
    net        bit_count[1]
    input  pin bit_count[7:0]/D1[1]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[0]
    net        bit_count[0]
    input  pin bit_count[7:0]/D1[8]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_2
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count[7:0]/D0[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[1]
    net        bit_count[1]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Found inferred clock spi_test|SCK which controls 3 sequential elements including LEDR. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:09:54 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 19:09:55 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 3 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":181:6:181:27|Found combinational loop during mapping at net LEDG_0_sqmuxa
1) instance LEDG_0_sqmuxa (in view: work.spi_test(behavioral)), output net LEDG_0_sqmuxa (in view: work.spi_test(behavioral))
    net        LEDG_0_sqmuxa
    input  pin bit_count[7:0]/D0[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_8
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":181:6:181:27|Found combinational loop during mapping at net N_8
2) instance un68_bit_count (in view: work.spi_test(behavioral)), output net N_8 (in view: work.spi_test(behavioral))
    net        N_8
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin LEDG_1_sqmuxa/I[0]
    instance   LEDG_1_sqmuxa (cell and)
    output pin LEDG_1_sqmuxa/OUT
    net        LEDG_1_sqmuxa
    input  pin bit_count[7:0]/D1[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_8
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Found combinational loop during mapping at net bit_count[4]
3) instance bit_count[7:0] (in view: work.spi_test(behavioral)), output net bit_count[4] (in view: work.spi_test(behavioral))
    net        bit_count[4]
    input  pin bit_count[7:0]/D1[4]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[3]
    net        bit_count[3]
    input  pin bit_count[7:0]/D1[3]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[2]
    net        bit_count[2]
    input  pin bit_count[7:0]/D1[2]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[1]
    net        bit_count[1]
    input  pin bit_count[7:0]/D1[1]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[0]
    net        bit_count[0]
    input  pin bit_count[7:0]/D1[8]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[7]
    net        bit_count[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_8
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count[7:0]/D0[0]
    instance   bit_count[7:0] (cell pmux)
    output pin bit_count[7:0]/OUT[4]
    net        bit_count[4]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Removing sequential instance LEDR (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":162:2:162:3|Removing sequential instance rx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   3 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_9
1) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net N_9 (in view: work.spi_test(behavioral))
    net        N_9
    input  pin SS_ibuf_RNIBME/I0
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_9
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 1.00ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 19:09:55 2018
#


Top view:               spi_test
Requested Frequency:    995.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|SCK       995.1 MHz     NA            1.005         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         3 uses

I/O ports: 15
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 3 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3 = 3 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:09:55 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:SCK, when loading IO constraint.
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 19:10:41 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":138:8:138:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:8:145:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:8:146:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":109:2:109:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":152:1:152:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Pruning unused bits 6 to 0 of rx_51(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[0]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[3]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[4]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[5]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[6]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[7]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":180:6:180:27|Found combinational loop at LEDG_0_sqmuxa
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":180:6:180:27|Found combinational loop at un68_bit_count
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:10:42 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:10:42 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:10:42 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:10:43 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 19:10:43 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 4 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net LEDG_0_sqmuxa
1) instance LEDG_0_sqmuxa (in view: work.spi_test(behavioral)), output net LEDG_0_sqmuxa (in view: work.spi_test(behavioral))
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_1
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net N_1
2) instance un68_bit_count (in view: work.spi_test(behavioral)), output net N_1 (in view: work.spi_test(behavioral))
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin LEDG_1_sqmuxa/I[0]
    instance   LEDG_1_sqmuxa (cell and)
    output pin LEDG_1_sqmuxa/OUT
    net        LEDG_1_sqmuxa
    input  pin bit_count_5[7:0]/D1[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_1
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Found combinational loop during mapping at net bit_count_5[0]
3) instance bit_count_5[7:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin bit_count_5[7:0]/D1[8]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_1
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":132:8:132:16|Found combinational loop during mapping at net un1_bit_count[1]
4) instance un1_bit_count[1] (in view: work.spi_test(behavioral)), output net un1_bit_count[1] (in view: work.spi_test(behavioral))
    net        un1_bit_count[1]
    input  pin un68_bit_count/I[1]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_1
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[0]
    net        bit_count_5[0]
    input  pin un1_bit_count[1]/I[0]
    instance   un1_bit_count[1] (cell inv)
    output pin un1_bit_count[1]/OUT[0]
    net        un1_bit_count[1]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Found inferred clock spi_test|SCK which controls 3 sequential elements including LEDR. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:10:44 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 19:10:44 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 4 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net LEDG_0_sqmuxa
1) instance LEDG_0_sqmuxa (in view: work.spi_test(behavioral)), output net LEDG_0_sqmuxa (in view: work.spi_test(behavioral))
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_12
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net N_12
2) instance un68_bit_count (in view: work.spi_test(behavioral)), output net N_12 (in view: work.spi_test(behavioral))
    net        N_12
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin LEDG_1_sqmuxa/I[0]
    instance   LEDG_1_sqmuxa (cell and)
    output pin LEDG_1_sqmuxa/OUT
    net        LEDG_1_sqmuxa
    input  pin bit_count_5[7:0]/D1[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_12
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Found combinational loop during mapping at net bit_count_5[6]
3) instance bit_count_5[7:0] (in view: work.spi_test(behavioral)), output net bit_count_5[6] (in view: work.spi_test(behavioral))
    net        bit_count_5[6]
    input  pin bit_count_5[7:0]/D1[6]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[5]
    net        bit_count_5[5]
    input  pin bit_count_5[7:0]/D1[5]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[4]
    net        bit_count_5[4]
    input  pin bit_count_5[7:0]/D1[4]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_5[7:0]/D1[3]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_5[7:0]/D1[2]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5[7:0]/D1[1]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[0]
    net        bit_count_5[0]
    input  pin bit_count_5[7:0]/D1[8]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un68_bit_count/I[0]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_12
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[6]
    net        bit_count_5[6]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":132:8:132:16|Found combinational loop during mapping at net un1_bit_count[7]
4) instance un1_bit_count[7] (in view: work.spi_test(behavioral)), output net un1_bit_count[7] (in view: work.spi_test(behavioral))
    net        un1_bit_count[7]
    input  pin un68_bit_count/I[7]
    instance   un68_bit_count (cell and)
    output pin un68_bit_count/OUT
    net        N_12
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[6]
    net        bit_count_5[6]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        un1_bit_count[7]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Removing sequential instance LEDR (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   6 /         2



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":107:2:107:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               2          LEDG           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_45_4
1) instance SS_ibuf_RNIBME_0 (in view: work.spi_test(behavioral)), output net N_45_4 (in view: work.spi_test(behavioral))
    net        N_45_4
    input  pin SS_ibuf_RNIBME/I1
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_65_i_i
    input  pin SS_ibuf_RNIBME_0/I0
    instance   SS_ibuf_RNIBME_0 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_0/O
    net        N_45_4
@W: BN137 :|Found combinational loop during mapping at net N_65_i_i
2) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net N_65_i_i (in view: work.spi_test(behavioral))
    net        N_65_i_i
    input  pin SS_ibuf_RNIBME/I2
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_65_i_i
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 19:10:44 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                         Arrival           
Instance     Reference        Type         Pin     Net        Time        Slack 
             Clock                                                              
--------------------------------------------------------------------------------
LEDG         spi_test|SCK     SB_DFFSS     Q       LEDG_c     0.796       -0.708
rx[7]        spi_test|SCK     SB_DFF       Q       rx[7]      0.796       -0.604
================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                  Required           
Instance     Reference        Type         Pin     Net                 Time         Slack 
             Clock                                                                        
------------------------------------------------------------------------------------------
LEDG         spi_test|SCK     SB_DFFSS     D       LEDG_0              3.856        -0.708
LEDG         spi_test|SCK     SB_DFFSS     S       LEDG_0_sqmuxa_1     3.856        -0.604
rx[7]        spi_test|SCK     SB_DFF       D       rx                  3.856        -0.511
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
LEDG               SB_DFFSS     Q        Out     0.796     0.796       -         
LEDG_c             Net          -        -       1.599     -           2         
LEDG_RNO           SB_LUT4      I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4      O        Out     0.661     3.056       -         
LEDG_0             Net          -        -       1.507     -           1         
LEDG               SB_DFFSS     D        In      -         4.563       -         
=================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.604

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            LEDG / S
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
rx[7]               SB_DFF       Q        Out     0.796     0.796       -         
rx[7]               Net          -        -       1.599     -           2         
LEDG_RNO_0          SB_LUT4      I2       In      -         2.395       -         
LEDG_RNO_0          SB_LUT4      O        Out     0.558     2.953       -         
LEDG_0_sqmuxa_1     Net          -        -       1.507     -           1         
LEDG                SB_DFFSS     S        In      -         4.460       -         
==================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.511

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4     I3       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.465     2.860       -         
rx                 Net         -        -       1.507     -           1         
rx[7]              SB_DFF      D        In      -         4.367       -         
================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          1 use
SB_DFFSS        1 use
SB_LUT4         6 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   2 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 6 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:10:45 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	6
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	6/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_2/in2" to pin "SS_ibuf_RNIBME_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_2/in1" to pin "SS_ibuf_RNIBME_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_3/in1" to pin "SS_ibuf_RNIBME_0_LC_3/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.8 (sec)

Final Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	6/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 209.85 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 61
used logic cells: 6
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 61
used logic cells: 6
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_15_15_4/in1" to pin "SS_ibuf_RNIBME_0_LC_15_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_15_15_4/in0" to pin "SS_ibuf_RNIBME_0_LC_15_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_15_15_3/in2" to pin "SS_ibuf_RNIBME_LC_15_15_3/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 11 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_15_15_4/in3" to pin "SS_ibuf_RNIBME_0_LC_15_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_15_15_4/in2" to pin "SS_ibuf_RNIBME_0_LC_15_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_15_15_3/in3" to pin "SS_ibuf_RNIBME_LC_15_15_3/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 19:17:33 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CG103 :"D:\FPGA Code\SPI\testSPI2.vhd":174:56:174:56|Expecting expression
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:17:33 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:17:33 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 19:18:25 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":138:8:138:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:8:145:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:8:146:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":109:2:109:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":152:1:152:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Pruning unused bits 6 to 0 of rx_51(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[0]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":180:6:180:27|Found combinational loop at LEDG_0_sqmuxa
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":180:6:180:27|Found combinational loop at un66_bit_count
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[1]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[3]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[4]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[5]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[6]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[7]
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:18:26 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:18:26 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:18:26 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:18:27 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 19:18:27 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 4 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net LEDG_0_sqmuxa
1) instance LEDG_0_sqmuxa (in view: work.spi_test(behavioral)), output net LEDG_0_sqmuxa (in view: work.spi_test(behavioral))
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_1
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net N_1
2) instance un66_bit_count (in view: work.spi_test(behavioral)), output net N_1 (in view: work.spi_test(behavioral))
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin LEDG_1_sqmuxa/I[0]
    instance   LEDG_1_sqmuxa (cell and)
    output pin LEDG_1_sqmuxa/OUT
    net        LEDG_1_sqmuxa
    input  pin bit_count_5[7:0]/D1[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_1
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Found combinational loop during mapping at net bit_count_5[0]
3) instance bit_count_5[7:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin bit_count_5[7:0]/D1[2]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5[7:0]/D1[3]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_5[7:0]/D1[4]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_5[7:0]/D1[5]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[4]
    net        bit_count_5[4]
    input  pin bit_count_5[7:0]/D1[6]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[5]
    net        bit_count_5[5]
    input  pin bit_count_5[7:0]/D1[7]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[6]
    net        bit_count_5[6]
    input  pin bit_count_5[7:0]/D1[8]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_1
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":132:8:132:16|Found combinational loop during mapping at net un1_bit_count[1]
4) instance un1_bit_count[1] (in view: work.spi_test(behavioral)), output net un1_bit_count[1] (in view: work.spi_test(behavioral))
    net        un1_bit_count[1]
    input  pin un66_bit_count/I[1]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_1
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[0]
    net        bit_count_5[0]
    input  pin un1_bit_count[1]/I[0]
    instance   un1_bit_count[1] (cell inv)
    output pin un1_bit_count[1]/OUT[0]
    net        un1_bit_count[1]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Found inferred clock spi_test|SCK which controls 3 sequential elements including LEDR. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:18:27 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 19:18:28 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net LEDG_0_sqmuxa
1) instance LEDG_0_sqmuxa (in view: work.spi_test(behavioral)), output net LEDG_0_sqmuxa (in view: work.spi_test(behavioral))
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_14
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net N_14
2) instance un66_bit_count (in view: work.spi_test(behavioral)), output net N_14 (in view: work.spi_test(behavioral))
    net        N_14
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin LEDG_1_sqmuxa/I[0]
    instance   LEDG_1_sqmuxa (cell and)
    output pin LEDG_1_sqmuxa/OUT
    net        LEDG_1_sqmuxa
    input  pin bit_count_5[7:0]/D1[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_14
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Found combinational loop during mapping at net bit_count_5[6]
3) instance bit_count_5[7:0] (in view: work.spi_test(behavioral)), output net bit_count_5[6] (in view: work.spi_test(behavioral))
    net        bit_count_5[6]
    input  pin bit_count_5[7:0]/D1[8]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_14
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[6]
    net        bit_count_5[6]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Found combinational loop during mapping at net bit_count_5[0]
4) instance bit_count_5[7:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin bit_count_5[7:0]/D1[1]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":132:8:132:16|Found combinational loop during mapping at net un1_bit_count[7]
5) instance un1_bit_count[7] (in view: work.spi_test(behavioral)), output net un1_bit_count[7] (in view: work.spi_test(behavioral))
    net        un1_bit_count[7]
    input  pin un66_bit_count/I[7]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_14
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[6]
    net        bit_count_5[6]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        un1_bit_count[7]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   7 /         3



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":107:2:107:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               3          rx[7]          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net bit_count_5[0]
1) instance SS_ibuf_RNIBME_0 (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin SS_ibuf_RNIBME_0/I0
    instance   SS_ibuf_RNIBME_0 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_0/O
    net        bit_count_5[0]
@W: BN137 :|Found combinational loop during mapping at net N_20
2) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net N_20 (in view: work.spi_test(behavioral))
    net        N_20
    input  pin SS_ibuf_RNIBME_0/I1
    instance   SS_ibuf_RNIBME_0 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_0/O
    net        bit_count_5[0]
    input  pin SS_ibuf_RNIBME/I0
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_20
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 19:18:28 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                         Arrival           
Instance     Reference        Type         Pin     Net        Time        Slack 
             Clock                                                              
--------------------------------------------------------------------------------
LEDG         spi_test|SCK     SB_DFFSS     Q       LEDG_c     0.796       -0.708
LEDR         spi_test|SCK     SB_DFF       Q       LEDR_c     0.796       -0.708
rx[7]        spi_test|SCK     SB_DFFE      Q       rx[7]      0.796       -0.604
================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                  Required           
Instance     Reference        Type         Pin     Net                 Time         Slack 
             Clock                                                                        
------------------------------------------------------------------------------------------
LEDG         spi_test|SCK     SB_DFFSS     D       LEDG_0              3.856        -0.708
LEDR         spi_test|SCK     SB_DFF       D       LEDR_0              3.856        -0.708
LEDG         spi_test|SCK     SB_DFFSS     S       LEDG_0_sqmuxa_1     3.856        -0.604
rx[7]        spi_test|SCK     SB_DFFE      D       N_7                 3.856        -0.604
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
LEDG               SB_DFFSS     Q        Out     0.796     0.796       -         
LEDG_c             Net          -        -       1.599     -           2         
LEDG_RNO           SB_LUT4      I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4      O        Out     0.661     3.056       -         
LEDG_0             Net          -        -       1.507     -           1         
LEDG               SB_DFFSS     D        In      -         4.563       -         
=================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           2         
LEDR_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.604

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            LEDG / S
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
rx[7]               SB_DFFE      Q        Out     0.796     0.796       -         
rx[7]               Net          -        -       1.599     -           2         
LEDG_RNO_0          SB_LUT4      I2       In      -         2.395       -         
LEDG_RNO_0          SB_LUT4      O        Out     0.558     2.953       -         
LEDG_0_sqmuxa_1     Net          -        -       1.507     -           1         
LEDG                SB_DFFSS     S        In      -         4.460       -         
==================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.604

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFFE     Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4     I2       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.558     2.953       -         
N_7                Net         -        -       1.507     -           1         
rx[7]              SB_DFFE     D        In      -         4.460       -         
================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          1 use
SB_DFFE         1 use
SB_DFFSS        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   3 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:18:28 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_3/in0" to pin "SS_ibuf_RNIBME_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_4/in0" to pin "SS_ibuf_RNIBME_0_LC_4/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	7
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	7/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.6 (sec)

Final Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	3
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	7/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 209.85 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 82
used logic cells: 7
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 82
used logic cells: 7
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_14_13_3/in0" to pin "SS_ibuf_RNIBME_LC_14_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_14_13_2/in0" to pin "SS_ibuf_RNIBME_0_LC_14_13_2/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 12 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_14_13_2/in0" to pin "SS_ibuf_RNIBME_0_LC_14_13_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_14_13_2/in1" to pin "SS_ibuf_RNIBME_0_LC_14_13_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_14_13_2/in1" to pin "SS_ibuf_RNIBME_0_LC_14_13_2/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Fri Feb 02 19:20:30 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Synthesizing work.spi_test.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:8:134:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":138:8:138:9|Signal tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:8:140:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:8:145:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:8:146:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":5:7:5:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":19:10:19:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":18:7:18:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":17:7:17:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":60:0:60:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":109:2:109:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL168 :"D:\FPGA Code\SPI\testSPI2.vhd":152:1:152:10|Removing instance mypll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Pruning unused bits 6 to 0 of rx_51(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[0]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[7]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[6]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[5]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[4]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[3]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[2]
@W: CL179 :"D:\FPGA Code\SPI\testSPI2.vhd":161:2:161:3|Found combinational loop at bit_count[1]
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":180:6:180:27|Found combinational loop at LEDG_0_sqmuxa
@W: FX105 :"D:\FPGA Code\SPI\testSPI2.vhd":180:6:180:27|Found combinational loop at un66_bit_count
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":105:2:105:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:20:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:20:31 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:20:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":102:7:102:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 02 19:20:32 2018

###########################################################]
Pre-mapping Report

# Fri Feb 02 19:20:32 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 4 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net LEDG_0_sqmuxa
1) instance LEDG_0_sqmuxa (in view: work.spi_test(behavioral)), output net LEDG_0_sqmuxa (in view: work.spi_test(behavioral))
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_1
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net N_1
2) instance un66_bit_count (in view: work.spi_test(behavioral)), output net N_1 (in view: work.spi_test(behavioral))
    net        N_1
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin LEDG_1_sqmuxa/I[0]
    instance   LEDG_1_sqmuxa (cell and)
    output pin LEDG_1_sqmuxa/OUT
    net        LEDG_1_sqmuxa
    input  pin bit_count_5[7:0]/D1[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_1
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Found combinational loop during mapping at net bit_count_5[0]
3) instance bit_count_5[7:0] (in view: work.spi_test(behavioral)), output net bit_count_5[0] (in view: work.spi_test(behavioral))
    net        bit_count_5[0]
    input  pin bit_count_5[7:0]/D1[2]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[1]
    net        bit_count_5[1]
    input  pin bit_count_5[7:0]/D1[3]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[2]
    net        bit_count_5[2]
    input  pin bit_count_5[7:0]/D1[4]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[3]
    net        bit_count_5[3]
    input  pin bit_count_5[7:0]/D1[5]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[4]
    net        bit_count_5[4]
    input  pin bit_count_5[7:0]/D1[6]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[5]
    net        bit_count_5[5]
    input  pin bit_count_5[7:0]/D1[7]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[6]
    net        bit_count_5[6]
    input  pin bit_count_5[7:0]/D1[8]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_1
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[0]
    net        bit_count_5[0]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":132:8:132:16|Found combinational loop during mapping at net un1_bit_count[1]
4) instance un1_bit_count[1] (in view: work.spi_test(behavioral)), output net un1_bit_count[1] (in view: work.spi_test(behavioral))
    net        un1_bit_count[1]
    input  pin un66_bit_count/I[1]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_1
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[0]
    net        bit_count_5[0]
    input  pin un1_bit_count[1]/I[0]
    instance   un1_bit_count[1] (cell inv)
    output pin un1_bit_count[1]/OUT[0]
    net        un1_bit_count[1]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     578.7 MHz     1.728         inferred     Autoconstr_clkgroup_0     3    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Found inferred clock spi_test|SCK which controls 3 sequential elements including LEDR. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:20:33 2018

###########################################################]
Map & Optimize Report

# Fri Feb 02 19:20:33 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 4 combinational loops!
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net LEDG_0_sqmuxa
1) instance LEDG_0_sqmuxa (in view: work.spi_test(behavioral)), output net LEDG_0_sqmuxa (in view: work.spi_test(behavioral))
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_12
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":180:6:180:27|Found combinational loop during mapping at net N_12
2) instance un66_bit_count (in view: work.spi_test(behavioral)), output net N_12 (in view: work.spi_test(behavioral))
    net        N_12
    input  pin ledr6/I[0]
    instance   ledr6 (cell inv)
    output pin ledr6/OUT[0]
    net        ledr6
    input  pin LEDG_1_sqmuxa/I[0]
    instance   LEDG_1_sqmuxa (cell and)
    output pin LEDG_1_sqmuxa/OUT
    net        LEDG_1_sqmuxa
    input  pin bit_count_5[7:0]/D1[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_12
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Found combinational loop during mapping at net bit_count_5[6]
3) instance bit_count_5[7:0] (in view: work.spi_test(behavioral)), output net bit_count_5[6] (in view: work.spi_test(behavioral))
    net        bit_count_5[6]
    input  pin bit_count_5[7:0]/D1[8]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[7]
    net        bit_count_5[7]
    input  pin un66_bit_count/I[0]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_12
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[6]
    net        bit_count_5[6]
@W: BN137 :"d:\fpga code\spi\testspi2.vhd":132:8:132:16|Found combinational loop during mapping at net un1_bit_count[7]
4) instance un1_bit_count[7] (in view: work.spi_test(behavioral)), output net un1_bit_count[7] (in view: work.spi_test(behavioral))
    net        un1_bit_count[7]
    input  pin un66_bit_count/I[7]
    instance   un66_bit_count (cell and)
    output pin un66_bit_count/OUT
    net        N_12
    input  pin LEDG_0_sqmuxa/I[1]
    instance   LEDG_0_sqmuxa (cell and)
    output pin LEDG_0_sqmuxa/OUT
    net        LEDG_0_sqmuxa
    input  pin bit_count_5[7:0]/D0[0]
    instance   bit_count_5[7:0] (cell pmux)
    output pin bit_count_5[7:0]/OUT[6]
    net        bit_count_5[6]
    input  pin un1_bit_count[7]/I[0]
    instance   un1_bit_count[7] (cell inv)
    output pin un1_bit_count[7]/OUT[0]
    net        un1_bit_count[7]
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|User-specified initial value defined for instance rx[7] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Removing sequential instance LEDR (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":161:2:161:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   6 /         2



@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":107:2:107:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               2          LEDG           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_45_4
1) instance SS_ibuf_RNIBME_0 (in view: work.spi_test(behavioral)), output net N_45_4 (in view: work.spi_test(behavioral))
    net        N_45_4
    input  pin SS_ibuf_RNIBME/I1
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_65_i_i
    input  pin SS_ibuf_RNIBME_0/I0
    instance   SS_ibuf_RNIBME_0 (cell SB_LUT4)
    output pin SS_ibuf_RNIBME_0/O
    net        N_45_4
@W: BN137 :|Found combinational loop during mapping at net N_65_i_i
2) instance SS_ibuf_RNIBME (in view: work.spi_test(behavioral)), output net N_65_i_i (in view: work.spi_test(behavioral))
    net        N_65_i_i
    input  pin SS_ibuf_RNIBME/I2
    instance   SS_ibuf_RNIBME (cell SB_LUT4)
    output pin SS_ibuf_RNIBME/O
    net        N_65_i_i
End of loops
@W: MT420 |Found inferred clock spi_test|SCK with period 4.01ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 02 19:20:34 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                         Arrival           
Instance     Reference        Type         Pin     Net        Time        Slack 
             Clock                                                              
--------------------------------------------------------------------------------
LEDG         spi_test|SCK     SB_DFFSS     Q       LEDG_c     0.796       -0.708
rx[7]        spi_test|SCK     SB_DFF       Q       rx[7]      0.796       -0.604
================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                  Required           
Instance     Reference        Type         Pin     Net                 Time         Slack 
             Clock                                                                        
------------------------------------------------------------------------------------------
LEDG         spi_test|SCK     SB_DFFSS     D       LEDG_0              3.856        -0.708
LEDG         spi_test|SCK     SB_DFFSS     S       LEDG_0_sqmuxa_1     3.856        -0.604
rx[7]        spi_test|SCK     SB_DFF       D       rx                  3.856        -0.511
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
LEDG               SB_DFFSS     Q        Out     0.796     0.796       -         
LEDG_c             Net          -        -       1.599     -           2         
LEDG_RNO           SB_LUT4      I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4      O        Out     0.661     3.056       -         
LEDG_0             Net          -        -       1.507     -           1         
LEDG               SB_DFFSS     D        In      -         4.563       -         
=================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.604

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            LEDG / S
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
rx[7]               SB_DFF       Q        Out     0.796     0.796       -         
rx[7]               Net          -        -       1.599     -           2         
LEDG_RNO_0          SB_LUT4      I2       In      -         2.395       -         
LEDG_RNO_0          SB_LUT4      O        Out     0.558     2.953       -         
LEDG_0_sqmuxa_1     Net          -        -       1.507     -           1         
LEDG                SB_DFFSS     S        In      -         4.460       -         
==================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.511

    Number of logic level(s):                1
    Starting point:                          rx[7] / Q
    Ending point:                            rx[7] / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
rx[7]              SB_DFF      Q        Out     0.796     0.796       -         
rx[7]              Net         -        -       1.599     -           2         
rx_RNO[7]          SB_LUT4     I3       In      -         2.395       -         
rx_RNO[7]          SB_LUT4     O        Out     0.465     2.860       -         
rx                 Net         -        -       1.507     -           1         
rx[7]              SB_DFF      D        In      -         4.367       -         
================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          1 use
SB_DFFSS        1 use
SB_LUT4         6 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   2 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 6 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 02 19:20:34 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	6
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	6/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_2/in2" to pin "SS_ibuf_RNIBME_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_2/in1" to pin "SS_ibuf_RNIBME_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_3/in1" to pin "SS_ibuf_RNIBME_0_LC_3/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.8 (sec)

Final Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	6/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 209.85 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 61
used logic cells: 6
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 61
used logic cells: 6
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_15_15_4/in1" to pin "SS_ibuf_RNIBME_0_LC_15_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_15_15_4/in0" to pin "SS_ibuf_RNIBME_0_LC_15_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_15_15_3/in2" to pin "SS_ibuf_RNIBME_LC_15_15_3/lcout" to break the combinatorial loop
Read device time: 6
I1209: Started routing
I1223: Total Nets : 11 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_15_15_4/in3" to pin "SS_ibuf_RNIBME_0_LC_15_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_0_LC_15_15_4/in2" to pin "SS_ibuf_RNIBME_0_LC_15_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SS_ibuf_RNIBME_LC_15_15_3/in3" to pin "SS_ibuf_RNIBME_LC_15_15_3/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
7:23:55 PM
