<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Wed Apr 25 15:35:42 PDT 2018</date>
  <user>jignasap</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2018WW17</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr25</sip_relver>
  <sip_relname>ALL_2018WW17_R1p0_PIcr25</sip_relname>
  <sip_owner>jignasap</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
  <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
 <dd>1. <a href="https://hsdes.intel.com/home/default.html#article?id=1406868164">14068164 , "FWD SNR parnuk((parnuk.parnec_punit_ip_gpsb_parity_disable_2 ->parnuk.parhinfch_cci.gpsbr_nac_snr.gpsbr_nac_snr_inst.cfg_gpsbr_nac_snr_cgctrl[13] ) - Ac_unsync02 violations "</a>:
            parnuk.parnec_punit_ip_gpsb_parity_disable_2 is on X12CLK domain and the signal is connected to NAC_CRO_CLK domain leading to metastable flops.</dd> 
      <dd>2. <a href="https://hsdes.intel.com/home/default.html#article?id=2201682009">2201682009 , "FWD TGL SBR CDC : Missing synchronizer violation at SoC level run "</a>:
            Couple of settings are modified in control file.</dd>
      <dd>3. <a href="https://hsdes.intel.com/home/default.html#article?id=2201961562">2201961562 , "FWD TGL SBR : CDC waiver update - combo_logic violation on sbr_clk_clkreq "</a>:
            CDC waiver updated in this release.</dd> 
      <dd>4. <a href="https://hsdes.intel.com/home/default.html#article?id=1909179888">1909179888 , "FWD SNR parvinfch: mentor GLS failures on the Stuckat patterns due to race condition between the rb and psb signals  "</a>:
            fixed in this release.</dd>
      <dd>5. <a href="https://hsdes.intel.com/home/default.html#article?id=1406990982">1406990982 , "FWD Hierarchical Mcast PID 253 is causing segmentation faults in dynamo's C code plugin"</a>:
            Tested with couple of specs.</dd>
      <dd>6. <a href="https://hsdes.intel.com/home/default.html#article?id=1406941301">1406941301 , "FWD Emu failures -CHA spr "</a>:
            Fixed in this release.</dd>   
      <dd>7. <a href="https://hsdes.intel.com/home/default.html#article?id=1406896941">1406896941 , "FWD Credit leakage on multicast loopback messages in Side Band Router "</a>:
            Fixed in this release.</dd>
      <dd>8. <a href="https://hsdes.intel.com/home/default.html#article?id=1406716354">1406716354 , "FWD (PCR) ADL TFM & HDK requirements - phase 1"</a>:
            Enable for most of the frontend/high priority tools.</dd>
      <dd>9. <a href="https://hsdes.intel.com/home/default.html#article?id=1406716217">1406716217 , "FWD (PCR) Deliver SBR using MAT 1.4.10 TFM "</a>:
            Enabled in this release.</dd>               
      <dd>10. <a href="https://hsdes.intel.com/home/default.html#article?id=1406636360">1406636360 , "Spyglass LINT Enablement for SBR"</a>: 
            Spyglass lint is enabled in this release.</dd>
   </dl>
    
   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<dd> <a href="https://hsdes.intel.com/home/default.html#article?id=1404756803">"SVC does not scale for fabrics with more than 100 nodes" </a>
   </dd>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
<h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
<p>This SBR release uses the "IOSF_SVC_2016WW42" version of SVC in IRR with constraints on hierarchical headers insertion.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip</a></p>
   <p>The first endpoint release with support for parity pins is IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0</a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
