
tracker-v2-stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012d24  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d60  08012de8  08012de8  00022de8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013b48  08013b48  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08013b48  08013b48  00023b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013b50  08013b50  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013b50  08013b50  00023b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013b54  08013b54  00023b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08013b58  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004604  20000220  08013d78  00030220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004824  08013d78  00034824  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030248  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019586  00000000  00000000  0003028b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a7b  00000000  00000000  00049811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017c8  00000000  00000000  0004d290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000129d  00000000  00000000  0004ea58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000191d6  00000000  00000000  0004fcf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f9da  00000000  00000000  00068ecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e4d9  00000000  00000000  000888a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007004  00000000  00000000  00116d80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0011dd84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000220 	.word	0x20000220
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08012dcc 	.word	0x08012dcc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000224 	.word	0x20000224
 8000104:	08012dcc 	.word	0x08012dcc

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 fc9f 	bl	8001d94 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 fbef 	bl	8001c44 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fc91 	bl	8001d94 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fc87 	bl	8001d94 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fc17 	bl	8001cc8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 fc0d 	bl	8001cc8 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fb43 	bl	8000b50 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 facf 	bl	8000a78 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fb35 	bl	8000b50 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fb2b 	bl	8000b50 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fadb 	bl	8000ac4 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fad1 	bl	8000ac4 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			; (mov r8, r8)

08000530 <__aeabi_uldivmod>:
 8000530:	2b00      	cmp	r3, #0
 8000532:	d111      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000534:	2a00      	cmp	r2, #0
 8000536:	d10f      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000538:	2900      	cmp	r1, #0
 800053a:	d100      	bne.n	800053e <__aeabi_uldivmod+0xe>
 800053c:	2800      	cmp	r0, #0
 800053e:	d002      	beq.n	8000546 <__aeabi_uldivmod+0x16>
 8000540:	2100      	movs	r1, #0
 8000542:	43c9      	mvns	r1, r1
 8000544:	0008      	movs	r0, r1
 8000546:	b407      	push	{r0, r1, r2}
 8000548:	4802      	ldr	r0, [pc, #8]	; (8000554 <__aeabi_uldivmod+0x24>)
 800054a:	a102      	add	r1, pc, #8	; (adr r1, 8000554 <__aeabi_uldivmod+0x24>)
 800054c:	1840      	adds	r0, r0, r1
 800054e:	9002      	str	r0, [sp, #8]
 8000550:	bd03      	pop	{r0, r1, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	fffffee9 	.word	0xfffffee9
 8000558:	b403      	push	{r0, r1}
 800055a:	4668      	mov	r0, sp
 800055c:	b501      	push	{r0, lr}
 800055e:	9802      	ldr	r0, [sp, #8]
 8000560:	f000 f8a4 	bl	80006ac <__udivmoddi4>
 8000564:	9b01      	ldr	r3, [sp, #4]
 8000566:	469e      	mov	lr, r3
 8000568:	b002      	add	sp, #8
 800056a:	bc0c      	pop	{r2, r3}
 800056c:	4770      	bx	lr
 800056e:	46c0      	nop			; (mov r8, r8)

08000570 <__aeabi_lmul>:
 8000570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000572:	46ce      	mov	lr, r9
 8000574:	4699      	mov	r9, r3
 8000576:	0c03      	lsrs	r3, r0, #16
 8000578:	469c      	mov	ip, r3
 800057a:	0413      	lsls	r3, r2, #16
 800057c:	4647      	mov	r7, r8
 800057e:	0c1b      	lsrs	r3, r3, #16
 8000580:	001d      	movs	r5, r3
 8000582:	000e      	movs	r6, r1
 8000584:	4661      	mov	r1, ip
 8000586:	0404      	lsls	r4, r0, #16
 8000588:	0c24      	lsrs	r4, r4, #16
 800058a:	b580      	push	{r7, lr}
 800058c:	0007      	movs	r7, r0
 800058e:	0c10      	lsrs	r0, r2, #16
 8000590:	434b      	muls	r3, r1
 8000592:	4365      	muls	r5, r4
 8000594:	4341      	muls	r1, r0
 8000596:	4360      	muls	r0, r4
 8000598:	0c2c      	lsrs	r4, r5, #16
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	1820      	adds	r0, r4, r0
 800059e:	468c      	mov	ip, r1
 80005a0:	4283      	cmp	r3, r0
 80005a2:	d903      	bls.n	80005ac <__aeabi_lmul+0x3c>
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	025b      	lsls	r3, r3, #9
 80005a8:	4698      	mov	r8, r3
 80005aa:	44c4      	add	ip, r8
 80005ac:	4649      	mov	r1, r9
 80005ae:	4379      	muls	r1, r7
 80005b0:	4356      	muls	r6, r2
 80005b2:	0c03      	lsrs	r3, r0, #16
 80005b4:	042d      	lsls	r5, r5, #16
 80005b6:	0c2d      	lsrs	r5, r5, #16
 80005b8:	1989      	adds	r1, r1, r6
 80005ba:	4463      	add	r3, ip
 80005bc:	0400      	lsls	r0, r0, #16
 80005be:	1940      	adds	r0, r0, r5
 80005c0:	18c9      	adds	r1, r1, r3
 80005c2:	bcc0      	pop	{r6, r7}
 80005c4:	46b9      	mov	r9, r7
 80005c6:	46b0      	mov	r8, r6
 80005c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ca:	46c0      	nop			; (mov r8, r8)

080005cc <__aeabi_d2uiz>:
 80005cc:	b570      	push	{r4, r5, r6, lr}
 80005ce:	2200      	movs	r2, #0
 80005d0:	4b0c      	ldr	r3, [pc, #48]	; (8000604 <__aeabi_d2uiz+0x38>)
 80005d2:	0004      	movs	r4, r0
 80005d4:	000d      	movs	r5, r1
 80005d6:	f7ff ff67 	bl	80004a8 <__aeabi_dcmpge>
 80005da:	2800      	cmp	r0, #0
 80005dc:	d104      	bne.n	80005e8 <__aeabi_d2uiz+0x1c>
 80005de:	0020      	movs	r0, r4
 80005e0:	0029      	movs	r1, r5
 80005e2:	f002 fa9d 	bl	8002b20 <__aeabi_d2iz>
 80005e6:	bd70      	pop	{r4, r5, r6, pc}
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <__aeabi_d2uiz+0x38>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	0020      	movs	r0, r4
 80005ee:	0029      	movs	r1, r5
 80005f0:	f001 fef6 	bl	80023e0 <__aeabi_dsub>
 80005f4:	f002 fa94 	bl	8002b20 <__aeabi_d2iz>
 80005f8:	2380      	movs	r3, #128	; 0x80
 80005fa:	061b      	lsls	r3, r3, #24
 80005fc:	469c      	mov	ip, r3
 80005fe:	4460      	add	r0, ip
 8000600:	e7f1      	b.n	80005e6 <__aeabi_d2uiz+0x1a>
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	41e00000 	.word	0x41e00000

08000608 <__aeabi_d2lz>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	0005      	movs	r5, r0
 800060c:	000c      	movs	r4, r1
 800060e:	2200      	movs	r2, #0
 8000610:	2300      	movs	r3, #0
 8000612:	0028      	movs	r0, r5
 8000614:	0021      	movs	r1, r4
 8000616:	f7ff ff29 	bl	800046c <__aeabi_dcmplt>
 800061a:	2800      	cmp	r0, #0
 800061c:	d108      	bne.n	8000630 <__aeabi_d2lz+0x28>
 800061e:	0028      	movs	r0, r5
 8000620:	0021      	movs	r1, r4
 8000622:	f000 f80f 	bl	8000644 <__aeabi_d2ulz>
 8000626:	0002      	movs	r2, r0
 8000628:	000b      	movs	r3, r1
 800062a:	0010      	movs	r0, r2
 800062c:	0019      	movs	r1, r3
 800062e:	bd70      	pop	{r4, r5, r6, pc}
 8000630:	2380      	movs	r3, #128	; 0x80
 8000632:	061b      	lsls	r3, r3, #24
 8000634:	18e1      	adds	r1, r4, r3
 8000636:	0028      	movs	r0, r5
 8000638:	f000 f804 	bl	8000644 <__aeabi_d2ulz>
 800063c:	2300      	movs	r3, #0
 800063e:	4242      	negs	r2, r0
 8000640:	418b      	sbcs	r3, r1
 8000642:	e7f2      	b.n	800062a <__aeabi_d2lz+0x22>

08000644 <__aeabi_d2ulz>:
 8000644:	b570      	push	{r4, r5, r6, lr}
 8000646:	2200      	movs	r2, #0
 8000648:	4b0b      	ldr	r3, [pc, #44]	; (8000678 <__aeabi_d2ulz+0x34>)
 800064a:	000d      	movs	r5, r1
 800064c:	0004      	movs	r4, r0
 800064e:	f001 fc05 	bl	8001e5c <__aeabi_dmul>
 8000652:	f7ff ffbb 	bl	80005cc <__aeabi_d2uiz>
 8000656:	0006      	movs	r6, r0
 8000658:	f002 fac8 	bl	8002bec <__aeabi_ui2d>
 800065c:	2200      	movs	r2, #0
 800065e:	4b07      	ldr	r3, [pc, #28]	; (800067c <__aeabi_d2ulz+0x38>)
 8000660:	f001 fbfc 	bl	8001e5c <__aeabi_dmul>
 8000664:	0002      	movs	r2, r0
 8000666:	000b      	movs	r3, r1
 8000668:	0020      	movs	r0, r4
 800066a:	0029      	movs	r1, r5
 800066c:	f001 feb8 	bl	80023e0 <__aeabi_dsub>
 8000670:	f7ff ffac 	bl	80005cc <__aeabi_d2uiz>
 8000674:	0031      	movs	r1, r6
 8000676:	bd70      	pop	{r4, r5, r6, pc}
 8000678:	3df00000 	.word	0x3df00000
 800067c:	41f00000 	.word	0x41f00000

08000680 <__aeabi_l2d>:
 8000680:	b570      	push	{r4, r5, r6, lr}
 8000682:	0006      	movs	r6, r0
 8000684:	0008      	movs	r0, r1
 8000686:	f002 fa81 	bl	8002b8c <__aeabi_i2d>
 800068a:	2200      	movs	r2, #0
 800068c:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <__aeabi_l2d+0x28>)
 800068e:	f001 fbe5 	bl	8001e5c <__aeabi_dmul>
 8000692:	000d      	movs	r5, r1
 8000694:	0004      	movs	r4, r0
 8000696:	0030      	movs	r0, r6
 8000698:	f002 faa8 	bl	8002bec <__aeabi_ui2d>
 800069c:	002b      	movs	r3, r5
 800069e:	0022      	movs	r2, r4
 80006a0:	f000 fc82 	bl	8000fa8 <__aeabi_dadd>
 80006a4:	bd70      	pop	{r4, r5, r6, pc}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	41f00000 	.word	0x41f00000

080006ac <__udivmoddi4>:
 80006ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ae:	4657      	mov	r7, sl
 80006b0:	464e      	mov	r6, r9
 80006b2:	4645      	mov	r5, r8
 80006b4:	46de      	mov	lr, fp
 80006b6:	b5e0      	push	{r5, r6, r7, lr}
 80006b8:	0004      	movs	r4, r0
 80006ba:	000d      	movs	r5, r1
 80006bc:	4692      	mov	sl, r2
 80006be:	4699      	mov	r9, r3
 80006c0:	b083      	sub	sp, #12
 80006c2:	428b      	cmp	r3, r1
 80006c4:	d830      	bhi.n	8000728 <__udivmoddi4+0x7c>
 80006c6:	d02d      	beq.n	8000724 <__udivmoddi4+0x78>
 80006c8:	4649      	mov	r1, r9
 80006ca:	4650      	mov	r0, sl
 80006cc:	f002 fba0 	bl	8002e10 <__clzdi2>
 80006d0:	0029      	movs	r1, r5
 80006d2:	0006      	movs	r6, r0
 80006d4:	0020      	movs	r0, r4
 80006d6:	f002 fb9b 	bl	8002e10 <__clzdi2>
 80006da:	1a33      	subs	r3, r6, r0
 80006dc:	4698      	mov	r8, r3
 80006de:	3b20      	subs	r3, #32
 80006e0:	d434      	bmi.n	800074c <__udivmoddi4+0xa0>
 80006e2:	469b      	mov	fp, r3
 80006e4:	4653      	mov	r3, sl
 80006e6:	465a      	mov	r2, fp
 80006e8:	4093      	lsls	r3, r2
 80006ea:	4642      	mov	r2, r8
 80006ec:	001f      	movs	r7, r3
 80006ee:	4653      	mov	r3, sl
 80006f0:	4093      	lsls	r3, r2
 80006f2:	001e      	movs	r6, r3
 80006f4:	42af      	cmp	r7, r5
 80006f6:	d83b      	bhi.n	8000770 <__udivmoddi4+0xc4>
 80006f8:	42af      	cmp	r7, r5
 80006fa:	d100      	bne.n	80006fe <__udivmoddi4+0x52>
 80006fc:	e079      	b.n	80007f2 <__udivmoddi4+0x146>
 80006fe:	465b      	mov	r3, fp
 8000700:	1ba4      	subs	r4, r4, r6
 8000702:	41bd      	sbcs	r5, r7
 8000704:	2b00      	cmp	r3, #0
 8000706:	da00      	bge.n	800070a <__udivmoddi4+0x5e>
 8000708:	e076      	b.n	80007f8 <__udivmoddi4+0x14c>
 800070a:	2200      	movs	r2, #0
 800070c:	2300      	movs	r3, #0
 800070e:	9200      	str	r2, [sp, #0]
 8000710:	9301      	str	r3, [sp, #4]
 8000712:	2301      	movs	r3, #1
 8000714:	465a      	mov	r2, fp
 8000716:	4093      	lsls	r3, r2
 8000718:	9301      	str	r3, [sp, #4]
 800071a:	2301      	movs	r3, #1
 800071c:	4642      	mov	r2, r8
 800071e:	4093      	lsls	r3, r2
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	e029      	b.n	8000778 <__udivmoddi4+0xcc>
 8000724:	4282      	cmp	r2, r0
 8000726:	d9cf      	bls.n	80006c8 <__udivmoddi4+0x1c>
 8000728:	2200      	movs	r2, #0
 800072a:	2300      	movs	r3, #0
 800072c:	9200      	str	r2, [sp, #0]
 800072e:	9301      	str	r3, [sp, #4]
 8000730:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <__udivmoddi4+0x8e>
 8000736:	601c      	str	r4, [r3, #0]
 8000738:	605d      	str	r5, [r3, #4]
 800073a:	9800      	ldr	r0, [sp, #0]
 800073c:	9901      	ldr	r1, [sp, #4]
 800073e:	b003      	add	sp, #12
 8000740:	bcf0      	pop	{r4, r5, r6, r7}
 8000742:	46bb      	mov	fp, r7
 8000744:	46b2      	mov	sl, r6
 8000746:	46a9      	mov	r9, r5
 8000748:	46a0      	mov	r8, r4
 800074a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800074c:	4642      	mov	r2, r8
 800074e:	469b      	mov	fp, r3
 8000750:	2320      	movs	r3, #32
 8000752:	1a9b      	subs	r3, r3, r2
 8000754:	4652      	mov	r2, sl
 8000756:	40da      	lsrs	r2, r3
 8000758:	4641      	mov	r1, r8
 800075a:	0013      	movs	r3, r2
 800075c:	464a      	mov	r2, r9
 800075e:	408a      	lsls	r2, r1
 8000760:	0017      	movs	r7, r2
 8000762:	4642      	mov	r2, r8
 8000764:	431f      	orrs	r7, r3
 8000766:	4653      	mov	r3, sl
 8000768:	4093      	lsls	r3, r2
 800076a:	001e      	movs	r6, r3
 800076c:	42af      	cmp	r7, r5
 800076e:	d9c3      	bls.n	80006f8 <__udivmoddi4+0x4c>
 8000770:	2200      	movs	r2, #0
 8000772:	2300      	movs	r3, #0
 8000774:	9200      	str	r2, [sp, #0]
 8000776:	9301      	str	r3, [sp, #4]
 8000778:	4643      	mov	r3, r8
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0d8      	beq.n	8000730 <__udivmoddi4+0x84>
 800077e:	07fb      	lsls	r3, r7, #31
 8000780:	0872      	lsrs	r2, r6, #1
 8000782:	431a      	orrs	r2, r3
 8000784:	4646      	mov	r6, r8
 8000786:	087b      	lsrs	r3, r7, #1
 8000788:	e00e      	b.n	80007a8 <__udivmoddi4+0xfc>
 800078a:	42ab      	cmp	r3, r5
 800078c:	d101      	bne.n	8000792 <__udivmoddi4+0xe6>
 800078e:	42a2      	cmp	r2, r4
 8000790:	d80c      	bhi.n	80007ac <__udivmoddi4+0x100>
 8000792:	1aa4      	subs	r4, r4, r2
 8000794:	419d      	sbcs	r5, r3
 8000796:	2001      	movs	r0, #1
 8000798:	1924      	adds	r4, r4, r4
 800079a:	416d      	adcs	r5, r5
 800079c:	2100      	movs	r1, #0
 800079e:	3e01      	subs	r6, #1
 80007a0:	1824      	adds	r4, r4, r0
 80007a2:	414d      	adcs	r5, r1
 80007a4:	2e00      	cmp	r6, #0
 80007a6:	d006      	beq.n	80007b6 <__udivmoddi4+0x10a>
 80007a8:	42ab      	cmp	r3, r5
 80007aa:	d9ee      	bls.n	800078a <__udivmoddi4+0xde>
 80007ac:	3e01      	subs	r6, #1
 80007ae:	1924      	adds	r4, r4, r4
 80007b0:	416d      	adcs	r5, r5
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	d1f8      	bne.n	80007a8 <__udivmoddi4+0xfc>
 80007b6:	9800      	ldr	r0, [sp, #0]
 80007b8:	9901      	ldr	r1, [sp, #4]
 80007ba:	465b      	mov	r3, fp
 80007bc:	1900      	adds	r0, r0, r4
 80007be:	4169      	adcs	r1, r5
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	db24      	blt.n	800080e <__udivmoddi4+0x162>
 80007c4:	002b      	movs	r3, r5
 80007c6:	465a      	mov	r2, fp
 80007c8:	4644      	mov	r4, r8
 80007ca:	40d3      	lsrs	r3, r2
 80007cc:	002a      	movs	r2, r5
 80007ce:	40e2      	lsrs	r2, r4
 80007d0:	001c      	movs	r4, r3
 80007d2:	465b      	mov	r3, fp
 80007d4:	0015      	movs	r5, r2
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	db2a      	blt.n	8000830 <__udivmoddi4+0x184>
 80007da:	0026      	movs	r6, r4
 80007dc:	409e      	lsls	r6, r3
 80007de:	0033      	movs	r3, r6
 80007e0:	0026      	movs	r6, r4
 80007e2:	4647      	mov	r7, r8
 80007e4:	40be      	lsls	r6, r7
 80007e6:	0032      	movs	r2, r6
 80007e8:	1a80      	subs	r0, r0, r2
 80007ea:	4199      	sbcs	r1, r3
 80007ec:	9000      	str	r0, [sp, #0]
 80007ee:	9101      	str	r1, [sp, #4]
 80007f0:	e79e      	b.n	8000730 <__udivmoddi4+0x84>
 80007f2:	42a3      	cmp	r3, r4
 80007f4:	d8bc      	bhi.n	8000770 <__udivmoddi4+0xc4>
 80007f6:	e782      	b.n	80006fe <__udivmoddi4+0x52>
 80007f8:	4642      	mov	r2, r8
 80007fa:	2320      	movs	r3, #32
 80007fc:	2100      	movs	r1, #0
 80007fe:	1a9b      	subs	r3, r3, r2
 8000800:	2200      	movs	r2, #0
 8000802:	9100      	str	r1, [sp, #0]
 8000804:	9201      	str	r2, [sp, #4]
 8000806:	2201      	movs	r2, #1
 8000808:	40da      	lsrs	r2, r3
 800080a:	9201      	str	r2, [sp, #4]
 800080c:	e785      	b.n	800071a <__udivmoddi4+0x6e>
 800080e:	4642      	mov	r2, r8
 8000810:	2320      	movs	r3, #32
 8000812:	1a9b      	subs	r3, r3, r2
 8000814:	002a      	movs	r2, r5
 8000816:	4646      	mov	r6, r8
 8000818:	409a      	lsls	r2, r3
 800081a:	0023      	movs	r3, r4
 800081c:	40f3      	lsrs	r3, r6
 800081e:	4644      	mov	r4, r8
 8000820:	4313      	orrs	r3, r2
 8000822:	002a      	movs	r2, r5
 8000824:	40e2      	lsrs	r2, r4
 8000826:	001c      	movs	r4, r3
 8000828:	465b      	mov	r3, fp
 800082a:	0015      	movs	r5, r2
 800082c:	2b00      	cmp	r3, #0
 800082e:	dad4      	bge.n	80007da <__udivmoddi4+0x12e>
 8000830:	4642      	mov	r2, r8
 8000832:	002f      	movs	r7, r5
 8000834:	2320      	movs	r3, #32
 8000836:	0026      	movs	r6, r4
 8000838:	4097      	lsls	r7, r2
 800083a:	1a9b      	subs	r3, r3, r2
 800083c:	40de      	lsrs	r6, r3
 800083e:	003b      	movs	r3, r7
 8000840:	4333      	orrs	r3, r6
 8000842:	e7cd      	b.n	80007e0 <__udivmoddi4+0x134>

08000844 <__aeabi_fdiv>:
 8000844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000846:	464f      	mov	r7, r9
 8000848:	4646      	mov	r6, r8
 800084a:	46d6      	mov	lr, sl
 800084c:	0245      	lsls	r5, r0, #9
 800084e:	b5c0      	push	{r6, r7, lr}
 8000850:	0047      	lsls	r7, r0, #1
 8000852:	1c0c      	adds	r4, r1, #0
 8000854:	0a6d      	lsrs	r5, r5, #9
 8000856:	0e3f      	lsrs	r7, r7, #24
 8000858:	0fc6      	lsrs	r6, r0, #31
 800085a:	2f00      	cmp	r7, #0
 800085c:	d100      	bne.n	8000860 <__aeabi_fdiv+0x1c>
 800085e:	e06f      	b.n	8000940 <__aeabi_fdiv+0xfc>
 8000860:	2fff      	cmp	r7, #255	; 0xff
 8000862:	d100      	bne.n	8000866 <__aeabi_fdiv+0x22>
 8000864:	e074      	b.n	8000950 <__aeabi_fdiv+0x10c>
 8000866:	2300      	movs	r3, #0
 8000868:	2280      	movs	r2, #128	; 0x80
 800086a:	4699      	mov	r9, r3
 800086c:	469a      	mov	sl, r3
 800086e:	00ed      	lsls	r5, r5, #3
 8000870:	04d2      	lsls	r2, r2, #19
 8000872:	4315      	orrs	r5, r2
 8000874:	3f7f      	subs	r7, #127	; 0x7f
 8000876:	0263      	lsls	r3, r4, #9
 8000878:	0a5b      	lsrs	r3, r3, #9
 800087a:	4698      	mov	r8, r3
 800087c:	0063      	lsls	r3, r4, #1
 800087e:	0e1b      	lsrs	r3, r3, #24
 8000880:	0fe4      	lsrs	r4, r4, #31
 8000882:	2b00      	cmp	r3, #0
 8000884:	d04d      	beq.n	8000922 <__aeabi_fdiv+0xde>
 8000886:	2bff      	cmp	r3, #255	; 0xff
 8000888:	d045      	beq.n	8000916 <__aeabi_fdiv+0xd2>
 800088a:	4642      	mov	r2, r8
 800088c:	2180      	movs	r1, #128	; 0x80
 800088e:	00d2      	lsls	r2, r2, #3
 8000890:	04c9      	lsls	r1, r1, #19
 8000892:	4311      	orrs	r1, r2
 8000894:	4688      	mov	r8, r1
 8000896:	2200      	movs	r2, #0
 8000898:	3b7f      	subs	r3, #127	; 0x7f
 800089a:	0031      	movs	r1, r6
 800089c:	1aff      	subs	r7, r7, r3
 800089e:	464b      	mov	r3, r9
 80008a0:	4061      	eors	r1, r4
 80008a2:	b2c9      	uxtb	r1, r1
 80008a4:	2b0f      	cmp	r3, #15
 80008a6:	d900      	bls.n	80008aa <__aeabi_fdiv+0x66>
 80008a8:	e0b8      	b.n	8000a1c <__aeabi_fdiv+0x1d8>
 80008aa:	4870      	ldr	r0, [pc, #448]	; (8000a6c <__aeabi_fdiv+0x228>)
 80008ac:	009b      	lsls	r3, r3, #2
 80008ae:	58c3      	ldr	r3, [r0, r3]
 80008b0:	469f      	mov	pc, r3
 80008b2:	2300      	movs	r3, #0
 80008b4:	4698      	mov	r8, r3
 80008b6:	0026      	movs	r6, r4
 80008b8:	4645      	mov	r5, r8
 80008ba:	4692      	mov	sl, r2
 80008bc:	4653      	mov	r3, sl
 80008be:	2b02      	cmp	r3, #2
 80008c0:	d100      	bne.n	80008c4 <__aeabi_fdiv+0x80>
 80008c2:	e08d      	b.n	80009e0 <__aeabi_fdiv+0x19c>
 80008c4:	2b03      	cmp	r3, #3
 80008c6:	d100      	bne.n	80008ca <__aeabi_fdiv+0x86>
 80008c8:	e0a1      	b.n	8000a0e <__aeabi_fdiv+0x1ca>
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d018      	beq.n	8000900 <__aeabi_fdiv+0xbc>
 80008ce:	003b      	movs	r3, r7
 80008d0:	337f      	adds	r3, #127	; 0x7f
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	dd6d      	ble.n	80009b2 <__aeabi_fdiv+0x16e>
 80008d6:	076a      	lsls	r2, r5, #29
 80008d8:	d004      	beq.n	80008e4 <__aeabi_fdiv+0xa0>
 80008da:	220f      	movs	r2, #15
 80008dc:	402a      	ands	r2, r5
 80008de:	2a04      	cmp	r2, #4
 80008e0:	d000      	beq.n	80008e4 <__aeabi_fdiv+0xa0>
 80008e2:	3504      	adds	r5, #4
 80008e4:	012a      	lsls	r2, r5, #4
 80008e6:	d503      	bpl.n	80008f0 <__aeabi_fdiv+0xac>
 80008e8:	4b61      	ldr	r3, [pc, #388]	; (8000a70 <__aeabi_fdiv+0x22c>)
 80008ea:	401d      	ands	r5, r3
 80008ec:	003b      	movs	r3, r7
 80008ee:	3380      	adds	r3, #128	; 0x80
 80008f0:	2bfe      	cmp	r3, #254	; 0xfe
 80008f2:	dd00      	ble.n	80008f6 <__aeabi_fdiv+0xb2>
 80008f4:	e074      	b.n	80009e0 <__aeabi_fdiv+0x19c>
 80008f6:	01aa      	lsls	r2, r5, #6
 80008f8:	0a52      	lsrs	r2, r2, #9
 80008fa:	b2d8      	uxtb	r0, r3
 80008fc:	e002      	b.n	8000904 <__aeabi_fdiv+0xc0>
 80008fe:	000e      	movs	r6, r1
 8000900:	2000      	movs	r0, #0
 8000902:	2200      	movs	r2, #0
 8000904:	05c0      	lsls	r0, r0, #23
 8000906:	07f6      	lsls	r6, r6, #31
 8000908:	4310      	orrs	r0, r2
 800090a:	4330      	orrs	r0, r6
 800090c:	bce0      	pop	{r5, r6, r7}
 800090e:	46ba      	mov	sl, r7
 8000910:	46b1      	mov	r9, r6
 8000912:	46a8      	mov	r8, r5
 8000914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000916:	4643      	mov	r3, r8
 8000918:	2b00      	cmp	r3, #0
 800091a:	d13f      	bne.n	800099c <__aeabi_fdiv+0x158>
 800091c:	2202      	movs	r2, #2
 800091e:	3fff      	subs	r7, #255	; 0xff
 8000920:	e003      	b.n	800092a <__aeabi_fdiv+0xe6>
 8000922:	4643      	mov	r3, r8
 8000924:	2b00      	cmp	r3, #0
 8000926:	d12d      	bne.n	8000984 <__aeabi_fdiv+0x140>
 8000928:	2201      	movs	r2, #1
 800092a:	0031      	movs	r1, r6
 800092c:	464b      	mov	r3, r9
 800092e:	4061      	eors	r1, r4
 8000930:	b2c9      	uxtb	r1, r1
 8000932:	4313      	orrs	r3, r2
 8000934:	2b0f      	cmp	r3, #15
 8000936:	d838      	bhi.n	80009aa <__aeabi_fdiv+0x166>
 8000938:	484e      	ldr	r0, [pc, #312]	; (8000a74 <__aeabi_fdiv+0x230>)
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	58c3      	ldr	r3, [r0, r3]
 800093e:	469f      	mov	pc, r3
 8000940:	2d00      	cmp	r5, #0
 8000942:	d113      	bne.n	800096c <__aeabi_fdiv+0x128>
 8000944:	2304      	movs	r3, #4
 8000946:	4699      	mov	r9, r3
 8000948:	3b03      	subs	r3, #3
 800094a:	2700      	movs	r7, #0
 800094c:	469a      	mov	sl, r3
 800094e:	e792      	b.n	8000876 <__aeabi_fdiv+0x32>
 8000950:	2d00      	cmp	r5, #0
 8000952:	d105      	bne.n	8000960 <__aeabi_fdiv+0x11c>
 8000954:	2308      	movs	r3, #8
 8000956:	4699      	mov	r9, r3
 8000958:	3b06      	subs	r3, #6
 800095a:	27ff      	movs	r7, #255	; 0xff
 800095c:	469a      	mov	sl, r3
 800095e:	e78a      	b.n	8000876 <__aeabi_fdiv+0x32>
 8000960:	230c      	movs	r3, #12
 8000962:	4699      	mov	r9, r3
 8000964:	3b09      	subs	r3, #9
 8000966:	27ff      	movs	r7, #255	; 0xff
 8000968:	469a      	mov	sl, r3
 800096a:	e784      	b.n	8000876 <__aeabi_fdiv+0x32>
 800096c:	0028      	movs	r0, r5
 800096e:	f002 fa31 	bl	8002dd4 <__clzsi2>
 8000972:	2776      	movs	r7, #118	; 0x76
 8000974:	1f43      	subs	r3, r0, #5
 8000976:	409d      	lsls	r5, r3
 8000978:	2300      	movs	r3, #0
 800097a:	427f      	negs	r7, r7
 800097c:	4699      	mov	r9, r3
 800097e:	469a      	mov	sl, r3
 8000980:	1a3f      	subs	r7, r7, r0
 8000982:	e778      	b.n	8000876 <__aeabi_fdiv+0x32>
 8000984:	4640      	mov	r0, r8
 8000986:	f002 fa25 	bl	8002dd4 <__clzsi2>
 800098a:	4642      	mov	r2, r8
 800098c:	1f43      	subs	r3, r0, #5
 800098e:	409a      	lsls	r2, r3
 8000990:	2376      	movs	r3, #118	; 0x76
 8000992:	425b      	negs	r3, r3
 8000994:	4690      	mov	r8, r2
 8000996:	1a1b      	subs	r3, r3, r0
 8000998:	2200      	movs	r2, #0
 800099a:	e77e      	b.n	800089a <__aeabi_fdiv+0x56>
 800099c:	2303      	movs	r3, #3
 800099e:	464a      	mov	r2, r9
 80009a0:	431a      	orrs	r2, r3
 80009a2:	4691      	mov	r9, r2
 80009a4:	33fc      	adds	r3, #252	; 0xfc
 80009a6:	2203      	movs	r2, #3
 80009a8:	e777      	b.n	800089a <__aeabi_fdiv+0x56>
 80009aa:	000e      	movs	r6, r1
 80009ac:	20ff      	movs	r0, #255	; 0xff
 80009ae:	2200      	movs	r2, #0
 80009b0:	e7a8      	b.n	8000904 <__aeabi_fdiv+0xc0>
 80009b2:	2201      	movs	r2, #1
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	2b1b      	cmp	r3, #27
 80009b8:	dca2      	bgt.n	8000900 <__aeabi_fdiv+0xbc>
 80009ba:	379e      	adds	r7, #158	; 0x9e
 80009bc:	002a      	movs	r2, r5
 80009be:	40bd      	lsls	r5, r7
 80009c0:	40da      	lsrs	r2, r3
 80009c2:	1e6b      	subs	r3, r5, #1
 80009c4:	419d      	sbcs	r5, r3
 80009c6:	4315      	orrs	r5, r2
 80009c8:	076a      	lsls	r2, r5, #29
 80009ca:	d004      	beq.n	80009d6 <__aeabi_fdiv+0x192>
 80009cc:	220f      	movs	r2, #15
 80009ce:	402a      	ands	r2, r5
 80009d0:	2a04      	cmp	r2, #4
 80009d2:	d000      	beq.n	80009d6 <__aeabi_fdiv+0x192>
 80009d4:	3504      	adds	r5, #4
 80009d6:	016a      	lsls	r2, r5, #5
 80009d8:	d544      	bpl.n	8000a64 <__aeabi_fdiv+0x220>
 80009da:	2001      	movs	r0, #1
 80009dc:	2200      	movs	r2, #0
 80009de:	e791      	b.n	8000904 <__aeabi_fdiv+0xc0>
 80009e0:	20ff      	movs	r0, #255	; 0xff
 80009e2:	2200      	movs	r2, #0
 80009e4:	e78e      	b.n	8000904 <__aeabi_fdiv+0xc0>
 80009e6:	2280      	movs	r2, #128	; 0x80
 80009e8:	2600      	movs	r6, #0
 80009ea:	20ff      	movs	r0, #255	; 0xff
 80009ec:	03d2      	lsls	r2, r2, #15
 80009ee:	e789      	b.n	8000904 <__aeabi_fdiv+0xc0>
 80009f0:	2300      	movs	r3, #0
 80009f2:	4698      	mov	r8, r3
 80009f4:	2280      	movs	r2, #128	; 0x80
 80009f6:	03d2      	lsls	r2, r2, #15
 80009f8:	4215      	tst	r5, r2
 80009fa:	d008      	beq.n	8000a0e <__aeabi_fdiv+0x1ca>
 80009fc:	4643      	mov	r3, r8
 80009fe:	4213      	tst	r3, r2
 8000a00:	d105      	bne.n	8000a0e <__aeabi_fdiv+0x1ca>
 8000a02:	431a      	orrs	r2, r3
 8000a04:	0252      	lsls	r2, r2, #9
 8000a06:	0026      	movs	r6, r4
 8000a08:	20ff      	movs	r0, #255	; 0xff
 8000a0a:	0a52      	lsrs	r2, r2, #9
 8000a0c:	e77a      	b.n	8000904 <__aeabi_fdiv+0xc0>
 8000a0e:	2280      	movs	r2, #128	; 0x80
 8000a10:	03d2      	lsls	r2, r2, #15
 8000a12:	432a      	orrs	r2, r5
 8000a14:	0252      	lsls	r2, r2, #9
 8000a16:	20ff      	movs	r0, #255	; 0xff
 8000a18:	0a52      	lsrs	r2, r2, #9
 8000a1a:	e773      	b.n	8000904 <__aeabi_fdiv+0xc0>
 8000a1c:	4642      	mov	r2, r8
 8000a1e:	016b      	lsls	r3, r5, #5
 8000a20:	0155      	lsls	r5, r2, #5
 8000a22:	42ab      	cmp	r3, r5
 8000a24:	d21a      	bcs.n	8000a5c <__aeabi_fdiv+0x218>
 8000a26:	201b      	movs	r0, #27
 8000a28:	2200      	movs	r2, #0
 8000a2a:	3f01      	subs	r7, #1
 8000a2c:	2601      	movs	r6, #1
 8000a2e:	001c      	movs	r4, r3
 8000a30:	0052      	lsls	r2, r2, #1
 8000a32:	005b      	lsls	r3, r3, #1
 8000a34:	2c00      	cmp	r4, #0
 8000a36:	db01      	blt.n	8000a3c <__aeabi_fdiv+0x1f8>
 8000a38:	429d      	cmp	r5, r3
 8000a3a:	d801      	bhi.n	8000a40 <__aeabi_fdiv+0x1fc>
 8000a3c:	1b5b      	subs	r3, r3, r5
 8000a3e:	4332      	orrs	r2, r6
 8000a40:	3801      	subs	r0, #1
 8000a42:	2800      	cmp	r0, #0
 8000a44:	d1f3      	bne.n	8000a2e <__aeabi_fdiv+0x1ea>
 8000a46:	1e58      	subs	r0, r3, #1
 8000a48:	4183      	sbcs	r3, r0
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	001d      	movs	r5, r3
 8000a4e:	003b      	movs	r3, r7
 8000a50:	337f      	adds	r3, #127	; 0x7f
 8000a52:	000e      	movs	r6, r1
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	dd00      	ble.n	8000a5a <__aeabi_fdiv+0x216>
 8000a58:	e73d      	b.n	80008d6 <__aeabi_fdiv+0x92>
 8000a5a:	e7aa      	b.n	80009b2 <__aeabi_fdiv+0x16e>
 8000a5c:	201a      	movs	r0, #26
 8000a5e:	2201      	movs	r2, #1
 8000a60:	1b5b      	subs	r3, r3, r5
 8000a62:	e7e3      	b.n	8000a2c <__aeabi_fdiv+0x1e8>
 8000a64:	01aa      	lsls	r2, r5, #6
 8000a66:	2000      	movs	r0, #0
 8000a68:	0a52      	lsrs	r2, r2, #9
 8000a6a:	e74b      	b.n	8000904 <__aeabi_fdiv+0xc0>
 8000a6c:	080130ac 	.word	0x080130ac
 8000a70:	f7ffffff 	.word	0xf7ffffff
 8000a74:	080130ec 	.word	0x080130ec

08000a78 <__eqsf2>:
 8000a78:	b570      	push	{r4, r5, r6, lr}
 8000a7a:	0042      	lsls	r2, r0, #1
 8000a7c:	0245      	lsls	r5, r0, #9
 8000a7e:	024e      	lsls	r6, r1, #9
 8000a80:	004c      	lsls	r4, r1, #1
 8000a82:	0fc3      	lsrs	r3, r0, #31
 8000a84:	0a6d      	lsrs	r5, r5, #9
 8000a86:	2001      	movs	r0, #1
 8000a88:	0e12      	lsrs	r2, r2, #24
 8000a8a:	0a76      	lsrs	r6, r6, #9
 8000a8c:	0e24      	lsrs	r4, r4, #24
 8000a8e:	0fc9      	lsrs	r1, r1, #31
 8000a90:	2aff      	cmp	r2, #255	; 0xff
 8000a92:	d006      	beq.n	8000aa2 <__eqsf2+0x2a>
 8000a94:	2cff      	cmp	r4, #255	; 0xff
 8000a96:	d003      	beq.n	8000aa0 <__eqsf2+0x28>
 8000a98:	42a2      	cmp	r2, r4
 8000a9a:	d101      	bne.n	8000aa0 <__eqsf2+0x28>
 8000a9c:	42b5      	cmp	r5, r6
 8000a9e:	d006      	beq.n	8000aae <__eqsf2+0x36>
 8000aa0:	bd70      	pop	{r4, r5, r6, pc}
 8000aa2:	2d00      	cmp	r5, #0
 8000aa4:	d1fc      	bne.n	8000aa0 <__eqsf2+0x28>
 8000aa6:	2cff      	cmp	r4, #255	; 0xff
 8000aa8:	d1fa      	bne.n	8000aa0 <__eqsf2+0x28>
 8000aaa:	2e00      	cmp	r6, #0
 8000aac:	d1f8      	bne.n	8000aa0 <__eqsf2+0x28>
 8000aae:	428b      	cmp	r3, r1
 8000ab0:	d006      	beq.n	8000ac0 <__eqsf2+0x48>
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	2a00      	cmp	r2, #0
 8000ab6:	d1f3      	bne.n	8000aa0 <__eqsf2+0x28>
 8000ab8:	0028      	movs	r0, r5
 8000aba:	1e43      	subs	r3, r0, #1
 8000abc:	4198      	sbcs	r0, r3
 8000abe:	e7ef      	b.n	8000aa0 <__eqsf2+0x28>
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	e7ed      	b.n	8000aa0 <__eqsf2+0x28>

08000ac4 <__gesf2>:
 8000ac4:	b570      	push	{r4, r5, r6, lr}
 8000ac6:	0042      	lsls	r2, r0, #1
 8000ac8:	0245      	lsls	r5, r0, #9
 8000aca:	024e      	lsls	r6, r1, #9
 8000acc:	004c      	lsls	r4, r1, #1
 8000ace:	0fc3      	lsrs	r3, r0, #31
 8000ad0:	0a6d      	lsrs	r5, r5, #9
 8000ad2:	0e12      	lsrs	r2, r2, #24
 8000ad4:	0a76      	lsrs	r6, r6, #9
 8000ad6:	0e24      	lsrs	r4, r4, #24
 8000ad8:	0fc8      	lsrs	r0, r1, #31
 8000ada:	2aff      	cmp	r2, #255	; 0xff
 8000adc:	d01b      	beq.n	8000b16 <__gesf2+0x52>
 8000ade:	2cff      	cmp	r4, #255	; 0xff
 8000ae0:	d00e      	beq.n	8000b00 <__gesf2+0x3c>
 8000ae2:	2a00      	cmp	r2, #0
 8000ae4:	d11b      	bne.n	8000b1e <__gesf2+0x5a>
 8000ae6:	2c00      	cmp	r4, #0
 8000ae8:	d101      	bne.n	8000aee <__gesf2+0x2a>
 8000aea:	2e00      	cmp	r6, #0
 8000aec:	d01c      	beq.n	8000b28 <__gesf2+0x64>
 8000aee:	2d00      	cmp	r5, #0
 8000af0:	d00c      	beq.n	8000b0c <__gesf2+0x48>
 8000af2:	4283      	cmp	r3, r0
 8000af4:	d01c      	beq.n	8000b30 <__gesf2+0x6c>
 8000af6:	2102      	movs	r1, #2
 8000af8:	1e58      	subs	r0, r3, #1
 8000afa:	4008      	ands	r0, r1
 8000afc:	3801      	subs	r0, #1
 8000afe:	bd70      	pop	{r4, r5, r6, pc}
 8000b00:	2e00      	cmp	r6, #0
 8000b02:	d122      	bne.n	8000b4a <__gesf2+0x86>
 8000b04:	2a00      	cmp	r2, #0
 8000b06:	d1f4      	bne.n	8000af2 <__gesf2+0x2e>
 8000b08:	2d00      	cmp	r5, #0
 8000b0a:	d1f2      	bne.n	8000af2 <__gesf2+0x2e>
 8000b0c:	2800      	cmp	r0, #0
 8000b0e:	d1f6      	bne.n	8000afe <__gesf2+0x3a>
 8000b10:	2001      	movs	r0, #1
 8000b12:	4240      	negs	r0, r0
 8000b14:	e7f3      	b.n	8000afe <__gesf2+0x3a>
 8000b16:	2d00      	cmp	r5, #0
 8000b18:	d117      	bne.n	8000b4a <__gesf2+0x86>
 8000b1a:	2cff      	cmp	r4, #255	; 0xff
 8000b1c:	d0f0      	beq.n	8000b00 <__gesf2+0x3c>
 8000b1e:	2c00      	cmp	r4, #0
 8000b20:	d1e7      	bne.n	8000af2 <__gesf2+0x2e>
 8000b22:	2e00      	cmp	r6, #0
 8000b24:	d1e5      	bne.n	8000af2 <__gesf2+0x2e>
 8000b26:	e7e6      	b.n	8000af6 <__gesf2+0x32>
 8000b28:	2000      	movs	r0, #0
 8000b2a:	2d00      	cmp	r5, #0
 8000b2c:	d0e7      	beq.n	8000afe <__gesf2+0x3a>
 8000b2e:	e7e2      	b.n	8000af6 <__gesf2+0x32>
 8000b30:	42a2      	cmp	r2, r4
 8000b32:	dc05      	bgt.n	8000b40 <__gesf2+0x7c>
 8000b34:	dbea      	blt.n	8000b0c <__gesf2+0x48>
 8000b36:	42b5      	cmp	r5, r6
 8000b38:	d802      	bhi.n	8000b40 <__gesf2+0x7c>
 8000b3a:	d3e7      	bcc.n	8000b0c <__gesf2+0x48>
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	e7de      	b.n	8000afe <__gesf2+0x3a>
 8000b40:	4243      	negs	r3, r0
 8000b42:	4158      	adcs	r0, r3
 8000b44:	0040      	lsls	r0, r0, #1
 8000b46:	3801      	subs	r0, #1
 8000b48:	e7d9      	b.n	8000afe <__gesf2+0x3a>
 8000b4a:	2002      	movs	r0, #2
 8000b4c:	4240      	negs	r0, r0
 8000b4e:	e7d6      	b.n	8000afe <__gesf2+0x3a>

08000b50 <__lesf2>:
 8000b50:	b570      	push	{r4, r5, r6, lr}
 8000b52:	0042      	lsls	r2, r0, #1
 8000b54:	0245      	lsls	r5, r0, #9
 8000b56:	024e      	lsls	r6, r1, #9
 8000b58:	004c      	lsls	r4, r1, #1
 8000b5a:	0fc3      	lsrs	r3, r0, #31
 8000b5c:	0a6d      	lsrs	r5, r5, #9
 8000b5e:	0e12      	lsrs	r2, r2, #24
 8000b60:	0a76      	lsrs	r6, r6, #9
 8000b62:	0e24      	lsrs	r4, r4, #24
 8000b64:	0fc8      	lsrs	r0, r1, #31
 8000b66:	2aff      	cmp	r2, #255	; 0xff
 8000b68:	d00b      	beq.n	8000b82 <__lesf2+0x32>
 8000b6a:	2cff      	cmp	r4, #255	; 0xff
 8000b6c:	d00d      	beq.n	8000b8a <__lesf2+0x3a>
 8000b6e:	2a00      	cmp	r2, #0
 8000b70:	d11f      	bne.n	8000bb2 <__lesf2+0x62>
 8000b72:	2c00      	cmp	r4, #0
 8000b74:	d116      	bne.n	8000ba4 <__lesf2+0x54>
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	d114      	bne.n	8000ba4 <__lesf2+0x54>
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	2d00      	cmp	r5, #0
 8000b7e:	d010      	beq.n	8000ba2 <__lesf2+0x52>
 8000b80:	e009      	b.n	8000b96 <__lesf2+0x46>
 8000b82:	2d00      	cmp	r5, #0
 8000b84:	d10c      	bne.n	8000ba0 <__lesf2+0x50>
 8000b86:	2cff      	cmp	r4, #255	; 0xff
 8000b88:	d113      	bne.n	8000bb2 <__lesf2+0x62>
 8000b8a:	2e00      	cmp	r6, #0
 8000b8c:	d108      	bne.n	8000ba0 <__lesf2+0x50>
 8000b8e:	2a00      	cmp	r2, #0
 8000b90:	d008      	beq.n	8000ba4 <__lesf2+0x54>
 8000b92:	4283      	cmp	r3, r0
 8000b94:	d012      	beq.n	8000bbc <__lesf2+0x6c>
 8000b96:	2102      	movs	r1, #2
 8000b98:	1e58      	subs	r0, r3, #1
 8000b9a:	4008      	ands	r0, r1
 8000b9c:	3801      	subs	r0, #1
 8000b9e:	e000      	b.n	8000ba2 <__lesf2+0x52>
 8000ba0:	2002      	movs	r0, #2
 8000ba2:	bd70      	pop	{r4, r5, r6, pc}
 8000ba4:	2d00      	cmp	r5, #0
 8000ba6:	d1f4      	bne.n	8000b92 <__lesf2+0x42>
 8000ba8:	2800      	cmp	r0, #0
 8000baa:	d1fa      	bne.n	8000ba2 <__lesf2+0x52>
 8000bac:	2001      	movs	r0, #1
 8000bae:	4240      	negs	r0, r0
 8000bb0:	e7f7      	b.n	8000ba2 <__lesf2+0x52>
 8000bb2:	2c00      	cmp	r4, #0
 8000bb4:	d1ed      	bne.n	8000b92 <__lesf2+0x42>
 8000bb6:	2e00      	cmp	r6, #0
 8000bb8:	d1eb      	bne.n	8000b92 <__lesf2+0x42>
 8000bba:	e7ec      	b.n	8000b96 <__lesf2+0x46>
 8000bbc:	42a2      	cmp	r2, r4
 8000bbe:	dc05      	bgt.n	8000bcc <__lesf2+0x7c>
 8000bc0:	dbf2      	blt.n	8000ba8 <__lesf2+0x58>
 8000bc2:	42b5      	cmp	r5, r6
 8000bc4:	d802      	bhi.n	8000bcc <__lesf2+0x7c>
 8000bc6:	d3ef      	bcc.n	8000ba8 <__lesf2+0x58>
 8000bc8:	2000      	movs	r0, #0
 8000bca:	e7ea      	b.n	8000ba2 <__lesf2+0x52>
 8000bcc:	4243      	negs	r3, r0
 8000bce:	4158      	adcs	r0, r3
 8000bd0:	0040      	lsls	r0, r0, #1
 8000bd2:	3801      	subs	r0, #1
 8000bd4:	e7e5      	b.n	8000ba2 <__lesf2+0x52>
 8000bd6:	46c0      	nop			; (mov r8, r8)

08000bd8 <__aeabi_fmul>:
 8000bd8:	0243      	lsls	r3, r0, #9
 8000bda:	0a5b      	lsrs	r3, r3, #9
 8000bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bde:	464f      	mov	r7, r9
 8000be0:	4646      	mov	r6, r8
 8000be2:	4699      	mov	r9, r3
 8000be4:	46d6      	mov	lr, sl
 8000be6:	0fc3      	lsrs	r3, r0, #31
 8000be8:	0045      	lsls	r5, r0, #1
 8000bea:	4698      	mov	r8, r3
 8000bec:	b5c0      	push	{r6, r7, lr}
 8000bee:	464b      	mov	r3, r9
 8000bf0:	1c0f      	adds	r7, r1, #0
 8000bf2:	0e2d      	lsrs	r5, r5, #24
 8000bf4:	d100      	bne.n	8000bf8 <__aeabi_fmul+0x20>
 8000bf6:	e0cb      	b.n	8000d90 <__aeabi_fmul+0x1b8>
 8000bf8:	2dff      	cmp	r5, #255	; 0xff
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_fmul+0x26>
 8000bfc:	e0cf      	b.n	8000d9e <__aeabi_fmul+0x1c6>
 8000bfe:	2280      	movs	r2, #128	; 0x80
 8000c00:	00db      	lsls	r3, r3, #3
 8000c02:	04d2      	lsls	r2, r2, #19
 8000c04:	431a      	orrs	r2, r3
 8000c06:	2300      	movs	r3, #0
 8000c08:	4691      	mov	r9, r2
 8000c0a:	2600      	movs	r6, #0
 8000c0c:	469a      	mov	sl, r3
 8000c0e:	3d7f      	subs	r5, #127	; 0x7f
 8000c10:	027c      	lsls	r4, r7, #9
 8000c12:	007b      	lsls	r3, r7, #1
 8000c14:	0a64      	lsrs	r4, r4, #9
 8000c16:	0e1b      	lsrs	r3, r3, #24
 8000c18:	0fff      	lsrs	r7, r7, #31
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_fmul+0x48>
 8000c1e:	e0a9      	b.n	8000d74 <__aeabi_fmul+0x19c>
 8000c20:	2bff      	cmp	r3, #255	; 0xff
 8000c22:	d011      	beq.n	8000c48 <__aeabi_fmul+0x70>
 8000c24:	2280      	movs	r2, #128	; 0x80
 8000c26:	00e4      	lsls	r4, r4, #3
 8000c28:	04d2      	lsls	r2, r2, #19
 8000c2a:	4314      	orrs	r4, r2
 8000c2c:	4642      	mov	r2, r8
 8000c2e:	3b7f      	subs	r3, #127	; 0x7f
 8000c30:	195b      	adds	r3, r3, r5
 8000c32:	407a      	eors	r2, r7
 8000c34:	2000      	movs	r0, #0
 8000c36:	b2d2      	uxtb	r2, r2
 8000c38:	1c5d      	adds	r5, r3, #1
 8000c3a:	2e0a      	cmp	r6, #10
 8000c3c:	dd13      	ble.n	8000c66 <__aeabi_fmul+0x8e>
 8000c3e:	003a      	movs	r2, r7
 8000c40:	2e0b      	cmp	r6, #11
 8000c42:	d047      	beq.n	8000cd4 <__aeabi_fmul+0xfc>
 8000c44:	4647      	mov	r7, r8
 8000c46:	e03f      	b.n	8000cc8 <__aeabi_fmul+0xf0>
 8000c48:	002b      	movs	r3, r5
 8000c4a:	33ff      	adds	r3, #255	; 0xff
 8000c4c:	2c00      	cmp	r4, #0
 8000c4e:	d11e      	bne.n	8000c8e <__aeabi_fmul+0xb6>
 8000c50:	2202      	movs	r2, #2
 8000c52:	4316      	orrs	r6, r2
 8000c54:	4642      	mov	r2, r8
 8000c56:	3501      	adds	r5, #1
 8000c58:	407a      	eors	r2, r7
 8000c5a:	b2d2      	uxtb	r2, r2
 8000c5c:	35ff      	adds	r5, #255	; 0xff
 8000c5e:	2e0a      	cmp	r6, #10
 8000c60:	dd00      	ble.n	8000c64 <__aeabi_fmul+0x8c>
 8000c62:	e0e4      	b.n	8000e2e <__aeabi_fmul+0x256>
 8000c64:	2002      	movs	r0, #2
 8000c66:	2e02      	cmp	r6, #2
 8000c68:	dc1c      	bgt.n	8000ca4 <__aeabi_fmul+0xcc>
 8000c6a:	3e01      	subs	r6, #1
 8000c6c:	2e01      	cmp	r6, #1
 8000c6e:	d842      	bhi.n	8000cf6 <__aeabi_fmul+0x11e>
 8000c70:	2802      	cmp	r0, #2
 8000c72:	d03d      	beq.n	8000cf0 <__aeabi_fmul+0x118>
 8000c74:	2801      	cmp	r0, #1
 8000c76:	d166      	bne.n	8000d46 <__aeabi_fmul+0x16e>
 8000c78:	2000      	movs	r0, #0
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	05c0      	lsls	r0, r0, #23
 8000c7e:	4308      	orrs	r0, r1
 8000c80:	07d2      	lsls	r2, r2, #31
 8000c82:	4310      	orrs	r0, r2
 8000c84:	bce0      	pop	{r5, r6, r7}
 8000c86:	46ba      	mov	sl, r7
 8000c88:	46b1      	mov	r9, r6
 8000c8a:	46a8      	mov	r8, r5
 8000c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c8e:	2203      	movs	r2, #3
 8000c90:	4316      	orrs	r6, r2
 8000c92:	4642      	mov	r2, r8
 8000c94:	3501      	adds	r5, #1
 8000c96:	407a      	eors	r2, r7
 8000c98:	b2d2      	uxtb	r2, r2
 8000c9a:	35ff      	adds	r5, #255	; 0xff
 8000c9c:	2e0a      	cmp	r6, #10
 8000c9e:	dd00      	ble.n	8000ca2 <__aeabi_fmul+0xca>
 8000ca0:	e0e4      	b.n	8000e6c <__aeabi_fmul+0x294>
 8000ca2:	2003      	movs	r0, #3
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	40b1      	lsls	r1, r6
 8000ca8:	26a6      	movs	r6, #166	; 0xa6
 8000caa:	00f6      	lsls	r6, r6, #3
 8000cac:	4231      	tst	r1, r6
 8000cae:	d10a      	bne.n	8000cc6 <__aeabi_fmul+0xee>
 8000cb0:	2690      	movs	r6, #144	; 0x90
 8000cb2:	00b6      	lsls	r6, r6, #2
 8000cb4:	4231      	tst	r1, r6
 8000cb6:	d116      	bne.n	8000ce6 <__aeabi_fmul+0x10e>
 8000cb8:	3eb9      	subs	r6, #185	; 0xb9
 8000cba:	3eff      	subs	r6, #255	; 0xff
 8000cbc:	420e      	tst	r6, r1
 8000cbe:	d01a      	beq.n	8000cf6 <__aeabi_fmul+0x11e>
 8000cc0:	46a1      	mov	r9, r4
 8000cc2:	4682      	mov	sl, r0
 8000cc4:	e000      	b.n	8000cc8 <__aeabi_fmul+0xf0>
 8000cc6:	0017      	movs	r7, r2
 8000cc8:	4653      	mov	r3, sl
 8000cca:	003a      	movs	r2, r7
 8000ccc:	2b02      	cmp	r3, #2
 8000cce:	d00f      	beq.n	8000cf0 <__aeabi_fmul+0x118>
 8000cd0:	464c      	mov	r4, r9
 8000cd2:	4650      	mov	r0, sl
 8000cd4:	2803      	cmp	r0, #3
 8000cd6:	d1cd      	bne.n	8000c74 <__aeabi_fmul+0x9c>
 8000cd8:	2180      	movs	r1, #128	; 0x80
 8000cda:	03c9      	lsls	r1, r1, #15
 8000cdc:	4321      	orrs	r1, r4
 8000cde:	0249      	lsls	r1, r1, #9
 8000ce0:	20ff      	movs	r0, #255	; 0xff
 8000ce2:	0a49      	lsrs	r1, r1, #9
 8000ce4:	e7ca      	b.n	8000c7c <__aeabi_fmul+0xa4>
 8000ce6:	2180      	movs	r1, #128	; 0x80
 8000ce8:	2200      	movs	r2, #0
 8000cea:	20ff      	movs	r0, #255	; 0xff
 8000cec:	03c9      	lsls	r1, r1, #15
 8000cee:	e7c5      	b.n	8000c7c <__aeabi_fmul+0xa4>
 8000cf0:	20ff      	movs	r0, #255	; 0xff
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	e7c2      	b.n	8000c7c <__aeabi_fmul+0xa4>
 8000cf6:	0c20      	lsrs	r0, r4, #16
 8000cf8:	4649      	mov	r1, r9
 8000cfa:	0424      	lsls	r4, r4, #16
 8000cfc:	0c24      	lsrs	r4, r4, #16
 8000cfe:	0027      	movs	r7, r4
 8000d00:	0c0e      	lsrs	r6, r1, #16
 8000d02:	0409      	lsls	r1, r1, #16
 8000d04:	0c09      	lsrs	r1, r1, #16
 8000d06:	4374      	muls	r4, r6
 8000d08:	434f      	muls	r7, r1
 8000d0a:	4346      	muls	r6, r0
 8000d0c:	4348      	muls	r0, r1
 8000d0e:	0c39      	lsrs	r1, r7, #16
 8000d10:	1900      	adds	r0, r0, r4
 8000d12:	1809      	adds	r1, r1, r0
 8000d14:	428c      	cmp	r4, r1
 8000d16:	d903      	bls.n	8000d20 <__aeabi_fmul+0x148>
 8000d18:	2080      	movs	r0, #128	; 0x80
 8000d1a:	0240      	lsls	r0, r0, #9
 8000d1c:	4684      	mov	ip, r0
 8000d1e:	4466      	add	r6, ip
 8000d20:	043f      	lsls	r7, r7, #16
 8000d22:	0408      	lsls	r0, r1, #16
 8000d24:	0c3f      	lsrs	r7, r7, #16
 8000d26:	19c0      	adds	r0, r0, r7
 8000d28:	0184      	lsls	r4, r0, #6
 8000d2a:	1e67      	subs	r7, r4, #1
 8000d2c:	41bc      	sbcs	r4, r7
 8000d2e:	0c09      	lsrs	r1, r1, #16
 8000d30:	0e80      	lsrs	r0, r0, #26
 8000d32:	1989      	adds	r1, r1, r6
 8000d34:	4304      	orrs	r4, r0
 8000d36:	0189      	lsls	r1, r1, #6
 8000d38:	430c      	orrs	r4, r1
 8000d3a:	0109      	lsls	r1, r1, #4
 8000d3c:	d571      	bpl.n	8000e22 <__aeabi_fmul+0x24a>
 8000d3e:	2301      	movs	r3, #1
 8000d40:	0861      	lsrs	r1, r4, #1
 8000d42:	401c      	ands	r4, r3
 8000d44:	430c      	orrs	r4, r1
 8000d46:	002b      	movs	r3, r5
 8000d48:	337f      	adds	r3, #127	; 0x7f
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	dd51      	ble.n	8000df2 <__aeabi_fmul+0x21a>
 8000d4e:	0761      	lsls	r1, r4, #29
 8000d50:	d004      	beq.n	8000d5c <__aeabi_fmul+0x184>
 8000d52:	210f      	movs	r1, #15
 8000d54:	4021      	ands	r1, r4
 8000d56:	2904      	cmp	r1, #4
 8000d58:	d000      	beq.n	8000d5c <__aeabi_fmul+0x184>
 8000d5a:	3404      	adds	r4, #4
 8000d5c:	0121      	lsls	r1, r4, #4
 8000d5e:	d503      	bpl.n	8000d68 <__aeabi_fmul+0x190>
 8000d60:	4b43      	ldr	r3, [pc, #268]	; (8000e70 <__aeabi_fmul+0x298>)
 8000d62:	401c      	ands	r4, r3
 8000d64:	002b      	movs	r3, r5
 8000d66:	3380      	adds	r3, #128	; 0x80
 8000d68:	2bfe      	cmp	r3, #254	; 0xfe
 8000d6a:	dcc1      	bgt.n	8000cf0 <__aeabi_fmul+0x118>
 8000d6c:	01a1      	lsls	r1, r4, #6
 8000d6e:	0a49      	lsrs	r1, r1, #9
 8000d70:	b2d8      	uxtb	r0, r3
 8000d72:	e783      	b.n	8000c7c <__aeabi_fmul+0xa4>
 8000d74:	2c00      	cmp	r4, #0
 8000d76:	d12c      	bne.n	8000dd2 <__aeabi_fmul+0x1fa>
 8000d78:	2301      	movs	r3, #1
 8000d7a:	4642      	mov	r2, r8
 8000d7c:	431e      	orrs	r6, r3
 8000d7e:	002b      	movs	r3, r5
 8000d80:	407a      	eors	r2, r7
 8000d82:	2001      	movs	r0, #1
 8000d84:	b2d2      	uxtb	r2, r2
 8000d86:	1c5d      	adds	r5, r3, #1
 8000d88:	2e0a      	cmp	r6, #10
 8000d8a:	dd00      	ble.n	8000d8e <__aeabi_fmul+0x1b6>
 8000d8c:	e757      	b.n	8000c3e <__aeabi_fmul+0x66>
 8000d8e:	e76a      	b.n	8000c66 <__aeabi_fmul+0x8e>
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d110      	bne.n	8000db6 <__aeabi_fmul+0x1de>
 8000d94:	2301      	movs	r3, #1
 8000d96:	2604      	movs	r6, #4
 8000d98:	2500      	movs	r5, #0
 8000d9a:	469a      	mov	sl, r3
 8000d9c:	e738      	b.n	8000c10 <__aeabi_fmul+0x38>
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d104      	bne.n	8000dac <__aeabi_fmul+0x1d4>
 8000da2:	2302      	movs	r3, #2
 8000da4:	2608      	movs	r6, #8
 8000da6:	25ff      	movs	r5, #255	; 0xff
 8000da8:	469a      	mov	sl, r3
 8000daa:	e731      	b.n	8000c10 <__aeabi_fmul+0x38>
 8000dac:	2303      	movs	r3, #3
 8000dae:	260c      	movs	r6, #12
 8000db0:	25ff      	movs	r5, #255	; 0xff
 8000db2:	469a      	mov	sl, r3
 8000db4:	e72c      	b.n	8000c10 <__aeabi_fmul+0x38>
 8000db6:	4648      	mov	r0, r9
 8000db8:	f002 f80c 	bl	8002dd4 <__clzsi2>
 8000dbc:	464a      	mov	r2, r9
 8000dbe:	1f43      	subs	r3, r0, #5
 8000dc0:	2576      	movs	r5, #118	; 0x76
 8000dc2:	409a      	lsls	r2, r3
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	426d      	negs	r5, r5
 8000dc8:	4691      	mov	r9, r2
 8000dca:	2600      	movs	r6, #0
 8000dcc:	469a      	mov	sl, r3
 8000dce:	1a2d      	subs	r5, r5, r0
 8000dd0:	e71e      	b.n	8000c10 <__aeabi_fmul+0x38>
 8000dd2:	0020      	movs	r0, r4
 8000dd4:	f001 fffe 	bl	8002dd4 <__clzsi2>
 8000dd8:	4642      	mov	r2, r8
 8000dda:	1f43      	subs	r3, r0, #5
 8000ddc:	409c      	lsls	r4, r3
 8000dde:	1a2b      	subs	r3, r5, r0
 8000de0:	3b76      	subs	r3, #118	; 0x76
 8000de2:	407a      	eors	r2, r7
 8000de4:	2000      	movs	r0, #0
 8000de6:	b2d2      	uxtb	r2, r2
 8000de8:	1c5d      	adds	r5, r3, #1
 8000dea:	2e0a      	cmp	r6, #10
 8000dec:	dd00      	ble.n	8000df0 <__aeabi_fmul+0x218>
 8000dee:	e726      	b.n	8000c3e <__aeabi_fmul+0x66>
 8000df0:	e739      	b.n	8000c66 <__aeabi_fmul+0x8e>
 8000df2:	2101      	movs	r1, #1
 8000df4:	1acb      	subs	r3, r1, r3
 8000df6:	2b1b      	cmp	r3, #27
 8000df8:	dd00      	ble.n	8000dfc <__aeabi_fmul+0x224>
 8000dfa:	e73d      	b.n	8000c78 <__aeabi_fmul+0xa0>
 8000dfc:	359e      	adds	r5, #158	; 0x9e
 8000dfe:	0021      	movs	r1, r4
 8000e00:	40ac      	lsls	r4, r5
 8000e02:	40d9      	lsrs	r1, r3
 8000e04:	1e63      	subs	r3, r4, #1
 8000e06:	419c      	sbcs	r4, r3
 8000e08:	4321      	orrs	r1, r4
 8000e0a:	074b      	lsls	r3, r1, #29
 8000e0c:	d004      	beq.n	8000e18 <__aeabi_fmul+0x240>
 8000e0e:	230f      	movs	r3, #15
 8000e10:	400b      	ands	r3, r1
 8000e12:	2b04      	cmp	r3, #4
 8000e14:	d000      	beq.n	8000e18 <__aeabi_fmul+0x240>
 8000e16:	3104      	adds	r1, #4
 8000e18:	014b      	lsls	r3, r1, #5
 8000e1a:	d504      	bpl.n	8000e26 <__aeabi_fmul+0x24e>
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	2100      	movs	r1, #0
 8000e20:	e72c      	b.n	8000c7c <__aeabi_fmul+0xa4>
 8000e22:	001d      	movs	r5, r3
 8000e24:	e78f      	b.n	8000d46 <__aeabi_fmul+0x16e>
 8000e26:	0189      	lsls	r1, r1, #6
 8000e28:	2000      	movs	r0, #0
 8000e2a:	0a49      	lsrs	r1, r1, #9
 8000e2c:	e726      	b.n	8000c7c <__aeabi_fmul+0xa4>
 8000e2e:	2302      	movs	r3, #2
 8000e30:	2e0f      	cmp	r6, #15
 8000e32:	d10c      	bne.n	8000e4e <__aeabi_fmul+0x276>
 8000e34:	2180      	movs	r1, #128	; 0x80
 8000e36:	464b      	mov	r3, r9
 8000e38:	03c9      	lsls	r1, r1, #15
 8000e3a:	420b      	tst	r3, r1
 8000e3c:	d00d      	beq.n	8000e5a <__aeabi_fmul+0x282>
 8000e3e:	420c      	tst	r4, r1
 8000e40:	d10b      	bne.n	8000e5a <__aeabi_fmul+0x282>
 8000e42:	4321      	orrs	r1, r4
 8000e44:	0249      	lsls	r1, r1, #9
 8000e46:	003a      	movs	r2, r7
 8000e48:	20ff      	movs	r0, #255	; 0xff
 8000e4a:	0a49      	lsrs	r1, r1, #9
 8000e4c:	e716      	b.n	8000c7c <__aeabi_fmul+0xa4>
 8000e4e:	2e0b      	cmp	r6, #11
 8000e50:	d000      	beq.n	8000e54 <__aeabi_fmul+0x27c>
 8000e52:	e6f7      	b.n	8000c44 <__aeabi_fmul+0x6c>
 8000e54:	46a1      	mov	r9, r4
 8000e56:	469a      	mov	sl, r3
 8000e58:	e736      	b.n	8000cc8 <__aeabi_fmul+0xf0>
 8000e5a:	2180      	movs	r1, #128	; 0x80
 8000e5c:	464b      	mov	r3, r9
 8000e5e:	03c9      	lsls	r1, r1, #15
 8000e60:	4319      	orrs	r1, r3
 8000e62:	0249      	lsls	r1, r1, #9
 8000e64:	4642      	mov	r2, r8
 8000e66:	20ff      	movs	r0, #255	; 0xff
 8000e68:	0a49      	lsrs	r1, r1, #9
 8000e6a:	e707      	b.n	8000c7c <__aeabi_fmul+0xa4>
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	e7df      	b.n	8000e30 <__aeabi_fmul+0x258>
 8000e70:	f7ffffff 	.word	0xf7ffffff

08000e74 <__aeabi_i2f>:
 8000e74:	b570      	push	{r4, r5, r6, lr}
 8000e76:	2800      	cmp	r0, #0
 8000e78:	d013      	beq.n	8000ea2 <__aeabi_i2f+0x2e>
 8000e7a:	17c3      	asrs	r3, r0, #31
 8000e7c:	18c5      	adds	r5, r0, r3
 8000e7e:	405d      	eors	r5, r3
 8000e80:	0fc4      	lsrs	r4, r0, #31
 8000e82:	0028      	movs	r0, r5
 8000e84:	f001 ffa6 	bl	8002dd4 <__clzsi2>
 8000e88:	239e      	movs	r3, #158	; 0x9e
 8000e8a:	0001      	movs	r1, r0
 8000e8c:	1a1b      	subs	r3, r3, r0
 8000e8e:	2b96      	cmp	r3, #150	; 0x96
 8000e90:	dc0f      	bgt.n	8000eb2 <__aeabi_i2f+0x3e>
 8000e92:	2808      	cmp	r0, #8
 8000e94:	d031      	beq.n	8000efa <__aeabi_i2f+0x86>
 8000e96:	3908      	subs	r1, #8
 8000e98:	408d      	lsls	r5, r1
 8000e9a:	026d      	lsls	r5, r5, #9
 8000e9c:	0a6d      	lsrs	r5, r5, #9
 8000e9e:	b2d8      	uxtb	r0, r3
 8000ea0:	e002      	b.n	8000ea8 <__aeabi_i2f+0x34>
 8000ea2:	2400      	movs	r4, #0
 8000ea4:	2000      	movs	r0, #0
 8000ea6:	2500      	movs	r5, #0
 8000ea8:	05c0      	lsls	r0, r0, #23
 8000eaa:	4328      	orrs	r0, r5
 8000eac:	07e4      	lsls	r4, r4, #31
 8000eae:	4320      	orrs	r0, r4
 8000eb0:	bd70      	pop	{r4, r5, r6, pc}
 8000eb2:	2b99      	cmp	r3, #153	; 0x99
 8000eb4:	dd0c      	ble.n	8000ed0 <__aeabi_i2f+0x5c>
 8000eb6:	2205      	movs	r2, #5
 8000eb8:	1a12      	subs	r2, r2, r0
 8000eba:	0028      	movs	r0, r5
 8000ebc:	40d0      	lsrs	r0, r2
 8000ebe:	0002      	movs	r2, r0
 8000ec0:	0008      	movs	r0, r1
 8000ec2:	301b      	adds	r0, #27
 8000ec4:	4085      	lsls	r5, r0
 8000ec6:	0028      	movs	r0, r5
 8000ec8:	1e45      	subs	r5, r0, #1
 8000eca:	41a8      	sbcs	r0, r5
 8000ecc:	4302      	orrs	r2, r0
 8000ece:	0015      	movs	r5, r2
 8000ed0:	2905      	cmp	r1, #5
 8000ed2:	dc16      	bgt.n	8000f02 <__aeabi_i2f+0x8e>
 8000ed4:	002a      	movs	r2, r5
 8000ed6:	480f      	ldr	r0, [pc, #60]	; (8000f14 <__aeabi_i2f+0xa0>)
 8000ed8:	4002      	ands	r2, r0
 8000eda:	076e      	lsls	r6, r5, #29
 8000edc:	d009      	beq.n	8000ef2 <__aeabi_i2f+0x7e>
 8000ede:	260f      	movs	r6, #15
 8000ee0:	4035      	ands	r5, r6
 8000ee2:	2d04      	cmp	r5, #4
 8000ee4:	d005      	beq.n	8000ef2 <__aeabi_i2f+0x7e>
 8000ee6:	3204      	adds	r2, #4
 8000ee8:	0155      	lsls	r5, r2, #5
 8000eea:	d502      	bpl.n	8000ef2 <__aeabi_i2f+0x7e>
 8000eec:	239f      	movs	r3, #159	; 0x9f
 8000eee:	4002      	ands	r2, r0
 8000ef0:	1a5b      	subs	r3, r3, r1
 8000ef2:	0192      	lsls	r2, r2, #6
 8000ef4:	0a55      	lsrs	r5, r2, #9
 8000ef6:	b2d8      	uxtb	r0, r3
 8000ef8:	e7d6      	b.n	8000ea8 <__aeabi_i2f+0x34>
 8000efa:	026d      	lsls	r5, r5, #9
 8000efc:	2096      	movs	r0, #150	; 0x96
 8000efe:	0a6d      	lsrs	r5, r5, #9
 8000f00:	e7d2      	b.n	8000ea8 <__aeabi_i2f+0x34>
 8000f02:	1f4a      	subs	r2, r1, #5
 8000f04:	4095      	lsls	r5, r2
 8000f06:	002a      	movs	r2, r5
 8000f08:	4802      	ldr	r0, [pc, #8]	; (8000f14 <__aeabi_i2f+0xa0>)
 8000f0a:	4002      	ands	r2, r0
 8000f0c:	076e      	lsls	r6, r5, #29
 8000f0e:	d0f0      	beq.n	8000ef2 <__aeabi_i2f+0x7e>
 8000f10:	e7e5      	b.n	8000ede <__aeabi_i2f+0x6a>
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	fbffffff 	.word	0xfbffffff

08000f18 <__aeabi_ui2f>:
 8000f18:	b570      	push	{r4, r5, r6, lr}
 8000f1a:	1e04      	subs	r4, r0, #0
 8000f1c:	d00e      	beq.n	8000f3c <__aeabi_ui2f+0x24>
 8000f1e:	f001 ff59 	bl	8002dd4 <__clzsi2>
 8000f22:	239e      	movs	r3, #158	; 0x9e
 8000f24:	0001      	movs	r1, r0
 8000f26:	1a1b      	subs	r3, r3, r0
 8000f28:	2b96      	cmp	r3, #150	; 0x96
 8000f2a:	dc0c      	bgt.n	8000f46 <__aeabi_ui2f+0x2e>
 8000f2c:	2808      	cmp	r0, #8
 8000f2e:	d02c      	beq.n	8000f8a <__aeabi_ui2f+0x72>
 8000f30:	3908      	subs	r1, #8
 8000f32:	408c      	lsls	r4, r1
 8000f34:	0264      	lsls	r4, r4, #9
 8000f36:	0a64      	lsrs	r4, r4, #9
 8000f38:	b2d8      	uxtb	r0, r3
 8000f3a:	e001      	b.n	8000f40 <__aeabi_ui2f+0x28>
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	2400      	movs	r4, #0
 8000f40:	05c0      	lsls	r0, r0, #23
 8000f42:	4320      	orrs	r0, r4
 8000f44:	bd70      	pop	{r4, r5, r6, pc}
 8000f46:	2b99      	cmp	r3, #153	; 0x99
 8000f48:	dd0a      	ble.n	8000f60 <__aeabi_ui2f+0x48>
 8000f4a:	0002      	movs	r2, r0
 8000f4c:	0020      	movs	r0, r4
 8000f4e:	321b      	adds	r2, #27
 8000f50:	4090      	lsls	r0, r2
 8000f52:	0002      	movs	r2, r0
 8000f54:	1e50      	subs	r0, r2, #1
 8000f56:	4182      	sbcs	r2, r0
 8000f58:	2005      	movs	r0, #5
 8000f5a:	1a40      	subs	r0, r0, r1
 8000f5c:	40c4      	lsrs	r4, r0
 8000f5e:	4314      	orrs	r4, r2
 8000f60:	2905      	cmp	r1, #5
 8000f62:	dc16      	bgt.n	8000f92 <__aeabi_ui2f+0x7a>
 8000f64:	0022      	movs	r2, r4
 8000f66:	480f      	ldr	r0, [pc, #60]	; (8000fa4 <__aeabi_ui2f+0x8c>)
 8000f68:	4002      	ands	r2, r0
 8000f6a:	0765      	lsls	r5, r4, #29
 8000f6c:	d009      	beq.n	8000f82 <__aeabi_ui2f+0x6a>
 8000f6e:	250f      	movs	r5, #15
 8000f70:	402c      	ands	r4, r5
 8000f72:	2c04      	cmp	r4, #4
 8000f74:	d005      	beq.n	8000f82 <__aeabi_ui2f+0x6a>
 8000f76:	3204      	adds	r2, #4
 8000f78:	0154      	lsls	r4, r2, #5
 8000f7a:	d502      	bpl.n	8000f82 <__aeabi_ui2f+0x6a>
 8000f7c:	239f      	movs	r3, #159	; 0x9f
 8000f7e:	4002      	ands	r2, r0
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	0192      	lsls	r2, r2, #6
 8000f84:	0a54      	lsrs	r4, r2, #9
 8000f86:	b2d8      	uxtb	r0, r3
 8000f88:	e7da      	b.n	8000f40 <__aeabi_ui2f+0x28>
 8000f8a:	0264      	lsls	r4, r4, #9
 8000f8c:	2096      	movs	r0, #150	; 0x96
 8000f8e:	0a64      	lsrs	r4, r4, #9
 8000f90:	e7d6      	b.n	8000f40 <__aeabi_ui2f+0x28>
 8000f92:	1f4a      	subs	r2, r1, #5
 8000f94:	4094      	lsls	r4, r2
 8000f96:	0022      	movs	r2, r4
 8000f98:	4802      	ldr	r0, [pc, #8]	; (8000fa4 <__aeabi_ui2f+0x8c>)
 8000f9a:	4002      	ands	r2, r0
 8000f9c:	0765      	lsls	r5, r4, #29
 8000f9e:	d0f0      	beq.n	8000f82 <__aeabi_ui2f+0x6a>
 8000fa0:	e7e5      	b.n	8000f6e <__aeabi_ui2f+0x56>
 8000fa2:	46c0      	nop			; (mov r8, r8)
 8000fa4:	fbffffff 	.word	0xfbffffff

08000fa8 <__aeabi_dadd>:
 8000fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000faa:	464f      	mov	r7, r9
 8000fac:	4646      	mov	r6, r8
 8000fae:	46d6      	mov	lr, sl
 8000fb0:	0004      	movs	r4, r0
 8000fb2:	b5c0      	push	{r6, r7, lr}
 8000fb4:	001f      	movs	r7, r3
 8000fb6:	030b      	lsls	r3, r1, #12
 8000fb8:	0010      	movs	r0, r2
 8000fba:	004e      	lsls	r6, r1, #1
 8000fbc:	0a5b      	lsrs	r3, r3, #9
 8000fbe:	0fcd      	lsrs	r5, r1, #31
 8000fc0:	0f61      	lsrs	r1, r4, #29
 8000fc2:	007a      	lsls	r2, r7, #1
 8000fc4:	4319      	orrs	r1, r3
 8000fc6:	00e3      	lsls	r3, r4, #3
 8000fc8:	033c      	lsls	r4, r7, #12
 8000fca:	0fff      	lsrs	r7, r7, #31
 8000fcc:	46bc      	mov	ip, r7
 8000fce:	0a64      	lsrs	r4, r4, #9
 8000fd0:	0f47      	lsrs	r7, r0, #29
 8000fd2:	4327      	orrs	r7, r4
 8000fd4:	0d76      	lsrs	r6, r6, #21
 8000fd6:	0d52      	lsrs	r2, r2, #21
 8000fd8:	00c0      	lsls	r0, r0, #3
 8000fda:	46b9      	mov	r9, r7
 8000fdc:	4680      	mov	r8, r0
 8000fde:	1ab7      	subs	r7, r6, r2
 8000fe0:	4565      	cmp	r5, ip
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_dadd+0x3e>
 8000fe4:	e09b      	b.n	800111e <__aeabi_dadd+0x176>
 8000fe6:	2f00      	cmp	r7, #0
 8000fe8:	dc00      	bgt.n	8000fec <__aeabi_dadd+0x44>
 8000fea:	e084      	b.n	80010f6 <__aeabi_dadd+0x14e>
 8000fec:	2a00      	cmp	r2, #0
 8000fee:	d100      	bne.n	8000ff2 <__aeabi_dadd+0x4a>
 8000ff0:	e0be      	b.n	8001170 <__aeabi_dadd+0x1c8>
 8000ff2:	4ac8      	ldr	r2, [pc, #800]	; (8001314 <__aeabi_dadd+0x36c>)
 8000ff4:	4296      	cmp	r6, r2
 8000ff6:	d100      	bne.n	8000ffa <__aeabi_dadd+0x52>
 8000ff8:	e124      	b.n	8001244 <__aeabi_dadd+0x29c>
 8000ffa:	2280      	movs	r2, #128	; 0x80
 8000ffc:	464c      	mov	r4, r9
 8000ffe:	0412      	lsls	r2, r2, #16
 8001000:	4314      	orrs	r4, r2
 8001002:	46a1      	mov	r9, r4
 8001004:	2f38      	cmp	r7, #56	; 0x38
 8001006:	dd00      	ble.n	800100a <__aeabi_dadd+0x62>
 8001008:	e167      	b.n	80012da <__aeabi_dadd+0x332>
 800100a:	2f1f      	cmp	r7, #31
 800100c:	dd00      	ble.n	8001010 <__aeabi_dadd+0x68>
 800100e:	e1d6      	b.n	80013be <__aeabi_dadd+0x416>
 8001010:	2220      	movs	r2, #32
 8001012:	464c      	mov	r4, r9
 8001014:	1bd2      	subs	r2, r2, r7
 8001016:	4094      	lsls	r4, r2
 8001018:	46a2      	mov	sl, r4
 800101a:	4644      	mov	r4, r8
 800101c:	40fc      	lsrs	r4, r7
 800101e:	0020      	movs	r0, r4
 8001020:	4654      	mov	r4, sl
 8001022:	4304      	orrs	r4, r0
 8001024:	4640      	mov	r0, r8
 8001026:	4090      	lsls	r0, r2
 8001028:	1e42      	subs	r2, r0, #1
 800102a:	4190      	sbcs	r0, r2
 800102c:	464a      	mov	r2, r9
 800102e:	40fa      	lsrs	r2, r7
 8001030:	4304      	orrs	r4, r0
 8001032:	1a89      	subs	r1, r1, r2
 8001034:	1b1c      	subs	r4, r3, r4
 8001036:	42a3      	cmp	r3, r4
 8001038:	4192      	sbcs	r2, r2
 800103a:	4252      	negs	r2, r2
 800103c:	1a8b      	subs	r3, r1, r2
 800103e:	469a      	mov	sl, r3
 8001040:	4653      	mov	r3, sl
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	d400      	bmi.n	8001048 <__aeabi_dadd+0xa0>
 8001046:	e0d4      	b.n	80011f2 <__aeabi_dadd+0x24a>
 8001048:	4653      	mov	r3, sl
 800104a:	025a      	lsls	r2, r3, #9
 800104c:	0a53      	lsrs	r3, r2, #9
 800104e:	469a      	mov	sl, r3
 8001050:	4653      	mov	r3, sl
 8001052:	2b00      	cmp	r3, #0
 8001054:	d100      	bne.n	8001058 <__aeabi_dadd+0xb0>
 8001056:	e104      	b.n	8001262 <__aeabi_dadd+0x2ba>
 8001058:	4650      	mov	r0, sl
 800105a:	f001 febb 	bl	8002dd4 <__clzsi2>
 800105e:	0003      	movs	r3, r0
 8001060:	3b08      	subs	r3, #8
 8001062:	2220      	movs	r2, #32
 8001064:	0020      	movs	r0, r4
 8001066:	1ad2      	subs	r2, r2, r3
 8001068:	4651      	mov	r1, sl
 800106a:	40d0      	lsrs	r0, r2
 800106c:	4099      	lsls	r1, r3
 800106e:	0002      	movs	r2, r0
 8001070:	409c      	lsls	r4, r3
 8001072:	430a      	orrs	r2, r1
 8001074:	42b3      	cmp	r3, r6
 8001076:	da00      	bge.n	800107a <__aeabi_dadd+0xd2>
 8001078:	e102      	b.n	8001280 <__aeabi_dadd+0x2d8>
 800107a:	1b9b      	subs	r3, r3, r6
 800107c:	1c59      	adds	r1, r3, #1
 800107e:	291f      	cmp	r1, #31
 8001080:	dd00      	ble.n	8001084 <__aeabi_dadd+0xdc>
 8001082:	e0a7      	b.n	80011d4 <__aeabi_dadd+0x22c>
 8001084:	2320      	movs	r3, #32
 8001086:	0010      	movs	r0, r2
 8001088:	0026      	movs	r6, r4
 800108a:	1a5b      	subs	r3, r3, r1
 800108c:	409c      	lsls	r4, r3
 800108e:	4098      	lsls	r0, r3
 8001090:	40ce      	lsrs	r6, r1
 8001092:	40ca      	lsrs	r2, r1
 8001094:	1e63      	subs	r3, r4, #1
 8001096:	419c      	sbcs	r4, r3
 8001098:	4330      	orrs	r0, r6
 800109a:	4692      	mov	sl, r2
 800109c:	2600      	movs	r6, #0
 800109e:	4304      	orrs	r4, r0
 80010a0:	0763      	lsls	r3, r4, #29
 80010a2:	d009      	beq.n	80010b8 <__aeabi_dadd+0x110>
 80010a4:	230f      	movs	r3, #15
 80010a6:	4023      	ands	r3, r4
 80010a8:	2b04      	cmp	r3, #4
 80010aa:	d005      	beq.n	80010b8 <__aeabi_dadd+0x110>
 80010ac:	1d23      	adds	r3, r4, #4
 80010ae:	42a3      	cmp	r3, r4
 80010b0:	41a4      	sbcs	r4, r4
 80010b2:	4264      	negs	r4, r4
 80010b4:	44a2      	add	sl, r4
 80010b6:	001c      	movs	r4, r3
 80010b8:	4653      	mov	r3, sl
 80010ba:	021b      	lsls	r3, r3, #8
 80010bc:	d400      	bmi.n	80010c0 <__aeabi_dadd+0x118>
 80010be:	e09b      	b.n	80011f8 <__aeabi_dadd+0x250>
 80010c0:	4b94      	ldr	r3, [pc, #592]	; (8001314 <__aeabi_dadd+0x36c>)
 80010c2:	3601      	adds	r6, #1
 80010c4:	429e      	cmp	r6, r3
 80010c6:	d100      	bne.n	80010ca <__aeabi_dadd+0x122>
 80010c8:	e0b8      	b.n	800123c <__aeabi_dadd+0x294>
 80010ca:	4653      	mov	r3, sl
 80010cc:	4992      	ldr	r1, [pc, #584]	; (8001318 <__aeabi_dadd+0x370>)
 80010ce:	08e4      	lsrs	r4, r4, #3
 80010d0:	400b      	ands	r3, r1
 80010d2:	0019      	movs	r1, r3
 80010d4:	075b      	lsls	r3, r3, #29
 80010d6:	4323      	orrs	r3, r4
 80010d8:	0572      	lsls	r2, r6, #21
 80010da:	024c      	lsls	r4, r1, #9
 80010dc:	0b24      	lsrs	r4, r4, #12
 80010de:	0d52      	lsrs	r2, r2, #21
 80010e0:	0512      	lsls	r2, r2, #20
 80010e2:	07ed      	lsls	r5, r5, #31
 80010e4:	4322      	orrs	r2, r4
 80010e6:	432a      	orrs	r2, r5
 80010e8:	0018      	movs	r0, r3
 80010ea:	0011      	movs	r1, r2
 80010ec:	bce0      	pop	{r5, r6, r7}
 80010ee:	46ba      	mov	sl, r7
 80010f0:	46b1      	mov	r9, r6
 80010f2:	46a8      	mov	r8, r5
 80010f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010f6:	2f00      	cmp	r7, #0
 80010f8:	d048      	beq.n	800118c <__aeabi_dadd+0x1e4>
 80010fa:	1b97      	subs	r7, r2, r6
 80010fc:	2e00      	cmp	r6, #0
 80010fe:	d000      	beq.n	8001102 <__aeabi_dadd+0x15a>
 8001100:	e10e      	b.n	8001320 <__aeabi_dadd+0x378>
 8001102:	000c      	movs	r4, r1
 8001104:	431c      	orrs	r4, r3
 8001106:	d100      	bne.n	800110a <__aeabi_dadd+0x162>
 8001108:	e1b7      	b.n	800147a <__aeabi_dadd+0x4d2>
 800110a:	1e7c      	subs	r4, r7, #1
 800110c:	2f01      	cmp	r7, #1
 800110e:	d100      	bne.n	8001112 <__aeabi_dadd+0x16a>
 8001110:	e226      	b.n	8001560 <__aeabi_dadd+0x5b8>
 8001112:	4d80      	ldr	r5, [pc, #512]	; (8001314 <__aeabi_dadd+0x36c>)
 8001114:	42af      	cmp	r7, r5
 8001116:	d100      	bne.n	800111a <__aeabi_dadd+0x172>
 8001118:	e1d5      	b.n	80014c6 <__aeabi_dadd+0x51e>
 800111a:	0027      	movs	r7, r4
 800111c:	e107      	b.n	800132e <__aeabi_dadd+0x386>
 800111e:	2f00      	cmp	r7, #0
 8001120:	dc00      	bgt.n	8001124 <__aeabi_dadd+0x17c>
 8001122:	e0b2      	b.n	800128a <__aeabi_dadd+0x2e2>
 8001124:	2a00      	cmp	r2, #0
 8001126:	d047      	beq.n	80011b8 <__aeabi_dadd+0x210>
 8001128:	4a7a      	ldr	r2, [pc, #488]	; (8001314 <__aeabi_dadd+0x36c>)
 800112a:	4296      	cmp	r6, r2
 800112c:	d100      	bne.n	8001130 <__aeabi_dadd+0x188>
 800112e:	e089      	b.n	8001244 <__aeabi_dadd+0x29c>
 8001130:	2280      	movs	r2, #128	; 0x80
 8001132:	464c      	mov	r4, r9
 8001134:	0412      	lsls	r2, r2, #16
 8001136:	4314      	orrs	r4, r2
 8001138:	46a1      	mov	r9, r4
 800113a:	2f38      	cmp	r7, #56	; 0x38
 800113c:	dc6b      	bgt.n	8001216 <__aeabi_dadd+0x26e>
 800113e:	2f1f      	cmp	r7, #31
 8001140:	dc00      	bgt.n	8001144 <__aeabi_dadd+0x19c>
 8001142:	e16e      	b.n	8001422 <__aeabi_dadd+0x47a>
 8001144:	003a      	movs	r2, r7
 8001146:	4648      	mov	r0, r9
 8001148:	3a20      	subs	r2, #32
 800114a:	40d0      	lsrs	r0, r2
 800114c:	4684      	mov	ip, r0
 800114e:	2f20      	cmp	r7, #32
 8001150:	d007      	beq.n	8001162 <__aeabi_dadd+0x1ba>
 8001152:	2240      	movs	r2, #64	; 0x40
 8001154:	4648      	mov	r0, r9
 8001156:	1bd2      	subs	r2, r2, r7
 8001158:	4090      	lsls	r0, r2
 800115a:	0002      	movs	r2, r0
 800115c:	4640      	mov	r0, r8
 800115e:	4310      	orrs	r0, r2
 8001160:	4680      	mov	r8, r0
 8001162:	4640      	mov	r0, r8
 8001164:	1e42      	subs	r2, r0, #1
 8001166:	4190      	sbcs	r0, r2
 8001168:	4662      	mov	r2, ip
 800116a:	0004      	movs	r4, r0
 800116c:	4314      	orrs	r4, r2
 800116e:	e057      	b.n	8001220 <__aeabi_dadd+0x278>
 8001170:	464a      	mov	r2, r9
 8001172:	4302      	orrs	r2, r0
 8001174:	d100      	bne.n	8001178 <__aeabi_dadd+0x1d0>
 8001176:	e103      	b.n	8001380 <__aeabi_dadd+0x3d8>
 8001178:	1e7a      	subs	r2, r7, #1
 800117a:	2f01      	cmp	r7, #1
 800117c:	d100      	bne.n	8001180 <__aeabi_dadd+0x1d8>
 800117e:	e193      	b.n	80014a8 <__aeabi_dadd+0x500>
 8001180:	4c64      	ldr	r4, [pc, #400]	; (8001314 <__aeabi_dadd+0x36c>)
 8001182:	42a7      	cmp	r7, r4
 8001184:	d100      	bne.n	8001188 <__aeabi_dadd+0x1e0>
 8001186:	e18a      	b.n	800149e <__aeabi_dadd+0x4f6>
 8001188:	0017      	movs	r7, r2
 800118a:	e73b      	b.n	8001004 <__aeabi_dadd+0x5c>
 800118c:	4c63      	ldr	r4, [pc, #396]	; (800131c <__aeabi_dadd+0x374>)
 800118e:	1c72      	adds	r2, r6, #1
 8001190:	4222      	tst	r2, r4
 8001192:	d000      	beq.n	8001196 <__aeabi_dadd+0x1ee>
 8001194:	e0e0      	b.n	8001358 <__aeabi_dadd+0x3b0>
 8001196:	000a      	movs	r2, r1
 8001198:	431a      	orrs	r2, r3
 800119a:	2e00      	cmp	r6, #0
 800119c:	d000      	beq.n	80011a0 <__aeabi_dadd+0x1f8>
 800119e:	e174      	b.n	800148a <__aeabi_dadd+0x4e2>
 80011a0:	2a00      	cmp	r2, #0
 80011a2:	d100      	bne.n	80011a6 <__aeabi_dadd+0x1fe>
 80011a4:	e1d0      	b.n	8001548 <__aeabi_dadd+0x5a0>
 80011a6:	464a      	mov	r2, r9
 80011a8:	4302      	orrs	r2, r0
 80011aa:	d000      	beq.n	80011ae <__aeabi_dadd+0x206>
 80011ac:	e1e3      	b.n	8001576 <__aeabi_dadd+0x5ce>
 80011ae:	074a      	lsls	r2, r1, #29
 80011b0:	08db      	lsrs	r3, r3, #3
 80011b2:	4313      	orrs	r3, r2
 80011b4:	08c9      	lsrs	r1, r1, #3
 80011b6:	e029      	b.n	800120c <__aeabi_dadd+0x264>
 80011b8:	464a      	mov	r2, r9
 80011ba:	4302      	orrs	r2, r0
 80011bc:	d100      	bne.n	80011c0 <__aeabi_dadd+0x218>
 80011be:	e17d      	b.n	80014bc <__aeabi_dadd+0x514>
 80011c0:	1e7a      	subs	r2, r7, #1
 80011c2:	2f01      	cmp	r7, #1
 80011c4:	d100      	bne.n	80011c8 <__aeabi_dadd+0x220>
 80011c6:	e0e0      	b.n	800138a <__aeabi_dadd+0x3e2>
 80011c8:	4c52      	ldr	r4, [pc, #328]	; (8001314 <__aeabi_dadd+0x36c>)
 80011ca:	42a7      	cmp	r7, r4
 80011cc:	d100      	bne.n	80011d0 <__aeabi_dadd+0x228>
 80011ce:	e166      	b.n	800149e <__aeabi_dadd+0x4f6>
 80011d0:	0017      	movs	r7, r2
 80011d2:	e7b2      	b.n	800113a <__aeabi_dadd+0x192>
 80011d4:	0010      	movs	r0, r2
 80011d6:	3b1f      	subs	r3, #31
 80011d8:	40d8      	lsrs	r0, r3
 80011da:	2920      	cmp	r1, #32
 80011dc:	d003      	beq.n	80011e6 <__aeabi_dadd+0x23e>
 80011de:	2340      	movs	r3, #64	; 0x40
 80011e0:	1a5b      	subs	r3, r3, r1
 80011e2:	409a      	lsls	r2, r3
 80011e4:	4314      	orrs	r4, r2
 80011e6:	1e63      	subs	r3, r4, #1
 80011e8:	419c      	sbcs	r4, r3
 80011ea:	2300      	movs	r3, #0
 80011ec:	2600      	movs	r6, #0
 80011ee:	469a      	mov	sl, r3
 80011f0:	4304      	orrs	r4, r0
 80011f2:	0763      	lsls	r3, r4, #29
 80011f4:	d000      	beq.n	80011f8 <__aeabi_dadd+0x250>
 80011f6:	e755      	b.n	80010a4 <__aeabi_dadd+0xfc>
 80011f8:	4652      	mov	r2, sl
 80011fa:	08e3      	lsrs	r3, r4, #3
 80011fc:	0752      	lsls	r2, r2, #29
 80011fe:	4313      	orrs	r3, r2
 8001200:	4652      	mov	r2, sl
 8001202:	0037      	movs	r7, r6
 8001204:	08d1      	lsrs	r1, r2, #3
 8001206:	4a43      	ldr	r2, [pc, #268]	; (8001314 <__aeabi_dadd+0x36c>)
 8001208:	4297      	cmp	r7, r2
 800120a:	d01f      	beq.n	800124c <__aeabi_dadd+0x2a4>
 800120c:	0309      	lsls	r1, r1, #12
 800120e:	057a      	lsls	r2, r7, #21
 8001210:	0b0c      	lsrs	r4, r1, #12
 8001212:	0d52      	lsrs	r2, r2, #21
 8001214:	e764      	b.n	80010e0 <__aeabi_dadd+0x138>
 8001216:	4642      	mov	r2, r8
 8001218:	464c      	mov	r4, r9
 800121a:	4314      	orrs	r4, r2
 800121c:	1e62      	subs	r2, r4, #1
 800121e:	4194      	sbcs	r4, r2
 8001220:	18e4      	adds	r4, r4, r3
 8001222:	429c      	cmp	r4, r3
 8001224:	4192      	sbcs	r2, r2
 8001226:	4252      	negs	r2, r2
 8001228:	4692      	mov	sl, r2
 800122a:	448a      	add	sl, r1
 800122c:	4653      	mov	r3, sl
 800122e:	021b      	lsls	r3, r3, #8
 8001230:	d5df      	bpl.n	80011f2 <__aeabi_dadd+0x24a>
 8001232:	4b38      	ldr	r3, [pc, #224]	; (8001314 <__aeabi_dadd+0x36c>)
 8001234:	3601      	adds	r6, #1
 8001236:	429e      	cmp	r6, r3
 8001238:	d000      	beq.n	800123c <__aeabi_dadd+0x294>
 800123a:	e0b3      	b.n	80013a4 <__aeabi_dadd+0x3fc>
 800123c:	0032      	movs	r2, r6
 800123e:	2400      	movs	r4, #0
 8001240:	2300      	movs	r3, #0
 8001242:	e74d      	b.n	80010e0 <__aeabi_dadd+0x138>
 8001244:	074a      	lsls	r2, r1, #29
 8001246:	08db      	lsrs	r3, r3, #3
 8001248:	4313      	orrs	r3, r2
 800124a:	08c9      	lsrs	r1, r1, #3
 800124c:	001a      	movs	r2, r3
 800124e:	430a      	orrs	r2, r1
 8001250:	d100      	bne.n	8001254 <__aeabi_dadd+0x2ac>
 8001252:	e200      	b.n	8001656 <__aeabi_dadd+0x6ae>
 8001254:	2480      	movs	r4, #128	; 0x80
 8001256:	0324      	lsls	r4, r4, #12
 8001258:	430c      	orrs	r4, r1
 800125a:	0324      	lsls	r4, r4, #12
 800125c:	4a2d      	ldr	r2, [pc, #180]	; (8001314 <__aeabi_dadd+0x36c>)
 800125e:	0b24      	lsrs	r4, r4, #12
 8001260:	e73e      	b.n	80010e0 <__aeabi_dadd+0x138>
 8001262:	0020      	movs	r0, r4
 8001264:	f001 fdb6 	bl	8002dd4 <__clzsi2>
 8001268:	0003      	movs	r3, r0
 800126a:	3318      	adds	r3, #24
 800126c:	2b1f      	cmp	r3, #31
 800126e:	dc00      	bgt.n	8001272 <__aeabi_dadd+0x2ca>
 8001270:	e6f7      	b.n	8001062 <__aeabi_dadd+0xba>
 8001272:	0022      	movs	r2, r4
 8001274:	3808      	subs	r0, #8
 8001276:	4082      	lsls	r2, r0
 8001278:	2400      	movs	r4, #0
 800127a:	42b3      	cmp	r3, r6
 800127c:	db00      	blt.n	8001280 <__aeabi_dadd+0x2d8>
 800127e:	e6fc      	b.n	800107a <__aeabi_dadd+0xd2>
 8001280:	1af6      	subs	r6, r6, r3
 8001282:	4b25      	ldr	r3, [pc, #148]	; (8001318 <__aeabi_dadd+0x370>)
 8001284:	401a      	ands	r2, r3
 8001286:	4692      	mov	sl, r2
 8001288:	e70a      	b.n	80010a0 <__aeabi_dadd+0xf8>
 800128a:	2f00      	cmp	r7, #0
 800128c:	d02b      	beq.n	80012e6 <__aeabi_dadd+0x33e>
 800128e:	1b97      	subs	r7, r2, r6
 8001290:	2e00      	cmp	r6, #0
 8001292:	d100      	bne.n	8001296 <__aeabi_dadd+0x2ee>
 8001294:	e0b8      	b.n	8001408 <__aeabi_dadd+0x460>
 8001296:	4c1f      	ldr	r4, [pc, #124]	; (8001314 <__aeabi_dadd+0x36c>)
 8001298:	42a2      	cmp	r2, r4
 800129a:	d100      	bne.n	800129e <__aeabi_dadd+0x2f6>
 800129c:	e11c      	b.n	80014d8 <__aeabi_dadd+0x530>
 800129e:	2480      	movs	r4, #128	; 0x80
 80012a0:	0424      	lsls	r4, r4, #16
 80012a2:	4321      	orrs	r1, r4
 80012a4:	2f38      	cmp	r7, #56	; 0x38
 80012a6:	dd00      	ble.n	80012aa <__aeabi_dadd+0x302>
 80012a8:	e11e      	b.n	80014e8 <__aeabi_dadd+0x540>
 80012aa:	2f1f      	cmp	r7, #31
 80012ac:	dd00      	ble.n	80012b0 <__aeabi_dadd+0x308>
 80012ae:	e19e      	b.n	80015ee <__aeabi_dadd+0x646>
 80012b0:	2620      	movs	r6, #32
 80012b2:	000c      	movs	r4, r1
 80012b4:	1bf6      	subs	r6, r6, r7
 80012b6:	0018      	movs	r0, r3
 80012b8:	40b3      	lsls	r3, r6
 80012ba:	40b4      	lsls	r4, r6
 80012bc:	40f8      	lsrs	r0, r7
 80012be:	1e5e      	subs	r6, r3, #1
 80012c0:	41b3      	sbcs	r3, r6
 80012c2:	40f9      	lsrs	r1, r7
 80012c4:	4304      	orrs	r4, r0
 80012c6:	431c      	orrs	r4, r3
 80012c8:	4489      	add	r9, r1
 80012ca:	4444      	add	r4, r8
 80012cc:	4544      	cmp	r4, r8
 80012ce:	419b      	sbcs	r3, r3
 80012d0:	425b      	negs	r3, r3
 80012d2:	444b      	add	r3, r9
 80012d4:	469a      	mov	sl, r3
 80012d6:	0016      	movs	r6, r2
 80012d8:	e7a8      	b.n	800122c <__aeabi_dadd+0x284>
 80012da:	4642      	mov	r2, r8
 80012dc:	464c      	mov	r4, r9
 80012de:	4314      	orrs	r4, r2
 80012e0:	1e62      	subs	r2, r4, #1
 80012e2:	4194      	sbcs	r4, r2
 80012e4:	e6a6      	b.n	8001034 <__aeabi_dadd+0x8c>
 80012e6:	4c0d      	ldr	r4, [pc, #52]	; (800131c <__aeabi_dadd+0x374>)
 80012e8:	1c72      	adds	r2, r6, #1
 80012ea:	4222      	tst	r2, r4
 80012ec:	d000      	beq.n	80012f0 <__aeabi_dadd+0x348>
 80012ee:	e0a8      	b.n	8001442 <__aeabi_dadd+0x49a>
 80012f0:	000a      	movs	r2, r1
 80012f2:	431a      	orrs	r2, r3
 80012f4:	2e00      	cmp	r6, #0
 80012f6:	d000      	beq.n	80012fa <__aeabi_dadd+0x352>
 80012f8:	e10a      	b.n	8001510 <__aeabi_dadd+0x568>
 80012fa:	2a00      	cmp	r2, #0
 80012fc:	d100      	bne.n	8001300 <__aeabi_dadd+0x358>
 80012fe:	e15e      	b.n	80015be <__aeabi_dadd+0x616>
 8001300:	464a      	mov	r2, r9
 8001302:	4302      	orrs	r2, r0
 8001304:	d000      	beq.n	8001308 <__aeabi_dadd+0x360>
 8001306:	e161      	b.n	80015cc <__aeabi_dadd+0x624>
 8001308:	074a      	lsls	r2, r1, #29
 800130a:	08db      	lsrs	r3, r3, #3
 800130c:	4313      	orrs	r3, r2
 800130e:	08c9      	lsrs	r1, r1, #3
 8001310:	e77c      	b.n	800120c <__aeabi_dadd+0x264>
 8001312:	46c0      	nop			; (mov r8, r8)
 8001314:	000007ff 	.word	0x000007ff
 8001318:	ff7fffff 	.word	0xff7fffff
 800131c:	000007fe 	.word	0x000007fe
 8001320:	4ccf      	ldr	r4, [pc, #828]	; (8001660 <__aeabi_dadd+0x6b8>)
 8001322:	42a2      	cmp	r2, r4
 8001324:	d100      	bne.n	8001328 <__aeabi_dadd+0x380>
 8001326:	e0ce      	b.n	80014c6 <__aeabi_dadd+0x51e>
 8001328:	2480      	movs	r4, #128	; 0x80
 800132a:	0424      	lsls	r4, r4, #16
 800132c:	4321      	orrs	r1, r4
 800132e:	2f38      	cmp	r7, #56	; 0x38
 8001330:	dc5b      	bgt.n	80013ea <__aeabi_dadd+0x442>
 8001332:	2f1f      	cmp	r7, #31
 8001334:	dd00      	ble.n	8001338 <__aeabi_dadd+0x390>
 8001336:	e0dc      	b.n	80014f2 <__aeabi_dadd+0x54a>
 8001338:	2520      	movs	r5, #32
 800133a:	000c      	movs	r4, r1
 800133c:	1bed      	subs	r5, r5, r7
 800133e:	001e      	movs	r6, r3
 8001340:	40ab      	lsls	r3, r5
 8001342:	40ac      	lsls	r4, r5
 8001344:	40fe      	lsrs	r6, r7
 8001346:	1e5d      	subs	r5, r3, #1
 8001348:	41ab      	sbcs	r3, r5
 800134a:	4334      	orrs	r4, r6
 800134c:	40f9      	lsrs	r1, r7
 800134e:	431c      	orrs	r4, r3
 8001350:	464b      	mov	r3, r9
 8001352:	1a5b      	subs	r3, r3, r1
 8001354:	4699      	mov	r9, r3
 8001356:	e04c      	b.n	80013f2 <__aeabi_dadd+0x44a>
 8001358:	464a      	mov	r2, r9
 800135a:	1a1c      	subs	r4, r3, r0
 800135c:	1a88      	subs	r0, r1, r2
 800135e:	42a3      	cmp	r3, r4
 8001360:	4192      	sbcs	r2, r2
 8001362:	4252      	negs	r2, r2
 8001364:	4692      	mov	sl, r2
 8001366:	0002      	movs	r2, r0
 8001368:	4650      	mov	r0, sl
 800136a:	1a12      	subs	r2, r2, r0
 800136c:	4692      	mov	sl, r2
 800136e:	0212      	lsls	r2, r2, #8
 8001370:	d478      	bmi.n	8001464 <__aeabi_dadd+0x4bc>
 8001372:	4653      	mov	r3, sl
 8001374:	4323      	orrs	r3, r4
 8001376:	d000      	beq.n	800137a <__aeabi_dadd+0x3d2>
 8001378:	e66a      	b.n	8001050 <__aeabi_dadd+0xa8>
 800137a:	2100      	movs	r1, #0
 800137c:	2500      	movs	r5, #0
 800137e:	e745      	b.n	800120c <__aeabi_dadd+0x264>
 8001380:	074a      	lsls	r2, r1, #29
 8001382:	08db      	lsrs	r3, r3, #3
 8001384:	4313      	orrs	r3, r2
 8001386:	08c9      	lsrs	r1, r1, #3
 8001388:	e73d      	b.n	8001206 <__aeabi_dadd+0x25e>
 800138a:	181c      	adds	r4, r3, r0
 800138c:	429c      	cmp	r4, r3
 800138e:	419b      	sbcs	r3, r3
 8001390:	4449      	add	r1, r9
 8001392:	468a      	mov	sl, r1
 8001394:	425b      	negs	r3, r3
 8001396:	449a      	add	sl, r3
 8001398:	4653      	mov	r3, sl
 800139a:	2601      	movs	r6, #1
 800139c:	021b      	lsls	r3, r3, #8
 800139e:	d400      	bmi.n	80013a2 <__aeabi_dadd+0x3fa>
 80013a0:	e727      	b.n	80011f2 <__aeabi_dadd+0x24a>
 80013a2:	2602      	movs	r6, #2
 80013a4:	4652      	mov	r2, sl
 80013a6:	4baf      	ldr	r3, [pc, #700]	; (8001664 <__aeabi_dadd+0x6bc>)
 80013a8:	2101      	movs	r1, #1
 80013aa:	401a      	ands	r2, r3
 80013ac:	0013      	movs	r3, r2
 80013ae:	4021      	ands	r1, r4
 80013b0:	0862      	lsrs	r2, r4, #1
 80013b2:	430a      	orrs	r2, r1
 80013b4:	07dc      	lsls	r4, r3, #31
 80013b6:	085b      	lsrs	r3, r3, #1
 80013b8:	469a      	mov	sl, r3
 80013ba:	4314      	orrs	r4, r2
 80013bc:	e670      	b.n	80010a0 <__aeabi_dadd+0xf8>
 80013be:	003a      	movs	r2, r7
 80013c0:	464c      	mov	r4, r9
 80013c2:	3a20      	subs	r2, #32
 80013c4:	40d4      	lsrs	r4, r2
 80013c6:	46a4      	mov	ip, r4
 80013c8:	2f20      	cmp	r7, #32
 80013ca:	d007      	beq.n	80013dc <__aeabi_dadd+0x434>
 80013cc:	2240      	movs	r2, #64	; 0x40
 80013ce:	4648      	mov	r0, r9
 80013d0:	1bd2      	subs	r2, r2, r7
 80013d2:	4090      	lsls	r0, r2
 80013d4:	0002      	movs	r2, r0
 80013d6:	4640      	mov	r0, r8
 80013d8:	4310      	orrs	r0, r2
 80013da:	4680      	mov	r8, r0
 80013dc:	4640      	mov	r0, r8
 80013de:	1e42      	subs	r2, r0, #1
 80013e0:	4190      	sbcs	r0, r2
 80013e2:	4662      	mov	r2, ip
 80013e4:	0004      	movs	r4, r0
 80013e6:	4314      	orrs	r4, r2
 80013e8:	e624      	b.n	8001034 <__aeabi_dadd+0x8c>
 80013ea:	4319      	orrs	r1, r3
 80013ec:	000c      	movs	r4, r1
 80013ee:	1e63      	subs	r3, r4, #1
 80013f0:	419c      	sbcs	r4, r3
 80013f2:	4643      	mov	r3, r8
 80013f4:	1b1c      	subs	r4, r3, r4
 80013f6:	45a0      	cmp	r8, r4
 80013f8:	419b      	sbcs	r3, r3
 80013fa:	4649      	mov	r1, r9
 80013fc:	425b      	negs	r3, r3
 80013fe:	1acb      	subs	r3, r1, r3
 8001400:	469a      	mov	sl, r3
 8001402:	4665      	mov	r5, ip
 8001404:	0016      	movs	r6, r2
 8001406:	e61b      	b.n	8001040 <__aeabi_dadd+0x98>
 8001408:	000c      	movs	r4, r1
 800140a:	431c      	orrs	r4, r3
 800140c:	d100      	bne.n	8001410 <__aeabi_dadd+0x468>
 800140e:	e0c7      	b.n	80015a0 <__aeabi_dadd+0x5f8>
 8001410:	1e7c      	subs	r4, r7, #1
 8001412:	2f01      	cmp	r7, #1
 8001414:	d100      	bne.n	8001418 <__aeabi_dadd+0x470>
 8001416:	e0f9      	b.n	800160c <__aeabi_dadd+0x664>
 8001418:	4e91      	ldr	r6, [pc, #580]	; (8001660 <__aeabi_dadd+0x6b8>)
 800141a:	42b7      	cmp	r7, r6
 800141c:	d05c      	beq.n	80014d8 <__aeabi_dadd+0x530>
 800141e:	0027      	movs	r7, r4
 8001420:	e740      	b.n	80012a4 <__aeabi_dadd+0x2fc>
 8001422:	2220      	movs	r2, #32
 8001424:	464c      	mov	r4, r9
 8001426:	4640      	mov	r0, r8
 8001428:	1bd2      	subs	r2, r2, r7
 800142a:	4094      	lsls	r4, r2
 800142c:	40f8      	lsrs	r0, r7
 800142e:	4304      	orrs	r4, r0
 8001430:	4640      	mov	r0, r8
 8001432:	4090      	lsls	r0, r2
 8001434:	1e42      	subs	r2, r0, #1
 8001436:	4190      	sbcs	r0, r2
 8001438:	464a      	mov	r2, r9
 800143a:	40fa      	lsrs	r2, r7
 800143c:	4304      	orrs	r4, r0
 800143e:	1889      	adds	r1, r1, r2
 8001440:	e6ee      	b.n	8001220 <__aeabi_dadd+0x278>
 8001442:	4c87      	ldr	r4, [pc, #540]	; (8001660 <__aeabi_dadd+0x6b8>)
 8001444:	42a2      	cmp	r2, r4
 8001446:	d100      	bne.n	800144a <__aeabi_dadd+0x4a2>
 8001448:	e6f9      	b.n	800123e <__aeabi_dadd+0x296>
 800144a:	1818      	adds	r0, r3, r0
 800144c:	4298      	cmp	r0, r3
 800144e:	419b      	sbcs	r3, r3
 8001450:	4449      	add	r1, r9
 8001452:	425b      	negs	r3, r3
 8001454:	18cb      	adds	r3, r1, r3
 8001456:	07dc      	lsls	r4, r3, #31
 8001458:	0840      	lsrs	r0, r0, #1
 800145a:	085b      	lsrs	r3, r3, #1
 800145c:	469a      	mov	sl, r3
 800145e:	0016      	movs	r6, r2
 8001460:	4304      	orrs	r4, r0
 8001462:	e6c6      	b.n	80011f2 <__aeabi_dadd+0x24a>
 8001464:	4642      	mov	r2, r8
 8001466:	1ad4      	subs	r4, r2, r3
 8001468:	45a0      	cmp	r8, r4
 800146a:	4180      	sbcs	r0, r0
 800146c:	464b      	mov	r3, r9
 800146e:	4240      	negs	r0, r0
 8001470:	1a59      	subs	r1, r3, r1
 8001472:	1a0b      	subs	r3, r1, r0
 8001474:	469a      	mov	sl, r3
 8001476:	4665      	mov	r5, ip
 8001478:	e5ea      	b.n	8001050 <__aeabi_dadd+0xa8>
 800147a:	464b      	mov	r3, r9
 800147c:	464a      	mov	r2, r9
 800147e:	08c0      	lsrs	r0, r0, #3
 8001480:	075b      	lsls	r3, r3, #29
 8001482:	4665      	mov	r5, ip
 8001484:	4303      	orrs	r3, r0
 8001486:	08d1      	lsrs	r1, r2, #3
 8001488:	e6bd      	b.n	8001206 <__aeabi_dadd+0x25e>
 800148a:	2a00      	cmp	r2, #0
 800148c:	d000      	beq.n	8001490 <__aeabi_dadd+0x4e8>
 800148e:	e08e      	b.n	80015ae <__aeabi_dadd+0x606>
 8001490:	464b      	mov	r3, r9
 8001492:	4303      	orrs	r3, r0
 8001494:	d117      	bne.n	80014c6 <__aeabi_dadd+0x51e>
 8001496:	2180      	movs	r1, #128	; 0x80
 8001498:	2500      	movs	r5, #0
 800149a:	0309      	lsls	r1, r1, #12
 800149c:	e6da      	b.n	8001254 <__aeabi_dadd+0x2ac>
 800149e:	074a      	lsls	r2, r1, #29
 80014a0:	08db      	lsrs	r3, r3, #3
 80014a2:	4313      	orrs	r3, r2
 80014a4:	08c9      	lsrs	r1, r1, #3
 80014a6:	e6d1      	b.n	800124c <__aeabi_dadd+0x2a4>
 80014a8:	1a1c      	subs	r4, r3, r0
 80014aa:	464a      	mov	r2, r9
 80014ac:	42a3      	cmp	r3, r4
 80014ae:	419b      	sbcs	r3, r3
 80014b0:	1a89      	subs	r1, r1, r2
 80014b2:	425b      	negs	r3, r3
 80014b4:	1acb      	subs	r3, r1, r3
 80014b6:	469a      	mov	sl, r3
 80014b8:	2601      	movs	r6, #1
 80014ba:	e5c1      	b.n	8001040 <__aeabi_dadd+0x98>
 80014bc:	074a      	lsls	r2, r1, #29
 80014be:	08db      	lsrs	r3, r3, #3
 80014c0:	4313      	orrs	r3, r2
 80014c2:	08c9      	lsrs	r1, r1, #3
 80014c4:	e69f      	b.n	8001206 <__aeabi_dadd+0x25e>
 80014c6:	4643      	mov	r3, r8
 80014c8:	08d8      	lsrs	r0, r3, #3
 80014ca:	464b      	mov	r3, r9
 80014cc:	464a      	mov	r2, r9
 80014ce:	075b      	lsls	r3, r3, #29
 80014d0:	4665      	mov	r5, ip
 80014d2:	4303      	orrs	r3, r0
 80014d4:	08d1      	lsrs	r1, r2, #3
 80014d6:	e6b9      	b.n	800124c <__aeabi_dadd+0x2a4>
 80014d8:	4643      	mov	r3, r8
 80014da:	08d8      	lsrs	r0, r3, #3
 80014dc:	464b      	mov	r3, r9
 80014de:	464a      	mov	r2, r9
 80014e0:	075b      	lsls	r3, r3, #29
 80014e2:	4303      	orrs	r3, r0
 80014e4:	08d1      	lsrs	r1, r2, #3
 80014e6:	e6b1      	b.n	800124c <__aeabi_dadd+0x2a4>
 80014e8:	4319      	orrs	r1, r3
 80014ea:	000c      	movs	r4, r1
 80014ec:	1e63      	subs	r3, r4, #1
 80014ee:	419c      	sbcs	r4, r3
 80014f0:	e6eb      	b.n	80012ca <__aeabi_dadd+0x322>
 80014f2:	003c      	movs	r4, r7
 80014f4:	000d      	movs	r5, r1
 80014f6:	3c20      	subs	r4, #32
 80014f8:	40e5      	lsrs	r5, r4
 80014fa:	2f20      	cmp	r7, #32
 80014fc:	d003      	beq.n	8001506 <__aeabi_dadd+0x55e>
 80014fe:	2440      	movs	r4, #64	; 0x40
 8001500:	1be4      	subs	r4, r4, r7
 8001502:	40a1      	lsls	r1, r4
 8001504:	430b      	orrs	r3, r1
 8001506:	001c      	movs	r4, r3
 8001508:	1e63      	subs	r3, r4, #1
 800150a:	419c      	sbcs	r4, r3
 800150c:	432c      	orrs	r4, r5
 800150e:	e770      	b.n	80013f2 <__aeabi_dadd+0x44a>
 8001510:	2a00      	cmp	r2, #0
 8001512:	d0e1      	beq.n	80014d8 <__aeabi_dadd+0x530>
 8001514:	464a      	mov	r2, r9
 8001516:	4302      	orrs	r2, r0
 8001518:	d0c1      	beq.n	800149e <__aeabi_dadd+0x4f6>
 800151a:	074a      	lsls	r2, r1, #29
 800151c:	08db      	lsrs	r3, r3, #3
 800151e:	4313      	orrs	r3, r2
 8001520:	2280      	movs	r2, #128	; 0x80
 8001522:	08c9      	lsrs	r1, r1, #3
 8001524:	0312      	lsls	r2, r2, #12
 8001526:	4211      	tst	r1, r2
 8001528:	d008      	beq.n	800153c <__aeabi_dadd+0x594>
 800152a:	4648      	mov	r0, r9
 800152c:	08c4      	lsrs	r4, r0, #3
 800152e:	4214      	tst	r4, r2
 8001530:	d104      	bne.n	800153c <__aeabi_dadd+0x594>
 8001532:	4643      	mov	r3, r8
 8001534:	0021      	movs	r1, r4
 8001536:	08db      	lsrs	r3, r3, #3
 8001538:	0742      	lsls	r2, r0, #29
 800153a:	4313      	orrs	r3, r2
 800153c:	0f5a      	lsrs	r2, r3, #29
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	0752      	lsls	r2, r2, #29
 8001542:	08db      	lsrs	r3, r3, #3
 8001544:	4313      	orrs	r3, r2
 8001546:	e681      	b.n	800124c <__aeabi_dadd+0x2a4>
 8001548:	464b      	mov	r3, r9
 800154a:	4303      	orrs	r3, r0
 800154c:	d100      	bne.n	8001550 <__aeabi_dadd+0x5a8>
 800154e:	e714      	b.n	800137a <__aeabi_dadd+0x3d2>
 8001550:	464b      	mov	r3, r9
 8001552:	464a      	mov	r2, r9
 8001554:	08c0      	lsrs	r0, r0, #3
 8001556:	075b      	lsls	r3, r3, #29
 8001558:	4665      	mov	r5, ip
 800155a:	4303      	orrs	r3, r0
 800155c:	08d1      	lsrs	r1, r2, #3
 800155e:	e655      	b.n	800120c <__aeabi_dadd+0x264>
 8001560:	1ac4      	subs	r4, r0, r3
 8001562:	45a0      	cmp	r8, r4
 8001564:	4180      	sbcs	r0, r0
 8001566:	464b      	mov	r3, r9
 8001568:	4240      	negs	r0, r0
 800156a:	1a59      	subs	r1, r3, r1
 800156c:	1a0b      	subs	r3, r1, r0
 800156e:	469a      	mov	sl, r3
 8001570:	4665      	mov	r5, ip
 8001572:	2601      	movs	r6, #1
 8001574:	e564      	b.n	8001040 <__aeabi_dadd+0x98>
 8001576:	1a1c      	subs	r4, r3, r0
 8001578:	464a      	mov	r2, r9
 800157a:	42a3      	cmp	r3, r4
 800157c:	4180      	sbcs	r0, r0
 800157e:	1a8a      	subs	r2, r1, r2
 8001580:	4240      	negs	r0, r0
 8001582:	1a12      	subs	r2, r2, r0
 8001584:	4692      	mov	sl, r2
 8001586:	0212      	lsls	r2, r2, #8
 8001588:	d549      	bpl.n	800161e <__aeabi_dadd+0x676>
 800158a:	4642      	mov	r2, r8
 800158c:	1ad4      	subs	r4, r2, r3
 800158e:	45a0      	cmp	r8, r4
 8001590:	4180      	sbcs	r0, r0
 8001592:	464b      	mov	r3, r9
 8001594:	4240      	negs	r0, r0
 8001596:	1a59      	subs	r1, r3, r1
 8001598:	1a0b      	subs	r3, r1, r0
 800159a:	469a      	mov	sl, r3
 800159c:	4665      	mov	r5, ip
 800159e:	e57f      	b.n	80010a0 <__aeabi_dadd+0xf8>
 80015a0:	464b      	mov	r3, r9
 80015a2:	464a      	mov	r2, r9
 80015a4:	08c0      	lsrs	r0, r0, #3
 80015a6:	075b      	lsls	r3, r3, #29
 80015a8:	4303      	orrs	r3, r0
 80015aa:	08d1      	lsrs	r1, r2, #3
 80015ac:	e62b      	b.n	8001206 <__aeabi_dadd+0x25e>
 80015ae:	464a      	mov	r2, r9
 80015b0:	08db      	lsrs	r3, r3, #3
 80015b2:	4302      	orrs	r2, r0
 80015b4:	d138      	bne.n	8001628 <__aeabi_dadd+0x680>
 80015b6:	074a      	lsls	r2, r1, #29
 80015b8:	4313      	orrs	r3, r2
 80015ba:	08c9      	lsrs	r1, r1, #3
 80015bc:	e646      	b.n	800124c <__aeabi_dadd+0x2a4>
 80015be:	464b      	mov	r3, r9
 80015c0:	464a      	mov	r2, r9
 80015c2:	08c0      	lsrs	r0, r0, #3
 80015c4:	075b      	lsls	r3, r3, #29
 80015c6:	4303      	orrs	r3, r0
 80015c8:	08d1      	lsrs	r1, r2, #3
 80015ca:	e61f      	b.n	800120c <__aeabi_dadd+0x264>
 80015cc:	181c      	adds	r4, r3, r0
 80015ce:	429c      	cmp	r4, r3
 80015d0:	419b      	sbcs	r3, r3
 80015d2:	4449      	add	r1, r9
 80015d4:	468a      	mov	sl, r1
 80015d6:	425b      	negs	r3, r3
 80015d8:	449a      	add	sl, r3
 80015da:	4653      	mov	r3, sl
 80015dc:	021b      	lsls	r3, r3, #8
 80015de:	d400      	bmi.n	80015e2 <__aeabi_dadd+0x63a>
 80015e0:	e607      	b.n	80011f2 <__aeabi_dadd+0x24a>
 80015e2:	4652      	mov	r2, sl
 80015e4:	4b1f      	ldr	r3, [pc, #124]	; (8001664 <__aeabi_dadd+0x6bc>)
 80015e6:	2601      	movs	r6, #1
 80015e8:	401a      	ands	r2, r3
 80015ea:	4692      	mov	sl, r2
 80015ec:	e601      	b.n	80011f2 <__aeabi_dadd+0x24a>
 80015ee:	003c      	movs	r4, r7
 80015f0:	000e      	movs	r6, r1
 80015f2:	3c20      	subs	r4, #32
 80015f4:	40e6      	lsrs	r6, r4
 80015f6:	2f20      	cmp	r7, #32
 80015f8:	d003      	beq.n	8001602 <__aeabi_dadd+0x65a>
 80015fa:	2440      	movs	r4, #64	; 0x40
 80015fc:	1be4      	subs	r4, r4, r7
 80015fe:	40a1      	lsls	r1, r4
 8001600:	430b      	orrs	r3, r1
 8001602:	001c      	movs	r4, r3
 8001604:	1e63      	subs	r3, r4, #1
 8001606:	419c      	sbcs	r4, r3
 8001608:	4334      	orrs	r4, r6
 800160a:	e65e      	b.n	80012ca <__aeabi_dadd+0x322>
 800160c:	4443      	add	r3, r8
 800160e:	4283      	cmp	r3, r0
 8001610:	4180      	sbcs	r0, r0
 8001612:	4449      	add	r1, r9
 8001614:	468a      	mov	sl, r1
 8001616:	4240      	negs	r0, r0
 8001618:	001c      	movs	r4, r3
 800161a:	4482      	add	sl, r0
 800161c:	e6bc      	b.n	8001398 <__aeabi_dadd+0x3f0>
 800161e:	4653      	mov	r3, sl
 8001620:	4323      	orrs	r3, r4
 8001622:	d100      	bne.n	8001626 <__aeabi_dadd+0x67e>
 8001624:	e6a9      	b.n	800137a <__aeabi_dadd+0x3d2>
 8001626:	e5e4      	b.n	80011f2 <__aeabi_dadd+0x24a>
 8001628:	074a      	lsls	r2, r1, #29
 800162a:	4313      	orrs	r3, r2
 800162c:	2280      	movs	r2, #128	; 0x80
 800162e:	08c9      	lsrs	r1, r1, #3
 8001630:	0312      	lsls	r2, r2, #12
 8001632:	4211      	tst	r1, r2
 8001634:	d009      	beq.n	800164a <__aeabi_dadd+0x6a2>
 8001636:	4648      	mov	r0, r9
 8001638:	08c4      	lsrs	r4, r0, #3
 800163a:	4214      	tst	r4, r2
 800163c:	d105      	bne.n	800164a <__aeabi_dadd+0x6a2>
 800163e:	4643      	mov	r3, r8
 8001640:	4665      	mov	r5, ip
 8001642:	0021      	movs	r1, r4
 8001644:	08db      	lsrs	r3, r3, #3
 8001646:	0742      	lsls	r2, r0, #29
 8001648:	4313      	orrs	r3, r2
 800164a:	0f5a      	lsrs	r2, r3, #29
 800164c:	00db      	lsls	r3, r3, #3
 800164e:	08db      	lsrs	r3, r3, #3
 8001650:	0752      	lsls	r2, r2, #29
 8001652:	4313      	orrs	r3, r2
 8001654:	e5fa      	b.n	800124c <__aeabi_dadd+0x2a4>
 8001656:	2300      	movs	r3, #0
 8001658:	4a01      	ldr	r2, [pc, #4]	; (8001660 <__aeabi_dadd+0x6b8>)
 800165a:	001c      	movs	r4, r3
 800165c:	e540      	b.n	80010e0 <__aeabi_dadd+0x138>
 800165e:	46c0      	nop			; (mov r8, r8)
 8001660:	000007ff 	.word	0x000007ff
 8001664:	ff7fffff 	.word	0xff7fffff

08001668 <__aeabi_ddiv>:
 8001668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166a:	4657      	mov	r7, sl
 800166c:	464e      	mov	r6, r9
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	b5e0      	push	{r5, r6, r7, lr}
 8001674:	030c      	lsls	r4, r1, #12
 8001676:	001f      	movs	r7, r3
 8001678:	004b      	lsls	r3, r1, #1
 800167a:	4681      	mov	r9, r0
 800167c:	4692      	mov	sl, r2
 800167e:	0005      	movs	r5, r0
 8001680:	b085      	sub	sp, #20
 8001682:	0b24      	lsrs	r4, r4, #12
 8001684:	0d5b      	lsrs	r3, r3, #21
 8001686:	0fce      	lsrs	r6, r1, #31
 8001688:	2b00      	cmp	r3, #0
 800168a:	d100      	bne.n	800168e <__aeabi_ddiv+0x26>
 800168c:	e152      	b.n	8001934 <__aeabi_ddiv+0x2cc>
 800168e:	4ad2      	ldr	r2, [pc, #840]	; (80019d8 <__aeabi_ddiv+0x370>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d100      	bne.n	8001696 <__aeabi_ddiv+0x2e>
 8001694:	e16e      	b.n	8001974 <__aeabi_ddiv+0x30c>
 8001696:	0f42      	lsrs	r2, r0, #29
 8001698:	00e4      	lsls	r4, r4, #3
 800169a:	4314      	orrs	r4, r2
 800169c:	2280      	movs	r2, #128	; 0x80
 800169e:	0412      	lsls	r2, r2, #16
 80016a0:	4322      	orrs	r2, r4
 80016a2:	4690      	mov	r8, r2
 80016a4:	4acd      	ldr	r2, [pc, #820]	; (80019dc <__aeabi_ddiv+0x374>)
 80016a6:	00c5      	lsls	r5, r0, #3
 80016a8:	4693      	mov	fp, r2
 80016aa:	449b      	add	fp, r3
 80016ac:	2300      	movs	r3, #0
 80016ae:	4699      	mov	r9, r3
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	033c      	lsls	r4, r7, #12
 80016b4:	007b      	lsls	r3, r7, #1
 80016b6:	4650      	mov	r0, sl
 80016b8:	0b24      	lsrs	r4, r4, #12
 80016ba:	0d5b      	lsrs	r3, r3, #21
 80016bc:	0fff      	lsrs	r7, r7, #31
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d100      	bne.n	80016c4 <__aeabi_ddiv+0x5c>
 80016c2:	e11a      	b.n	80018fa <__aeabi_ddiv+0x292>
 80016c4:	4ac4      	ldr	r2, [pc, #784]	; (80019d8 <__aeabi_ddiv+0x370>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d100      	bne.n	80016cc <__aeabi_ddiv+0x64>
 80016ca:	e15e      	b.n	800198a <__aeabi_ddiv+0x322>
 80016cc:	0f42      	lsrs	r2, r0, #29
 80016ce:	00e4      	lsls	r4, r4, #3
 80016d0:	4322      	orrs	r2, r4
 80016d2:	2480      	movs	r4, #128	; 0x80
 80016d4:	0424      	lsls	r4, r4, #16
 80016d6:	4314      	orrs	r4, r2
 80016d8:	4ac0      	ldr	r2, [pc, #768]	; (80019dc <__aeabi_ddiv+0x374>)
 80016da:	00c1      	lsls	r1, r0, #3
 80016dc:	4694      	mov	ip, r2
 80016de:	465a      	mov	r2, fp
 80016e0:	4463      	add	r3, ip
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	469b      	mov	fp, r3
 80016e6:	2000      	movs	r0, #0
 80016e8:	0033      	movs	r3, r6
 80016ea:	407b      	eors	r3, r7
 80016ec:	469a      	mov	sl, r3
 80016ee:	464b      	mov	r3, r9
 80016f0:	2b0f      	cmp	r3, #15
 80016f2:	d827      	bhi.n	8001744 <__aeabi_ddiv+0xdc>
 80016f4:	4aba      	ldr	r2, [pc, #744]	; (80019e0 <__aeabi_ddiv+0x378>)
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	58d3      	ldr	r3, [r2, r3]
 80016fa:	469f      	mov	pc, r3
 80016fc:	46b2      	mov	sl, r6
 80016fe:	9b00      	ldr	r3, [sp, #0]
 8001700:	2b02      	cmp	r3, #2
 8001702:	d016      	beq.n	8001732 <__aeabi_ddiv+0xca>
 8001704:	2b03      	cmp	r3, #3
 8001706:	d100      	bne.n	800170a <__aeabi_ddiv+0xa2>
 8001708:	e287      	b.n	8001c1a <__aeabi_ddiv+0x5b2>
 800170a:	2b01      	cmp	r3, #1
 800170c:	d000      	beq.n	8001710 <__aeabi_ddiv+0xa8>
 800170e:	e0d5      	b.n	80018bc <__aeabi_ddiv+0x254>
 8001710:	2300      	movs	r3, #0
 8001712:	2200      	movs	r2, #0
 8001714:	2500      	movs	r5, #0
 8001716:	051b      	lsls	r3, r3, #20
 8001718:	4313      	orrs	r3, r2
 800171a:	4652      	mov	r2, sl
 800171c:	07d2      	lsls	r2, r2, #31
 800171e:	4313      	orrs	r3, r2
 8001720:	0028      	movs	r0, r5
 8001722:	0019      	movs	r1, r3
 8001724:	b005      	add	sp, #20
 8001726:	bcf0      	pop	{r4, r5, r6, r7}
 8001728:	46bb      	mov	fp, r7
 800172a:	46b2      	mov	sl, r6
 800172c:	46a9      	mov	r9, r5
 800172e:	46a0      	mov	r8, r4
 8001730:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001732:	2200      	movs	r2, #0
 8001734:	2500      	movs	r5, #0
 8001736:	4ba8      	ldr	r3, [pc, #672]	; (80019d8 <__aeabi_ddiv+0x370>)
 8001738:	e7ed      	b.n	8001716 <__aeabi_ddiv+0xae>
 800173a:	46ba      	mov	sl, r7
 800173c:	46a0      	mov	r8, r4
 800173e:	000d      	movs	r5, r1
 8001740:	9000      	str	r0, [sp, #0]
 8001742:	e7dc      	b.n	80016fe <__aeabi_ddiv+0x96>
 8001744:	4544      	cmp	r4, r8
 8001746:	d200      	bcs.n	800174a <__aeabi_ddiv+0xe2>
 8001748:	e1c4      	b.n	8001ad4 <__aeabi_ddiv+0x46c>
 800174a:	d100      	bne.n	800174e <__aeabi_ddiv+0xe6>
 800174c:	e1bf      	b.n	8001ace <__aeabi_ddiv+0x466>
 800174e:	2301      	movs	r3, #1
 8001750:	425b      	negs	r3, r3
 8001752:	469c      	mov	ip, r3
 8001754:	002e      	movs	r6, r5
 8001756:	4640      	mov	r0, r8
 8001758:	2500      	movs	r5, #0
 800175a:	44e3      	add	fp, ip
 800175c:	0223      	lsls	r3, r4, #8
 800175e:	0e0c      	lsrs	r4, r1, #24
 8001760:	431c      	orrs	r4, r3
 8001762:	0c1b      	lsrs	r3, r3, #16
 8001764:	4699      	mov	r9, r3
 8001766:	0423      	lsls	r3, r4, #16
 8001768:	020a      	lsls	r2, r1, #8
 800176a:	0c1f      	lsrs	r7, r3, #16
 800176c:	4649      	mov	r1, r9
 800176e:	9200      	str	r2, [sp, #0]
 8001770:	9701      	str	r7, [sp, #4]
 8001772:	f7fe fd75 	bl	8000260 <__aeabi_uidivmod>
 8001776:	0002      	movs	r2, r0
 8001778:	437a      	muls	r2, r7
 800177a:	040b      	lsls	r3, r1, #16
 800177c:	0c31      	lsrs	r1, r6, #16
 800177e:	4680      	mov	r8, r0
 8001780:	4319      	orrs	r1, r3
 8001782:	428a      	cmp	r2, r1
 8001784:	d907      	bls.n	8001796 <__aeabi_ddiv+0x12e>
 8001786:	2301      	movs	r3, #1
 8001788:	425b      	negs	r3, r3
 800178a:	469c      	mov	ip, r3
 800178c:	1909      	adds	r1, r1, r4
 800178e:	44e0      	add	r8, ip
 8001790:	428c      	cmp	r4, r1
 8001792:	d800      	bhi.n	8001796 <__aeabi_ddiv+0x12e>
 8001794:	e201      	b.n	8001b9a <__aeabi_ddiv+0x532>
 8001796:	1a88      	subs	r0, r1, r2
 8001798:	4649      	mov	r1, r9
 800179a:	f7fe fd61 	bl	8000260 <__aeabi_uidivmod>
 800179e:	9a01      	ldr	r2, [sp, #4]
 80017a0:	0436      	lsls	r6, r6, #16
 80017a2:	4342      	muls	r2, r0
 80017a4:	0409      	lsls	r1, r1, #16
 80017a6:	0c36      	lsrs	r6, r6, #16
 80017a8:	0003      	movs	r3, r0
 80017aa:	430e      	orrs	r6, r1
 80017ac:	42b2      	cmp	r2, r6
 80017ae:	d904      	bls.n	80017ba <__aeabi_ddiv+0x152>
 80017b0:	1936      	adds	r6, r6, r4
 80017b2:	3b01      	subs	r3, #1
 80017b4:	42b4      	cmp	r4, r6
 80017b6:	d800      	bhi.n	80017ba <__aeabi_ddiv+0x152>
 80017b8:	e1e9      	b.n	8001b8e <__aeabi_ddiv+0x526>
 80017ba:	1ab0      	subs	r0, r6, r2
 80017bc:	4642      	mov	r2, r8
 80017be:	9e00      	ldr	r6, [sp, #0]
 80017c0:	0412      	lsls	r2, r2, #16
 80017c2:	431a      	orrs	r2, r3
 80017c4:	0c33      	lsrs	r3, r6, #16
 80017c6:	001f      	movs	r7, r3
 80017c8:	0c11      	lsrs	r1, r2, #16
 80017ca:	4690      	mov	r8, r2
 80017cc:	9302      	str	r3, [sp, #8]
 80017ce:	0413      	lsls	r3, r2, #16
 80017d0:	0432      	lsls	r2, r6, #16
 80017d2:	0c16      	lsrs	r6, r2, #16
 80017d4:	0032      	movs	r2, r6
 80017d6:	0c1b      	lsrs	r3, r3, #16
 80017d8:	435a      	muls	r2, r3
 80017da:	9603      	str	r6, [sp, #12]
 80017dc:	437b      	muls	r3, r7
 80017de:	434e      	muls	r6, r1
 80017e0:	4379      	muls	r1, r7
 80017e2:	0c17      	lsrs	r7, r2, #16
 80017e4:	46bc      	mov	ip, r7
 80017e6:	199b      	adds	r3, r3, r6
 80017e8:	4463      	add	r3, ip
 80017ea:	429e      	cmp	r6, r3
 80017ec:	d903      	bls.n	80017f6 <__aeabi_ddiv+0x18e>
 80017ee:	2680      	movs	r6, #128	; 0x80
 80017f0:	0276      	lsls	r6, r6, #9
 80017f2:	46b4      	mov	ip, r6
 80017f4:	4461      	add	r1, ip
 80017f6:	0c1e      	lsrs	r6, r3, #16
 80017f8:	1871      	adds	r1, r6, r1
 80017fa:	0416      	lsls	r6, r2, #16
 80017fc:	041b      	lsls	r3, r3, #16
 80017fe:	0c36      	lsrs	r6, r6, #16
 8001800:	199e      	adds	r6, r3, r6
 8001802:	4288      	cmp	r0, r1
 8001804:	d302      	bcc.n	800180c <__aeabi_ddiv+0x1a4>
 8001806:	d112      	bne.n	800182e <__aeabi_ddiv+0x1c6>
 8001808:	42b5      	cmp	r5, r6
 800180a:	d210      	bcs.n	800182e <__aeabi_ddiv+0x1c6>
 800180c:	4643      	mov	r3, r8
 800180e:	1e5a      	subs	r2, r3, #1
 8001810:	9b00      	ldr	r3, [sp, #0]
 8001812:	469c      	mov	ip, r3
 8001814:	4465      	add	r5, ip
 8001816:	001f      	movs	r7, r3
 8001818:	429d      	cmp	r5, r3
 800181a:	419b      	sbcs	r3, r3
 800181c:	425b      	negs	r3, r3
 800181e:	191b      	adds	r3, r3, r4
 8001820:	18c0      	adds	r0, r0, r3
 8001822:	4284      	cmp	r4, r0
 8001824:	d200      	bcs.n	8001828 <__aeabi_ddiv+0x1c0>
 8001826:	e19e      	b.n	8001b66 <__aeabi_ddiv+0x4fe>
 8001828:	d100      	bne.n	800182c <__aeabi_ddiv+0x1c4>
 800182a:	e199      	b.n	8001b60 <__aeabi_ddiv+0x4f8>
 800182c:	4690      	mov	r8, r2
 800182e:	1bae      	subs	r6, r5, r6
 8001830:	42b5      	cmp	r5, r6
 8001832:	41ad      	sbcs	r5, r5
 8001834:	1a40      	subs	r0, r0, r1
 8001836:	426d      	negs	r5, r5
 8001838:	1b40      	subs	r0, r0, r5
 800183a:	4284      	cmp	r4, r0
 800183c:	d100      	bne.n	8001840 <__aeabi_ddiv+0x1d8>
 800183e:	e1d2      	b.n	8001be6 <__aeabi_ddiv+0x57e>
 8001840:	4649      	mov	r1, r9
 8001842:	f7fe fd0d 	bl	8000260 <__aeabi_uidivmod>
 8001846:	9a01      	ldr	r2, [sp, #4]
 8001848:	040b      	lsls	r3, r1, #16
 800184a:	4342      	muls	r2, r0
 800184c:	0c31      	lsrs	r1, r6, #16
 800184e:	0005      	movs	r5, r0
 8001850:	4319      	orrs	r1, r3
 8001852:	428a      	cmp	r2, r1
 8001854:	d900      	bls.n	8001858 <__aeabi_ddiv+0x1f0>
 8001856:	e16c      	b.n	8001b32 <__aeabi_ddiv+0x4ca>
 8001858:	1a88      	subs	r0, r1, r2
 800185a:	4649      	mov	r1, r9
 800185c:	f7fe fd00 	bl	8000260 <__aeabi_uidivmod>
 8001860:	9a01      	ldr	r2, [sp, #4]
 8001862:	0436      	lsls	r6, r6, #16
 8001864:	4342      	muls	r2, r0
 8001866:	0409      	lsls	r1, r1, #16
 8001868:	0c36      	lsrs	r6, r6, #16
 800186a:	0003      	movs	r3, r0
 800186c:	430e      	orrs	r6, r1
 800186e:	42b2      	cmp	r2, r6
 8001870:	d900      	bls.n	8001874 <__aeabi_ddiv+0x20c>
 8001872:	e153      	b.n	8001b1c <__aeabi_ddiv+0x4b4>
 8001874:	9803      	ldr	r0, [sp, #12]
 8001876:	1ab6      	subs	r6, r6, r2
 8001878:	0002      	movs	r2, r0
 800187a:	042d      	lsls	r5, r5, #16
 800187c:	431d      	orrs	r5, r3
 800187e:	9f02      	ldr	r7, [sp, #8]
 8001880:	042b      	lsls	r3, r5, #16
 8001882:	0c1b      	lsrs	r3, r3, #16
 8001884:	435a      	muls	r2, r3
 8001886:	437b      	muls	r3, r7
 8001888:	469c      	mov	ip, r3
 800188a:	0c29      	lsrs	r1, r5, #16
 800188c:	4348      	muls	r0, r1
 800188e:	0c13      	lsrs	r3, r2, #16
 8001890:	4484      	add	ip, r0
 8001892:	4463      	add	r3, ip
 8001894:	4379      	muls	r1, r7
 8001896:	4298      	cmp	r0, r3
 8001898:	d903      	bls.n	80018a2 <__aeabi_ddiv+0x23a>
 800189a:	2080      	movs	r0, #128	; 0x80
 800189c:	0240      	lsls	r0, r0, #9
 800189e:	4684      	mov	ip, r0
 80018a0:	4461      	add	r1, ip
 80018a2:	0c18      	lsrs	r0, r3, #16
 80018a4:	0412      	lsls	r2, r2, #16
 80018a6:	041b      	lsls	r3, r3, #16
 80018a8:	0c12      	lsrs	r2, r2, #16
 80018aa:	1840      	adds	r0, r0, r1
 80018ac:	189b      	adds	r3, r3, r2
 80018ae:	4286      	cmp	r6, r0
 80018b0:	d200      	bcs.n	80018b4 <__aeabi_ddiv+0x24c>
 80018b2:	e100      	b.n	8001ab6 <__aeabi_ddiv+0x44e>
 80018b4:	d100      	bne.n	80018b8 <__aeabi_ddiv+0x250>
 80018b6:	e0fb      	b.n	8001ab0 <__aeabi_ddiv+0x448>
 80018b8:	2301      	movs	r3, #1
 80018ba:	431d      	orrs	r5, r3
 80018bc:	4b49      	ldr	r3, [pc, #292]	; (80019e4 <__aeabi_ddiv+0x37c>)
 80018be:	445b      	add	r3, fp
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	dc00      	bgt.n	80018c6 <__aeabi_ddiv+0x25e>
 80018c4:	e0aa      	b.n	8001a1c <__aeabi_ddiv+0x3b4>
 80018c6:	076a      	lsls	r2, r5, #29
 80018c8:	d000      	beq.n	80018cc <__aeabi_ddiv+0x264>
 80018ca:	e13d      	b.n	8001b48 <__aeabi_ddiv+0x4e0>
 80018cc:	08e9      	lsrs	r1, r5, #3
 80018ce:	4642      	mov	r2, r8
 80018d0:	01d2      	lsls	r2, r2, #7
 80018d2:	d506      	bpl.n	80018e2 <__aeabi_ddiv+0x27a>
 80018d4:	4642      	mov	r2, r8
 80018d6:	4b44      	ldr	r3, [pc, #272]	; (80019e8 <__aeabi_ddiv+0x380>)
 80018d8:	401a      	ands	r2, r3
 80018da:	2380      	movs	r3, #128	; 0x80
 80018dc:	4690      	mov	r8, r2
 80018de:	00db      	lsls	r3, r3, #3
 80018e0:	445b      	add	r3, fp
 80018e2:	4a42      	ldr	r2, [pc, #264]	; (80019ec <__aeabi_ddiv+0x384>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	dd00      	ble.n	80018ea <__aeabi_ddiv+0x282>
 80018e8:	e723      	b.n	8001732 <__aeabi_ddiv+0xca>
 80018ea:	4642      	mov	r2, r8
 80018ec:	055b      	lsls	r3, r3, #21
 80018ee:	0755      	lsls	r5, r2, #29
 80018f0:	0252      	lsls	r2, r2, #9
 80018f2:	430d      	orrs	r5, r1
 80018f4:	0b12      	lsrs	r2, r2, #12
 80018f6:	0d5b      	lsrs	r3, r3, #21
 80018f8:	e70d      	b.n	8001716 <__aeabi_ddiv+0xae>
 80018fa:	4651      	mov	r1, sl
 80018fc:	4321      	orrs	r1, r4
 80018fe:	d100      	bne.n	8001902 <__aeabi_ddiv+0x29a>
 8001900:	e07c      	b.n	80019fc <__aeabi_ddiv+0x394>
 8001902:	2c00      	cmp	r4, #0
 8001904:	d100      	bne.n	8001908 <__aeabi_ddiv+0x2a0>
 8001906:	e0fb      	b.n	8001b00 <__aeabi_ddiv+0x498>
 8001908:	0020      	movs	r0, r4
 800190a:	f001 fa63 	bl	8002dd4 <__clzsi2>
 800190e:	0002      	movs	r2, r0
 8001910:	3a0b      	subs	r2, #11
 8001912:	231d      	movs	r3, #29
 8001914:	1a9b      	subs	r3, r3, r2
 8001916:	4652      	mov	r2, sl
 8001918:	0001      	movs	r1, r0
 800191a:	40da      	lsrs	r2, r3
 800191c:	4653      	mov	r3, sl
 800191e:	3908      	subs	r1, #8
 8001920:	408b      	lsls	r3, r1
 8001922:	408c      	lsls	r4, r1
 8001924:	0019      	movs	r1, r3
 8001926:	4314      	orrs	r4, r2
 8001928:	4b31      	ldr	r3, [pc, #196]	; (80019f0 <__aeabi_ddiv+0x388>)
 800192a:	4458      	add	r0, fp
 800192c:	469b      	mov	fp, r3
 800192e:	4483      	add	fp, r0
 8001930:	2000      	movs	r0, #0
 8001932:	e6d9      	b.n	80016e8 <__aeabi_ddiv+0x80>
 8001934:	0003      	movs	r3, r0
 8001936:	4323      	orrs	r3, r4
 8001938:	4698      	mov	r8, r3
 800193a:	d044      	beq.n	80019c6 <__aeabi_ddiv+0x35e>
 800193c:	2c00      	cmp	r4, #0
 800193e:	d100      	bne.n	8001942 <__aeabi_ddiv+0x2da>
 8001940:	e0cf      	b.n	8001ae2 <__aeabi_ddiv+0x47a>
 8001942:	0020      	movs	r0, r4
 8001944:	f001 fa46 	bl	8002dd4 <__clzsi2>
 8001948:	0001      	movs	r1, r0
 800194a:	0002      	movs	r2, r0
 800194c:	390b      	subs	r1, #11
 800194e:	231d      	movs	r3, #29
 8001950:	1a5b      	subs	r3, r3, r1
 8001952:	4649      	mov	r1, r9
 8001954:	0010      	movs	r0, r2
 8001956:	40d9      	lsrs	r1, r3
 8001958:	3808      	subs	r0, #8
 800195a:	4084      	lsls	r4, r0
 800195c:	000b      	movs	r3, r1
 800195e:	464d      	mov	r5, r9
 8001960:	4323      	orrs	r3, r4
 8001962:	4698      	mov	r8, r3
 8001964:	4085      	lsls	r5, r0
 8001966:	4b23      	ldr	r3, [pc, #140]	; (80019f4 <__aeabi_ddiv+0x38c>)
 8001968:	1a9b      	subs	r3, r3, r2
 800196a:	469b      	mov	fp, r3
 800196c:	2300      	movs	r3, #0
 800196e:	4699      	mov	r9, r3
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	e69e      	b.n	80016b2 <__aeabi_ddiv+0x4a>
 8001974:	0002      	movs	r2, r0
 8001976:	4322      	orrs	r2, r4
 8001978:	4690      	mov	r8, r2
 800197a:	d11d      	bne.n	80019b8 <__aeabi_ddiv+0x350>
 800197c:	2208      	movs	r2, #8
 800197e:	469b      	mov	fp, r3
 8001980:	2302      	movs	r3, #2
 8001982:	2500      	movs	r5, #0
 8001984:	4691      	mov	r9, r2
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	e693      	b.n	80016b2 <__aeabi_ddiv+0x4a>
 800198a:	4651      	mov	r1, sl
 800198c:	4321      	orrs	r1, r4
 800198e:	d109      	bne.n	80019a4 <__aeabi_ddiv+0x33c>
 8001990:	2302      	movs	r3, #2
 8001992:	464a      	mov	r2, r9
 8001994:	431a      	orrs	r2, r3
 8001996:	4b18      	ldr	r3, [pc, #96]	; (80019f8 <__aeabi_ddiv+0x390>)
 8001998:	4691      	mov	r9, r2
 800199a:	469c      	mov	ip, r3
 800199c:	2400      	movs	r4, #0
 800199e:	2002      	movs	r0, #2
 80019a0:	44e3      	add	fp, ip
 80019a2:	e6a1      	b.n	80016e8 <__aeabi_ddiv+0x80>
 80019a4:	2303      	movs	r3, #3
 80019a6:	464a      	mov	r2, r9
 80019a8:	431a      	orrs	r2, r3
 80019aa:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <__aeabi_ddiv+0x390>)
 80019ac:	4691      	mov	r9, r2
 80019ae:	469c      	mov	ip, r3
 80019b0:	4651      	mov	r1, sl
 80019b2:	2003      	movs	r0, #3
 80019b4:	44e3      	add	fp, ip
 80019b6:	e697      	b.n	80016e8 <__aeabi_ddiv+0x80>
 80019b8:	220c      	movs	r2, #12
 80019ba:	469b      	mov	fp, r3
 80019bc:	2303      	movs	r3, #3
 80019be:	46a0      	mov	r8, r4
 80019c0:	4691      	mov	r9, r2
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	e675      	b.n	80016b2 <__aeabi_ddiv+0x4a>
 80019c6:	2304      	movs	r3, #4
 80019c8:	4699      	mov	r9, r3
 80019ca:	2300      	movs	r3, #0
 80019cc:	469b      	mov	fp, r3
 80019ce:	3301      	adds	r3, #1
 80019d0:	2500      	movs	r5, #0
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	e66d      	b.n	80016b2 <__aeabi_ddiv+0x4a>
 80019d6:	46c0      	nop			; (mov r8, r8)
 80019d8:	000007ff 	.word	0x000007ff
 80019dc:	fffffc01 	.word	0xfffffc01
 80019e0:	0801312c 	.word	0x0801312c
 80019e4:	000003ff 	.word	0x000003ff
 80019e8:	feffffff 	.word	0xfeffffff
 80019ec:	000007fe 	.word	0x000007fe
 80019f0:	000003f3 	.word	0x000003f3
 80019f4:	fffffc0d 	.word	0xfffffc0d
 80019f8:	fffff801 	.word	0xfffff801
 80019fc:	464a      	mov	r2, r9
 80019fe:	2301      	movs	r3, #1
 8001a00:	431a      	orrs	r2, r3
 8001a02:	4691      	mov	r9, r2
 8001a04:	2400      	movs	r4, #0
 8001a06:	2001      	movs	r0, #1
 8001a08:	e66e      	b.n	80016e8 <__aeabi_ddiv+0x80>
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	2280      	movs	r2, #128	; 0x80
 8001a0e:	469a      	mov	sl, r3
 8001a10:	2500      	movs	r5, #0
 8001a12:	4b88      	ldr	r3, [pc, #544]	; (8001c34 <__aeabi_ddiv+0x5cc>)
 8001a14:	0312      	lsls	r2, r2, #12
 8001a16:	e67e      	b.n	8001716 <__aeabi_ddiv+0xae>
 8001a18:	2501      	movs	r5, #1
 8001a1a:	426d      	negs	r5, r5
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	1ad2      	subs	r2, r2, r3
 8001a20:	2a38      	cmp	r2, #56	; 0x38
 8001a22:	dd00      	ble.n	8001a26 <__aeabi_ddiv+0x3be>
 8001a24:	e674      	b.n	8001710 <__aeabi_ddiv+0xa8>
 8001a26:	2a1f      	cmp	r2, #31
 8001a28:	dc00      	bgt.n	8001a2c <__aeabi_ddiv+0x3c4>
 8001a2a:	e0bd      	b.n	8001ba8 <__aeabi_ddiv+0x540>
 8001a2c:	211f      	movs	r1, #31
 8001a2e:	4249      	negs	r1, r1
 8001a30:	1acb      	subs	r3, r1, r3
 8001a32:	4641      	mov	r1, r8
 8001a34:	40d9      	lsrs	r1, r3
 8001a36:	000b      	movs	r3, r1
 8001a38:	2a20      	cmp	r2, #32
 8001a3a:	d004      	beq.n	8001a46 <__aeabi_ddiv+0x3de>
 8001a3c:	4641      	mov	r1, r8
 8001a3e:	4a7e      	ldr	r2, [pc, #504]	; (8001c38 <__aeabi_ddiv+0x5d0>)
 8001a40:	445a      	add	r2, fp
 8001a42:	4091      	lsls	r1, r2
 8001a44:	430d      	orrs	r5, r1
 8001a46:	0029      	movs	r1, r5
 8001a48:	1e4a      	subs	r2, r1, #1
 8001a4a:	4191      	sbcs	r1, r2
 8001a4c:	4319      	orrs	r1, r3
 8001a4e:	2307      	movs	r3, #7
 8001a50:	001d      	movs	r5, r3
 8001a52:	2200      	movs	r2, #0
 8001a54:	400d      	ands	r5, r1
 8001a56:	420b      	tst	r3, r1
 8001a58:	d100      	bne.n	8001a5c <__aeabi_ddiv+0x3f4>
 8001a5a:	e0d0      	b.n	8001bfe <__aeabi_ddiv+0x596>
 8001a5c:	220f      	movs	r2, #15
 8001a5e:	2300      	movs	r3, #0
 8001a60:	400a      	ands	r2, r1
 8001a62:	2a04      	cmp	r2, #4
 8001a64:	d100      	bne.n	8001a68 <__aeabi_ddiv+0x400>
 8001a66:	e0c7      	b.n	8001bf8 <__aeabi_ddiv+0x590>
 8001a68:	1d0a      	adds	r2, r1, #4
 8001a6a:	428a      	cmp	r2, r1
 8001a6c:	4189      	sbcs	r1, r1
 8001a6e:	4249      	negs	r1, r1
 8001a70:	185b      	adds	r3, r3, r1
 8001a72:	0011      	movs	r1, r2
 8001a74:	021a      	lsls	r2, r3, #8
 8001a76:	d400      	bmi.n	8001a7a <__aeabi_ddiv+0x412>
 8001a78:	e0be      	b.n	8001bf8 <__aeabi_ddiv+0x590>
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	2500      	movs	r5, #0
 8001a80:	e649      	b.n	8001716 <__aeabi_ddiv+0xae>
 8001a82:	2280      	movs	r2, #128	; 0x80
 8001a84:	4643      	mov	r3, r8
 8001a86:	0312      	lsls	r2, r2, #12
 8001a88:	4213      	tst	r3, r2
 8001a8a:	d008      	beq.n	8001a9e <__aeabi_ddiv+0x436>
 8001a8c:	4214      	tst	r4, r2
 8001a8e:	d106      	bne.n	8001a9e <__aeabi_ddiv+0x436>
 8001a90:	4322      	orrs	r2, r4
 8001a92:	0312      	lsls	r2, r2, #12
 8001a94:	46ba      	mov	sl, r7
 8001a96:	000d      	movs	r5, r1
 8001a98:	4b66      	ldr	r3, [pc, #408]	; (8001c34 <__aeabi_ddiv+0x5cc>)
 8001a9a:	0b12      	lsrs	r2, r2, #12
 8001a9c:	e63b      	b.n	8001716 <__aeabi_ddiv+0xae>
 8001a9e:	2280      	movs	r2, #128	; 0x80
 8001aa0:	4643      	mov	r3, r8
 8001aa2:	0312      	lsls	r2, r2, #12
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	0312      	lsls	r2, r2, #12
 8001aa8:	46b2      	mov	sl, r6
 8001aaa:	4b62      	ldr	r3, [pc, #392]	; (8001c34 <__aeabi_ddiv+0x5cc>)
 8001aac:	0b12      	lsrs	r2, r2, #12
 8001aae:	e632      	b.n	8001716 <__aeabi_ddiv+0xae>
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d100      	bne.n	8001ab6 <__aeabi_ddiv+0x44e>
 8001ab4:	e702      	b.n	80018bc <__aeabi_ddiv+0x254>
 8001ab6:	19a6      	adds	r6, r4, r6
 8001ab8:	1e6a      	subs	r2, r5, #1
 8001aba:	42a6      	cmp	r6, r4
 8001abc:	d200      	bcs.n	8001ac0 <__aeabi_ddiv+0x458>
 8001abe:	e089      	b.n	8001bd4 <__aeabi_ddiv+0x56c>
 8001ac0:	4286      	cmp	r6, r0
 8001ac2:	d200      	bcs.n	8001ac6 <__aeabi_ddiv+0x45e>
 8001ac4:	e09f      	b.n	8001c06 <__aeabi_ddiv+0x59e>
 8001ac6:	d100      	bne.n	8001aca <__aeabi_ddiv+0x462>
 8001ac8:	e0af      	b.n	8001c2a <__aeabi_ddiv+0x5c2>
 8001aca:	0015      	movs	r5, r2
 8001acc:	e6f4      	b.n	80018b8 <__aeabi_ddiv+0x250>
 8001ace:	42a9      	cmp	r1, r5
 8001ad0:	d900      	bls.n	8001ad4 <__aeabi_ddiv+0x46c>
 8001ad2:	e63c      	b.n	800174e <__aeabi_ddiv+0xe6>
 8001ad4:	4643      	mov	r3, r8
 8001ad6:	07de      	lsls	r6, r3, #31
 8001ad8:	0858      	lsrs	r0, r3, #1
 8001ada:	086b      	lsrs	r3, r5, #1
 8001adc:	431e      	orrs	r6, r3
 8001ade:	07ed      	lsls	r5, r5, #31
 8001ae0:	e63c      	b.n	800175c <__aeabi_ddiv+0xf4>
 8001ae2:	f001 f977 	bl	8002dd4 <__clzsi2>
 8001ae6:	0001      	movs	r1, r0
 8001ae8:	0002      	movs	r2, r0
 8001aea:	3115      	adds	r1, #21
 8001aec:	3220      	adds	r2, #32
 8001aee:	291c      	cmp	r1, #28
 8001af0:	dc00      	bgt.n	8001af4 <__aeabi_ddiv+0x48c>
 8001af2:	e72c      	b.n	800194e <__aeabi_ddiv+0x2e6>
 8001af4:	464b      	mov	r3, r9
 8001af6:	3808      	subs	r0, #8
 8001af8:	4083      	lsls	r3, r0
 8001afa:	2500      	movs	r5, #0
 8001afc:	4698      	mov	r8, r3
 8001afe:	e732      	b.n	8001966 <__aeabi_ddiv+0x2fe>
 8001b00:	f001 f968 	bl	8002dd4 <__clzsi2>
 8001b04:	0003      	movs	r3, r0
 8001b06:	001a      	movs	r2, r3
 8001b08:	3215      	adds	r2, #21
 8001b0a:	3020      	adds	r0, #32
 8001b0c:	2a1c      	cmp	r2, #28
 8001b0e:	dc00      	bgt.n	8001b12 <__aeabi_ddiv+0x4aa>
 8001b10:	e6ff      	b.n	8001912 <__aeabi_ddiv+0x2aa>
 8001b12:	4654      	mov	r4, sl
 8001b14:	3b08      	subs	r3, #8
 8001b16:	2100      	movs	r1, #0
 8001b18:	409c      	lsls	r4, r3
 8001b1a:	e705      	b.n	8001928 <__aeabi_ddiv+0x2c0>
 8001b1c:	1936      	adds	r6, r6, r4
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	42b4      	cmp	r4, r6
 8001b22:	d900      	bls.n	8001b26 <__aeabi_ddiv+0x4be>
 8001b24:	e6a6      	b.n	8001874 <__aeabi_ddiv+0x20c>
 8001b26:	42b2      	cmp	r2, r6
 8001b28:	d800      	bhi.n	8001b2c <__aeabi_ddiv+0x4c4>
 8001b2a:	e6a3      	b.n	8001874 <__aeabi_ddiv+0x20c>
 8001b2c:	1e83      	subs	r3, r0, #2
 8001b2e:	1936      	adds	r6, r6, r4
 8001b30:	e6a0      	b.n	8001874 <__aeabi_ddiv+0x20c>
 8001b32:	1909      	adds	r1, r1, r4
 8001b34:	3d01      	subs	r5, #1
 8001b36:	428c      	cmp	r4, r1
 8001b38:	d900      	bls.n	8001b3c <__aeabi_ddiv+0x4d4>
 8001b3a:	e68d      	b.n	8001858 <__aeabi_ddiv+0x1f0>
 8001b3c:	428a      	cmp	r2, r1
 8001b3e:	d800      	bhi.n	8001b42 <__aeabi_ddiv+0x4da>
 8001b40:	e68a      	b.n	8001858 <__aeabi_ddiv+0x1f0>
 8001b42:	1e85      	subs	r5, r0, #2
 8001b44:	1909      	adds	r1, r1, r4
 8001b46:	e687      	b.n	8001858 <__aeabi_ddiv+0x1f0>
 8001b48:	220f      	movs	r2, #15
 8001b4a:	402a      	ands	r2, r5
 8001b4c:	2a04      	cmp	r2, #4
 8001b4e:	d100      	bne.n	8001b52 <__aeabi_ddiv+0x4ea>
 8001b50:	e6bc      	b.n	80018cc <__aeabi_ddiv+0x264>
 8001b52:	1d29      	adds	r1, r5, #4
 8001b54:	42a9      	cmp	r1, r5
 8001b56:	41ad      	sbcs	r5, r5
 8001b58:	426d      	negs	r5, r5
 8001b5a:	08c9      	lsrs	r1, r1, #3
 8001b5c:	44a8      	add	r8, r5
 8001b5e:	e6b6      	b.n	80018ce <__aeabi_ddiv+0x266>
 8001b60:	42af      	cmp	r7, r5
 8001b62:	d900      	bls.n	8001b66 <__aeabi_ddiv+0x4fe>
 8001b64:	e662      	b.n	800182c <__aeabi_ddiv+0x1c4>
 8001b66:	4281      	cmp	r1, r0
 8001b68:	d804      	bhi.n	8001b74 <__aeabi_ddiv+0x50c>
 8001b6a:	d000      	beq.n	8001b6e <__aeabi_ddiv+0x506>
 8001b6c:	e65e      	b.n	800182c <__aeabi_ddiv+0x1c4>
 8001b6e:	42ae      	cmp	r6, r5
 8001b70:	d800      	bhi.n	8001b74 <__aeabi_ddiv+0x50c>
 8001b72:	e65b      	b.n	800182c <__aeabi_ddiv+0x1c4>
 8001b74:	2302      	movs	r3, #2
 8001b76:	425b      	negs	r3, r3
 8001b78:	469c      	mov	ip, r3
 8001b7a:	9b00      	ldr	r3, [sp, #0]
 8001b7c:	44e0      	add	r8, ip
 8001b7e:	469c      	mov	ip, r3
 8001b80:	4465      	add	r5, ip
 8001b82:	429d      	cmp	r5, r3
 8001b84:	419b      	sbcs	r3, r3
 8001b86:	425b      	negs	r3, r3
 8001b88:	191b      	adds	r3, r3, r4
 8001b8a:	18c0      	adds	r0, r0, r3
 8001b8c:	e64f      	b.n	800182e <__aeabi_ddiv+0x1c6>
 8001b8e:	42b2      	cmp	r2, r6
 8001b90:	d800      	bhi.n	8001b94 <__aeabi_ddiv+0x52c>
 8001b92:	e612      	b.n	80017ba <__aeabi_ddiv+0x152>
 8001b94:	1e83      	subs	r3, r0, #2
 8001b96:	1936      	adds	r6, r6, r4
 8001b98:	e60f      	b.n	80017ba <__aeabi_ddiv+0x152>
 8001b9a:	428a      	cmp	r2, r1
 8001b9c:	d800      	bhi.n	8001ba0 <__aeabi_ddiv+0x538>
 8001b9e:	e5fa      	b.n	8001796 <__aeabi_ddiv+0x12e>
 8001ba0:	1e83      	subs	r3, r0, #2
 8001ba2:	4698      	mov	r8, r3
 8001ba4:	1909      	adds	r1, r1, r4
 8001ba6:	e5f6      	b.n	8001796 <__aeabi_ddiv+0x12e>
 8001ba8:	4b24      	ldr	r3, [pc, #144]	; (8001c3c <__aeabi_ddiv+0x5d4>)
 8001baa:	0028      	movs	r0, r5
 8001bac:	445b      	add	r3, fp
 8001bae:	4641      	mov	r1, r8
 8001bb0:	409d      	lsls	r5, r3
 8001bb2:	4099      	lsls	r1, r3
 8001bb4:	40d0      	lsrs	r0, r2
 8001bb6:	1e6b      	subs	r3, r5, #1
 8001bb8:	419d      	sbcs	r5, r3
 8001bba:	4643      	mov	r3, r8
 8001bbc:	4301      	orrs	r1, r0
 8001bbe:	4329      	orrs	r1, r5
 8001bc0:	40d3      	lsrs	r3, r2
 8001bc2:	074a      	lsls	r2, r1, #29
 8001bc4:	d100      	bne.n	8001bc8 <__aeabi_ddiv+0x560>
 8001bc6:	e755      	b.n	8001a74 <__aeabi_ddiv+0x40c>
 8001bc8:	220f      	movs	r2, #15
 8001bca:	400a      	ands	r2, r1
 8001bcc:	2a04      	cmp	r2, #4
 8001bce:	d000      	beq.n	8001bd2 <__aeabi_ddiv+0x56a>
 8001bd0:	e74a      	b.n	8001a68 <__aeabi_ddiv+0x400>
 8001bd2:	e74f      	b.n	8001a74 <__aeabi_ddiv+0x40c>
 8001bd4:	0015      	movs	r5, r2
 8001bd6:	4286      	cmp	r6, r0
 8001bd8:	d000      	beq.n	8001bdc <__aeabi_ddiv+0x574>
 8001bda:	e66d      	b.n	80018b8 <__aeabi_ddiv+0x250>
 8001bdc:	9a00      	ldr	r2, [sp, #0]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d000      	beq.n	8001be4 <__aeabi_ddiv+0x57c>
 8001be2:	e669      	b.n	80018b8 <__aeabi_ddiv+0x250>
 8001be4:	e66a      	b.n	80018bc <__aeabi_ddiv+0x254>
 8001be6:	4b16      	ldr	r3, [pc, #88]	; (8001c40 <__aeabi_ddiv+0x5d8>)
 8001be8:	445b      	add	r3, fp
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	dc00      	bgt.n	8001bf0 <__aeabi_ddiv+0x588>
 8001bee:	e713      	b.n	8001a18 <__aeabi_ddiv+0x3b0>
 8001bf0:	2501      	movs	r5, #1
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	44a8      	add	r8, r5
 8001bf6:	e66a      	b.n	80018ce <__aeabi_ddiv+0x266>
 8001bf8:	075d      	lsls	r5, r3, #29
 8001bfa:	025b      	lsls	r3, r3, #9
 8001bfc:	0b1a      	lsrs	r2, r3, #12
 8001bfe:	08c9      	lsrs	r1, r1, #3
 8001c00:	2300      	movs	r3, #0
 8001c02:	430d      	orrs	r5, r1
 8001c04:	e587      	b.n	8001716 <__aeabi_ddiv+0xae>
 8001c06:	9900      	ldr	r1, [sp, #0]
 8001c08:	3d02      	subs	r5, #2
 8001c0a:	004a      	lsls	r2, r1, #1
 8001c0c:	428a      	cmp	r2, r1
 8001c0e:	41bf      	sbcs	r7, r7
 8001c10:	427f      	negs	r7, r7
 8001c12:	193f      	adds	r7, r7, r4
 8001c14:	19f6      	adds	r6, r6, r7
 8001c16:	9200      	str	r2, [sp, #0]
 8001c18:	e7dd      	b.n	8001bd6 <__aeabi_ddiv+0x56e>
 8001c1a:	2280      	movs	r2, #128	; 0x80
 8001c1c:	4643      	mov	r3, r8
 8001c1e:	0312      	lsls	r2, r2, #12
 8001c20:	431a      	orrs	r2, r3
 8001c22:	0312      	lsls	r2, r2, #12
 8001c24:	4b03      	ldr	r3, [pc, #12]	; (8001c34 <__aeabi_ddiv+0x5cc>)
 8001c26:	0b12      	lsrs	r2, r2, #12
 8001c28:	e575      	b.n	8001716 <__aeabi_ddiv+0xae>
 8001c2a:	9900      	ldr	r1, [sp, #0]
 8001c2c:	4299      	cmp	r1, r3
 8001c2e:	d3ea      	bcc.n	8001c06 <__aeabi_ddiv+0x59e>
 8001c30:	0015      	movs	r5, r2
 8001c32:	e7d3      	b.n	8001bdc <__aeabi_ddiv+0x574>
 8001c34:	000007ff 	.word	0x000007ff
 8001c38:	0000043e 	.word	0x0000043e
 8001c3c:	0000041e 	.word	0x0000041e
 8001c40:	000003ff 	.word	0x000003ff

08001c44 <__eqdf2>:
 8001c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c46:	464e      	mov	r6, r9
 8001c48:	4645      	mov	r5, r8
 8001c4a:	46de      	mov	lr, fp
 8001c4c:	4657      	mov	r7, sl
 8001c4e:	4690      	mov	r8, r2
 8001c50:	b5e0      	push	{r5, r6, r7, lr}
 8001c52:	0017      	movs	r7, r2
 8001c54:	031a      	lsls	r2, r3, #12
 8001c56:	0b12      	lsrs	r2, r2, #12
 8001c58:	0005      	movs	r5, r0
 8001c5a:	4684      	mov	ip, r0
 8001c5c:	4819      	ldr	r0, [pc, #100]	; (8001cc4 <__eqdf2+0x80>)
 8001c5e:	030e      	lsls	r6, r1, #12
 8001c60:	004c      	lsls	r4, r1, #1
 8001c62:	4691      	mov	r9, r2
 8001c64:	005a      	lsls	r2, r3, #1
 8001c66:	0fdb      	lsrs	r3, r3, #31
 8001c68:	469b      	mov	fp, r3
 8001c6a:	0b36      	lsrs	r6, r6, #12
 8001c6c:	0d64      	lsrs	r4, r4, #21
 8001c6e:	0fc9      	lsrs	r1, r1, #31
 8001c70:	0d52      	lsrs	r2, r2, #21
 8001c72:	4284      	cmp	r4, r0
 8001c74:	d019      	beq.n	8001caa <__eqdf2+0x66>
 8001c76:	4282      	cmp	r2, r0
 8001c78:	d010      	beq.n	8001c9c <__eqdf2+0x58>
 8001c7a:	2001      	movs	r0, #1
 8001c7c:	4294      	cmp	r4, r2
 8001c7e:	d10e      	bne.n	8001c9e <__eqdf2+0x5a>
 8001c80:	454e      	cmp	r6, r9
 8001c82:	d10c      	bne.n	8001c9e <__eqdf2+0x5a>
 8001c84:	2001      	movs	r0, #1
 8001c86:	45c4      	cmp	ip, r8
 8001c88:	d109      	bne.n	8001c9e <__eqdf2+0x5a>
 8001c8a:	4559      	cmp	r1, fp
 8001c8c:	d017      	beq.n	8001cbe <__eqdf2+0x7a>
 8001c8e:	2c00      	cmp	r4, #0
 8001c90:	d105      	bne.n	8001c9e <__eqdf2+0x5a>
 8001c92:	0030      	movs	r0, r6
 8001c94:	4328      	orrs	r0, r5
 8001c96:	1e43      	subs	r3, r0, #1
 8001c98:	4198      	sbcs	r0, r3
 8001c9a:	e000      	b.n	8001c9e <__eqdf2+0x5a>
 8001c9c:	2001      	movs	r0, #1
 8001c9e:	bcf0      	pop	{r4, r5, r6, r7}
 8001ca0:	46bb      	mov	fp, r7
 8001ca2:	46b2      	mov	sl, r6
 8001ca4:	46a9      	mov	r9, r5
 8001ca6:	46a0      	mov	r8, r4
 8001ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001caa:	0033      	movs	r3, r6
 8001cac:	2001      	movs	r0, #1
 8001cae:	432b      	orrs	r3, r5
 8001cb0:	d1f5      	bne.n	8001c9e <__eqdf2+0x5a>
 8001cb2:	42a2      	cmp	r2, r4
 8001cb4:	d1f3      	bne.n	8001c9e <__eqdf2+0x5a>
 8001cb6:	464b      	mov	r3, r9
 8001cb8:	433b      	orrs	r3, r7
 8001cba:	d1f0      	bne.n	8001c9e <__eqdf2+0x5a>
 8001cbc:	e7e2      	b.n	8001c84 <__eqdf2+0x40>
 8001cbe:	2000      	movs	r0, #0
 8001cc0:	e7ed      	b.n	8001c9e <__eqdf2+0x5a>
 8001cc2:	46c0      	nop			; (mov r8, r8)
 8001cc4:	000007ff 	.word	0x000007ff

08001cc8 <__gedf2>:
 8001cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cca:	4647      	mov	r7, r8
 8001ccc:	46ce      	mov	lr, r9
 8001cce:	0004      	movs	r4, r0
 8001cd0:	0018      	movs	r0, r3
 8001cd2:	0016      	movs	r6, r2
 8001cd4:	031b      	lsls	r3, r3, #12
 8001cd6:	0b1b      	lsrs	r3, r3, #12
 8001cd8:	4d2d      	ldr	r5, [pc, #180]	; (8001d90 <__gedf2+0xc8>)
 8001cda:	004a      	lsls	r2, r1, #1
 8001cdc:	4699      	mov	r9, r3
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	0043      	lsls	r3, r0, #1
 8001ce2:	030f      	lsls	r7, r1, #12
 8001ce4:	46a4      	mov	ip, r4
 8001ce6:	46b0      	mov	r8, r6
 8001ce8:	0b3f      	lsrs	r7, r7, #12
 8001cea:	0d52      	lsrs	r2, r2, #21
 8001cec:	0fc9      	lsrs	r1, r1, #31
 8001cee:	0d5b      	lsrs	r3, r3, #21
 8001cf0:	0fc0      	lsrs	r0, r0, #31
 8001cf2:	42aa      	cmp	r2, r5
 8001cf4:	d021      	beq.n	8001d3a <__gedf2+0x72>
 8001cf6:	42ab      	cmp	r3, r5
 8001cf8:	d013      	beq.n	8001d22 <__gedf2+0x5a>
 8001cfa:	2a00      	cmp	r2, #0
 8001cfc:	d122      	bne.n	8001d44 <__gedf2+0x7c>
 8001cfe:	433c      	orrs	r4, r7
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d102      	bne.n	8001d0a <__gedf2+0x42>
 8001d04:	464d      	mov	r5, r9
 8001d06:	432e      	orrs	r6, r5
 8001d08:	d022      	beq.n	8001d50 <__gedf2+0x88>
 8001d0a:	2c00      	cmp	r4, #0
 8001d0c:	d010      	beq.n	8001d30 <__gedf2+0x68>
 8001d0e:	4281      	cmp	r1, r0
 8001d10:	d022      	beq.n	8001d58 <__gedf2+0x90>
 8001d12:	2002      	movs	r0, #2
 8001d14:	3901      	subs	r1, #1
 8001d16:	4008      	ands	r0, r1
 8001d18:	3801      	subs	r0, #1
 8001d1a:	bcc0      	pop	{r6, r7}
 8001d1c:	46b9      	mov	r9, r7
 8001d1e:	46b0      	mov	r8, r6
 8001d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d22:	464d      	mov	r5, r9
 8001d24:	432e      	orrs	r6, r5
 8001d26:	d129      	bne.n	8001d7c <__gedf2+0xb4>
 8001d28:	2a00      	cmp	r2, #0
 8001d2a:	d1f0      	bne.n	8001d0e <__gedf2+0x46>
 8001d2c:	433c      	orrs	r4, r7
 8001d2e:	d1ee      	bne.n	8001d0e <__gedf2+0x46>
 8001d30:	2800      	cmp	r0, #0
 8001d32:	d1f2      	bne.n	8001d1a <__gedf2+0x52>
 8001d34:	2001      	movs	r0, #1
 8001d36:	4240      	negs	r0, r0
 8001d38:	e7ef      	b.n	8001d1a <__gedf2+0x52>
 8001d3a:	003d      	movs	r5, r7
 8001d3c:	4325      	orrs	r5, r4
 8001d3e:	d11d      	bne.n	8001d7c <__gedf2+0xb4>
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d0ee      	beq.n	8001d22 <__gedf2+0x5a>
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1e2      	bne.n	8001d0e <__gedf2+0x46>
 8001d48:	464c      	mov	r4, r9
 8001d4a:	4326      	orrs	r6, r4
 8001d4c:	d1df      	bne.n	8001d0e <__gedf2+0x46>
 8001d4e:	e7e0      	b.n	8001d12 <__gedf2+0x4a>
 8001d50:	2000      	movs	r0, #0
 8001d52:	2c00      	cmp	r4, #0
 8001d54:	d0e1      	beq.n	8001d1a <__gedf2+0x52>
 8001d56:	e7dc      	b.n	8001d12 <__gedf2+0x4a>
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	dc0a      	bgt.n	8001d72 <__gedf2+0xaa>
 8001d5c:	dbe8      	blt.n	8001d30 <__gedf2+0x68>
 8001d5e:	454f      	cmp	r7, r9
 8001d60:	d8d7      	bhi.n	8001d12 <__gedf2+0x4a>
 8001d62:	d00e      	beq.n	8001d82 <__gedf2+0xba>
 8001d64:	2000      	movs	r0, #0
 8001d66:	454f      	cmp	r7, r9
 8001d68:	d2d7      	bcs.n	8001d1a <__gedf2+0x52>
 8001d6a:	2900      	cmp	r1, #0
 8001d6c:	d0e2      	beq.n	8001d34 <__gedf2+0x6c>
 8001d6e:	0008      	movs	r0, r1
 8001d70:	e7d3      	b.n	8001d1a <__gedf2+0x52>
 8001d72:	4243      	negs	r3, r0
 8001d74:	4158      	adcs	r0, r3
 8001d76:	0040      	lsls	r0, r0, #1
 8001d78:	3801      	subs	r0, #1
 8001d7a:	e7ce      	b.n	8001d1a <__gedf2+0x52>
 8001d7c:	2002      	movs	r0, #2
 8001d7e:	4240      	negs	r0, r0
 8001d80:	e7cb      	b.n	8001d1a <__gedf2+0x52>
 8001d82:	45c4      	cmp	ip, r8
 8001d84:	d8c5      	bhi.n	8001d12 <__gedf2+0x4a>
 8001d86:	2000      	movs	r0, #0
 8001d88:	45c4      	cmp	ip, r8
 8001d8a:	d2c6      	bcs.n	8001d1a <__gedf2+0x52>
 8001d8c:	e7ed      	b.n	8001d6a <__gedf2+0xa2>
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	000007ff 	.word	0x000007ff

08001d94 <__ledf2>:
 8001d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d96:	4647      	mov	r7, r8
 8001d98:	46ce      	mov	lr, r9
 8001d9a:	0004      	movs	r4, r0
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	0016      	movs	r6, r2
 8001da0:	031b      	lsls	r3, r3, #12
 8001da2:	0b1b      	lsrs	r3, r3, #12
 8001da4:	4d2c      	ldr	r5, [pc, #176]	; (8001e58 <__ledf2+0xc4>)
 8001da6:	004a      	lsls	r2, r1, #1
 8001da8:	4699      	mov	r9, r3
 8001daa:	b580      	push	{r7, lr}
 8001dac:	0043      	lsls	r3, r0, #1
 8001dae:	030f      	lsls	r7, r1, #12
 8001db0:	46a4      	mov	ip, r4
 8001db2:	46b0      	mov	r8, r6
 8001db4:	0b3f      	lsrs	r7, r7, #12
 8001db6:	0d52      	lsrs	r2, r2, #21
 8001db8:	0fc9      	lsrs	r1, r1, #31
 8001dba:	0d5b      	lsrs	r3, r3, #21
 8001dbc:	0fc0      	lsrs	r0, r0, #31
 8001dbe:	42aa      	cmp	r2, r5
 8001dc0:	d00d      	beq.n	8001dde <__ledf2+0x4a>
 8001dc2:	42ab      	cmp	r3, r5
 8001dc4:	d010      	beq.n	8001de8 <__ledf2+0x54>
 8001dc6:	2a00      	cmp	r2, #0
 8001dc8:	d127      	bne.n	8001e1a <__ledf2+0x86>
 8001dca:	433c      	orrs	r4, r7
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d111      	bne.n	8001df4 <__ledf2+0x60>
 8001dd0:	464d      	mov	r5, r9
 8001dd2:	432e      	orrs	r6, r5
 8001dd4:	d10e      	bne.n	8001df4 <__ledf2+0x60>
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	2c00      	cmp	r4, #0
 8001dda:	d015      	beq.n	8001e08 <__ledf2+0x74>
 8001ddc:	e00e      	b.n	8001dfc <__ledf2+0x68>
 8001dde:	003d      	movs	r5, r7
 8001de0:	4325      	orrs	r5, r4
 8001de2:	d110      	bne.n	8001e06 <__ledf2+0x72>
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d118      	bne.n	8001e1a <__ledf2+0x86>
 8001de8:	464d      	mov	r5, r9
 8001dea:	432e      	orrs	r6, r5
 8001dec:	d10b      	bne.n	8001e06 <__ledf2+0x72>
 8001dee:	2a00      	cmp	r2, #0
 8001df0:	d102      	bne.n	8001df8 <__ledf2+0x64>
 8001df2:	433c      	orrs	r4, r7
 8001df4:	2c00      	cmp	r4, #0
 8001df6:	d00b      	beq.n	8001e10 <__ledf2+0x7c>
 8001df8:	4281      	cmp	r1, r0
 8001dfa:	d014      	beq.n	8001e26 <__ledf2+0x92>
 8001dfc:	2002      	movs	r0, #2
 8001dfe:	3901      	subs	r1, #1
 8001e00:	4008      	ands	r0, r1
 8001e02:	3801      	subs	r0, #1
 8001e04:	e000      	b.n	8001e08 <__ledf2+0x74>
 8001e06:	2002      	movs	r0, #2
 8001e08:	bcc0      	pop	{r6, r7}
 8001e0a:	46b9      	mov	r9, r7
 8001e0c:	46b0      	mov	r8, r6
 8001e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e10:	2800      	cmp	r0, #0
 8001e12:	d1f9      	bne.n	8001e08 <__ledf2+0x74>
 8001e14:	2001      	movs	r0, #1
 8001e16:	4240      	negs	r0, r0
 8001e18:	e7f6      	b.n	8001e08 <__ledf2+0x74>
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d1ec      	bne.n	8001df8 <__ledf2+0x64>
 8001e1e:	464c      	mov	r4, r9
 8001e20:	4326      	orrs	r6, r4
 8001e22:	d1e9      	bne.n	8001df8 <__ledf2+0x64>
 8001e24:	e7ea      	b.n	8001dfc <__ledf2+0x68>
 8001e26:	429a      	cmp	r2, r3
 8001e28:	dd04      	ble.n	8001e34 <__ledf2+0xa0>
 8001e2a:	4243      	negs	r3, r0
 8001e2c:	4158      	adcs	r0, r3
 8001e2e:	0040      	lsls	r0, r0, #1
 8001e30:	3801      	subs	r0, #1
 8001e32:	e7e9      	b.n	8001e08 <__ledf2+0x74>
 8001e34:	429a      	cmp	r2, r3
 8001e36:	dbeb      	blt.n	8001e10 <__ledf2+0x7c>
 8001e38:	454f      	cmp	r7, r9
 8001e3a:	d8df      	bhi.n	8001dfc <__ledf2+0x68>
 8001e3c:	d006      	beq.n	8001e4c <__ledf2+0xb8>
 8001e3e:	2000      	movs	r0, #0
 8001e40:	454f      	cmp	r7, r9
 8001e42:	d2e1      	bcs.n	8001e08 <__ledf2+0x74>
 8001e44:	2900      	cmp	r1, #0
 8001e46:	d0e5      	beq.n	8001e14 <__ledf2+0x80>
 8001e48:	0008      	movs	r0, r1
 8001e4a:	e7dd      	b.n	8001e08 <__ledf2+0x74>
 8001e4c:	45c4      	cmp	ip, r8
 8001e4e:	d8d5      	bhi.n	8001dfc <__ledf2+0x68>
 8001e50:	2000      	movs	r0, #0
 8001e52:	45c4      	cmp	ip, r8
 8001e54:	d2d8      	bcs.n	8001e08 <__ledf2+0x74>
 8001e56:	e7f5      	b.n	8001e44 <__ledf2+0xb0>
 8001e58:	000007ff 	.word	0x000007ff

08001e5c <__aeabi_dmul>:
 8001e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e5e:	4645      	mov	r5, r8
 8001e60:	46de      	mov	lr, fp
 8001e62:	4657      	mov	r7, sl
 8001e64:	464e      	mov	r6, r9
 8001e66:	b5e0      	push	{r5, r6, r7, lr}
 8001e68:	001f      	movs	r7, r3
 8001e6a:	030b      	lsls	r3, r1, #12
 8001e6c:	0b1b      	lsrs	r3, r3, #12
 8001e6e:	469b      	mov	fp, r3
 8001e70:	004d      	lsls	r5, r1, #1
 8001e72:	0fcb      	lsrs	r3, r1, #31
 8001e74:	0004      	movs	r4, r0
 8001e76:	4691      	mov	r9, r2
 8001e78:	4698      	mov	r8, r3
 8001e7a:	b087      	sub	sp, #28
 8001e7c:	0d6d      	lsrs	r5, r5, #21
 8001e7e:	d100      	bne.n	8001e82 <__aeabi_dmul+0x26>
 8001e80:	e1cd      	b.n	800221e <__aeabi_dmul+0x3c2>
 8001e82:	4bce      	ldr	r3, [pc, #824]	; (80021bc <__aeabi_dmul+0x360>)
 8001e84:	429d      	cmp	r5, r3
 8001e86:	d100      	bne.n	8001e8a <__aeabi_dmul+0x2e>
 8001e88:	e1e9      	b.n	800225e <__aeabi_dmul+0x402>
 8001e8a:	465a      	mov	r2, fp
 8001e8c:	0f43      	lsrs	r3, r0, #29
 8001e8e:	00d2      	lsls	r2, r2, #3
 8001e90:	4313      	orrs	r3, r2
 8001e92:	2280      	movs	r2, #128	; 0x80
 8001e94:	0412      	lsls	r2, r2, #16
 8001e96:	431a      	orrs	r2, r3
 8001e98:	00c3      	lsls	r3, r0, #3
 8001e9a:	469a      	mov	sl, r3
 8001e9c:	4bc8      	ldr	r3, [pc, #800]	; (80021c0 <__aeabi_dmul+0x364>)
 8001e9e:	4693      	mov	fp, r2
 8001ea0:	469c      	mov	ip, r3
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	2600      	movs	r6, #0
 8001ea6:	4465      	add	r5, ip
 8001ea8:	9300      	str	r3, [sp, #0]
 8001eaa:	033c      	lsls	r4, r7, #12
 8001eac:	007b      	lsls	r3, r7, #1
 8001eae:	4648      	mov	r0, r9
 8001eb0:	0b24      	lsrs	r4, r4, #12
 8001eb2:	0d5b      	lsrs	r3, r3, #21
 8001eb4:	0fff      	lsrs	r7, r7, #31
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d100      	bne.n	8001ebc <__aeabi_dmul+0x60>
 8001eba:	e189      	b.n	80021d0 <__aeabi_dmul+0x374>
 8001ebc:	4abf      	ldr	r2, [pc, #764]	; (80021bc <__aeabi_dmul+0x360>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d019      	beq.n	8001ef6 <__aeabi_dmul+0x9a>
 8001ec2:	0f42      	lsrs	r2, r0, #29
 8001ec4:	00e4      	lsls	r4, r4, #3
 8001ec6:	4322      	orrs	r2, r4
 8001ec8:	2480      	movs	r4, #128	; 0x80
 8001eca:	0424      	lsls	r4, r4, #16
 8001ecc:	4314      	orrs	r4, r2
 8001ece:	4abc      	ldr	r2, [pc, #752]	; (80021c0 <__aeabi_dmul+0x364>)
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4694      	mov	ip, r2
 8001ed4:	4642      	mov	r2, r8
 8001ed6:	4463      	add	r3, ip
 8001ed8:	195b      	adds	r3, r3, r5
 8001eda:	9301      	str	r3, [sp, #4]
 8001edc:	9b01      	ldr	r3, [sp, #4]
 8001ede:	407a      	eors	r2, r7
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	00c0      	lsls	r0, r0, #3
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	9302      	str	r3, [sp, #8]
 8001ee8:	2e0a      	cmp	r6, #10
 8001eea:	dd1c      	ble.n	8001f26 <__aeabi_dmul+0xca>
 8001eec:	003a      	movs	r2, r7
 8001eee:	2e0b      	cmp	r6, #11
 8001ef0:	d05e      	beq.n	8001fb0 <__aeabi_dmul+0x154>
 8001ef2:	4647      	mov	r7, r8
 8001ef4:	e056      	b.n	8001fa4 <__aeabi_dmul+0x148>
 8001ef6:	4649      	mov	r1, r9
 8001ef8:	4bb0      	ldr	r3, [pc, #704]	; (80021bc <__aeabi_dmul+0x360>)
 8001efa:	4321      	orrs	r1, r4
 8001efc:	18eb      	adds	r3, r5, r3
 8001efe:	9301      	str	r3, [sp, #4]
 8001f00:	2900      	cmp	r1, #0
 8001f02:	d12a      	bne.n	8001f5a <__aeabi_dmul+0xfe>
 8001f04:	2080      	movs	r0, #128	; 0x80
 8001f06:	2202      	movs	r2, #2
 8001f08:	0100      	lsls	r0, r0, #4
 8001f0a:	002b      	movs	r3, r5
 8001f0c:	4684      	mov	ip, r0
 8001f0e:	4316      	orrs	r6, r2
 8001f10:	4642      	mov	r2, r8
 8001f12:	4463      	add	r3, ip
 8001f14:	407a      	eors	r2, r7
 8001f16:	b2d2      	uxtb	r2, r2
 8001f18:	9302      	str	r3, [sp, #8]
 8001f1a:	2e0a      	cmp	r6, #10
 8001f1c:	dd00      	ble.n	8001f20 <__aeabi_dmul+0xc4>
 8001f1e:	e231      	b.n	8002384 <__aeabi_dmul+0x528>
 8001f20:	2000      	movs	r0, #0
 8001f22:	2400      	movs	r4, #0
 8001f24:	2102      	movs	r1, #2
 8001f26:	2e02      	cmp	r6, #2
 8001f28:	dc26      	bgt.n	8001f78 <__aeabi_dmul+0x11c>
 8001f2a:	3e01      	subs	r6, #1
 8001f2c:	2e01      	cmp	r6, #1
 8001f2e:	d852      	bhi.n	8001fd6 <__aeabi_dmul+0x17a>
 8001f30:	2902      	cmp	r1, #2
 8001f32:	d04c      	beq.n	8001fce <__aeabi_dmul+0x172>
 8001f34:	2901      	cmp	r1, #1
 8001f36:	d000      	beq.n	8001f3a <__aeabi_dmul+0xde>
 8001f38:	e118      	b.n	800216c <__aeabi_dmul+0x310>
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	2400      	movs	r4, #0
 8001f3e:	2500      	movs	r5, #0
 8001f40:	051b      	lsls	r3, r3, #20
 8001f42:	4323      	orrs	r3, r4
 8001f44:	07d2      	lsls	r2, r2, #31
 8001f46:	4313      	orrs	r3, r2
 8001f48:	0028      	movs	r0, r5
 8001f4a:	0019      	movs	r1, r3
 8001f4c:	b007      	add	sp, #28
 8001f4e:	bcf0      	pop	{r4, r5, r6, r7}
 8001f50:	46bb      	mov	fp, r7
 8001f52:	46b2      	mov	sl, r6
 8001f54:	46a9      	mov	r9, r5
 8001f56:	46a0      	mov	r8, r4
 8001f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f5a:	2180      	movs	r1, #128	; 0x80
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	0109      	lsls	r1, r1, #4
 8001f60:	002b      	movs	r3, r5
 8001f62:	468c      	mov	ip, r1
 8001f64:	4316      	orrs	r6, r2
 8001f66:	4642      	mov	r2, r8
 8001f68:	4463      	add	r3, ip
 8001f6a:	407a      	eors	r2, r7
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	9302      	str	r3, [sp, #8]
 8001f70:	2e0a      	cmp	r6, #10
 8001f72:	dd00      	ble.n	8001f76 <__aeabi_dmul+0x11a>
 8001f74:	e228      	b.n	80023c8 <__aeabi_dmul+0x56c>
 8001f76:	2103      	movs	r1, #3
 8001f78:	2501      	movs	r5, #1
 8001f7a:	40b5      	lsls	r5, r6
 8001f7c:	46ac      	mov	ip, r5
 8001f7e:	26a6      	movs	r6, #166	; 0xa6
 8001f80:	4663      	mov	r3, ip
 8001f82:	00f6      	lsls	r6, r6, #3
 8001f84:	4035      	ands	r5, r6
 8001f86:	4233      	tst	r3, r6
 8001f88:	d10b      	bne.n	8001fa2 <__aeabi_dmul+0x146>
 8001f8a:	2690      	movs	r6, #144	; 0x90
 8001f8c:	00b6      	lsls	r6, r6, #2
 8001f8e:	4233      	tst	r3, r6
 8001f90:	d118      	bne.n	8001fc4 <__aeabi_dmul+0x168>
 8001f92:	3eb9      	subs	r6, #185	; 0xb9
 8001f94:	3eff      	subs	r6, #255	; 0xff
 8001f96:	421e      	tst	r6, r3
 8001f98:	d01d      	beq.n	8001fd6 <__aeabi_dmul+0x17a>
 8001f9a:	46a3      	mov	fp, r4
 8001f9c:	4682      	mov	sl, r0
 8001f9e:	9100      	str	r1, [sp, #0]
 8001fa0:	e000      	b.n	8001fa4 <__aeabi_dmul+0x148>
 8001fa2:	0017      	movs	r7, r2
 8001fa4:	9900      	ldr	r1, [sp, #0]
 8001fa6:	003a      	movs	r2, r7
 8001fa8:	2902      	cmp	r1, #2
 8001faa:	d010      	beq.n	8001fce <__aeabi_dmul+0x172>
 8001fac:	465c      	mov	r4, fp
 8001fae:	4650      	mov	r0, sl
 8001fb0:	2903      	cmp	r1, #3
 8001fb2:	d1bf      	bne.n	8001f34 <__aeabi_dmul+0xd8>
 8001fb4:	2380      	movs	r3, #128	; 0x80
 8001fb6:	031b      	lsls	r3, r3, #12
 8001fb8:	431c      	orrs	r4, r3
 8001fba:	0324      	lsls	r4, r4, #12
 8001fbc:	0005      	movs	r5, r0
 8001fbe:	4b7f      	ldr	r3, [pc, #508]	; (80021bc <__aeabi_dmul+0x360>)
 8001fc0:	0b24      	lsrs	r4, r4, #12
 8001fc2:	e7bd      	b.n	8001f40 <__aeabi_dmul+0xe4>
 8001fc4:	2480      	movs	r4, #128	; 0x80
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	4b7c      	ldr	r3, [pc, #496]	; (80021bc <__aeabi_dmul+0x360>)
 8001fca:	0324      	lsls	r4, r4, #12
 8001fcc:	e7b8      	b.n	8001f40 <__aeabi_dmul+0xe4>
 8001fce:	2400      	movs	r4, #0
 8001fd0:	2500      	movs	r5, #0
 8001fd2:	4b7a      	ldr	r3, [pc, #488]	; (80021bc <__aeabi_dmul+0x360>)
 8001fd4:	e7b4      	b.n	8001f40 <__aeabi_dmul+0xe4>
 8001fd6:	4653      	mov	r3, sl
 8001fd8:	041e      	lsls	r6, r3, #16
 8001fda:	0c36      	lsrs	r6, r6, #16
 8001fdc:	0c1f      	lsrs	r7, r3, #16
 8001fde:	0033      	movs	r3, r6
 8001fe0:	0c01      	lsrs	r1, r0, #16
 8001fe2:	0400      	lsls	r0, r0, #16
 8001fe4:	0c00      	lsrs	r0, r0, #16
 8001fe6:	4343      	muls	r3, r0
 8001fe8:	4698      	mov	r8, r3
 8001fea:	0003      	movs	r3, r0
 8001fec:	437b      	muls	r3, r7
 8001fee:	4699      	mov	r9, r3
 8001ff0:	0033      	movs	r3, r6
 8001ff2:	434b      	muls	r3, r1
 8001ff4:	469c      	mov	ip, r3
 8001ff6:	4643      	mov	r3, r8
 8001ff8:	000d      	movs	r5, r1
 8001ffa:	0c1b      	lsrs	r3, r3, #16
 8001ffc:	469a      	mov	sl, r3
 8001ffe:	437d      	muls	r5, r7
 8002000:	44cc      	add	ip, r9
 8002002:	44d4      	add	ip, sl
 8002004:	9500      	str	r5, [sp, #0]
 8002006:	45e1      	cmp	r9, ip
 8002008:	d904      	bls.n	8002014 <__aeabi_dmul+0x1b8>
 800200a:	2380      	movs	r3, #128	; 0x80
 800200c:	025b      	lsls	r3, r3, #9
 800200e:	4699      	mov	r9, r3
 8002010:	444d      	add	r5, r9
 8002012:	9500      	str	r5, [sp, #0]
 8002014:	4663      	mov	r3, ip
 8002016:	0c1b      	lsrs	r3, r3, #16
 8002018:	001d      	movs	r5, r3
 800201a:	4663      	mov	r3, ip
 800201c:	041b      	lsls	r3, r3, #16
 800201e:	469c      	mov	ip, r3
 8002020:	4643      	mov	r3, r8
 8002022:	041b      	lsls	r3, r3, #16
 8002024:	0c1b      	lsrs	r3, r3, #16
 8002026:	4698      	mov	r8, r3
 8002028:	4663      	mov	r3, ip
 800202a:	4443      	add	r3, r8
 800202c:	9303      	str	r3, [sp, #12]
 800202e:	0c23      	lsrs	r3, r4, #16
 8002030:	4698      	mov	r8, r3
 8002032:	0033      	movs	r3, r6
 8002034:	0424      	lsls	r4, r4, #16
 8002036:	0c24      	lsrs	r4, r4, #16
 8002038:	4363      	muls	r3, r4
 800203a:	469c      	mov	ip, r3
 800203c:	0023      	movs	r3, r4
 800203e:	437b      	muls	r3, r7
 8002040:	4699      	mov	r9, r3
 8002042:	4643      	mov	r3, r8
 8002044:	435e      	muls	r6, r3
 8002046:	435f      	muls	r7, r3
 8002048:	444e      	add	r6, r9
 800204a:	4663      	mov	r3, ip
 800204c:	46b2      	mov	sl, r6
 800204e:	0c1e      	lsrs	r6, r3, #16
 8002050:	4456      	add	r6, sl
 8002052:	45b1      	cmp	r9, r6
 8002054:	d903      	bls.n	800205e <__aeabi_dmul+0x202>
 8002056:	2380      	movs	r3, #128	; 0x80
 8002058:	025b      	lsls	r3, r3, #9
 800205a:	4699      	mov	r9, r3
 800205c:	444f      	add	r7, r9
 800205e:	0c33      	lsrs	r3, r6, #16
 8002060:	4699      	mov	r9, r3
 8002062:	003b      	movs	r3, r7
 8002064:	444b      	add	r3, r9
 8002066:	9305      	str	r3, [sp, #20]
 8002068:	4663      	mov	r3, ip
 800206a:	46ac      	mov	ip, r5
 800206c:	041f      	lsls	r7, r3, #16
 800206e:	0c3f      	lsrs	r7, r7, #16
 8002070:	0436      	lsls	r6, r6, #16
 8002072:	19f6      	adds	r6, r6, r7
 8002074:	44b4      	add	ip, r6
 8002076:	4663      	mov	r3, ip
 8002078:	9304      	str	r3, [sp, #16]
 800207a:	465b      	mov	r3, fp
 800207c:	0c1b      	lsrs	r3, r3, #16
 800207e:	469c      	mov	ip, r3
 8002080:	465b      	mov	r3, fp
 8002082:	041f      	lsls	r7, r3, #16
 8002084:	0c3f      	lsrs	r7, r7, #16
 8002086:	003b      	movs	r3, r7
 8002088:	4343      	muls	r3, r0
 800208a:	4699      	mov	r9, r3
 800208c:	4663      	mov	r3, ip
 800208e:	4343      	muls	r3, r0
 8002090:	469a      	mov	sl, r3
 8002092:	464b      	mov	r3, r9
 8002094:	4660      	mov	r0, ip
 8002096:	0c1b      	lsrs	r3, r3, #16
 8002098:	469b      	mov	fp, r3
 800209a:	4348      	muls	r0, r1
 800209c:	4379      	muls	r1, r7
 800209e:	4451      	add	r1, sl
 80020a0:	4459      	add	r1, fp
 80020a2:	458a      	cmp	sl, r1
 80020a4:	d903      	bls.n	80020ae <__aeabi_dmul+0x252>
 80020a6:	2380      	movs	r3, #128	; 0x80
 80020a8:	025b      	lsls	r3, r3, #9
 80020aa:	469a      	mov	sl, r3
 80020ac:	4450      	add	r0, sl
 80020ae:	0c0b      	lsrs	r3, r1, #16
 80020b0:	469a      	mov	sl, r3
 80020b2:	464b      	mov	r3, r9
 80020b4:	041b      	lsls	r3, r3, #16
 80020b6:	0c1b      	lsrs	r3, r3, #16
 80020b8:	4699      	mov	r9, r3
 80020ba:	003b      	movs	r3, r7
 80020bc:	4363      	muls	r3, r4
 80020be:	0409      	lsls	r1, r1, #16
 80020c0:	4645      	mov	r5, r8
 80020c2:	4449      	add	r1, r9
 80020c4:	4699      	mov	r9, r3
 80020c6:	4663      	mov	r3, ip
 80020c8:	435c      	muls	r4, r3
 80020ca:	436b      	muls	r3, r5
 80020cc:	469c      	mov	ip, r3
 80020ce:	464b      	mov	r3, r9
 80020d0:	0c1b      	lsrs	r3, r3, #16
 80020d2:	4698      	mov	r8, r3
 80020d4:	436f      	muls	r7, r5
 80020d6:	193f      	adds	r7, r7, r4
 80020d8:	4447      	add	r7, r8
 80020da:	4450      	add	r0, sl
 80020dc:	42bc      	cmp	r4, r7
 80020de:	d903      	bls.n	80020e8 <__aeabi_dmul+0x28c>
 80020e0:	2380      	movs	r3, #128	; 0x80
 80020e2:	025b      	lsls	r3, r3, #9
 80020e4:	4698      	mov	r8, r3
 80020e6:	44c4      	add	ip, r8
 80020e8:	9b04      	ldr	r3, [sp, #16]
 80020ea:	9d00      	ldr	r5, [sp, #0]
 80020ec:	4698      	mov	r8, r3
 80020ee:	4445      	add	r5, r8
 80020f0:	42b5      	cmp	r5, r6
 80020f2:	41b6      	sbcs	r6, r6
 80020f4:	4273      	negs	r3, r6
 80020f6:	4698      	mov	r8, r3
 80020f8:	464b      	mov	r3, r9
 80020fa:	041e      	lsls	r6, r3, #16
 80020fc:	9b05      	ldr	r3, [sp, #20]
 80020fe:	043c      	lsls	r4, r7, #16
 8002100:	4699      	mov	r9, r3
 8002102:	0c36      	lsrs	r6, r6, #16
 8002104:	19a4      	adds	r4, r4, r6
 8002106:	444c      	add	r4, r9
 8002108:	46a1      	mov	r9, r4
 800210a:	4683      	mov	fp, r0
 800210c:	186e      	adds	r6, r5, r1
 800210e:	44c1      	add	r9, r8
 8002110:	428e      	cmp	r6, r1
 8002112:	4189      	sbcs	r1, r1
 8002114:	44cb      	add	fp, r9
 8002116:	465d      	mov	r5, fp
 8002118:	4249      	negs	r1, r1
 800211a:	186d      	adds	r5, r5, r1
 800211c:	429c      	cmp	r4, r3
 800211e:	41a4      	sbcs	r4, r4
 8002120:	45c1      	cmp	r9, r8
 8002122:	419b      	sbcs	r3, r3
 8002124:	4583      	cmp	fp, r0
 8002126:	4180      	sbcs	r0, r0
 8002128:	428d      	cmp	r5, r1
 800212a:	4189      	sbcs	r1, r1
 800212c:	425b      	negs	r3, r3
 800212e:	4264      	negs	r4, r4
 8002130:	431c      	orrs	r4, r3
 8002132:	4240      	negs	r0, r0
 8002134:	9b03      	ldr	r3, [sp, #12]
 8002136:	4249      	negs	r1, r1
 8002138:	4301      	orrs	r1, r0
 800213a:	0270      	lsls	r0, r6, #9
 800213c:	0c3f      	lsrs	r7, r7, #16
 800213e:	4318      	orrs	r0, r3
 8002140:	19e4      	adds	r4, r4, r7
 8002142:	1e47      	subs	r7, r0, #1
 8002144:	41b8      	sbcs	r0, r7
 8002146:	1864      	adds	r4, r4, r1
 8002148:	4464      	add	r4, ip
 800214a:	0df6      	lsrs	r6, r6, #23
 800214c:	0261      	lsls	r1, r4, #9
 800214e:	4330      	orrs	r0, r6
 8002150:	0dec      	lsrs	r4, r5, #23
 8002152:	026e      	lsls	r6, r5, #9
 8002154:	430c      	orrs	r4, r1
 8002156:	4330      	orrs	r0, r6
 8002158:	01c9      	lsls	r1, r1, #7
 800215a:	d400      	bmi.n	800215e <__aeabi_dmul+0x302>
 800215c:	e0f1      	b.n	8002342 <__aeabi_dmul+0x4e6>
 800215e:	2101      	movs	r1, #1
 8002160:	0843      	lsrs	r3, r0, #1
 8002162:	4001      	ands	r1, r0
 8002164:	430b      	orrs	r3, r1
 8002166:	07e0      	lsls	r0, r4, #31
 8002168:	4318      	orrs	r0, r3
 800216a:	0864      	lsrs	r4, r4, #1
 800216c:	4915      	ldr	r1, [pc, #84]	; (80021c4 <__aeabi_dmul+0x368>)
 800216e:	9b02      	ldr	r3, [sp, #8]
 8002170:	468c      	mov	ip, r1
 8002172:	4463      	add	r3, ip
 8002174:	2b00      	cmp	r3, #0
 8002176:	dc00      	bgt.n	800217a <__aeabi_dmul+0x31e>
 8002178:	e097      	b.n	80022aa <__aeabi_dmul+0x44e>
 800217a:	0741      	lsls	r1, r0, #29
 800217c:	d009      	beq.n	8002192 <__aeabi_dmul+0x336>
 800217e:	210f      	movs	r1, #15
 8002180:	4001      	ands	r1, r0
 8002182:	2904      	cmp	r1, #4
 8002184:	d005      	beq.n	8002192 <__aeabi_dmul+0x336>
 8002186:	1d01      	adds	r1, r0, #4
 8002188:	4281      	cmp	r1, r0
 800218a:	4180      	sbcs	r0, r0
 800218c:	4240      	negs	r0, r0
 800218e:	1824      	adds	r4, r4, r0
 8002190:	0008      	movs	r0, r1
 8002192:	01e1      	lsls	r1, r4, #7
 8002194:	d506      	bpl.n	80021a4 <__aeabi_dmul+0x348>
 8002196:	2180      	movs	r1, #128	; 0x80
 8002198:	00c9      	lsls	r1, r1, #3
 800219a:	468c      	mov	ip, r1
 800219c:	4b0a      	ldr	r3, [pc, #40]	; (80021c8 <__aeabi_dmul+0x36c>)
 800219e:	401c      	ands	r4, r3
 80021a0:	9b02      	ldr	r3, [sp, #8]
 80021a2:	4463      	add	r3, ip
 80021a4:	4909      	ldr	r1, [pc, #36]	; (80021cc <__aeabi_dmul+0x370>)
 80021a6:	428b      	cmp	r3, r1
 80021a8:	dd00      	ble.n	80021ac <__aeabi_dmul+0x350>
 80021aa:	e710      	b.n	8001fce <__aeabi_dmul+0x172>
 80021ac:	0761      	lsls	r1, r4, #29
 80021ae:	08c5      	lsrs	r5, r0, #3
 80021b0:	0264      	lsls	r4, r4, #9
 80021b2:	055b      	lsls	r3, r3, #21
 80021b4:	430d      	orrs	r5, r1
 80021b6:	0b24      	lsrs	r4, r4, #12
 80021b8:	0d5b      	lsrs	r3, r3, #21
 80021ba:	e6c1      	b.n	8001f40 <__aeabi_dmul+0xe4>
 80021bc:	000007ff 	.word	0x000007ff
 80021c0:	fffffc01 	.word	0xfffffc01
 80021c4:	000003ff 	.word	0x000003ff
 80021c8:	feffffff 	.word	0xfeffffff
 80021cc:	000007fe 	.word	0x000007fe
 80021d0:	464b      	mov	r3, r9
 80021d2:	4323      	orrs	r3, r4
 80021d4:	d059      	beq.n	800228a <__aeabi_dmul+0x42e>
 80021d6:	2c00      	cmp	r4, #0
 80021d8:	d100      	bne.n	80021dc <__aeabi_dmul+0x380>
 80021da:	e0a3      	b.n	8002324 <__aeabi_dmul+0x4c8>
 80021dc:	0020      	movs	r0, r4
 80021de:	f000 fdf9 	bl	8002dd4 <__clzsi2>
 80021e2:	0001      	movs	r1, r0
 80021e4:	0003      	movs	r3, r0
 80021e6:	390b      	subs	r1, #11
 80021e8:	221d      	movs	r2, #29
 80021ea:	1a52      	subs	r2, r2, r1
 80021ec:	4649      	mov	r1, r9
 80021ee:	0018      	movs	r0, r3
 80021f0:	40d1      	lsrs	r1, r2
 80021f2:	464a      	mov	r2, r9
 80021f4:	3808      	subs	r0, #8
 80021f6:	4082      	lsls	r2, r0
 80021f8:	4084      	lsls	r4, r0
 80021fa:	0010      	movs	r0, r2
 80021fc:	430c      	orrs	r4, r1
 80021fe:	4a74      	ldr	r2, [pc, #464]	; (80023d0 <__aeabi_dmul+0x574>)
 8002200:	1aeb      	subs	r3, r5, r3
 8002202:	4694      	mov	ip, r2
 8002204:	4642      	mov	r2, r8
 8002206:	4463      	add	r3, ip
 8002208:	9301      	str	r3, [sp, #4]
 800220a:	9b01      	ldr	r3, [sp, #4]
 800220c:	407a      	eors	r2, r7
 800220e:	3301      	adds	r3, #1
 8002210:	2100      	movs	r1, #0
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	9302      	str	r3, [sp, #8]
 8002216:	2e0a      	cmp	r6, #10
 8002218:	dd00      	ble.n	800221c <__aeabi_dmul+0x3c0>
 800221a:	e667      	b.n	8001eec <__aeabi_dmul+0x90>
 800221c:	e683      	b.n	8001f26 <__aeabi_dmul+0xca>
 800221e:	465b      	mov	r3, fp
 8002220:	4303      	orrs	r3, r0
 8002222:	469a      	mov	sl, r3
 8002224:	d02a      	beq.n	800227c <__aeabi_dmul+0x420>
 8002226:	465b      	mov	r3, fp
 8002228:	2b00      	cmp	r3, #0
 800222a:	d06d      	beq.n	8002308 <__aeabi_dmul+0x4ac>
 800222c:	4658      	mov	r0, fp
 800222e:	f000 fdd1 	bl	8002dd4 <__clzsi2>
 8002232:	0001      	movs	r1, r0
 8002234:	0003      	movs	r3, r0
 8002236:	390b      	subs	r1, #11
 8002238:	221d      	movs	r2, #29
 800223a:	1a52      	subs	r2, r2, r1
 800223c:	0021      	movs	r1, r4
 800223e:	0018      	movs	r0, r3
 8002240:	465d      	mov	r5, fp
 8002242:	40d1      	lsrs	r1, r2
 8002244:	3808      	subs	r0, #8
 8002246:	4085      	lsls	r5, r0
 8002248:	000a      	movs	r2, r1
 800224a:	4084      	lsls	r4, r0
 800224c:	432a      	orrs	r2, r5
 800224e:	4693      	mov	fp, r2
 8002250:	46a2      	mov	sl, r4
 8002252:	4d5f      	ldr	r5, [pc, #380]	; (80023d0 <__aeabi_dmul+0x574>)
 8002254:	2600      	movs	r6, #0
 8002256:	1aed      	subs	r5, r5, r3
 8002258:	2300      	movs	r3, #0
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	e625      	b.n	8001eaa <__aeabi_dmul+0x4e>
 800225e:	465b      	mov	r3, fp
 8002260:	4303      	orrs	r3, r0
 8002262:	469a      	mov	sl, r3
 8002264:	d105      	bne.n	8002272 <__aeabi_dmul+0x416>
 8002266:	2300      	movs	r3, #0
 8002268:	469b      	mov	fp, r3
 800226a:	3302      	adds	r3, #2
 800226c:	2608      	movs	r6, #8
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	e61b      	b.n	8001eaa <__aeabi_dmul+0x4e>
 8002272:	2303      	movs	r3, #3
 8002274:	4682      	mov	sl, r0
 8002276:	260c      	movs	r6, #12
 8002278:	9300      	str	r3, [sp, #0]
 800227a:	e616      	b.n	8001eaa <__aeabi_dmul+0x4e>
 800227c:	2300      	movs	r3, #0
 800227e:	469b      	mov	fp, r3
 8002280:	3301      	adds	r3, #1
 8002282:	2604      	movs	r6, #4
 8002284:	2500      	movs	r5, #0
 8002286:	9300      	str	r3, [sp, #0]
 8002288:	e60f      	b.n	8001eaa <__aeabi_dmul+0x4e>
 800228a:	4642      	mov	r2, r8
 800228c:	3301      	adds	r3, #1
 800228e:	9501      	str	r5, [sp, #4]
 8002290:	431e      	orrs	r6, r3
 8002292:	9b01      	ldr	r3, [sp, #4]
 8002294:	407a      	eors	r2, r7
 8002296:	3301      	adds	r3, #1
 8002298:	2400      	movs	r4, #0
 800229a:	2000      	movs	r0, #0
 800229c:	2101      	movs	r1, #1
 800229e:	b2d2      	uxtb	r2, r2
 80022a0:	9302      	str	r3, [sp, #8]
 80022a2:	2e0a      	cmp	r6, #10
 80022a4:	dd00      	ble.n	80022a8 <__aeabi_dmul+0x44c>
 80022a6:	e621      	b.n	8001eec <__aeabi_dmul+0x90>
 80022a8:	e63d      	b.n	8001f26 <__aeabi_dmul+0xca>
 80022aa:	2101      	movs	r1, #1
 80022ac:	1ac9      	subs	r1, r1, r3
 80022ae:	2938      	cmp	r1, #56	; 0x38
 80022b0:	dd00      	ble.n	80022b4 <__aeabi_dmul+0x458>
 80022b2:	e642      	b.n	8001f3a <__aeabi_dmul+0xde>
 80022b4:	291f      	cmp	r1, #31
 80022b6:	dd47      	ble.n	8002348 <__aeabi_dmul+0x4ec>
 80022b8:	261f      	movs	r6, #31
 80022ba:	0025      	movs	r5, r4
 80022bc:	4276      	negs	r6, r6
 80022be:	1af3      	subs	r3, r6, r3
 80022c0:	40dd      	lsrs	r5, r3
 80022c2:	002b      	movs	r3, r5
 80022c4:	2920      	cmp	r1, #32
 80022c6:	d005      	beq.n	80022d4 <__aeabi_dmul+0x478>
 80022c8:	4942      	ldr	r1, [pc, #264]	; (80023d4 <__aeabi_dmul+0x578>)
 80022ca:	9d02      	ldr	r5, [sp, #8]
 80022cc:	468c      	mov	ip, r1
 80022ce:	4465      	add	r5, ip
 80022d0:	40ac      	lsls	r4, r5
 80022d2:	4320      	orrs	r0, r4
 80022d4:	1e41      	subs	r1, r0, #1
 80022d6:	4188      	sbcs	r0, r1
 80022d8:	4318      	orrs	r0, r3
 80022da:	2307      	movs	r3, #7
 80022dc:	001d      	movs	r5, r3
 80022de:	2400      	movs	r4, #0
 80022e0:	4005      	ands	r5, r0
 80022e2:	4203      	tst	r3, r0
 80022e4:	d04a      	beq.n	800237c <__aeabi_dmul+0x520>
 80022e6:	230f      	movs	r3, #15
 80022e8:	2400      	movs	r4, #0
 80022ea:	4003      	ands	r3, r0
 80022ec:	2b04      	cmp	r3, #4
 80022ee:	d042      	beq.n	8002376 <__aeabi_dmul+0x51a>
 80022f0:	1d03      	adds	r3, r0, #4
 80022f2:	4283      	cmp	r3, r0
 80022f4:	4180      	sbcs	r0, r0
 80022f6:	4240      	negs	r0, r0
 80022f8:	1824      	adds	r4, r4, r0
 80022fa:	0018      	movs	r0, r3
 80022fc:	0223      	lsls	r3, r4, #8
 80022fe:	d53a      	bpl.n	8002376 <__aeabi_dmul+0x51a>
 8002300:	2301      	movs	r3, #1
 8002302:	2400      	movs	r4, #0
 8002304:	2500      	movs	r5, #0
 8002306:	e61b      	b.n	8001f40 <__aeabi_dmul+0xe4>
 8002308:	f000 fd64 	bl	8002dd4 <__clzsi2>
 800230c:	0001      	movs	r1, r0
 800230e:	0003      	movs	r3, r0
 8002310:	3115      	adds	r1, #21
 8002312:	3320      	adds	r3, #32
 8002314:	291c      	cmp	r1, #28
 8002316:	dd8f      	ble.n	8002238 <__aeabi_dmul+0x3dc>
 8002318:	3808      	subs	r0, #8
 800231a:	2200      	movs	r2, #0
 800231c:	4084      	lsls	r4, r0
 800231e:	4692      	mov	sl, r2
 8002320:	46a3      	mov	fp, r4
 8002322:	e796      	b.n	8002252 <__aeabi_dmul+0x3f6>
 8002324:	f000 fd56 	bl	8002dd4 <__clzsi2>
 8002328:	0001      	movs	r1, r0
 800232a:	0003      	movs	r3, r0
 800232c:	3115      	adds	r1, #21
 800232e:	3320      	adds	r3, #32
 8002330:	291c      	cmp	r1, #28
 8002332:	dc00      	bgt.n	8002336 <__aeabi_dmul+0x4da>
 8002334:	e758      	b.n	80021e8 <__aeabi_dmul+0x38c>
 8002336:	0002      	movs	r2, r0
 8002338:	464c      	mov	r4, r9
 800233a:	3a08      	subs	r2, #8
 800233c:	2000      	movs	r0, #0
 800233e:	4094      	lsls	r4, r2
 8002340:	e75d      	b.n	80021fe <__aeabi_dmul+0x3a2>
 8002342:	9b01      	ldr	r3, [sp, #4]
 8002344:	9302      	str	r3, [sp, #8]
 8002346:	e711      	b.n	800216c <__aeabi_dmul+0x310>
 8002348:	4b23      	ldr	r3, [pc, #140]	; (80023d8 <__aeabi_dmul+0x57c>)
 800234a:	0026      	movs	r6, r4
 800234c:	469c      	mov	ip, r3
 800234e:	0003      	movs	r3, r0
 8002350:	9d02      	ldr	r5, [sp, #8]
 8002352:	40cb      	lsrs	r3, r1
 8002354:	4465      	add	r5, ip
 8002356:	40ae      	lsls	r6, r5
 8002358:	431e      	orrs	r6, r3
 800235a:	0003      	movs	r3, r0
 800235c:	40ab      	lsls	r3, r5
 800235e:	1e58      	subs	r0, r3, #1
 8002360:	4183      	sbcs	r3, r0
 8002362:	0030      	movs	r0, r6
 8002364:	4318      	orrs	r0, r3
 8002366:	40cc      	lsrs	r4, r1
 8002368:	0743      	lsls	r3, r0, #29
 800236a:	d0c7      	beq.n	80022fc <__aeabi_dmul+0x4a0>
 800236c:	230f      	movs	r3, #15
 800236e:	4003      	ands	r3, r0
 8002370:	2b04      	cmp	r3, #4
 8002372:	d1bd      	bne.n	80022f0 <__aeabi_dmul+0x494>
 8002374:	e7c2      	b.n	80022fc <__aeabi_dmul+0x4a0>
 8002376:	0765      	lsls	r5, r4, #29
 8002378:	0264      	lsls	r4, r4, #9
 800237a:	0b24      	lsrs	r4, r4, #12
 800237c:	08c0      	lsrs	r0, r0, #3
 800237e:	2300      	movs	r3, #0
 8002380:	4305      	orrs	r5, r0
 8002382:	e5dd      	b.n	8001f40 <__aeabi_dmul+0xe4>
 8002384:	2500      	movs	r5, #0
 8002386:	2302      	movs	r3, #2
 8002388:	2e0f      	cmp	r6, #15
 800238a:	d10c      	bne.n	80023a6 <__aeabi_dmul+0x54a>
 800238c:	2480      	movs	r4, #128	; 0x80
 800238e:	465b      	mov	r3, fp
 8002390:	0324      	lsls	r4, r4, #12
 8002392:	4223      	tst	r3, r4
 8002394:	d00e      	beq.n	80023b4 <__aeabi_dmul+0x558>
 8002396:	4221      	tst	r1, r4
 8002398:	d10c      	bne.n	80023b4 <__aeabi_dmul+0x558>
 800239a:	430c      	orrs	r4, r1
 800239c:	0324      	lsls	r4, r4, #12
 800239e:	003a      	movs	r2, r7
 80023a0:	4b0e      	ldr	r3, [pc, #56]	; (80023dc <__aeabi_dmul+0x580>)
 80023a2:	0b24      	lsrs	r4, r4, #12
 80023a4:	e5cc      	b.n	8001f40 <__aeabi_dmul+0xe4>
 80023a6:	2e0b      	cmp	r6, #11
 80023a8:	d000      	beq.n	80023ac <__aeabi_dmul+0x550>
 80023aa:	e5a2      	b.n	8001ef2 <__aeabi_dmul+0x96>
 80023ac:	468b      	mov	fp, r1
 80023ae:	46aa      	mov	sl, r5
 80023b0:	9300      	str	r3, [sp, #0]
 80023b2:	e5f7      	b.n	8001fa4 <__aeabi_dmul+0x148>
 80023b4:	2480      	movs	r4, #128	; 0x80
 80023b6:	465b      	mov	r3, fp
 80023b8:	0324      	lsls	r4, r4, #12
 80023ba:	431c      	orrs	r4, r3
 80023bc:	0324      	lsls	r4, r4, #12
 80023be:	4642      	mov	r2, r8
 80023c0:	4655      	mov	r5, sl
 80023c2:	4b06      	ldr	r3, [pc, #24]	; (80023dc <__aeabi_dmul+0x580>)
 80023c4:	0b24      	lsrs	r4, r4, #12
 80023c6:	e5bb      	b.n	8001f40 <__aeabi_dmul+0xe4>
 80023c8:	464d      	mov	r5, r9
 80023ca:	0021      	movs	r1, r4
 80023cc:	2303      	movs	r3, #3
 80023ce:	e7db      	b.n	8002388 <__aeabi_dmul+0x52c>
 80023d0:	fffffc0d 	.word	0xfffffc0d
 80023d4:	0000043e 	.word	0x0000043e
 80023d8:	0000041e 	.word	0x0000041e
 80023dc:	000007ff 	.word	0x000007ff

080023e0 <__aeabi_dsub>:
 80023e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023e2:	4657      	mov	r7, sl
 80023e4:	464e      	mov	r6, r9
 80023e6:	4645      	mov	r5, r8
 80023e8:	46de      	mov	lr, fp
 80023ea:	b5e0      	push	{r5, r6, r7, lr}
 80023ec:	000d      	movs	r5, r1
 80023ee:	0004      	movs	r4, r0
 80023f0:	0019      	movs	r1, r3
 80023f2:	0010      	movs	r0, r2
 80023f4:	032b      	lsls	r3, r5, #12
 80023f6:	0a5b      	lsrs	r3, r3, #9
 80023f8:	0f62      	lsrs	r2, r4, #29
 80023fa:	431a      	orrs	r2, r3
 80023fc:	00e3      	lsls	r3, r4, #3
 80023fe:	030c      	lsls	r4, r1, #12
 8002400:	0a64      	lsrs	r4, r4, #9
 8002402:	0f47      	lsrs	r7, r0, #29
 8002404:	4327      	orrs	r7, r4
 8002406:	4cd0      	ldr	r4, [pc, #832]	; (8002748 <__aeabi_dsub+0x368>)
 8002408:	006e      	lsls	r6, r5, #1
 800240a:	4691      	mov	r9, r2
 800240c:	b083      	sub	sp, #12
 800240e:	004a      	lsls	r2, r1, #1
 8002410:	00c0      	lsls	r0, r0, #3
 8002412:	4698      	mov	r8, r3
 8002414:	46a2      	mov	sl, r4
 8002416:	0d76      	lsrs	r6, r6, #21
 8002418:	0fed      	lsrs	r5, r5, #31
 800241a:	0d52      	lsrs	r2, r2, #21
 800241c:	0fc9      	lsrs	r1, r1, #31
 800241e:	9001      	str	r0, [sp, #4]
 8002420:	42a2      	cmp	r2, r4
 8002422:	d100      	bne.n	8002426 <__aeabi_dsub+0x46>
 8002424:	e0b9      	b.n	800259a <__aeabi_dsub+0x1ba>
 8002426:	2401      	movs	r4, #1
 8002428:	4061      	eors	r1, r4
 800242a:	468b      	mov	fp, r1
 800242c:	428d      	cmp	r5, r1
 800242e:	d100      	bne.n	8002432 <__aeabi_dsub+0x52>
 8002430:	e08d      	b.n	800254e <__aeabi_dsub+0x16e>
 8002432:	1ab4      	subs	r4, r6, r2
 8002434:	46a4      	mov	ip, r4
 8002436:	2c00      	cmp	r4, #0
 8002438:	dc00      	bgt.n	800243c <__aeabi_dsub+0x5c>
 800243a:	e0b7      	b.n	80025ac <__aeabi_dsub+0x1cc>
 800243c:	2a00      	cmp	r2, #0
 800243e:	d100      	bne.n	8002442 <__aeabi_dsub+0x62>
 8002440:	e0cb      	b.n	80025da <__aeabi_dsub+0x1fa>
 8002442:	4ac1      	ldr	r2, [pc, #772]	; (8002748 <__aeabi_dsub+0x368>)
 8002444:	4296      	cmp	r6, r2
 8002446:	d100      	bne.n	800244a <__aeabi_dsub+0x6a>
 8002448:	e186      	b.n	8002758 <__aeabi_dsub+0x378>
 800244a:	2280      	movs	r2, #128	; 0x80
 800244c:	0412      	lsls	r2, r2, #16
 800244e:	4317      	orrs	r7, r2
 8002450:	4662      	mov	r2, ip
 8002452:	2a38      	cmp	r2, #56	; 0x38
 8002454:	dd00      	ble.n	8002458 <__aeabi_dsub+0x78>
 8002456:	e1a4      	b.n	80027a2 <__aeabi_dsub+0x3c2>
 8002458:	2a1f      	cmp	r2, #31
 800245a:	dd00      	ble.n	800245e <__aeabi_dsub+0x7e>
 800245c:	e21d      	b.n	800289a <__aeabi_dsub+0x4ba>
 800245e:	4661      	mov	r1, ip
 8002460:	2220      	movs	r2, #32
 8002462:	003c      	movs	r4, r7
 8002464:	1a52      	subs	r2, r2, r1
 8002466:	0001      	movs	r1, r0
 8002468:	4090      	lsls	r0, r2
 800246a:	4094      	lsls	r4, r2
 800246c:	1e42      	subs	r2, r0, #1
 800246e:	4190      	sbcs	r0, r2
 8002470:	4662      	mov	r2, ip
 8002472:	46a0      	mov	r8, r4
 8002474:	4664      	mov	r4, ip
 8002476:	40d7      	lsrs	r7, r2
 8002478:	464a      	mov	r2, r9
 800247a:	40e1      	lsrs	r1, r4
 800247c:	4644      	mov	r4, r8
 800247e:	1bd2      	subs	r2, r2, r7
 8002480:	4691      	mov	r9, r2
 8002482:	430c      	orrs	r4, r1
 8002484:	4304      	orrs	r4, r0
 8002486:	1b1c      	subs	r4, r3, r4
 8002488:	42a3      	cmp	r3, r4
 800248a:	4192      	sbcs	r2, r2
 800248c:	464b      	mov	r3, r9
 800248e:	4252      	negs	r2, r2
 8002490:	1a9b      	subs	r3, r3, r2
 8002492:	469a      	mov	sl, r3
 8002494:	4653      	mov	r3, sl
 8002496:	021b      	lsls	r3, r3, #8
 8002498:	d400      	bmi.n	800249c <__aeabi_dsub+0xbc>
 800249a:	e12b      	b.n	80026f4 <__aeabi_dsub+0x314>
 800249c:	4653      	mov	r3, sl
 800249e:	025a      	lsls	r2, r3, #9
 80024a0:	0a53      	lsrs	r3, r2, #9
 80024a2:	469a      	mov	sl, r3
 80024a4:	4653      	mov	r3, sl
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d100      	bne.n	80024ac <__aeabi_dsub+0xcc>
 80024aa:	e166      	b.n	800277a <__aeabi_dsub+0x39a>
 80024ac:	4650      	mov	r0, sl
 80024ae:	f000 fc91 	bl	8002dd4 <__clzsi2>
 80024b2:	0003      	movs	r3, r0
 80024b4:	3b08      	subs	r3, #8
 80024b6:	2220      	movs	r2, #32
 80024b8:	0020      	movs	r0, r4
 80024ba:	1ad2      	subs	r2, r2, r3
 80024bc:	4651      	mov	r1, sl
 80024be:	40d0      	lsrs	r0, r2
 80024c0:	4099      	lsls	r1, r3
 80024c2:	0002      	movs	r2, r0
 80024c4:	409c      	lsls	r4, r3
 80024c6:	430a      	orrs	r2, r1
 80024c8:	429e      	cmp	r6, r3
 80024ca:	dd00      	ble.n	80024ce <__aeabi_dsub+0xee>
 80024cc:	e164      	b.n	8002798 <__aeabi_dsub+0x3b8>
 80024ce:	1b9b      	subs	r3, r3, r6
 80024d0:	1c59      	adds	r1, r3, #1
 80024d2:	291f      	cmp	r1, #31
 80024d4:	dd00      	ble.n	80024d8 <__aeabi_dsub+0xf8>
 80024d6:	e0fe      	b.n	80026d6 <__aeabi_dsub+0x2f6>
 80024d8:	2320      	movs	r3, #32
 80024da:	0010      	movs	r0, r2
 80024dc:	0026      	movs	r6, r4
 80024de:	1a5b      	subs	r3, r3, r1
 80024e0:	409c      	lsls	r4, r3
 80024e2:	4098      	lsls	r0, r3
 80024e4:	40ce      	lsrs	r6, r1
 80024e6:	40ca      	lsrs	r2, r1
 80024e8:	1e63      	subs	r3, r4, #1
 80024ea:	419c      	sbcs	r4, r3
 80024ec:	4330      	orrs	r0, r6
 80024ee:	4692      	mov	sl, r2
 80024f0:	2600      	movs	r6, #0
 80024f2:	4304      	orrs	r4, r0
 80024f4:	0763      	lsls	r3, r4, #29
 80024f6:	d009      	beq.n	800250c <__aeabi_dsub+0x12c>
 80024f8:	230f      	movs	r3, #15
 80024fa:	4023      	ands	r3, r4
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d005      	beq.n	800250c <__aeabi_dsub+0x12c>
 8002500:	1d23      	adds	r3, r4, #4
 8002502:	42a3      	cmp	r3, r4
 8002504:	41a4      	sbcs	r4, r4
 8002506:	4264      	negs	r4, r4
 8002508:	44a2      	add	sl, r4
 800250a:	001c      	movs	r4, r3
 800250c:	4653      	mov	r3, sl
 800250e:	021b      	lsls	r3, r3, #8
 8002510:	d400      	bmi.n	8002514 <__aeabi_dsub+0x134>
 8002512:	e0f2      	b.n	80026fa <__aeabi_dsub+0x31a>
 8002514:	4b8c      	ldr	r3, [pc, #560]	; (8002748 <__aeabi_dsub+0x368>)
 8002516:	3601      	adds	r6, #1
 8002518:	429e      	cmp	r6, r3
 800251a:	d100      	bne.n	800251e <__aeabi_dsub+0x13e>
 800251c:	e10f      	b.n	800273e <__aeabi_dsub+0x35e>
 800251e:	4653      	mov	r3, sl
 8002520:	498a      	ldr	r1, [pc, #552]	; (800274c <__aeabi_dsub+0x36c>)
 8002522:	08e4      	lsrs	r4, r4, #3
 8002524:	400b      	ands	r3, r1
 8002526:	0019      	movs	r1, r3
 8002528:	075b      	lsls	r3, r3, #29
 800252a:	4323      	orrs	r3, r4
 800252c:	0572      	lsls	r2, r6, #21
 800252e:	024c      	lsls	r4, r1, #9
 8002530:	0b24      	lsrs	r4, r4, #12
 8002532:	0d52      	lsrs	r2, r2, #21
 8002534:	0512      	lsls	r2, r2, #20
 8002536:	4322      	orrs	r2, r4
 8002538:	07ed      	lsls	r5, r5, #31
 800253a:	432a      	orrs	r2, r5
 800253c:	0018      	movs	r0, r3
 800253e:	0011      	movs	r1, r2
 8002540:	b003      	add	sp, #12
 8002542:	bcf0      	pop	{r4, r5, r6, r7}
 8002544:	46bb      	mov	fp, r7
 8002546:	46b2      	mov	sl, r6
 8002548:	46a9      	mov	r9, r5
 800254a:	46a0      	mov	r8, r4
 800254c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800254e:	1ab4      	subs	r4, r6, r2
 8002550:	46a4      	mov	ip, r4
 8002552:	2c00      	cmp	r4, #0
 8002554:	dd59      	ble.n	800260a <__aeabi_dsub+0x22a>
 8002556:	2a00      	cmp	r2, #0
 8002558:	d100      	bne.n	800255c <__aeabi_dsub+0x17c>
 800255a:	e0b0      	b.n	80026be <__aeabi_dsub+0x2de>
 800255c:	4556      	cmp	r6, sl
 800255e:	d100      	bne.n	8002562 <__aeabi_dsub+0x182>
 8002560:	e0fa      	b.n	8002758 <__aeabi_dsub+0x378>
 8002562:	2280      	movs	r2, #128	; 0x80
 8002564:	0412      	lsls	r2, r2, #16
 8002566:	4317      	orrs	r7, r2
 8002568:	4662      	mov	r2, ip
 800256a:	2a38      	cmp	r2, #56	; 0x38
 800256c:	dd00      	ble.n	8002570 <__aeabi_dsub+0x190>
 800256e:	e0d4      	b.n	800271a <__aeabi_dsub+0x33a>
 8002570:	2a1f      	cmp	r2, #31
 8002572:	dc00      	bgt.n	8002576 <__aeabi_dsub+0x196>
 8002574:	e1c0      	b.n	80028f8 <__aeabi_dsub+0x518>
 8002576:	0039      	movs	r1, r7
 8002578:	3a20      	subs	r2, #32
 800257a:	40d1      	lsrs	r1, r2
 800257c:	4662      	mov	r2, ip
 800257e:	2a20      	cmp	r2, #32
 8002580:	d006      	beq.n	8002590 <__aeabi_dsub+0x1b0>
 8002582:	4664      	mov	r4, ip
 8002584:	2240      	movs	r2, #64	; 0x40
 8002586:	1b12      	subs	r2, r2, r4
 8002588:	003c      	movs	r4, r7
 800258a:	4094      	lsls	r4, r2
 800258c:	4304      	orrs	r4, r0
 800258e:	9401      	str	r4, [sp, #4]
 8002590:	9c01      	ldr	r4, [sp, #4]
 8002592:	1e62      	subs	r2, r4, #1
 8002594:	4194      	sbcs	r4, r2
 8002596:	430c      	orrs	r4, r1
 8002598:	e0c3      	b.n	8002722 <__aeabi_dsub+0x342>
 800259a:	003c      	movs	r4, r7
 800259c:	4304      	orrs	r4, r0
 800259e:	d02b      	beq.n	80025f8 <__aeabi_dsub+0x218>
 80025a0:	468b      	mov	fp, r1
 80025a2:	428d      	cmp	r5, r1
 80025a4:	d02e      	beq.n	8002604 <__aeabi_dsub+0x224>
 80025a6:	4c6a      	ldr	r4, [pc, #424]	; (8002750 <__aeabi_dsub+0x370>)
 80025a8:	46a4      	mov	ip, r4
 80025aa:	44b4      	add	ip, r6
 80025ac:	4664      	mov	r4, ip
 80025ae:	2c00      	cmp	r4, #0
 80025b0:	d05f      	beq.n	8002672 <__aeabi_dsub+0x292>
 80025b2:	1b94      	subs	r4, r2, r6
 80025b4:	46a4      	mov	ip, r4
 80025b6:	2e00      	cmp	r6, #0
 80025b8:	d000      	beq.n	80025bc <__aeabi_dsub+0x1dc>
 80025ba:	e120      	b.n	80027fe <__aeabi_dsub+0x41e>
 80025bc:	464c      	mov	r4, r9
 80025be:	431c      	orrs	r4, r3
 80025c0:	d100      	bne.n	80025c4 <__aeabi_dsub+0x1e4>
 80025c2:	e1c7      	b.n	8002954 <__aeabi_dsub+0x574>
 80025c4:	4661      	mov	r1, ip
 80025c6:	1e4c      	subs	r4, r1, #1
 80025c8:	2901      	cmp	r1, #1
 80025ca:	d100      	bne.n	80025ce <__aeabi_dsub+0x1ee>
 80025cc:	e223      	b.n	8002a16 <__aeabi_dsub+0x636>
 80025ce:	4d5e      	ldr	r5, [pc, #376]	; (8002748 <__aeabi_dsub+0x368>)
 80025d0:	45ac      	cmp	ip, r5
 80025d2:	d100      	bne.n	80025d6 <__aeabi_dsub+0x1f6>
 80025d4:	e1d8      	b.n	8002988 <__aeabi_dsub+0x5a8>
 80025d6:	46a4      	mov	ip, r4
 80025d8:	e11a      	b.n	8002810 <__aeabi_dsub+0x430>
 80025da:	003a      	movs	r2, r7
 80025dc:	4302      	orrs	r2, r0
 80025de:	d100      	bne.n	80025e2 <__aeabi_dsub+0x202>
 80025e0:	e0e4      	b.n	80027ac <__aeabi_dsub+0x3cc>
 80025e2:	0022      	movs	r2, r4
 80025e4:	3a01      	subs	r2, #1
 80025e6:	2c01      	cmp	r4, #1
 80025e8:	d100      	bne.n	80025ec <__aeabi_dsub+0x20c>
 80025ea:	e1c3      	b.n	8002974 <__aeabi_dsub+0x594>
 80025ec:	4956      	ldr	r1, [pc, #344]	; (8002748 <__aeabi_dsub+0x368>)
 80025ee:	428c      	cmp	r4, r1
 80025f0:	d100      	bne.n	80025f4 <__aeabi_dsub+0x214>
 80025f2:	e0b1      	b.n	8002758 <__aeabi_dsub+0x378>
 80025f4:	4694      	mov	ip, r2
 80025f6:	e72b      	b.n	8002450 <__aeabi_dsub+0x70>
 80025f8:	2401      	movs	r4, #1
 80025fa:	4061      	eors	r1, r4
 80025fc:	468b      	mov	fp, r1
 80025fe:	428d      	cmp	r5, r1
 8002600:	d000      	beq.n	8002604 <__aeabi_dsub+0x224>
 8002602:	e716      	b.n	8002432 <__aeabi_dsub+0x52>
 8002604:	4952      	ldr	r1, [pc, #328]	; (8002750 <__aeabi_dsub+0x370>)
 8002606:	468c      	mov	ip, r1
 8002608:	44b4      	add	ip, r6
 800260a:	4664      	mov	r4, ip
 800260c:	2c00      	cmp	r4, #0
 800260e:	d100      	bne.n	8002612 <__aeabi_dsub+0x232>
 8002610:	e0d3      	b.n	80027ba <__aeabi_dsub+0x3da>
 8002612:	1b91      	subs	r1, r2, r6
 8002614:	468c      	mov	ip, r1
 8002616:	2e00      	cmp	r6, #0
 8002618:	d100      	bne.n	800261c <__aeabi_dsub+0x23c>
 800261a:	e15e      	b.n	80028da <__aeabi_dsub+0x4fa>
 800261c:	494a      	ldr	r1, [pc, #296]	; (8002748 <__aeabi_dsub+0x368>)
 800261e:	428a      	cmp	r2, r1
 8002620:	d100      	bne.n	8002624 <__aeabi_dsub+0x244>
 8002622:	e1be      	b.n	80029a2 <__aeabi_dsub+0x5c2>
 8002624:	2180      	movs	r1, #128	; 0x80
 8002626:	464c      	mov	r4, r9
 8002628:	0409      	lsls	r1, r1, #16
 800262a:	430c      	orrs	r4, r1
 800262c:	46a1      	mov	r9, r4
 800262e:	4661      	mov	r1, ip
 8002630:	2938      	cmp	r1, #56	; 0x38
 8002632:	dd00      	ble.n	8002636 <__aeabi_dsub+0x256>
 8002634:	e1ba      	b.n	80029ac <__aeabi_dsub+0x5cc>
 8002636:	291f      	cmp	r1, #31
 8002638:	dd00      	ble.n	800263c <__aeabi_dsub+0x25c>
 800263a:	e227      	b.n	8002a8c <__aeabi_dsub+0x6ac>
 800263c:	2420      	movs	r4, #32
 800263e:	1a64      	subs	r4, r4, r1
 8002640:	4649      	mov	r1, r9
 8002642:	40a1      	lsls	r1, r4
 8002644:	001e      	movs	r6, r3
 8002646:	4688      	mov	r8, r1
 8002648:	4661      	mov	r1, ip
 800264a:	40a3      	lsls	r3, r4
 800264c:	40ce      	lsrs	r6, r1
 800264e:	4641      	mov	r1, r8
 8002650:	1e5c      	subs	r4, r3, #1
 8002652:	41a3      	sbcs	r3, r4
 8002654:	4331      	orrs	r1, r6
 8002656:	4319      	orrs	r1, r3
 8002658:	000c      	movs	r4, r1
 800265a:	4663      	mov	r3, ip
 800265c:	4649      	mov	r1, r9
 800265e:	40d9      	lsrs	r1, r3
 8002660:	187f      	adds	r7, r7, r1
 8002662:	1824      	adds	r4, r4, r0
 8002664:	4284      	cmp	r4, r0
 8002666:	419b      	sbcs	r3, r3
 8002668:	425b      	negs	r3, r3
 800266a:	469a      	mov	sl, r3
 800266c:	0016      	movs	r6, r2
 800266e:	44ba      	add	sl, r7
 8002670:	e05d      	b.n	800272e <__aeabi_dsub+0x34e>
 8002672:	4c38      	ldr	r4, [pc, #224]	; (8002754 <__aeabi_dsub+0x374>)
 8002674:	1c72      	adds	r2, r6, #1
 8002676:	4222      	tst	r2, r4
 8002678:	d000      	beq.n	800267c <__aeabi_dsub+0x29c>
 800267a:	e0df      	b.n	800283c <__aeabi_dsub+0x45c>
 800267c:	464a      	mov	r2, r9
 800267e:	431a      	orrs	r2, r3
 8002680:	2e00      	cmp	r6, #0
 8002682:	d000      	beq.n	8002686 <__aeabi_dsub+0x2a6>
 8002684:	e15c      	b.n	8002940 <__aeabi_dsub+0x560>
 8002686:	2a00      	cmp	r2, #0
 8002688:	d100      	bne.n	800268c <__aeabi_dsub+0x2ac>
 800268a:	e1cf      	b.n	8002a2c <__aeabi_dsub+0x64c>
 800268c:	003a      	movs	r2, r7
 800268e:	4302      	orrs	r2, r0
 8002690:	d100      	bne.n	8002694 <__aeabi_dsub+0x2b4>
 8002692:	e17f      	b.n	8002994 <__aeabi_dsub+0x5b4>
 8002694:	1a1c      	subs	r4, r3, r0
 8002696:	464a      	mov	r2, r9
 8002698:	42a3      	cmp	r3, r4
 800269a:	4189      	sbcs	r1, r1
 800269c:	1bd2      	subs	r2, r2, r7
 800269e:	4249      	negs	r1, r1
 80026a0:	1a52      	subs	r2, r2, r1
 80026a2:	4692      	mov	sl, r2
 80026a4:	0212      	lsls	r2, r2, #8
 80026a6:	d400      	bmi.n	80026aa <__aeabi_dsub+0x2ca>
 80026a8:	e20a      	b.n	8002ac0 <__aeabi_dsub+0x6e0>
 80026aa:	1ac4      	subs	r4, r0, r3
 80026ac:	42a0      	cmp	r0, r4
 80026ae:	4180      	sbcs	r0, r0
 80026b0:	464b      	mov	r3, r9
 80026b2:	4240      	negs	r0, r0
 80026b4:	1aff      	subs	r7, r7, r3
 80026b6:	1a3b      	subs	r3, r7, r0
 80026b8:	469a      	mov	sl, r3
 80026ba:	465d      	mov	r5, fp
 80026bc:	e71a      	b.n	80024f4 <__aeabi_dsub+0x114>
 80026be:	003a      	movs	r2, r7
 80026c0:	4302      	orrs	r2, r0
 80026c2:	d073      	beq.n	80027ac <__aeabi_dsub+0x3cc>
 80026c4:	0022      	movs	r2, r4
 80026c6:	3a01      	subs	r2, #1
 80026c8:	2c01      	cmp	r4, #1
 80026ca:	d100      	bne.n	80026ce <__aeabi_dsub+0x2ee>
 80026cc:	e0cb      	b.n	8002866 <__aeabi_dsub+0x486>
 80026ce:	4554      	cmp	r4, sl
 80026d0:	d042      	beq.n	8002758 <__aeabi_dsub+0x378>
 80026d2:	4694      	mov	ip, r2
 80026d4:	e748      	b.n	8002568 <__aeabi_dsub+0x188>
 80026d6:	0010      	movs	r0, r2
 80026d8:	3b1f      	subs	r3, #31
 80026da:	40d8      	lsrs	r0, r3
 80026dc:	2920      	cmp	r1, #32
 80026de:	d003      	beq.n	80026e8 <__aeabi_dsub+0x308>
 80026e0:	2340      	movs	r3, #64	; 0x40
 80026e2:	1a5b      	subs	r3, r3, r1
 80026e4:	409a      	lsls	r2, r3
 80026e6:	4314      	orrs	r4, r2
 80026e8:	1e63      	subs	r3, r4, #1
 80026ea:	419c      	sbcs	r4, r3
 80026ec:	2300      	movs	r3, #0
 80026ee:	2600      	movs	r6, #0
 80026f0:	469a      	mov	sl, r3
 80026f2:	4304      	orrs	r4, r0
 80026f4:	0763      	lsls	r3, r4, #29
 80026f6:	d000      	beq.n	80026fa <__aeabi_dsub+0x31a>
 80026f8:	e6fe      	b.n	80024f8 <__aeabi_dsub+0x118>
 80026fa:	4652      	mov	r2, sl
 80026fc:	08e3      	lsrs	r3, r4, #3
 80026fe:	0752      	lsls	r2, r2, #29
 8002700:	4313      	orrs	r3, r2
 8002702:	4652      	mov	r2, sl
 8002704:	46b4      	mov	ip, r6
 8002706:	08d2      	lsrs	r2, r2, #3
 8002708:	490f      	ldr	r1, [pc, #60]	; (8002748 <__aeabi_dsub+0x368>)
 800270a:	458c      	cmp	ip, r1
 800270c:	d02a      	beq.n	8002764 <__aeabi_dsub+0x384>
 800270e:	0312      	lsls	r2, r2, #12
 8002710:	0b14      	lsrs	r4, r2, #12
 8002712:	4662      	mov	r2, ip
 8002714:	0552      	lsls	r2, r2, #21
 8002716:	0d52      	lsrs	r2, r2, #21
 8002718:	e70c      	b.n	8002534 <__aeabi_dsub+0x154>
 800271a:	003c      	movs	r4, r7
 800271c:	4304      	orrs	r4, r0
 800271e:	1e62      	subs	r2, r4, #1
 8002720:	4194      	sbcs	r4, r2
 8002722:	18e4      	adds	r4, r4, r3
 8002724:	429c      	cmp	r4, r3
 8002726:	4192      	sbcs	r2, r2
 8002728:	4252      	negs	r2, r2
 800272a:	444a      	add	r2, r9
 800272c:	4692      	mov	sl, r2
 800272e:	4653      	mov	r3, sl
 8002730:	021b      	lsls	r3, r3, #8
 8002732:	d5df      	bpl.n	80026f4 <__aeabi_dsub+0x314>
 8002734:	4b04      	ldr	r3, [pc, #16]	; (8002748 <__aeabi_dsub+0x368>)
 8002736:	3601      	adds	r6, #1
 8002738:	429e      	cmp	r6, r3
 800273a:	d000      	beq.n	800273e <__aeabi_dsub+0x35e>
 800273c:	e0a0      	b.n	8002880 <__aeabi_dsub+0x4a0>
 800273e:	0032      	movs	r2, r6
 8002740:	2400      	movs	r4, #0
 8002742:	2300      	movs	r3, #0
 8002744:	e6f6      	b.n	8002534 <__aeabi_dsub+0x154>
 8002746:	46c0      	nop			; (mov r8, r8)
 8002748:	000007ff 	.word	0x000007ff
 800274c:	ff7fffff 	.word	0xff7fffff
 8002750:	fffff801 	.word	0xfffff801
 8002754:	000007fe 	.word	0x000007fe
 8002758:	08db      	lsrs	r3, r3, #3
 800275a:	464a      	mov	r2, r9
 800275c:	0752      	lsls	r2, r2, #29
 800275e:	4313      	orrs	r3, r2
 8002760:	464a      	mov	r2, r9
 8002762:	08d2      	lsrs	r2, r2, #3
 8002764:	0019      	movs	r1, r3
 8002766:	4311      	orrs	r1, r2
 8002768:	d100      	bne.n	800276c <__aeabi_dsub+0x38c>
 800276a:	e1b5      	b.n	8002ad8 <__aeabi_dsub+0x6f8>
 800276c:	2480      	movs	r4, #128	; 0x80
 800276e:	0324      	lsls	r4, r4, #12
 8002770:	4314      	orrs	r4, r2
 8002772:	0324      	lsls	r4, r4, #12
 8002774:	4ad5      	ldr	r2, [pc, #852]	; (8002acc <__aeabi_dsub+0x6ec>)
 8002776:	0b24      	lsrs	r4, r4, #12
 8002778:	e6dc      	b.n	8002534 <__aeabi_dsub+0x154>
 800277a:	0020      	movs	r0, r4
 800277c:	f000 fb2a 	bl	8002dd4 <__clzsi2>
 8002780:	0003      	movs	r3, r0
 8002782:	3318      	adds	r3, #24
 8002784:	2b1f      	cmp	r3, #31
 8002786:	dc00      	bgt.n	800278a <__aeabi_dsub+0x3aa>
 8002788:	e695      	b.n	80024b6 <__aeabi_dsub+0xd6>
 800278a:	0022      	movs	r2, r4
 800278c:	3808      	subs	r0, #8
 800278e:	4082      	lsls	r2, r0
 8002790:	2400      	movs	r4, #0
 8002792:	429e      	cmp	r6, r3
 8002794:	dc00      	bgt.n	8002798 <__aeabi_dsub+0x3b8>
 8002796:	e69a      	b.n	80024ce <__aeabi_dsub+0xee>
 8002798:	1af6      	subs	r6, r6, r3
 800279a:	4bcd      	ldr	r3, [pc, #820]	; (8002ad0 <__aeabi_dsub+0x6f0>)
 800279c:	401a      	ands	r2, r3
 800279e:	4692      	mov	sl, r2
 80027a0:	e6a8      	b.n	80024f4 <__aeabi_dsub+0x114>
 80027a2:	003c      	movs	r4, r7
 80027a4:	4304      	orrs	r4, r0
 80027a6:	1e62      	subs	r2, r4, #1
 80027a8:	4194      	sbcs	r4, r2
 80027aa:	e66c      	b.n	8002486 <__aeabi_dsub+0xa6>
 80027ac:	464a      	mov	r2, r9
 80027ae:	08db      	lsrs	r3, r3, #3
 80027b0:	0752      	lsls	r2, r2, #29
 80027b2:	4313      	orrs	r3, r2
 80027b4:	464a      	mov	r2, r9
 80027b6:	08d2      	lsrs	r2, r2, #3
 80027b8:	e7a6      	b.n	8002708 <__aeabi_dsub+0x328>
 80027ba:	4cc6      	ldr	r4, [pc, #792]	; (8002ad4 <__aeabi_dsub+0x6f4>)
 80027bc:	1c72      	adds	r2, r6, #1
 80027be:	4222      	tst	r2, r4
 80027c0:	d000      	beq.n	80027c4 <__aeabi_dsub+0x3e4>
 80027c2:	e0ac      	b.n	800291e <__aeabi_dsub+0x53e>
 80027c4:	464a      	mov	r2, r9
 80027c6:	431a      	orrs	r2, r3
 80027c8:	2e00      	cmp	r6, #0
 80027ca:	d000      	beq.n	80027ce <__aeabi_dsub+0x3ee>
 80027cc:	e105      	b.n	80029da <__aeabi_dsub+0x5fa>
 80027ce:	2a00      	cmp	r2, #0
 80027d0:	d100      	bne.n	80027d4 <__aeabi_dsub+0x3f4>
 80027d2:	e156      	b.n	8002a82 <__aeabi_dsub+0x6a2>
 80027d4:	003a      	movs	r2, r7
 80027d6:	4302      	orrs	r2, r0
 80027d8:	d100      	bne.n	80027dc <__aeabi_dsub+0x3fc>
 80027da:	e0db      	b.n	8002994 <__aeabi_dsub+0x5b4>
 80027dc:	181c      	adds	r4, r3, r0
 80027de:	429c      	cmp	r4, r3
 80027e0:	419b      	sbcs	r3, r3
 80027e2:	444f      	add	r7, r9
 80027e4:	46ba      	mov	sl, r7
 80027e6:	425b      	negs	r3, r3
 80027e8:	449a      	add	sl, r3
 80027ea:	4653      	mov	r3, sl
 80027ec:	021b      	lsls	r3, r3, #8
 80027ee:	d400      	bmi.n	80027f2 <__aeabi_dsub+0x412>
 80027f0:	e780      	b.n	80026f4 <__aeabi_dsub+0x314>
 80027f2:	4652      	mov	r2, sl
 80027f4:	4bb6      	ldr	r3, [pc, #728]	; (8002ad0 <__aeabi_dsub+0x6f0>)
 80027f6:	2601      	movs	r6, #1
 80027f8:	401a      	ands	r2, r3
 80027fa:	4692      	mov	sl, r2
 80027fc:	e77a      	b.n	80026f4 <__aeabi_dsub+0x314>
 80027fe:	4cb3      	ldr	r4, [pc, #716]	; (8002acc <__aeabi_dsub+0x6ec>)
 8002800:	42a2      	cmp	r2, r4
 8002802:	d100      	bne.n	8002806 <__aeabi_dsub+0x426>
 8002804:	e0c0      	b.n	8002988 <__aeabi_dsub+0x5a8>
 8002806:	2480      	movs	r4, #128	; 0x80
 8002808:	464d      	mov	r5, r9
 800280a:	0424      	lsls	r4, r4, #16
 800280c:	4325      	orrs	r5, r4
 800280e:	46a9      	mov	r9, r5
 8002810:	4664      	mov	r4, ip
 8002812:	2c38      	cmp	r4, #56	; 0x38
 8002814:	dc53      	bgt.n	80028be <__aeabi_dsub+0x4de>
 8002816:	4661      	mov	r1, ip
 8002818:	2c1f      	cmp	r4, #31
 800281a:	dd00      	ble.n	800281e <__aeabi_dsub+0x43e>
 800281c:	e0cd      	b.n	80029ba <__aeabi_dsub+0x5da>
 800281e:	2520      	movs	r5, #32
 8002820:	001e      	movs	r6, r3
 8002822:	1b2d      	subs	r5, r5, r4
 8002824:	464c      	mov	r4, r9
 8002826:	40ab      	lsls	r3, r5
 8002828:	40ac      	lsls	r4, r5
 800282a:	40ce      	lsrs	r6, r1
 800282c:	1e5d      	subs	r5, r3, #1
 800282e:	41ab      	sbcs	r3, r5
 8002830:	4334      	orrs	r4, r6
 8002832:	4323      	orrs	r3, r4
 8002834:	464c      	mov	r4, r9
 8002836:	40cc      	lsrs	r4, r1
 8002838:	1b3f      	subs	r7, r7, r4
 800283a:	e045      	b.n	80028c8 <__aeabi_dsub+0x4e8>
 800283c:	464a      	mov	r2, r9
 800283e:	1a1c      	subs	r4, r3, r0
 8002840:	1bd1      	subs	r1, r2, r7
 8002842:	42a3      	cmp	r3, r4
 8002844:	4192      	sbcs	r2, r2
 8002846:	4252      	negs	r2, r2
 8002848:	4692      	mov	sl, r2
 800284a:	000a      	movs	r2, r1
 800284c:	4651      	mov	r1, sl
 800284e:	1a52      	subs	r2, r2, r1
 8002850:	4692      	mov	sl, r2
 8002852:	0212      	lsls	r2, r2, #8
 8002854:	d500      	bpl.n	8002858 <__aeabi_dsub+0x478>
 8002856:	e083      	b.n	8002960 <__aeabi_dsub+0x580>
 8002858:	4653      	mov	r3, sl
 800285a:	4323      	orrs	r3, r4
 800285c:	d000      	beq.n	8002860 <__aeabi_dsub+0x480>
 800285e:	e621      	b.n	80024a4 <__aeabi_dsub+0xc4>
 8002860:	2200      	movs	r2, #0
 8002862:	2500      	movs	r5, #0
 8002864:	e753      	b.n	800270e <__aeabi_dsub+0x32e>
 8002866:	181c      	adds	r4, r3, r0
 8002868:	429c      	cmp	r4, r3
 800286a:	419b      	sbcs	r3, r3
 800286c:	444f      	add	r7, r9
 800286e:	46ba      	mov	sl, r7
 8002870:	425b      	negs	r3, r3
 8002872:	449a      	add	sl, r3
 8002874:	4653      	mov	r3, sl
 8002876:	2601      	movs	r6, #1
 8002878:	021b      	lsls	r3, r3, #8
 800287a:	d400      	bmi.n	800287e <__aeabi_dsub+0x49e>
 800287c:	e73a      	b.n	80026f4 <__aeabi_dsub+0x314>
 800287e:	2602      	movs	r6, #2
 8002880:	4652      	mov	r2, sl
 8002882:	4b93      	ldr	r3, [pc, #588]	; (8002ad0 <__aeabi_dsub+0x6f0>)
 8002884:	2101      	movs	r1, #1
 8002886:	401a      	ands	r2, r3
 8002888:	0013      	movs	r3, r2
 800288a:	4021      	ands	r1, r4
 800288c:	0862      	lsrs	r2, r4, #1
 800288e:	430a      	orrs	r2, r1
 8002890:	07dc      	lsls	r4, r3, #31
 8002892:	085b      	lsrs	r3, r3, #1
 8002894:	469a      	mov	sl, r3
 8002896:	4314      	orrs	r4, r2
 8002898:	e62c      	b.n	80024f4 <__aeabi_dsub+0x114>
 800289a:	0039      	movs	r1, r7
 800289c:	3a20      	subs	r2, #32
 800289e:	40d1      	lsrs	r1, r2
 80028a0:	4662      	mov	r2, ip
 80028a2:	2a20      	cmp	r2, #32
 80028a4:	d006      	beq.n	80028b4 <__aeabi_dsub+0x4d4>
 80028a6:	4664      	mov	r4, ip
 80028a8:	2240      	movs	r2, #64	; 0x40
 80028aa:	1b12      	subs	r2, r2, r4
 80028ac:	003c      	movs	r4, r7
 80028ae:	4094      	lsls	r4, r2
 80028b0:	4304      	orrs	r4, r0
 80028b2:	9401      	str	r4, [sp, #4]
 80028b4:	9c01      	ldr	r4, [sp, #4]
 80028b6:	1e62      	subs	r2, r4, #1
 80028b8:	4194      	sbcs	r4, r2
 80028ba:	430c      	orrs	r4, r1
 80028bc:	e5e3      	b.n	8002486 <__aeabi_dsub+0xa6>
 80028be:	4649      	mov	r1, r9
 80028c0:	4319      	orrs	r1, r3
 80028c2:	000b      	movs	r3, r1
 80028c4:	1e5c      	subs	r4, r3, #1
 80028c6:	41a3      	sbcs	r3, r4
 80028c8:	1ac4      	subs	r4, r0, r3
 80028ca:	42a0      	cmp	r0, r4
 80028cc:	419b      	sbcs	r3, r3
 80028ce:	425b      	negs	r3, r3
 80028d0:	1afb      	subs	r3, r7, r3
 80028d2:	469a      	mov	sl, r3
 80028d4:	465d      	mov	r5, fp
 80028d6:	0016      	movs	r6, r2
 80028d8:	e5dc      	b.n	8002494 <__aeabi_dsub+0xb4>
 80028da:	4649      	mov	r1, r9
 80028dc:	4319      	orrs	r1, r3
 80028de:	d100      	bne.n	80028e2 <__aeabi_dsub+0x502>
 80028e0:	e0ae      	b.n	8002a40 <__aeabi_dsub+0x660>
 80028e2:	4661      	mov	r1, ip
 80028e4:	4664      	mov	r4, ip
 80028e6:	3901      	subs	r1, #1
 80028e8:	2c01      	cmp	r4, #1
 80028ea:	d100      	bne.n	80028ee <__aeabi_dsub+0x50e>
 80028ec:	e0e0      	b.n	8002ab0 <__aeabi_dsub+0x6d0>
 80028ee:	4c77      	ldr	r4, [pc, #476]	; (8002acc <__aeabi_dsub+0x6ec>)
 80028f0:	45a4      	cmp	ip, r4
 80028f2:	d056      	beq.n	80029a2 <__aeabi_dsub+0x5c2>
 80028f4:	468c      	mov	ip, r1
 80028f6:	e69a      	b.n	800262e <__aeabi_dsub+0x24e>
 80028f8:	4661      	mov	r1, ip
 80028fa:	2220      	movs	r2, #32
 80028fc:	003c      	movs	r4, r7
 80028fe:	1a52      	subs	r2, r2, r1
 8002900:	4094      	lsls	r4, r2
 8002902:	0001      	movs	r1, r0
 8002904:	4090      	lsls	r0, r2
 8002906:	46a0      	mov	r8, r4
 8002908:	4664      	mov	r4, ip
 800290a:	1e42      	subs	r2, r0, #1
 800290c:	4190      	sbcs	r0, r2
 800290e:	4662      	mov	r2, ip
 8002910:	40e1      	lsrs	r1, r4
 8002912:	4644      	mov	r4, r8
 8002914:	40d7      	lsrs	r7, r2
 8002916:	430c      	orrs	r4, r1
 8002918:	4304      	orrs	r4, r0
 800291a:	44b9      	add	r9, r7
 800291c:	e701      	b.n	8002722 <__aeabi_dsub+0x342>
 800291e:	496b      	ldr	r1, [pc, #428]	; (8002acc <__aeabi_dsub+0x6ec>)
 8002920:	428a      	cmp	r2, r1
 8002922:	d100      	bne.n	8002926 <__aeabi_dsub+0x546>
 8002924:	e70c      	b.n	8002740 <__aeabi_dsub+0x360>
 8002926:	1818      	adds	r0, r3, r0
 8002928:	4298      	cmp	r0, r3
 800292a:	419b      	sbcs	r3, r3
 800292c:	444f      	add	r7, r9
 800292e:	425b      	negs	r3, r3
 8002930:	18fb      	adds	r3, r7, r3
 8002932:	07dc      	lsls	r4, r3, #31
 8002934:	0840      	lsrs	r0, r0, #1
 8002936:	085b      	lsrs	r3, r3, #1
 8002938:	469a      	mov	sl, r3
 800293a:	0016      	movs	r6, r2
 800293c:	4304      	orrs	r4, r0
 800293e:	e6d9      	b.n	80026f4 <__aeabi_dsub+0x314>
 8002940:	2a00      	cmp	r2, #0
 8002942:	d000      	beq.n	8002946 <__aeabi_dsub+0x566>
 8002944:	e081      	b.n	8002a4a <__aeabi_dsub+0x66a>
 8002946:	003b      	movs	r3, r7
 8002948:	4303      	orrs	r3, r0
 800294a:	d11d      	bne.n	8002988 <__aeabi_dsub+0x5a8>
 800294c:	2280      	movs	r2, #128	; 0x80
 800294e:	2500      	movs	r5, #0
 8002950:	0312      	lsls	r2, r2, #12
 8002952:	e70b      	b.n	800276c <__aeabi_dsub+0x38c>
 8002954:	08c0      	lsrs	r0, r0, #3
 8002956:	077b      	lsls	r3, r7, #29
 8002958:	465d      	mov	r5, fp
 800295a:	4303      	orrs	r3, r0
 800295c:	08fa      	lsrs	r2, r7, #3
 800295e:	e6d3      	b.n	8002708 <__aeabi_dsub+0x328>
 8002960:	1ac4      	subs	r4, r0, r3
 8002962:	42a0      	cmp	r0, r4
 8002964:	4180      	sbcs	r0, r0
 8002966:	464b      	mov	r3, r9
 8002968:	4240      	negs	r0, r0
 800296a:	1aff      	subs	r7, r7, r3
 800296c:	1a3b      	subs	r3, r7, r0
 800296e:	469a      	mov	sl, r3
 8002970:	465d      	mov	r5, fp
 8002972:	e597      	b.n	80024a4 <__aeabi_dsub+0xc4>
 8002974:	1a1c      	subs	r4, r3, r0
 8002976:	464a      	mov	r2, r9
 8002978:	42a3      	cmp	r3, r4
 800297a:	419b      	sbcs	r3, r3
 800297c:	1bd7      	subs	r7, r2, r7
 800297e:	425b      	negs	r3, r3
 8002980:	1afb      	subs	r3, r7, r3
 8002982:	469a      	mov	sl, r3
 8002984:	2601      	movs	r6, #1
 8002986:	e585      	b.n	8002494 <__aeabi_dsub+0xb4>
 8002988:	08c0      	lsrs	r0, r0, #3
 800298a:	077b      	lsls	r3, r7, #29
 800298c:	465d      	mov	r5, fp
 800298e:	4303      	orrs	r3, r0
 8002990:	08fa      	lsrs	r2, r7, #3
 8002992:	e6e7      	b.n	8002764 <__aeabi_dsub+0x384>
 8002994:	464a      	mov	r2, r9
 8002996:	08db      	lsrs	r3, r3, #3
 8002998:	0752      	lsls	r2, r2, #29
 800299a:	4313      	orrs	r3, r2
 800299c:	464a      	mov	r2, r9
 800299e:	08d2      	lsrs	r2, r2, #3
 80029a0:	e6b5      	b.n	800270e <__aeabi_dsub+0x32e>
 80029a2:	08c0      	lsrs	r0, r0, #3
 80029a4:	077b      	lsls	r3, r7, #29
 80029a6:	4303      	orrs	r3, r0
 80029a8:	08fa      	lsrs	r2, r7, #3
 80029aa:	e6db      	b.n	8002764 <__aeabi_dsub+0x384>
 80029ac:	4649      	mov	r1, r9
 80029ae:	4319      	orrs	r1, r3
 80029b0:	000b      	movs	r3, r1
 80029b2:	1e59      	subs	r1, r3, #1
 80029b4:	418b      	sbcs	r3, r1
 80029b6:	001c      	movs	r4, r3
 80029b8:	e653      	b.n	8002662 <__aeabi_dsub+0x282>
 80029ba:	464d      	mov	r5, r9
 80029bc:	3c20      	subs	r4, #32
 80029be:	40e5      	lsrs	r5, r4
 80029c0:	2920      	cmp	r1, #32
 80029c2:	d005      	beq.n	80029d0 <__aeabi_dsub+0x5f0>
 80029c4:	2440      	movs	r4, #64	; 0x40
 80029c6:	1a64      	subs	r4, r4, r1
 80029c8:	4649      	mov	r1, r9
 80029ca:	40a1      	lsls	r1, r4
 80029cc:	430b      	orrs	r3, r1
 80029ce:	4698      	mov	r8, r3
 80029d0:	4643      	mov	r3, r8
 80029d2:	1e5c      	subs	r4, r3, #1
 80029d4:	41a3      	sbcs	r3, r4
 80029d6:	432b      	orrs	r3, r5
 80029d8:	e776      	b.n	80028c8 <__aeabi_dsub+0x4e8>
 80029da:	2a00      	cmp	r2, #0
 80029dc:	d0e1      	beq.n	80029a2 <__aeabi_dsub+0x5c2>
 80029de:	003a      	movs	r2, r7
 80029e0:	08db      	lsrs	r3, r3, #3
 80029e2:	4302      	orrs	r2, r0
 80029e4:	d100      	bne.n	80029e8 <__aeabi_dsub+0x608>
 80029e6:	e6b8      	b.n	800275a <__aeabi_dsub+0x37a>
 80029e8:	464a      	mov	r2, r9
 80029ea:	0752      	lsls	r2, r2, #29
 80029ec:	2480      	movs	r4, #128	; 0x80
 80029ee:	4313      	orrs	r3, r2
 80029f0:	464a      	mov	r2, r9
 80029f2:	0324      	lsls	r4, r4, #12
 80029f4:	08d2      	lsrs	r2, r2, #3
 80029f6:	4222      	tst	r2, r4
 80029f8:	d007      	beq.n	8002a0a <__aeabi_dsub+0x62a>
 80029fa:	08fe      	lsrs	r6, r7, #3
 80029fc:	4226      	tst	r6, r4
 80029fe:	d104      	bne.n	8002a0a <__aeabi_dsub+0x62a>
 8002a00:	465d      	mov	r5, fp
 8002a02:	0032      	movs	r2, r6
 8002a04:	08c3      	lsrs	r3, r0, #3
 8002a06:	077f      	lsls	r7, r7, #29
 8002a08:	433b      	orrs	r3, r7
 8002a0a:	0f59      	lsrs	r1, r3, #29
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	0749      	lsls	r1, r1, #29
 8002a10:	08db      	lsrs	r3, r3, #3
 8002a12:	430b      	orrs	r3, r1
 8002a14:	e6a6      	b.n	8002764 <__aeabi_dsub+0x384>
 8002a16:	1ac4      	subs	r4, r0, r3
 8002a18:	42a0      	cmp	r0, r4
 8002a1a:	4180      	sbcs	r0, r0
 8002a1c:	464b      	mov	r3, r9
 8002a1e:	4240      	negs	r0, r0
 8002a20:	1aff      	subs	r7, r7, r3
 8002a22:	1a3b      	subs	r3, r7, r0
 8002a24:	469a      	mov	sl, r3
 8002a26:	465d      	mov	r5, fp
 8002a28:	2601      	movs	r6, #1
 8002a2a:	e533      	b.n	8002494 <__aeabi_dsub+0xb4>
 8002a2c:	003b      	movs	r3, r7
 8002a2e:	4303      	orrs	r3, r0
 8002a30:	d100      	bne.n	8002a34 <__aeabi_dsub+0x654>
 8002a32:	e715      	b.n	8002860 <__aeabi_dsub+0x480>
 8002a34:	08c0      	lsrs	r0, r0, #3
 8002a36:	077b      	lsls	r3, r7, #29
 8002a38:	465d      	mov	r5, fp
 8002a3a:	4303      	orrs	r3, r0
 8002a3c:	08fa      	lsrs	r2, r7, #3
 8002a3e:	e666      	b.n	800270e <__aeabi_dsub+0x32e>
 8002a40:	08c0      	lsrs	r0, r0, #3
 8002a42:	077b      	lsls	r3, r7, #29
 8002a44:	4303      	orrs	r3, r0
 8002a46:	08fa      	lsrs	r2, r7, #3
 8002a48:	e65e      	b.n	8002708 <__aeabi_dsub+0x328>
 8002a4a:	003a      	movs	r2, r7
 8002a4c:	08db      	lsrs	r3, r3, #3
 8002a4e:	4302      	orrs	r2, r0
 8002a50:	d100      	bne.n	8002a54 <__aeabi_dsub+0x674>
 8002a52:	e682      	b.n	800275a <__aeabi_dsub+0x37a>
 8002a54:	464a      	mov	r2, r9
 8002a56:	0752      	lsls	r2, r2, #29
 8002a58:	2480      	movs	r4, #128	; 0x80
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	464a      	mov	r2, r9
 8002a5e:	0324      	lsls	r4, r4, #12
 8002a60:	08d2      	lsrs	r2, r2, #3
 8002a62:	4222      	tst	r2, r4
 8002a64:	d007      	beq.n	8002a76 <__aeabi_dsub+0x696>
 8002a66:	08fe      	lsrs	r6, r7, #3
 8002a68:	4226      	tst	r6, r4
 8002a6a:	d104      	bne.n	8002a76 <__aeabi_dsub+0x696>
 8002a6c:	465d      	mov	r5, fp
 8002a6e:	0032      	movs	r2, r6
 8002a70:	08c3      	lsrs	r3, r0, #3
 8002a72:	077f      	lsls	r7, r7, #29
 8002a74:	433b      	orrs	r3, r7
 8002a76:	0f59      	lsrs	r1, r3, #29
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	08db      	lsrs	r3, r3, #3
 8002a7c:	0749      	lsls	r1, r1, #29
 8002a7e:	430b      	orrs	r3, r1
 8002a80:	e670      	b.n	8002764 <__aeabi_dsub+0x384>
 8002a82:	08c0      	lsrs	r0, r0, #3
 8002a84:	077b      	lsls	r3, r7, #29
 8002a86:	4303      	orrs	r3, r0
 8002a88:	08fa      	lsrs	r2, r7, #3
 8002a8a:	e640      	b.n	800270e <__aeabi_dsub+0x32e>
 8002a8c:	464c      	mov	r4, r9
 8002a8e:	3920      	subs	r1, #32
 8002a90:	40cc      	lsrs	r4, r1
 8002a92:	4661      	mov	r1, ip
 8002a94:	2920      	cmp	r1, #32
 8002a96:	d006      	beq.n	8002aa6 <__aeabi_dsub+0x6c6>
 8002a98:	4666      	mov	r6, ip
 8002a9a:	2140      	movs	r1, #64	; 0x40
 8002a9c:	1b89      	subs	r1, r1, r6
 8002a9e:	464e      	mov	r6, r9
 8002aa0:	408e      	lsls	r6, r1
 8002aa2:	4333      	orrs	r3, r6
 8002aa4:	4698      	mov	r8, r3
 8002aa6:	4643      	mov	r3, r8
 8002aa8:	1e59      	subs	r1, r3, #1
 8002aaa:	418b      	sbcs	r3, r1
 8002aac:	431c      	orrs	r4, r3
 8002aae:	e5d8      	b.n	8002662 <__aeabi_dsub+0x282>
 8002ab0:	181c      	adds	r4, r3, r0
 8002ab2:	4284      	cmp	r4, r0
 8002ab4:	4180      	sbcs	r0, r0
 8002ab6:	444f      	add	r7, r9
 8002ab8:	46ba      	mov	sl, r7
 8002aba:	4240      	negs	r0, r0
 8002abc:	4482      	add	sl, r0
 8002abe:	e6d9      	b.n	8002874 <__aeabi_dsub+0x494>
 8002ac0:	4653      	mov	r3, sl
 8002ac2:	4323      	orrs	r3, r4
 8002ac4:	d100      	bne.n	8002ac8 <__aeabi_dsub+0x6e8>
 8002ac6:	e6cb      	b.n	8002860 <__aeabi_dsub+0x480>
 8002ac8:	e614      	b.n	80026f4 <__aeabi_dsub+0x314>
 8002aca:	46c0      	nop			; (mov r8, r8)
 8002acc:	000007ff 	.word	0x000007ff
 8002ad0:	ff7fffff 	.word	0xff7fffff
 8002ad4:	000007fe 	.word	0x000007fe
 8002ad8:	2300      	movs	r3, #0
 8002ada:	4a01      	ldr	r2, [pc, #4]	; (8002ae0 <__aeabi_dsub+0x700>)
 8002adc:	001c      	movs	r4, r3
 8002ade:	e529      	b.n	8002534 <__aeabi_dsub+0x154>
 8002ae0:	000007ff 	.word	0x000007ff

08002ae4 <__aeabi_dcmpun>:
 8002ae4:	b570      	push	{r4, r5, r6, lr}
 8002ae6:	0005      	movs	r5, r0
 8002ae8:	480c      	ldr	r0, [pc, #48]	; (8002b1c <__aeabi_dcmpun+0x38>)
 8002aea:	031c      	lsls	r4, r3, #12
 8002aec:	0016      	movs	r6, r2
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	030a      	lsls	r2, r1, #12
 8002af2:	0049      	lsls	r1, r1, #1
 8002af4:	0b12      	lsrs	r2, r2, #12
 8002af6:	0d49      	lsrs	r1, r1, #21
 8002af8:	0b24      	lsrs	r4, r4, #12
 8002afa:	0d5b      	lsrs	r3, r3, #21
 8002afc:	4281      	cmp	r1, r0
 8002afe:	d008      	beq.n	8002b12 <__aeabi_dcmpun+0x2e>
 8002b00:	4a06      	ldr	r2, [pc, #24]	; (8002b1c <__aeabi_dcmpun+0x38>)
 8002b02:	2000      	movs	r0, #0
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d103      	bne.n	8002b10 <__aeabi_dcmpun+0x2c>
 8002b08:	0020      	movs	r0, r4
 8002b0a:	4330      	orrs	r0, r6
 8002b0c:	1e43      	subs	r3, r0, #1
 8002b0e:	4198      	sbcs	r0, r3
 8002b10:	bd70      	pop	{r4, r5, r6, pc}
 8002b12:	2001      	movs	r0, #1
 8002b14:	432a      	orrs	r2, r5
 8002b16:	d1fb      	bne.n	8002b10 <__aeabi_dcmpun+0x2c>
 8002b18:	e7f2      	b.n	8002b00 <__aeabi_dcmpun+0x1c>
 8002b1a:	46c0      	nop			; (mov r8, r8)
 8002b1c:	000007ff 	.word	0x000007ff

08002b20 <__aeabi_d2iz>:
 8002b20:	000a      	movs	r2, r1
 8002b22:	b530      	push	{r4, r5, lr}
 8002b24:	4c13      	ldr	r4, [pc, #76]	; (8002b74 <__aeabi_d2iz+0x54>)
 8002b26:	0053      	lsls	r3, r2, #1
 8002b28:	0309      	lsls	r1, r1, #12
 8002b2a:	0005      	movs	r5, r0
 8002b2c:	0b09      	lsrs	r1, r1, #12
 8002b2e:	2000      	movs	r0, #0
 8002b30:	0d5b      	lsrs	r3, r3, #21
 8002b32:	0fd2      	lsrs	r2, r2, #31
 8002b34:	42a3      	cmp	r3, r4
 8002b36:	dd04      	ble.n	8002b42 <__aeabi_d2iz+0x22>
 8002b38:	480f      	ldr	r0, [pc, #60]	; (8002b78 <__aeabi_d2iz+0x58>)
 8002b3a:	4283      	cmp	r3, r0
 8002b3c:	dd02      	ble.n	8002b44 <__aeabi_d2iz+0x24>
 8002b3e:	4b0f      	ldr	r3, [pc, #60]	; (8002b7c <__aeabi_d2iz+0x5c>)
 8002b40:	18d0      	adds	r0, r2, r3
 8002b42:	bd30      	pop	{r4, r5, pc}
 8002b44:	2080      	movs	r0, #128	; 0x80
 8002b46:	0340      	lsls	r0, r0, #13
 8002b48:	4301      	orrs	r1, r0
 8002b4a:	480d      	ldr	r0, [pc, #52]	; (8002b80 <__aeabi_d2iz+0x60>)
 8002b4c:	1ac0      	subs	r0, r0, r3
 8002b4e:	281f      	cmp	r0, #31
 8002b50:	dd08      	ble.n	8002b64 <__aeabi_d2iz+0x44>
 8002b52:	480c      	ldr	r0, [pc, #48]	; (8002b84 <__aeabi_d2iz+0x64>)
 8002b54:	1ac3      	subs	r3, r0, r3
 8002b56:	40d9      	lsrs	r1, r3
 8002b58:	000b      	movs	r3, r1
 8002b5a:	4258      	negs	r0, r3
 8002b5c:	2a00      	cmp	r2, #0
 8002b5e:	d1f0      	bne.n	8002b42 <__aeabi_d2iz+0x22>
 8002b60:	0018      	movs	r0, r3
 8002b62:	e7ee      	b.n	8002b42 <__aeabi_d2iz+0x22>
 8002b64:	4c08      	ldr	r4, [pc, #32]	; (8002b88 <__aeabi_d2iz+0x68>)
 8002b66:	40c5      	lsrs	r5, r0
 8002b68:	46a4      	mov	ip, r4
 8002b6a:	4463      	add	r3, ip
 8002b6c:	4099      	lsls	r1, r3
 8002b6e:	000b      	movs	r3, r1
 8002b70:	432b      	orrs	r3, r5
 8002b72:	e7f2      	b.n	8002b5a <__aeabi_d2iz+0x3a>
 8002b74:	000003fe 	.word	0x000003fe
 8002b78:	0000041d 	.word	0x0000041d
 8002b7c:	7fffffff 	.word	0x7fffffff
 8002b80:	00000433 	.word	0x00000433
 8002b84:	00000413 	.word	0x00000413
 8002b88:	fffffbed 	.word	0xfffffbed

08002b8c <__aeabi_i2d>:
 8002b8c:	b570      	push	{r4, r5, r6, lr}
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	d016      	beq.n	8002bc0 <__aeabi_i2d+0x34>
 8002b92:	17c3      	asrs	r3, r0, #31
 8002b94:	18c5      	adds	r5, r0, r3
 8002b96:	405d      	eors	r5, r3
 8002b98:	0fc4      	lsrs	r4, r0, #31
 8002b9a:	0028      	movs	r0, r5
 8002b9c:	f000 f91a 	bl	8002dd4 <__clzsi2>
 8002ba0:	4b11      	ldr	r3, [pc, #68]	; (8002be8 <__aeabi_i2d+0x5c>)
 8002ba2:	1a1b      	subs	r3, r3, r0
 8002ba4:	280a      	cmp	r0, #10
 8002ba6:	dc16      	bgt.n	8002bd6 <__aeabi_i2d+0x4a>
 8002ba8:	0002      	movs	r2, r0
 8002baa:	002e      	movs	r6, r5
 8002bac:	3215      	adds	r2, #21
 8002bae:	4096      	lsls	r6, r2
 8002bb0:	220b      	movs	r2, #11
 8002bb2:	1a12      	subs	r2, r2, r0
 8002bb4:	40d5      	lsrs	r5, r2
 8002bb6:	055b      	lsls	r3, r3, #21
 8002bb8:	032d      	lsls	r5, r5, #12
 8002bba:	0b2d      	lsrs	r5, r5, #12
 8002bbc:	0d5b      	lsrs	r3, r3, #21
 8002bbe:	e003      	b.n	8002bc8 <__aeabi_i2d+0x3c>
 8002bc0:	2400      	movs	r4, #0
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	2500      	movs	r5, #0
 8002bc6:	2600      	movs	r6, #0
 8002bc8:	051b      	lsls	r3, r3, #20
 8002bca:	432b      	orrs	r3, r5
 8002bcc:	07e4      	lsls	r4, r4, #31
 8002bce:	4323      	orrs	r3, r4
 8002bd0:	0030      	movs	r0, r6
 8002bd2:	0019      	movs	r1, r3
 8002bd4:	bd70      	pop	{r4, r5, r6, pc}
 8002bd6:	380b      	subs	r0, #11
 8002bd8:	4085      	lsls	r5, r0
 8002bda:	055b      	lsls	r3, r3, #21
 8002bdc:	032d      	lsls	r5, r5, #12
 8002bde:	2600      	movs	r6, #0
 8002be0:	0b2d      	lsrs	r5, r5, #12
 8002be2:	0d5b      	lsrs	r3, r3, #21
 8002be4:	e7f0      	b.n	8002bc8 <__aeabi_i2d+0x3c>
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	0000041e 	.word	0x0000041e

08002bec <__aeabi_ui2d>:
 8002bec:	b510      	push	{r4, lr}
 8002bee:	1e04      	subs	r4, r0, #0
 8002bf0:	d010      	beq.n	8002c14 <__aeabi_ui2d+0x28>
 8002bf2:	f000 f8ef 	bl	8002dd4 <__clzsi2>
 8002bf6:	4b0f      	ldr	r3, [pc, #60]	; (8002c34 <__aeabi_ui2d+0x48>)
 8002bf8:	1a1b      	subs	r3, r3, r0
 8002bfa:	280a      	cmp	r0, #10
 8002bfc:	dc11      	bgt.n	8002c22 <__aeabi_ui2d+0x36>
 8002bfe:	220b      	movs	r2, #11
 8002c00:	0021      	movs	r1, r4
 8002c02:	1a12      	subs	r2, r2, r0
 8002c04:	40d1      	lsrs	r1, r2
 8002c06:	3015      	adds	r0, #21
 8002c08:	030a      	lsls	r2, r1, #12
 8002c0a:	055b      	lsls	r3, r3, #21
 8002c0c:	4084      	lsls	r4, r0
 8002c0e:	0b12      	lsrs	r2, r2, #12
 8002c10:	0d5b      	lsrs	r3, r3, #21
 8002c12:	e001      	b.n	8002c18 <__aeabi_ui2d+0x2c>
 8002c14:	2300      	movs	r3, #0
 8002c16:	2200      	movs	r2, #0
 8002c18:	051b      	lsls	r3, r3, #20
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	0020      	movs	r0, r4
 8002c1e:	0019      	movs	r1, r3
 8002c20:	bd10      	pop	{r4, pc}
 8002c22:	0022      	movs	r2, r4
 8002c24:	380b      	subs	r0, #11
 8002c26:	4082      	lsls	r2, r0
 8002c28:	055b      	lsls	r3, r3, #21
 8002c2a:	0312      	lsls	r2, r2, #12
 8002c2c:	2400      	movs	r4, #0
 8002c2e:	0b12      	lsrs	r2, r2, #12
 8002c30:	0d5b      	lsrs	r3, r3, #21
 8002c32:	e7f1      	b.n	8002c18 <__aeabi_ui2d+0x2c>
 8002c34:	0000041e 	.word	0x0000041e

08002c38 <__aeabi_f2d>:
 8002c38:	b570      	push	{r4, r5, r6, lr}
 8002c3a:	0242      	lsls	r2, r0, #9
 8002c3c:	0043      	lsls	r3, r0, #1
 8002c3e:	0fc4      	lsrs	r4, r0, #31
 8002c40:	20fe      	movs	r0, #254	; 0xfe
 8002c42:	0e1b      	lsrs	r3, r3, #24
 8002c44:	1c59      	adds	r1, r3, #1
 8002c46:	0a55      	lsrs	r5, r2, #9
 8002c48:	4208      	tst	r0, r1
 8002c4a:	d00c      	beq.n	8002c66 <__aeabi_f2d+0x2e>
 8002c4c:	21e0      	movs	r1, #224	; 0xe0
 8002c4e:	0089      	lsls	r1, r1, #2
 8002c50:	468c      	mov	ip, r1
 8002c52:	076d      	lsls	r5, r5, #29
 8002c54:	0b12      	lsrs	r2, r2, #12
 8002c56:	4463      	add	r3, ip
 8002c58:	051b      	lsls	r3, r3, #20
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	07e4      	lsls	r4, r4, #31
 8002c5e:	4323      	orrs	r3, r4
 8002c60:	0028      	movs	r0, r5
 8002c62:	0019      	movs	r1, r3
 8002c64:	bd70      	pop	{r4, r5, r6, pc}
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d114      	bne.n	8002c94 <__aeabi_f2d+0x5c>
 8002c6a:	2d00      	cmp	r5, #0
 8002c6c:	d01b      	beq.n	8002ca6 <__aeabi_f2d+0x6e>
 8002c6e:	0028      	movs	r0, r5
 8002c70:	f000 f8b0 	bl	8002dd4 <__clzsi2>
 8002c74:	280a      	cmp	r0, #10
 8002c76:	dc1c      	bgt.n	8002cb2 <__aeabi_f2d+0x7a>
 8002c78:	230b      	movs	r3, #11
 8002c7a:	002a      	movs	r2, r5
 8002c7c:	1a1b      	subs	r3, r3, r0
 8002c7e:	40da      	lsrs	r2, r3
 8002c80:	0003      	movs	r3, r0
 8002c82:	3315      	adds	r3, #21
 8002c84:	409d      	lsls	r5, r3
 8002c86:	4b0e      	ldr	r3, [pc, #56]	; (8002cc0 <__aeabi_f2d+0x88>)
 8002c88:	0312      	lsls	r2, r2, #12
 8002c8a:	1a1b      	subs	r3, r3, r0
 8002c8c:	055b      	lsls	r3, r3, #21
 8002c8e:	0b12      	lsrs	r2, r2, #12
 8002c90:	0d5b      	lsrs	r3, r3, #21
 8002c92:	e7e1      	b.n	8002c58 <__aeabi_f2d+0x20>
 8002c94:	2d00      	cmp	r5, #0
 8002c96:	d009      	beq.n	8002cac <__aeabi_f2d+0x74>
 8002c98:	0b13      	lsrs	r3, r2, #12
 8002c9a:	2280      	movs	r2, #128	; 0x80
 8002c9c:	0312      	lsls	r2, r2, #12
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	076d      	lsls	r5, r5, #29
 8002ca2:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <__aeabi_f2d+0x8c>)
 8002ca4:	e7d8      	b.n	8002c58 <__aeabi_f2d+0x20>
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	2200      	movs	r2, #0
 8002caa:	e7d5      	b.n	8002c58 <__aeabi_f2d+0x20>
 8002cac:	2200      	movs	r2, #0
 8002cae:	4b05      	ldr	r3, [pc, #20]	; (8002cc4 <__aeabi_f2d+0x8c>)
 8002cb0:	e7d2      	b.n	8002c58 <__aeabi_f2d+0x20>
 8002cb2:	0003      	movs	r3, r0
 8002cb4:	002a      	movs	r2, r5
 8002cb6:	3b0b      	subs	r3, #11
 8002cb8:	409a      	lsls	r2, r3
 8002cba:	2500      	movs	r5, #0
 8002cbc:	e7e3      	b.n	8002c86 <__aeabi_f2d+0x4e>
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	00000389 	.word	0x00000389
 8002cc4:	000007ff 	.word	0x000007ff

08002cc8 <__aeabi_d2f>:
 8002cc8:	0002      	movs	r2, r0
 8002cca:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ccc:	004b      	lsls	r3, r1, #1
 8002cce:	030d      	lsls	r5, r1, #12
 8002cd0:	0f40      	lsrs	r0, r0, #29
 8002cd2:	0d5b      	lsrs	r3, r3, #21
 8002cd4:	0fcc      	lsrs	r4, r1, #31
 8002cd6:	0a6d      	lsrs	r5, r5, #9
 8002cd8:	493a      	ldr	r1, [pc, #232]	; (8002dc4 <__aeabi_d2f+0xfc>)
 8002cda:	4305      	orrs	r5, r0
 8002cdc:	1c58      	adds	r0, r3, #1
 8002cde:	00d7      	lsls	r7, r2, #3
 8002ce0:	4208      	tst	r0, r1
 8002ce2:	d00a      	beq.n	8002cfa <__aeabi_d2f+0x32>
 8002ce4:	4938      	ldr	r1, [pc, #224]	; (8002dc8 <__aeabi_d2f+0x100>)
 8002ce6:	1859      	adds	r1, r3, r1
 8002ce8:	29fe      	cmp	r1, #254	; 0xfe
 8002cea:	dd16      	ble.n	8002d1a <__aeabi_d2f+0x52>
 8002cec:	20ff      	movs	r0, #255	; 0xff
 8002cee:	2200      	movs	r2, #0
 8002cf0:	05c0      	lsls	r0, r0, #23
 8002cf2:	4310      	orrs	r0, r2
 8002cf4:	07e4      	lsls	r4, r4, #31
 8002cf6:	4320      	orrs	r0, r4
 8002cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d106      	bne.n	8002d0c <__aeabi_d2f+0x44>
 8002cfe:	433d      	orrs	r5, r7
 8002d00:	d026      	beq.n	8002d50 <__aeabi_d2f+0x88>
 8002d02:	2205      	movs	r2, #5
 8002d04:	0192      	lsls	r2, r2, #6
 8002d06:	0a52      	lsrs	r2, r2, #9
 8002d08:	b2d8      	uxtb	r0, r3
 8002d0a:	e7f1      	b.n	8002cf0 <__aeabi_d2f+0x28>
 8002d0c:	432f      	orrs	r7, r5
 8002d0e:	d0ed      	beq.n	8002cec <__aeabi_d2f+0x24>
 8002d10:	2280      	movs	r2, #128	; 0x80
 8002d12:	03d2      	lsls	r2, r2, #15
 8002d14:	20ff      	movs	r0, #255	; 0xff
 8002d16:	432a      	orrs	r2, r5
 8002d18:	e7ea      	b.n	8002cf0 <__aeabi_d2f+0x28>
 8002d1a:	2900      	cmp	r1, #0
 8002d1c:	dd1b      	ble.n	8002d56 <__aeabi_d2f+0x8e>
 8002d1e:	0192      	lsls	r2, r2, #6
 8002d20:	1e50      	subs	r0, r2, #1
 8002d22:	4182      	sbcs	r2, r0
 8002d24:	00ed      	lsls	r5, r5, #3
 8002d26:	0f7f      	lsrs	r7, r7, #29
 8002d28:	432a      	orrs	r2, r5
 8002d2a:	433a      	orrs	r2, r7
 8002d2c:	0753      	lsls	r3, r2, #29
 8002d2e:	d047      	beq.n	8002dc0 <__aeabi_d2f+0xf8>
 8002d30:	230f      	movs	r3, #15
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b04      	cmp	r3, #4
 8002d36:	d000      	beq.n	8002d3a <__aeabi_d2f+0x72>
 8002d38:	3204      	adds	r2, #4
 8002d3a:	2380      	movs	r3, #128	; 0x80
 8002d3c:	04db      	lsls	r3, r3, #19
 8002d3e:	4013      	ands	r3, r2
 8002d40:	d03e      	beq.n	8002dc0 <__aeabi_d2f+0xf8>
 8002d42:	1c48      	adds	r0, r1, #1
 8002d44:	29fe      	cmp	r1, #254	; 0xfe
 8002d46:	d0d1      	beq.n	8002cec <__aeabi_d2f+0x24>
 8002d48:	0192      	lsls	r2, r2, #6
 8002d4a:	0a52      	lsrs	r2, r2, #9
 8002d4c:	b2c0      	uxtb	r0, r0
 8002d4e:	e7cf      	b.n	8002cf0 <__aeabi_d2f+0x28>
 8002d50:	2000      	movs	r0, #0
 8002d52:	2200      	movs	r2, #0
 8002d54:	e7cc      	b.n	8002cf0 <__aeabi_d2f+0x28>
 8002d56:	000a      	movs	r2, r1
 8002d58:	3217      	adds	r2, #23
 8002d5a:	db2f      	blt.n	8002dbc <__aeabi_d2f+0xf4>
 8002d5c:	2680      	movs	r6, #128	; 0x80
 8002d5e:	0436      	lsls	r6, r6, #16
 8002d60:	432e      	orrs	r6, r5
 8002d62:	251e      	movs	r5, #30
 8002d64:	1a6d      	subs	r5, r5, r1
 8002d66:	2d1f      	cmp	r5, #31
 8002d68:	dd11      	ble.n	8002d8e <__aeabi_d2f+0xc6>
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	4252      	negs	r2, r2
 8002d6e:	1a52      	subs	r2, r2, r1
 8002d70:	0031      	movs	r1, r6
 8002d72:	40d1      	lsrs	r1, r2
 8002d74:	2d20      	cmp	r5, #32
 8002d76:	d004      	beq.n	8002d82 <__aeabi_d2f+0xba>
 8002d78:	4a14      	ldr	r2, [pc, #80]	; (8002dcc <__aeabi_d2f+0x104>)
 8002d7a:	4694      	mov	ip, r2
 8002d7c:	4463      	add	r3, ip
 8002d7e:	409e      	lsls	r6, r3
 8002d80:	4337      	orrs	r7, r6
 8002d82:	003a      	movs	r2, r7
 8002d84:	1e53      	subs	r3, r2, #1
 8002d86:	419a      	sbcs	r2, r3
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	e7ce      	b.n	8002d2c <__aeabi_d2f+0x64>
 8002d8e:	4a10      	ldr	r2, [pc, #64]	; (8002dd0 <__aeabi_d2f+0x108>)
 8002d90:	0038      	movs	r0, r7
 8002d92:	4694      	mov	ip, r2
 8002d94:	4463      	add	r3, ip
 8002d96:	4098      	lsls	r0, r3
 8002d98:	003a      	movs	r2, r7
 8002d9a:	1e41      	subs	r1, r0, #1
 8002d9c:	4188      	sbcs	r0, r1
 8002d9e:	409e      	lsls	r6, r3
 8002da0:	40ea      	lsrs	r2, r5
 8002da2:	4330      	orrs	r0, r6
 8002da4:	4302      	orrs	r2, r0
 8002da6:	2100      	movs	r1, #0
 8002da8:	0753      	lsls	r3, r2, #29
 8002daa:	d1c1      	bne.n	8002d30 <__aeabi_d2f+0x68>
 8002dac:	2180      	movs	r1, #128	; 0x80
 8002dae:	0013      	movs	r3, r2
 8002db0:	04c9      	lsls	r1, r1, #19
 8002db2:	2001      	movs	r0, #1
 8002db4:	400b      	ands	r3, r1
 8002db6:	420a      	tst	r2, r1
 8002db8:	d1c6      	bne.n	8002d48 <__aeabi_d2f+0x80>
 8002dba:	e7a3      	b.n	8002d04 <__aeabi_d2f+0x3c>
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	e7a0      	b.n	8002d02 <__aeabi_d2f+0x3a>
 8002dc0:	000b      	movs	r3, r1
 8002dc2:	e79f      	b.n	8002d04 <__aeabi_d2f+0x3c>
 8002dc4:	000007fe 	.word	0x000007fe
 8002dc8:	fffffc80 	.word	0xfffffc80
 8002dcc:	fffffca2 	.word	0xfffffca2
 8002dd0:	fffffc82 	.word	0xfffffc82

08002dd4 <__clzsi2>:
 8002dd4:	211c      	movs	r1, #28
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	041b      	lsls	r3, r3, #16
 8002dda:	4298      	cmp	r0, r3
 8002ddc:	d301      	bcc.n	8002de2 <__clzsi2+0xe>
 8002dde:	0c00      	lsrs	r0, r0, #16
 8002de0:	3910      	subs	r1, #16
 8002de2:	0a1b      	lsrs	r3, r3, #8
 8002de4:	4298      	cmp	r0, r3
 8002de6:	d301      	bcc.n	8002dec <__clzsi2+0x18>
 8002de8:	0a00      	lsrs	r0, r0, #8
 8002dea:	3908      	subs	r1, #8
 8002dec:	091b      	lsrs	r3, r3, #4
 8002dee:	4298      	cmp	r0, r3
 8002df0:	d301      	bcc.n	8002df6 <__clzsi2+0x22>
 8002df2:	0900      	lsrs	r0, r0, #4
 8002df4:	3904      	subs	r1, #4
 8002df6:	a202      	add	r2, pc, #8	; (adr r2, 8002e00 <__clzsi2+0x2c>)
 8002df8:	5c10      	ldrb	r0, [r2, r0]
 8002dfa:	1840      	adds	r0, r0, r1
 8002dfc:	4770      	bx	lr
 8002dfe:	46c0      	nop			; (mov r8, r8)
 8002e00:	02020304 	.word	0x02020304
 8002e04:	01010101 	.word	0x01010101
	...

08002e10 <__clzdi2>:
 8002e10:	b510      	push	{r4, lr}
 8002e12:	2900      	cmp	r1, #0
 8002e14:	d103      	bne.n	8002e1e <__clzdi2+0xe>
 8002e16:	f7ff ffdd 	bl	8002dd4 <__clzsi2>
 8002e1a:	3020      	adds	r0, #32
 8002e1c:	e002      	b.n	8002e24 <__clzdi2+0x14>
 8002e1e:	0008      	movs	r0, r1
 8002e20:	f7ff ffd8 	bl	8002dd4 <__clzsi2>
 8002e24:	bd10      	pop	{r4, pc}
 8002e26:	46c0      	nop			; (mov r8, r8)

08002e28 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8002e2c:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <SELECT+0x1c>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2101      	movs	r1, #1
 8002e32:	0018      	movs	r0, r3
 8002e34:	f003 fe37 	bl	8006aa6 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002e38:	2001      	movs	r0, #1
 8002e3a:	f002 fe43 	bl	8005ac4 <HAL_Delay>
}
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	50000400 	.word	0x50000400

08002e48 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8002e4c:	4b05      	ldr	r3, [pc, #20]	; (8002e64 <DESELECT+0x1c>)
 8002e4e:	2201      	movs	r2, #1
 8002e50:	2101      	movs	r1, #1
 8002e52:	0018      	movs	r0, r3
 8002e54:	f003 fe27 	bl	8006aa6 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002e58:	2001      	movs	r0, #1
 8002e5a:	f002 fe33 	bl	8005ac4 <HAL_Delay>
}
 8002e5e:	46c0      	nop			; (mov r8, r8)
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	50000400 	.word	0x50000400

08002e68 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	0002      	movs	r2, r0
 8002e70:	1dfb      	adds	r3, r7, #7
 8002e72:	701a      	strb	r2, [r3, #0]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002e74:	46c0      	nop			; (mov r8, r8)
 8002e76:	4b09      	ldr	r3, [pc, #36]	; (8002e9c <SPI_TxByte+0x34>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	4013      	ands	r3, r2
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d1f8      	bne.n	8002e76 <SPI_TxByte+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8002e84:	23fa      	movs	r3, #250	; 0xfa
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	1df9      	adds	r1, r7, #7
 8002e8a:	4804      	ldr	r0, [pc, #16]	; (8002e9c <SPI_TxByte+0x34>)
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f005 fd11 	bl	80088b4 <HAL_SPI_Transmit>
}
 8002e92:	46c0      	nop			; (mov r8, r8)
 8002e94:	46bd      	mov	sp, r7
 8002e96:	b002      	add	sp, #8
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	46c0      	nop			; (mov r8, r8)
 8002e9c:	200002f4 	.word	0x200002f4

08002ea0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8002ea0:	b590      	push	{r4, r7, lr}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	000a      	movs	r2, r1
 8002eaa:	1cbb      	adds	r3, r7, #2
 8002eac:	801a      	strh	r2, [r3, #0]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	4b09      	ldr	r3, [pc, #36]	; (8002ed8 <SPI_TxBuffer+0x38>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	4013      	ands	r3, r2
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d1f8      	bne.n	8002eb0 <SPI_TxBuffer+0x10>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8002ebe:	23fa      	movs	r3, #250	; 0xfa
 8002ec0:	009c      	lsls	r4, r3, #2
 8002ec2:	1cbb      	adds	r3, r7, #2
 8002ec4:	881a      	ldrh	r2, [r3, #0]
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	4803      	ldr	r0, [pc, #12]	; (8002ed8 <SPI_TxBuffer+0x38>)
 8002eca:	0023      	movs	r3, r4
 8002ecc:	f005 fcf2 	bl	80088b4 <HAL_SPI_Transmit>
}
 8002ed0:	46c0      	nop			; (mov r8, r8)
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	b003      	add	sp, #12
 8002ed6:	bd90      	pop	{r4, r7, pc}
 8002ed8:	200002f4 	.word	0x200002f4

08002edc <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8002ee2:	1dfb      	adds	r3, r7, #7
 8002ee4:	22ff      	movs	r2, #255	; 0xff
 8002ee6:	701a      	strb	r2, [r3, #0]

  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002ee8:	46c0      	nop			; (mov r8, r8)
 8002eea:	4b0b      	ldr	r3, [pc, #44]	; (8002f18 <SPI_RxByte+0x3c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	2202      	movs	r2, #2
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d1f8      	bne.n	8002eea <SPI_RxByte+0xe>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8002ef8:	1dba      	adds	r2, r7, #6
 8002efa:	1df9      	adds	r1, r7, #7
 8002efc:	4806      	ldr	r0, [pc, #24]	; (8002f18 <SPI_RxByte+0x3c>)
 8002efe:	23fa      	movs	r3, #250	; 0xfa
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	2301      	movs	r3, #1
 8002f06:	f005 fe32 	bl	8008b6e <HAL_SPI_TransmitReceive>

  return data;
 8002f0a:	1dbb      	adds	r3, r7, #6
 8002f0c:	781b      	ldrb	r3, [r3, #0]
}
 8002f0e:	0018      	movs	r0, r3
 8002f10:	46bd      	mov	sp, r7
 8002f12:	b002      	add	sp, #8
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	46c0      	nop			; (mov r8, r8)
 8002f18:	200002f4 	.word	0x200002f4

08002f1c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8002f24:	f7ff ffda 	bl	8002edc <SPI_RxByte>
 8002f28:	0003      	movs	r3, r0
 8002f2a:	001a      	movs	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	701a      	strb	r2, [r3, #0]
}
 8002f30:	46c0      	nop			; (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b002      	add	sp, #8
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8002f38:	b590      	push	{r4, r7, lr}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
  uint8_t res;

  /* timeout 500ms */
  Timer2 = 500;
 8002f3e:	4b0b      	ldr	r3, [pc, #44]	; (8002f6c <SD_ReadyWait+0x34>)
 8002f40:	22fa      	movs	r2, #250	; 0xfa
 8002f42:	0052      	lsls	r2, r2, #1
 8002f44:	801a      	strh	r2, [r3, #0]

  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 8002f46:	1dfc      	adds	r4, r7, #7
 8002f48:	f7ff ffc8 	bl	8002edc <SPI_RxByte>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	7023      	strb	r3, [r4, #0]
  } while ((res != 0xFF) && Timer2);
 8002f50:	1dfb      	adds	r3, r7, #7
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	2bff      	cmp	r3, #255	; 0xff
 8002f56:	d003      	beq.n	8002f60 <SD_ReadyWait+0x28>
 8002f58:	4b04      	ldr	r3, [pc, #16]	; (8002f6c <SD_ReadyWait+0x34>)
 8002f5a:	881b      	ldrh	r3, [r3, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d1f2      	bne.n	8002f46 <SD_ReadyWait+0xe>

  return res;
 8002f60:	1dfb      	adds	r3, r7, #7
 8002f62:	781b      	ldrb	r3, [r3, #0]
}
 8002f64:	0018      	movs	r0, r3
 8002f66:	46bd      	mov	sp, r7
 8002f68:	b003      	add	sp, #12
 8002f6a:	bd90      	pop	{r4, r7, pc}
 8002f6c:	2000023e 	.word	0x2000023e

08002f70 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 8002f76:	4b20      	ldr	r3, [pc, #128]	; (8002ff8 <SD_PowerOn+0x88>)
 8002f78:	60fb      	str	r3, [r7, #12]

  /* transmit bytes to wake up */
  DESELECT();
 8002f7a:	f7ff ff65 	bl	8002e48 <DESELECT>
  for(int i = 0; i < 10; i++)
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60bb      	str	r3, [r7, #8]
 8002f82:	e005      	b.n	8002f90 <SD_PowerOn+0x20>
  {
    SPI_TxByte(0xFF);
 8002f84:	20ff      	movs	r0, #255	; 0xff
 8002f86:	f7ff ff6f 	bl	8002e68 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	60bb      	str	r3, [r7, #8]
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	2b09      	cmp	r3, #9
 8002f94:	ddf6      	ble.n	8002f84 <SD_PowerOn+0x14>
  }

  /* slave select */
  SELECT();
 8002f96:	f7ff ff47 	bl	8002e28 <SELECT>

  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 8002f9a:	003b      	movs	r3, r7
 8002f9c:	2240      	movs	r2, #64	; 0x40
 8002f9e:	701a      	strb	r2, [r3, #0]
  args[1] = 0;
 8002fa0:	003b      	movs	r3, r7
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	705a      	strb	r2, [r3, #1]
  args[2] = 0;
 8002fa6:	003b      	movs	r3, r7
 8002fa8:	2200      	movs	r2, #0
 8002faa:	709a      	strb	r2, [r3, #2]
  args[3] = 0;
 8002fac:	003b      	movs	r3, r7
 8002fae:	2200      	movs	r2, #0
 8002fb0:	70da      	strb	r2, [r3, #3]
  args[4] = 0;
 8002fb2:	003b      	movs	r3, r7
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	711a      	strb	r2, [r3, #4]
  args[5] = 0x95;   /* CRC */
 8002fb8:	003b      	movs	r3, r7
 8002fba:	2295      	movs	r2, #149	; 0x95
 8002fbc:	715a      	strb	r2, [r3, #5]

  SPI_TxBuffer(args, sizeof(args));
 8002fbe:	003b      	movs	r3, r7
 8002fc0:	2106      	movs	r1, #6
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	f7ff ff6c 	bl	8002ea0 <SPI_TxBuffer>

  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 8002fc8:	e002      	b.n	8002fd0 <SD_PowerOn+0x60>
  {
    cnt--;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 8002fd0:	f7ff ff84 	bl	8002edc <SPI_RxByte>
 8002fd4:	0003      	movs	r3, r0
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d002      	beq.n	8002fe0 <SD_PowerOn+0x70>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1f4      	bne.n	8002fca <SD_PowerOn+0x5a>
  }

  DESELECT();
 8002fe0:	f7ff ff32 	bl	8002e48 <DESELECT>
  SPI_TxByte(0XFF);
 8002fe4:	20ff      	movs	r0, #255	; 0xff
 8002fe6:	f7ff ff3f 	bl	8002e68 <SPI_TxByte>

  PowerFlag = 1;
 8002fea:	4b04      	ldr	r3, [pc, #16]	; (8002ffc <SD_PowerOn+0x8c>)
 8002fec:	2201      	movs	r2, #1
 8002fee:	701a      	strb	r2, [r3, #0]
}
 8002ff0:	46c0      	nop			; (mov r8, r8)
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	b004      	add	sp, #16
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	00001fff 	.word	0x00001fff
 8002ffc:	20000241 	.word	0x20000241

08003000 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8003004:	4b02      	ldr	r3, [pc, #8]	; (8003010 <SD_PowerOff+0x10>)
 8003006:	2200      	movs	r2, #0
 8003008:	701a      	strb	r2, [r3, #0]
}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	20000241 	.word	0x20000241

08003014 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	af00      	add	r7, sp, #0
  return PowerFlag;
 8003018:	4b02      	ldr	r3, [pc, #8]	; (8003024 <SD_CheckPower+0x10>)
 800301a:	781b      	ldrb	r3, [r3, #0]
}
 800301c:	0018      	movs	r0, r3
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	46c0      	nop			; (mov r8, r8)
 8003024:	20000241 	.word	0x20000241

08003028 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8003028:	b5b0      	push	{r4, r5, r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* timeout 200ms */
  Timer1 = 200;
 8003032:	4b16      	ldr	r3, [pc, #88]	; (800308c <SD_RxDataBlock+0x64>)
 8003034:	22c8      	movs	r2, #200	; 0xc8
 8003036:	801a      	strh	r2, [r3, #0]

  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8003038:	250f      	movs	r5, #15
 800303a:	197c      	adds	r4, r7, r5
 800303c:	f7ff ff4e 	bl	8002edc <SPI_RxByte>
 8003040:	0003      	movs	r3, r0
 8003042:	7023      	strb	r3, [r4, #0]
  } while((token == 0xFF) && Timer1);
 8003044:	197b      	adds	r3, r7, r5
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	2bff      	cmp	r3, #255	; 0xff
 800304a:	d103      	bne.n	8003054 <SD_RxDataBlock+0x2c>
 800304c:	4b0f      	ldr	r3, [pc, #60]	; (800308c <SD_RxDataBlock+0x64>)
 800304e:	881b      	ldrh	r3, [r3, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1f1      	bne.n	8003038 <SD_RxDataBlock+0x10>

  /* invalid response */
  if(token != 0xFE) return FALSE;
 8003054:	230f      	movs	r3, #15
 8003056:	18fb      	adds	r3, r7, r3
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	2bfe      	cmp	r3, #254	; 0xfe
 800305c:	d001      	beq.n	8003062 <SD_RxDataBlock+0x3a>
 800305e:	2300      	movs	r3, #0
 8003060:	e00f      	b.n	8003082 <SD_RxDataBlock+0x5a>

  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	1c5a      	adds	r2, r3, #1
 8003066:	607a      	str	r2, [r7, #4]
 8003068:	0018      	movs	r0, r3
 800306a:	f7ff ff57 	bl	8002f1c <SPI_RxBytePtr>
  } while(len--);
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	1e5a      	subs	r2, r3, #1
 8003072:	603a      	str	r2, [r7, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1f4      	bne.n	8003062 <SD_RxDataBlock+0x3a>

  /* discard CRC */
  SPI_RxByte();
 8003078:	f7ff ff30 	bl	8002edc <SPI_RxByte>
  SPI_RxByte();
 800307c:	f7ff ff2e 	bl	8002edc <SPI_RxByte>

  return TRUE;
 8003080:	2301      	movs	r3, #1
}
 8003082:	0018      	movs	r0, r3
 8003084:	46bd      	mov	sp, r7
 8003086:	b004      	add	sp, #16
 8003088:	bdb0      	pop	{r4, r5, r7, pc}
 800308a:	46c0      	nop			; (mov r8, r8)
 800308c:	2000023c 	.word	0x2000023c

08003090 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8003090:	b5b0      	push	{r4, r5, r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	000a      	movs	r2, r1
 800309a:	1cfb      	adds	r3, r7, #3
 800309c:	701a      	strb	r2, [r3, #0]
  uint8_t resp;
  uint8_t i = 0;
 800309e:	230e      	movs	r3, #14
 80030a0:	18fb      	adds	r3, r7, r3
 80030a2:	2200      	movs	r2, #0
 80030a4:	701a      	strb	r2, [r3, #0]

  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 80030a6:	f7ff ff47 	bl	8002f38 <SD_ReadyWait>
 80030aa:	0003      	movs	r3, r0
 80030ac:	2bff      	cmp	r3, #255	; 0xff
 80030ae:	d001      	beq.n	80030b4 <SD_TxDataBlock+0x24>
 80030b0:	2300      	movs	r3, #0
 80030b2:	e03c      	b.n	800312e <SD_TxDataBlock+0x9e>

  /* transmit token */
  SPI_TxByte(token);
 80030b4:	1cfb      	adds	r3, r7, #3
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	0018      	movs	r0, r3
 80030ba:	f7ff fed5 	bl	8002e68 <SPI_TxByte>

  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 80030be:	1cfb      	adds	r3, r7, #3
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	2bfd      	cmp	r3, #253	; 0xfd
 80030c4:	d029      	beq.n	800311a <SD_TxDataBlock+0x8a>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 80030c6:	2380      	movs	r3, #128	; 0x80
 80030c8:	009a      	lsls	r2, r3, #2
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	0011      	movs	r1, r2
 80030ce:	0018      	movs	r0, r3
 80030d0:	f7ff fee6 	bl	8002ea0 <SPI_TxBuffer>

    /* discard CRC */
    SPI_RxByte();
 80030d4:	f7ff ff02 	bl	8002edc <SPI_RxByte>
    SPI_RxByte();
 80030d8:	f7ff ff00 	bl	8002edc <SPI_RxByte>

    /* receive response */
    while (i <= 64)
 80030dc:	e011      	b.n	8003102 <SD_TxDataBlock+0x72>
    {
      resp = SPI_RxByte();
 80030de:	250f      	movs	r5, #15
 80030e0:	197c      	adds	r4, r7, r5
 80030e2:	f7ff fefb 	bl	8002edc <SPI_RxByte>
 80030e6:	0003      	movs	r3, r0
 80030e8:	7023      	strb	r3, [r4, #0]

      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 80030ea:	197b      	adds	r3, r7, r5
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	221f      	movs	r2, #31
 80030f0:	4013      	ands	r3, r2
 80030f2:	2b05      	cmp	r3, #5
 80030f4:	d00b      	beq.n	800310e <SD_TxDataBlock+0x7e>
      i++;
 80030f6:	210e      	movs	r1, #14
 80030f8:	187b      	adds	r3, r7, r1
 80030fa:	781a      	ldrb	r2, [r3, #0]
 80030fc:	187b      	adds	r3, r7, r1
 80030fe:	3201      	adds	r2, #1
 8003100:	701a      	strb	r2, [r3, #0]
    while (i <= 64)
 8003102:	230e      	movs	r3, #14
 8003104:	18fb      	adds	r3, r7, r3
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	2b40      	cmp	r3, #64	; 0x40
 800310a:	d9e8      	bls.n	80030de <SD_TxDataBlock+0x4e>
 800310c:	e000      	b.n	8003110 <SD_TxDataBlock+0x80>
      if ((resp & 0x1F) == 0x05) break;
 800310e:	46c0      	nop			; (mov r8, r8)
    }

    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 8003110:	46c0      	nop			; (mov r8, r8)
 8003112:	f7ff fee3 	bl	8002edc <SPI_RxByte>
 8003116:	1e03      	subs	r3, r0, #0
 8003118:	d0fb      	beq.n	8003112 <SD_TxDataBlock+0x82>
  }

  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 800311a:	230f      	movs	r3, #15
 800311c:	18fb      	adds	r3, r7, r3
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	221f      	movs	r2, #31
 8003122:	4013      	ands	r3, r2
 8003124:	2b05      	cmp	r3, #5
 8003126:	d101      	bne.n	800312c <SD_TxDataBlock+0x9c>
 8003128:	2301      	movs	r3, #1
 800312a:	e000      	b.n	800312e <SD_TxDataBlock+0x9e>

  return FALSE;
 800312c:	2300      	movs	r3, #0
}
 800312e:	0018      	movs	r0, r3
 8003130:	46bd      	mov	sp, r7
 8003132:	b004      	add	sp, #16
 8003134:	bdb0      	pop	{r4, r5, r7, pc}

08003136 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8003136:	b5b0      	push	{r4, r5, r7, lr}
 8003138:	b084      	sub	sp, #16
 800313a:	af00      	add	r7, sp, #0
 800313c:	0002      	movs	r2, r0
 800313e:	6039      	str	r1, [r7, #0]
 8003140:	1dfb      	adds	r3, r7, #7
 8003142:	701a      	strb	r2, [r3, #0]
  uint8_t crc, res;

  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 8003144:	f7ff fef8 	bl	8002f38 <SD_ReadyWait>
 8003148:	0003      	movs	r3, r0
 800314a:	2bff      	cmp	r3, #255	; 0xff
 800314c:	d001      	beq.n	8003152 <SD_SendCmd+0x1c>
 800314e:	23ff      	movs	r3, #255	; 0xff
 8003150:	e059      	b.n	8003206 <SD_SendCmd+0xd0>

  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 8003152:	1dfb      	adds	r3, r7, #7
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	0018      	movs	r0, r3
 8003158:	f7ff fe86 	bl	8002e68 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	0e1b      	lsrs	r3, r3, #24
 8003160:	b2db      	uxtb	r3, r3
 8003162:	0018      	movs	r0, r3
 8003164:	f7ff fe80 	bl	8002e68 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	0c1b      	lsrs	r3, r3, #16
 800316c:	b2db      	uxtb	r3, r3
 800316e:	0018      	movs	r0, r3
 8003170:	f7ff fe7a 	bl	8002e68 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	0a1b      	lsrs	r3, r3, #8
 8003178:	b2db      	uxtb	r3, r3
 800317a:	0018      	movs	r0, r3
 800317c:	f7ff fe74 	bl	8002e68 <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	b2db      	uxtb	r3, r3
 8003184:	0018      	movs	r0, r3
 8003186:	f7ff fe6f 	bl	8002e68 <SPI_TxByte>

  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 800318a:	1dfb      	adds	r3, r7, #7
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	2b40      	cmp	r3, #64	; 0x40
 8003190:	d104      	bne.n	800319c <SD_SendCmd+0x66>
 8003192:	230f      	movs	r3, #15
 8003194:	18fb      	adds	r3, r7, r3
 8003196:	2295      	movs	r2, #149	; 0x95
 8003198:	701a      	strb	r2, [r3, #0]
 800319a:	e00c      	b.n	80031b6 <SD_SendCmd+0x80>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 800319c:	1dfb      	adds	r3, r7, #7
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	2b48      	cmp	r3, #72	; 0x48
 80031a2:	d104      	bne.n	80031ae <SD_SendCmd+0x78>
 80031a4:	230f      	movs	r3, #15
 80031a6:	18fb      	adds	r3, r7, r3
 80031a8:	2287      	movs	r2, #135	; 0x87
 80031aa:	701a      	strb	r2, [r3, #0]
 80031ac:	e003      	b.n	80031b6 <SD_SendCmd+0x80>
  else crc = 1;
 80031ae:	230f      	movs	r3, #15
 80031b0:	18fb      	adds	r3, r7, r3
 80031b2:	2201      	movs	r2, #1
 80031b4:	701a      	strb	r2, [r3, #0]

  /* transmit CRC */
  SPI_TxByte(crc);
 80031b6:	230f      	movs	r3, #15
 80031b8:	18fb      	adds	r3, r7, r3
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	0018      	movs	r0, r3
 80031be:	f7ff fe53 	bl	8002e68 <SPI_TxByte>

  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 80031c2:	1dfb      	adds	r3, r7, #7
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	2b4c      	cmp	r3, #76	; 0x4c
 80031c8:	d101      	bne.n	80031ce <SD_SendCmd+0x98>
 80031ca:	f7ff fe87 	bl	8002edc <SPI_RxByte>

  /* receive response */
  uint8_t n = 10;
 80031ce:	230e      	movs	r3, #14
 80031d0:	18fb      	adds	r3, r7, r3
 80031d2:	220a      	movs	r2, #10
 80031d4:	701a      	strb	r2, [r3, #0]
  do {
    res = SPI_RxByte();
 80031d6:	250d      	movs	r5, #13
 80031d8:	197c      	adds	r4, r7, r5
 80031da:	f7ff fe7f 	bl	8002edc <SPI_RxByte>
 80031de:	0003      	movs	r3, r0
 80031e0:	7023      	strb	r3, [r4, #0]
  } while ((res & 0x80) && --n);
 80031e2:	197b      	adds	r3, r7, r5
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	b25b      	sxtb	r3, r3
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	da09      	bge.n	8003200 <SD_SendCmd+0xca>
 80031ec:	210e      	movs	r1, #14
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	187a      	adds	r2, r7, r1
 80031f2:	7812      	ldrb	r2, [r2, #0]
 80031f4:	3a01      	subs	r2, #1
 80031f6:	701a      	strb	r2, [r3, #0]
 80031f8:	187b      	adds	r3, r7, r1
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1ea      	bne.n	80031d6 <SD_SendCmd+0xa0>

  return res;
 8003200:	230d      	movs	r3, #13
 8003202:	18fb      	adds	r3, r7, r3
 8003204:	781b      	ldrb	r3, [r3, #0]
}
 8003206:	0018      	movs	r0, r3
 8003208:	46bd      	mov	sp, r7
 800320a:	b004      	add	sp, #16
 800320c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003210 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8003210:	b5b0      	push	{r4, r5, r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	0002      	movs	r2, r0
 8003218:	1dfb      	adds	r3, r7, #7
 800321a:	701a      	strb	r2, [r3, #0]
  uint8_t n, type, ocr[4];

  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 800321c:	1dfb      	adds	r3, r7, #7
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d001      	beq.n	8003228 <SD_disk_initialize+0x18>
 8003224:	2301      	movs	r3, #1
 8003226:	e0f2      	b.n	800340e <SD_disk_initialize+0x1fe>

  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 8003228:	4b7b      	ldr	r3, [pc, #492]	; (8003418 <SD_disk_initialize+0x208>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	b2db      	uxtb	r3, r3
 800322e:	001a      	movs	r2, r3
 8003230:	2302      	movs	r3, #2
 8003232:	4013      	ands	r3, r2
 8003234:	d003      	beq.n	800323e <SD_disk_initialize+0x2e>
 8003236:	4b78      	ldr	r3, [pc, #480]	; (8003418 <SD_disk_initialize+0x208>)
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	b2db      	uxtb	r3, r3
 800323c:	e0e7      	b.n	800340e <SD_disk_initialize+0x1fe>

  /* power on */
  SD_PowerOn();
 800323e:	f7ff fe97 	bl	8002f70 <SD_PowerOn>

  /* slave select */
  SELECT();
 8003242:	f7ff fdf1 	bl	8002e28 <SELECT>

  /* check disk type */
  type = 0;
 8003246:	230e      	movs	r3, #14
 8003248:	18fb      	adds	r3, r7, r3
 800324a:	2200      	movs	r2, #0
 800324c:	701a      	strb	r2, [r3, #0]

  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 800324e:	2100      	movs	r1, #0
 8003250:	2040      	movs	r0, #64	; 0x40
 8003252:	f7ff ff70 	bl	8003136 <SD_SendCmd>
 8003256:	0003      	movs	r3, r0
 8003258:	2b01      	cmp	r3, #1
 800325a:	d000      	beq.n	800325e <SD_disk_initialize+0x4e>
 800325c:	e0bc      	b.n	80033d8 <SD_disk_initialize+0x1c8>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 800325e:	4b6f      	ldr	r3, [pc, #444]	; (800341c <SD_disk_initialize+0x20c>)
 8003260:	22fa      	movs	r2, #250	; 0xfa
 8003262:	0092      	lsls	r2, r2, #2
 8003264:	801a      	strh	r2, [r3, #0]

    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8003266:	23d5      	movs	r3, #213	; 0xd5
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	0019      	movs	r1, r3
 800326c:	2048      	movs	r0, #72	; 0x48
 800326e:	f7ff ff62 	bl	8003136 <SD_SendCmd>
 8003272:	0003      	movs	r3, r0
 8003274:	2b01      	cmp	r3, #1
 8003276:	d000      	beq.n	800327a <SD_disk_initialize+0x6a>
 8003278:	e06b      	b.n	8003352 <SD_disk_initialize+0x142>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 800327a:	230f      	movs	r3, #15
 800327c:	18fb      	adds	r3, r7, r3
 800327e:	2200      	movs	r2, #0
 8003280:	701a      	strb	r2, [r3, #0]
 8003282:	e00e      	b.n	80032a2 <SD_disk_initialize+0x92>
      {
        ocr[n] = SPI_RxByte();
 8003284:	250f      	movs	r5, #15
 8003286:	197b      	adds	r3, r7, r5
 8003288:	781c      	ldrb	r4, [r3, #0]
 800328a:	f7ff fe27 	bl	8002edc <SPI_RxByte>
 800328e:	0003      	movs	r3, r0
 8003290:	001a      	movs	r2, r3
 8003292:	2308      	movs	r3, #8
 8003294:	18fb      	adds	r3, r7, r3
 8003296:	551a      	strb	r2, [r3, r4]
      for (n = 0; n < 4; n++)
 8003298:	197b      	adds	r3, r7, r5
 800329a:	781a      	ldrb	r2, [r3, #0]
 800329c:	197b      	adds	r3, r7, r5
 800329e:	3201      	adds	r2, #1
 80032a0:	701a      	strb	r2, [r3, #0]
 80032a2:	230f      	movs	r3, #15
 80032a4:	18fb      	adds	r3, r7, r3
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	2b03      	cmp	r3, #3
 80032aa:	d9eb      	bls.n	8003284 <SD_disk_initialize+0x74>
      }

      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80032ac:	2208      	movs	r2, #8
 80032ae:	18bb      	adds	r3, r7, r2
 80032b0:	789b      	ldrb	r3, [r3, #2]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d000      	beq.n	80032b8 <SD_disk_initialize+0xa8>
 80032b6:	e08f      	b.n	80033d8 <SD_disk_initialize+0x1c8>
 80032b8:	18bb      	adds	r3, r7, r2
 80032ba:	78db      	ldrb	r3, [r3, #3]
 80032bc:	2baa      	cmp	r3, #170	; 0xaa
 80032be:	d000      	beq.n	80032c2 <SD_disk_initialize+0xb2>
 80032c0:	e08a      	b.n	80033d8 <SD_disk_initialize+0x1c8>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80032c2:	2100      	movs	r1, #0
 80032c4:	2077      	movs	r0, #119	; 0x77
 80032c6:	f7ff ff36 	bl	8003136 <SD_SendCmd>
 80032ca:	0003      	movs	r3, r0
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d807      	bhi.n	80032e0 <SD_disk_initialize+0xd0>
 80032d0:	2380      	movs	r3, #128	; 0x80
 80032d2:	05db      	lsls	r3, r3, #23
 80032d4:	0019      	movs	r1, r3
 80032d6:	2069      	movs	r0, #105	; 0x69
 80032d8:	f7ff ff2d 	bl	8003136 <SD_SendCmd>
 80032dc:	1e03      	subs	r3, r0, #0
 80032de:	d004      	beq.n	80032ea <SD_disk_initialize+0xda>
        } while (Timer1);
 80032e0:	4b4e      	ldr	r3, [pc, #312]	; (800341c <SD_disk_initialize+0x20c>)
 80032e2:	881b      	ldrh	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1ec      	bne.n	80032c2 <SD_disk_initialize+0xb2>
 80032e8:	e000      	b.n	80032ec <SD_disk_initialize+0xdc>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80032ea:	46c0      	nop			; (mov r8, r8)

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80032ec:	4b4b      	ldr	r3, [pc, #300]	; (800341c <SD_disk_initialize+0x20c>)
 80032ee:	881b      	ldrh	r3, [r3, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d100      	bne.n	80032f6 <SD_disk_initialize+0xe6>
 80032f4:	e070      	b.n	80033d8 <SD_disk_initialize+0x1c8>
 80032f6:	2100      	movs	r1, #0
 80032f8:	207a      	movs	r0, #122	; 0x7a
 80032fa:	f7ff ff1c 	bl	8003136 <SD_SendCmd>
 80032fe:	1e03      	subs	r3, r0, #0
 8003300:	d000      	beq.n	8003304 <SD_disk_initialize+0xf4>
 8003302:	e069      	b.n	80033d8 <SD_disk_initialize+0x1c8>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8003304:	230f      	movs	r3, #15
 8003306:	18fb      	adds	r3, r7, r3
 8003308:	2200      	movs	r2, #0
 800330a:	701a      	strb	r2, [r3, #0]
 800330c:	e00e      	b.n	800332c <SD_disk_initialize+0x11c>
          {
            ocr[n] = SPI_RxByte();
 800330e:	250f      	movs	r5, #15
 8003310:	197b      	adds	r3, r7, r5
 8003312:	781c      	ldrb	r4, [r3, #0]
 8003314:	f7ff fde2 	bl	8002edc <SPI_RxByte>
 8003318:	0003      	movs	r3, r0
 800331a:	001a      	movs	r2, r3
 800331c:	2308      	movs	r3, #8
 800331e:	18fb      	adds	r3, r7, r3
 8003320:	551a      	strb	r2, [r3, r4]
          for (n = 0; n < 4; n++)
 8003322:	197b      	adds	r3, r7, r5
 8003324:	781a      	ldrb	r2, [r3, #0]
 8003326:	197b      	adds	r3, r7, r5
 8003328:	3201      	adds	r2, #1
 800332a:	701a      	strb	r2, [r3, #0]
 800332c:	230f      	movs	r3, #15
 800332e:	18fb      	adds	r3, r7, r3
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	2b03      	cmp	r3, #3
 8003334:	d9eb      	bls.n	800330e <SD_disk_initialize+0xfe>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8003336:	2308      	movs	r3, #8
 8003338:	18fb      	adds	r3, r7, r3
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	001a      	movs	r2, r3
 800333e:	2340      	movs	r3, #64	; 0x40
 8003340:	4013      	ands	r3, r2
 8003342:	d001      	beq.n	8003348 <SD_disk_initialize+0x138>
 8003344:	220c      	movs	r2, #12
 8003346:	e000      	b.n	800334a <SD_disk_initialize+0x13a>
 8003348:	2204      	movs	r2, #4
 800334a:	230e      	movs	r3, #14
 800334c:	18fb      	adds	r3, r7, r3
 800334e:	701a      	strb	r2, [r3, #0]
 8003350:	e042      	b.n	80033d8 <SD_disk_initialize+0x1c8>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8003352:	2100      	movs	r1, #0
 8003354:	2077      	movs	r0, #119	; 0x77
 8003356:	f7ff feee 	bl	8003136 <SD_SendCmd>
 800335a:	0003      	movs	r3, r0
 800335c:	2b01      	cmp	r3, #1
 800335e:	d808      	bhi.n	8003372 <SD_disk_initialize+0x162>
 8003360:	2100      	movs	r1, #0
 8003362:	2069      	movs	r0, #105	; 0x69
 8003364:	f7ff fee7 	bl	8003136 <SD_SendCmd>
 8003368:	0003      	movs	r3, r0
 800336a:	2b01      	cmp	r3, #1
 800336c:	d801      	bhi.n	8003372 <SD_disk_initialize+0x162>
 800336e:	2202      	movs	r2, #2
 8003370:	e000      	b.n	8003374 <SD_disk_initialize+0x164>
 8003372:	2201      	movs	r2, #1
 8003374:	230e      	movs	r3, #14
 8003376:	18fb      	adds	r3, r7, r3
 8003378:	701a      	strb	r2, [r3, #0]

      do
      {
        if (type == CT_SD1)
 800337a:	230e      	movs	r3, #14
 800337c:	18fb      	adds	r3, r7, r3
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	2b02      	cmp	r3, #2
 8003382:	d10d      	bne.n	80033a0 <SD_disk_initialize+0x190>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8003384:	2100      	movs	r1, #0
 8003386:	2077      	movs	r0, #119	; 0x77
 8003388:	f7ff fed5 	bl	8003136 <SD_SendCmd>
 800338c:	0003      	movs	r3, r0
 800338e:	2b01      	cmp	r3, #1
 8003390:	d80c      	bhi.n	80033ac <SD_disk_initialize+0x19c>
 8003392:	2100      	movs	r1, #0
 8003394:	2069      	movs	r0, #105	; 0x69
 8003396:	f7ff fece 	bl	8003136 <SD_SendCmd>
 800339a:	1e03      	subs	r3, r0, #0
 800339c:	d106      	bne.n	80033ac <SD_disk_initialize+0x19c>
 800339e:	e00b      	b.n	80033b8 <SD_disk_initialize+0x1a8>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80033a0:	2100      	movs	r1, #0
 80033a2:	2041      	movs	r0, #65	; 0x41
 80033a4:	f7ff fec7 	bl	8003136 <SD_SendCmd>
 80033a8:	1e03      	subs	r3, r0, #0
 80033aa:	d004      	beq.n	80033b6 <SD_disk_initialize+0x1a6>
        }

      } while (Timer1);
 80033ac:	4b1b      	ldr	r3, [pc, #108]	; (800341c <SD_disk_initialize+0x20c>)
 80033ae:	881b      	ldrh	r3, [r3, #0]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1e2      	bne.n	800337a <SD_disk_initialize+0x16a>
 80033b4:	e000      	b.n	80033b8 <SD_disk_initialize+0x1a8>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80033b6:	46c0      	nop			; (mov r8, r8)

      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 80033b8:	4b18      	ldr	r3, [pc, #96]	; (800341c <SD_disk_initialize+0x20c>)
 80033ba:	881b      	ldrh	r3, [r3, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d007      	beq.n	80033d0 <SD_disk_initialize+0x1c0>
 80033c0:	2380      	movs	r3, #128	; 0x80
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	0019      	movs	r1, r3
 80033c6:	2050      	movs	r0, #80	; 0x50
 80033c8:	f7ff feb5 	bl	8003136 <SD_SendCmd>
 80033cc:	1e03      	subs	r3, r0, #0
 80033ce:	d003      	beq.n	80033d8 <SD_disk_initialize+0x1c8>
 80033d0:	230e      	movs	r3, #14
 80033d2:	18fb      	adds	r3, r7, r3
 80033d4:	2200      	movs	r2, #0
 80033d6:	701a      	strb	r2, [r3, #0]
    }
  }

  CardType = type;
 80033d8:	4b11      	ldr	r3, [pc, #68]	; (8003420 <SD_disk_initialize+0x210>)
 80033da:	240e      	movs	r4, #14
 80033dc:	193a      	adds	r2, r7, r4
 80033de:	7812      	ldrb	r2, [r2, #0]
 80033e0:	701a      	strb	r2, [r3, #0]

  /* Idle */
  DESELECT();
 80033e2:	f7ff fd31 	bl	8002e48 <DESELECT>
  SPI_RxByte();
 80033e6:	f7ff fd79 	bl	8002edc <SPI_RxByte>

  /* Clear STA_NOINIT */
  if (type)
 80033ea:	193b      	adds	r3, r7, r4
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d008      	beq.n	8003404 <SD_disk_initialize+0x1f4>
  {
    Stat &= ~STA_NOINIT;
 80033f2:	4b09      	ldr	r3, [pc, #36]	; (8003418 <SD_disk_initialize+0x208>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2201      	movs	r2, #1
 80033fa:	4393      	bics	r3, r2
 80033fc:	b2da      	uxtb	r2, r3
 80033fe:	4b06      	ldr	r3, [pc, #24]	; (8003418 <SD_disk_initialize+0x208>)
 8003400:	701a      	strb	r2, [r3, #0]
 8003402:	e001      	b.n	8003408 <SD_disk_initialize+0x1f8>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8003404:	f7ff fdfc 	bl	8003000 <SD_PowerOff>
  }

  return Stat;
 8003408:	4b03      	ldr	r3, [pc, #12]	; (8003418 <SD_disk_initialize+0x208>)
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	b2db      	uxtb	r3, r3
}
 800340e:	0018      	movs	r0, r3
 8003410:	46bd      	mov	sp, r7
 8003412:	b004      	add	sp, #16
 8003414:	bdb0      	pop	{r4, r5, r7, pc}
 8003416:	46c0      	nop			; (mov r8, r8)
 8003418:	20000000 	.word	0x20000000
 800341c:	2000023c 	.word	0x2000023c
 8003420:	20000240 	.word	0x20000240

08003424 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	0002      	movs	r2, r0
 800342c:	1dfb      	adds	r3, r7, #7
 800342e:	701a      	strb	r2, [r3, #0]
  if (drv) return STA_NOINIT;
 8003430:	1dfb      	adds	r3, r7, #7
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <SD_disk_status+0x18>
 8003438:	2301      	movs	r3, #1
 800343a:	e002      	b.n	8003442 <SD_disk_status+0x1e>
  return Stat;
 800343c:	4b03      	ldr	r3, [pc, #12]	; (800344c <SD_disk_status+0x28>)
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	b2db      	uxtb	r3, r3
}
 8003442:	0018      	movs	r0, r3
 8003444:	46bd      	mov	sp, r7
 8003446:	b002      	add	sp, #8
 8003448:	bd80      	pop	{r7, pc}
 800344a:	46c0      	nop			; (mov r8, r8)
 800344c:	20000000 	.word	0x20000000

08003450 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	60b9      	str	r1, [r7, #8]
 8003458:	607a      	str	r2, [r7, #4]
 800345a:	603b      	str	r3, [r7, #0]
 800345c:	210f      	movs	r1, #15
 800345e:	187b      	adds	r3, r7, r1
 8003460:	1c02      	adds	r2, r0, #0
 8003462:	701a      	strb	r2, [r3, #0]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8003464:	187b      	adds	r3, r7, r1
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d102      	bne.n	8003472 <SD_disk_read+0x22>
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <SD_disk_read+0x26>
 8003472:	2304      	movs	r3, #4
 8003474:	e053      	b.n	800351e <SD_disk_read+0xce>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8003476:	4b2c      	ldr	r3, [pc, #176]	; (8003528 <SD_disk_read+0xd8>)
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	b2db      	uxtb	r3, r3
 800347c:	001a      	movs	r2, r3
 800347e:	2301      	movs	r3, #1
 8003480:	4013      	ands	r3, r2
 8003482:	d001      	beq.n	8003488 <SD_disk_read+0x38>
 8003484:	2303      	movs	r3, #3
 8003486:	e04a      	b.n	800351e <SD_disk_read+0xce>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8003488:	4b28      	ldr	r3, [pc, #160]	; (800352c <SD_disk_read+0xdc>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	001a      	movs	r2, r3
 800348e:	2304      	movs	r3, #4
 8003490:	4013      	ands	r3, r2
 8003492:	d102      	bne.n	800349a <SD_disk_read+0x4a>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	025b      	lsls	r3, r3, #9
 8003498:	607b      	str	r3, [r7, #4]

  SELECT();
 800349a:	f7ff fcc5 	bl	8002e28 <SELECT>

  if (count == 1)
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d112      	bne.n	80034ca <SD_disk_read+0x7a>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	0019      	movs	r1, r3
 80034a8:	2051      	movs	r0, #81	; 0x51
 80034aa:	f7ff fe44 	bl	8003136 <SD_SendCmd>
 80034ae:	1e03      	subs	r3, r0, #0
 80034b0:	d12d      	bne.n	800350e <SD_disk_read+0xbe>
 80034b2:	2380      	movs	r3, #128	; 0x80
 80034b4:	009a      	lsls	r2, r3, #2
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	0011      	movs	r1, r2
 80034ba:	0018      	movs	r0, r3
 80034bc:	f7ff fdb4 	bl	8003028 <SD_RxDataBlock>
 80034c0:	1e03      	subs	r3, r0, #0
 80034c2:	d024      	beq.n	800350e <SD_disk_read+0xbe>
 80034c4:	2300      	movs	r3, #0
 80034c6:	603b      	str	r3, [r7, #0]
 80034c8:	e021      	b.n	800350e <SD_disk_read+0xbe>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	0019      	movs	r1, r3
 80034ce:	2052      	movs	r0, #82	; 0x52
 80034d0:	f7ff fe31 	bl	8003136 <SD_SendCmd>
 80034d4:	1e03      	subs	r3, r0, #0
 80034d6:	d11a      	bne.n	800350e <SD_disk_read+0xbe>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 80034d8:	2380      	movs	r3, #128	; 0x80
 80034da:	009a      	lsls	r2, r3, #2
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	0011      	movs	r1, r2
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7ff fda1 	bl	8003028 <SD_RxDataBlock>
 80034e6:	1e03      	subs	r3, r0, #0
 80034e8:	d00c      	beq.n	8003504 <SD_disk_read+0xb4>
        buff += 512;
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	2280      	movs	r2, #128	; 0x80
 80034ee:	0092      	lsls	r2, r2, #2
 80034f0:	4694      	mov	ip, r2
 80034f2:	4463      	add	r3, ip
 80034f4:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	3b01      	subs	r3, #1
 80034fa:	603b      	str	r3, [r7, #0]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d1ea      	bne.n	80034d8 <SD_disk_read+0x88>
 8003502:	e000      	b.n	8003506 <SD_disk_read+0xb6>
        if (!SD_RxDataBlock(buff, 512)) break;
 8003504:	46c0      	nop			; (mov r8, r8)

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 8003506:	2100      	movs	r1, #0
 8003508:	204c      	movs	r0, #76	; 0x4c
 800350a:	f7ff fe14 	bl	8003136 <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 800350e:	f7ff fc9b 	bl	8002e48 <DESELECT>
  SPI_RxByte();
 8003512:	f7ff fce3 	bl	8002edc <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	1e5a      	subs	r2, r3, #1
 800351a:	4193      	sbcs	r3, r2
 800351c:	b2db      	uxtb	r3, r3
}
 800351e:	0018      	movs	r0, r3
 8003520:	46bd      	mov	sp, r7
 8003522:	b004      	add	sp, #16
 8003524:	bd80      	pop	{r7, pc}
 8003526:	46c0      	nop			; (mov r8, r8)
 8003528:	20000000 	.word	0x20000000
 800352c:	20000240 	.word	0x20000240

08003530 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	60b9      	str	r1, [r7, #8]
 8003538:	607a      	str	r2, [r7, #4]
 800353a:	603b      	str	r3, [r7, #0]
 800353c:	210f      	movs	r1, #15
 800353e:	187b      	adds	r3, r7, r1
 8003540:	1c02      	adds	r2, r0, #0
 8003542:	701a      	strb	r2, [r3, #0]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8003544:	187b      	adds	r3, r7, r1
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d102      	bne.n	8003552 <SD_disk_write+0x22>
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <SD_disk_write+0x26>
 8003552:	2304      	movs	r3, #4
 8003554:	e06b      	b.n	800362e <SD_disk_write+0xfe>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8003556:	4b38      	ldr	r3, [pc, #224]	; (8003638 <SD_disk_write+0x108>)
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	b2db      	uxtb	r3, r3
 800355c:	001a      	movs	r2, r3
 800355e:	2301      	movs	r3, #1
 8003560:	4013      	ands	r3, r2
 8003562:	d001      	beq.n	8003568 <SD_disk_write+0x38>
 8003564:	2303      	movs	r3, #3
 8003566:	e062      	b.n	800362e <SD_disk_write+0xfe>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 8003568:	4b33      	ldr	r3, [pc, #204]	; (8003638 <SD_disk_write+0x108>)
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	b2db      	uxtb	r3, r3
 800356e:	001a      	movs	r2, r3
 8003570:	2304      	movs	r3, #4
 8003572:	4013      	ands	r3, r2
 8003574:	d001      	beq.n	800357a <SD_disk_write+0x4a>
 8003576:	2302      	movs	r3, #2
 8003578:	e059      	b.n	800362e <SD_disk_write+0xfe>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 800357a:	4b30      	ldr	r3, [pc, #192]	; (800363c <SD_disk_write+0x10c>)
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	001a      	movs	r2, r3
 8003580:	2304      	movs	r3, #4
 8003582:	4013      	ands	r3, r2
 8003584:	d102      	bne.n	800358c <SD_disk_write+0x5c>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	025b      	lsls	r3, r3, #9
 800358a:	607b      	str	r3, [r7, #4]

  SELECT();
 800358c:	f7ff fc4c 	bl	8002e28 <SELECT>

  if (count == 1)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	2b01      	cmp	r3, #1
 8003594:	d110      	bne.n	80035b8 <SD_disk_write+0x88>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	0019      	movs	r1, r3
 800359a:	2058      	movs	r0, #88	; 0x58
 800359c:	f7ff fdcb 	bl	8003136 <SD_SendCmd>
 80035a0:	1e03      	subs	r3, r0, #0
 80035a2:	d13c      	bne.n	800361e <SD_disk_write+0xee>
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	21fe      	movs	r1, #254	; 0xfe
 80035a8:	0018      	movs	r0, r3
 80035aa:	f7ff fd71 	bl	8003090 <SD_TxDataBlock>
 80035ae:	1e03      	subs	r3, r0, #0
 80035b0:	d035      	beq.n	800361e <SD_disk_write+0xee>
      count = 0;
 80035b2:	2300      	movs	r3, #0
 80035b4:	603b      	str	r3, [r7, #0]
 80035b6:	e032      	b.n	800361e <SD_disk_write+0xee>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 80035b8:	4b20      	ldr	r3, [pc, #128]	; (800363c <SD_disk_write+0x10c>)
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	001a      	movs	r2, r3
 80035be:	2302      	movs	r3, #2
 80035c0:	4013      	ands	r3, r2
 80035c2:	d008      	beq.n	80035d6 <SD_disk_write+0xa6>
    {
      SD_SendCmd(CMD55, 0);
 80035c4:	2100      	movs	r1, #0
 80035c6:	2077      	movs	r0, #119	; 0x77
 80035c8:	f7ff fdb5 	bl	8003136 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	0019      	movs	r1, r3
 80035d0:	2057      	movs	r0, #87	; 0x57
 80035d2:	f7ff fdb0 	bl	8003136 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	0019      	movs	r1, r3
 80035da:	2059      	movs	r0, #89	; 0x59
 80035dc:	f7ff fdab 	bl	8003136 <SD_SendCmd>
 80035e0:	1e03      	subs	r3, r0, #0
 80035e2:	d11c      	bne.n	800361e <SD_disk_write+0xee>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	21fc      	movs	r1, #252	; 0xfc
 80035e8:	0018      	movs	r0, r3
 80035ea:	f7ff fd51 	bl	8003090 <SD_TxDataBlock>
 80035ee:	1e03      	subs	r3, r0, #0
 80035f0:	d00c      	beq.n	800360c <SD_disk_write+0xdc>
        buff += 512;
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2280      	movs	r2, #128	; 0x80
 80035f6:	0092      	lsls	r2, r2, #2
 80035f8:	4694      	mov	ip, r2
 80035fa:	4463      	add	r3, ip
 80035fc:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	3b01      	subs	r3, #1
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1ec      	bne.n	80035e4 <SD_disk_write+0xb4>
 800360a:	e000      	b.n	800360e <SD_disk_write+0xde>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 800360c:	46c0      	nop			; (mov r8, r8)

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 800360e:	21fd      	movs	r1, #253	; 0xfd
 8003610:	2000      	movs	r0, #0
 8003612:	f7ff fd3d 	bl	8003090 <SD_TxDataBlock>
 8003616:	1e03      	subs	r3, r0, #0
 8003618:	d101      	bne.n	800361e <SD_disk_write+0xee>
      {
        count = 1;
 800361a:	2301      	movs	r3, #1
 800361c:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 800361e:	f7ff fc13 	bl	8002e48 <DESELECT>
  SPI_RxByte();
 8003622:	f7ff fc5b 	bl	8002edc <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	1e5a      	subs	r2, r3, #1
 800362a:	4193      	sbcs	r3, r2
 800362c:	b2db      	uxtb	r3, r3
}
 800362e:	0018      	movs	r0, r3
 8003630:	46bd      	mov	sp, r7
 8003632:	b004      	add	sp, #16
 8003634:	bd80      	pop	{r7, pc}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	20000000 	.word	0x20000000
 800363c:	20000240 	.word	0x20000240

08003640 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8003640:	b590      	push	{r4, r7, lr}
 8003642:	b08b      	sub	sp, #44	; 0x2c
 8003644:	af00      	add	r7, sp, #0
 8003646:	603a      	str	r2, [r7, #0]
 8003648:	1dfb      	adds	r3, r7, #7
 800364a:	1c02      	adds	r2, r0, #0
 800364c:	701a      	strb	r2, [r3, #0]
 800364e:	1dbb      	adds	r3, r7, #6
 8003650:	1c0a      	adds	r2, r1, #0
 8003652:	701a      	strb	r2, [r3, #0]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 8003658:	1dfb      	adds	r3, r7, #7
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <SD_disk_ioctl+0x24>
 8003660:	2304      	movs	r3, #4
 8003662:	e11b      	b.n	800389c <SD_disk_ioctl+0x25c>
  res = RES_ERROR;
 8003664:	2327      	movs	r3, #39	; 0x27
 8003666:	18fb      	adds	r3, r7, r3
 8003668:	2201      	movs	r2, #1
 800366a:	701a      	strb	r2, [r3, #0]

  if (ctrl == CTRL_POWER)
 800366c:	1dbb      	adds	r3, r7, #6
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	2b05      	cmp	r3, #5
 8003672:	d127      	bne.n	80036c4 <SD_disk_ioctl+0x84>
  {
    switch (*ptr)
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	2b02      	cmp	r3, #2
 800367a:	d013      	beq.n	80036a4 <SD_disk_ioctl+0x64>
 800367c:	dc1d      	bgt.n	80036ba <SD_disk_ioctl+0x7a>
 800367e:	2b00      	cmp	r3, #0
 8003680:	d002      	beq.n	8003688 <SD_disk_ioctl+0x48>
 8003682:	2b01      	cmp	r3, #1
 8003684:	d007      	beq.n	8003696 <SD_disk_ioctl+0x56>
 8003686:	e018      	b.n	80036ba <SD_disk_ioctl+0x7a>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 8003688:	f7ff fcba 	bl	8003000 <SD_PowerOff>
      res = RES_OK;
 800368c:	2327      	movs	r3, #39	; 0x27
 800368e:	18fb      	adds	r3, r7, r3
 8003690:	2200      	movs	r2, #0
 8003692:	701a      	strb	r2, [r3, #0]
      break;
 8003694:	e0ff      	b.n	8003896 <SD_disk_ioctl+0x256>
    case 1:
      SD_PowerOn();   /* Power On */
 8003696:	f7ff fc6b 	bl	8002f70 <SD_PowerOn>
      res = RES_OK;
 800369a:	2327      	movs	r3, #39	; 0x27
 800369c:	18fb      	adds	r3, r7, r3
 800369e:	2200      	movs	r2, #0
 80036a0:	701a      	strb	r2, [r3, #0]
      break;
 80036a2:	e0f8      	b.n	8003896 <SD_disk_ioctl+0x256>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 80036a4:	6a3b      	ldr	r3, [r7, #32]
 80036a6:	1c5c      	adds	r4, r3, #1
 80036a8:	f7ff fcb4 	bl	8003014 <SD_CheckPower>
 80036ac:	0003      	movs	r3, r0
 80036ae:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 80036b0:	2327      	movs	r3, #39	; 0x27
 80036b2:	18fb      	adds	r3, r7, r3
 80036b4:	2200      	movs	r2, #0
 80036b6:	701a      	strb	r2, [r3, #0]
      break;
 80036b8:	e0ed      	b.n	8003896 <SD_disk_ioctl+0x256>
    default:
      res = RES_PARERR;
 80036ba:	2327      	movs	r3, #39	; 0x27
 80036bc:	18fb      	adds	r3, r7, r3
 80036be:	2204      	movs	r2, #4
 80036c0:	701a      	strb	r2, [r3, #0]
 80036c2:	e0e8      	b.n	8003896 <SD_disk_ioctl+0x256>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT) return RES_NOTRDY;
 80036c4:	4b77      	ldr	r3, [pc, #476]	; (80038a4 <SD_disk_ioctl+0x264>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	001a      	movs	r2, r3
 80036cc:	2301      	movs	r3, #1
 80036ce:	4013      	ands	r3, r2
 80036d0:	d001      	beq.n	80036d6 <SD_disk_ioctl+0x96>
 80036d2:	2303      	movs	r3, #3
 80036d4:	e0e2      	b.n	800389c <SD_disk_ioctl+0x25c>

    SELECT();
 80036d6:	f7ff fba7 	bl	8002e28 <SELECT>

    switch (ctrl)
 80036da:	1dbb      	adds	r3, r7, #6
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	2b0d      	cmp	r3, #13
 80036e0:	d900      	bls.n	80036e4 <SD_disk_ioctl+0xa4>
 80036e2:	e0c8      	b.n	8003876 <SD_disk_ioctl+0x236>
 80036e4:	009a      	lsls	r2, r3, #2
 80036e6:	4b70      	ldr	r3, [pc, #448]	; (80038a8 <SD_disk_ioctl+0x268>)
 80036e8:	18d3      	adds	r3, r2, r3
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	469f      	mov	pc, r3
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80036ee:	2100      	movs	r1, #0
 80036f0:	2049      	movs	r0, #73	; 0x49
 80036f2:	f7ff fd20 	bl	8003136 <SD_SendCmd>
 80036f6:	1e03      	subs	r3, r0, #0
 80036f8:	d000      	beq.n	80036fc <SD_disk_ioctl+0xbc>
 80036fa:	e0c1      	b.n	8003880 <SD_disk_ioctl+0x240>
 80036fc:	240c      	movs	r4, #12
 80036fe:	193b      	adds	r3, r7, r4
 8003700:	2110      	movs	r1, #16
 8003702:	0018      	movs	r0, r3
 8003704:	f7ff fc90 	bl	8003028 <SD_RxDataBlock>
 8003708:	1e03      	subs	r3, r0, #0
 800370a:	d100      	bne.n	800370e <SD_disk_ioctl+0xce>
 800370c:	e0b8      	b.n	8003880 <SD_disk_ioctl+0x240>
      {
        if ((csd[0] >> 6) == 1)
 800370e:	0022      	movs	r2, r4
 8003710:	18bb      	adds	r3, r7, r2
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	099b      	lsrs	r3, r3, #6
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b01      	cmp	r3, #1
 800371a:	d114      	bne.n	8003746 <SD_disk_ioctl+0x106>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800371c:	0011      	movs	r1, r2
 800371e:	18bb      	adds	r3, r7, r2
 8003720:	7a5b      	ldrb	r3, [r3, #9]
 8003722:	b29a      	uxth	r2, r3
 8003724:	187b      	adds	r3, r7, r1
 8003726:	7a1b      	ldrb	r3, [r3, #8]
 8003728:	b29b      	uxth	r3, r3
 800372a:	021b      	lsls	r3, r3, #8
 800372c:	b29b      	uxth	r3, r3
 800372e:	18d3      	adds	r3, r2, r3
 8003730:	b29a      	uxth	r2, r3
 8003732:	211e      	movs	r1, #30
 8003734:	187b      	adds	r3, r7, r1
 8003736:	3201      	adds	r2, #1
 8003738:	801a      	strh	r2, [r3, #0]
          *(DWORD*) buff = (DWORD) csize << 10;
 800373a:	187b      	adds	r3, r7, r1
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	029a      	lsls	r2, r3, #10
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	e03a      	b.n	80037bc <SD_disk_ioctl+0x17c>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8003746:	200c      	movs	r0, #12
 8003748:	183b      	adds	r3, r7, r0
 800374a:	795b      	ldrb	r3, [r3, #5]
 800374c:	220f      	movs	r2, #15
 800374e:	4013      	ands	r3, r2
 8003750:	b2da      	uxtb	r2, r3
 8003752:	183b      	adds	r3, r7, r0
 8003754:	7a9b      	ldrb	r3, [r3, #10]
 8003756:	09db      	lsrs	r3, r3, #7
 8003758:	b2db      	uxtb	r3, r3
 800375a:	18d3      	adds	r3, r2, r3
 800375c:	b2da      	uxtb	r2, r3
 800375e:	183b      	adds	r3, r7, r0
 8003760:	7a5b      	ldrb	r3, [r3, #9]
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2106      	movs	r1, #6
 8003768:	400b      	ands	r3, r1
 800376a:	b2db      	uxtb	r3, r3
 800376c:	18d3      	adds	r3, r2, r3
 800376e:	b2da      	uxtb	r2, r3
 8003770:	2426      	movs	r4, #38	; 0x26
 8003772:	193b      	adds	r3, r7, r4
 8003774:	3202      	adds	r2, #2
 8003776:	701a      	strb	r2, [r3, #0]
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8003778:	183b      	adds	r3, r7, r0
 800377a:	7a1b      	ldrb	r3, [r3, #8]
 800377c:	099b      	lsrs	r3, r3, #6
 800377e:	b2db      	uxtb	r3, r3
 8003780:	b29a      	uxth	r2, r3
 8003782:	183b      	adds	r3, r7, r0
 8003784:	79db      	ldrb	r3, [r3, #7]
 8003786:	b29b      	uxth	r3, r3
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	b29b      	uxth	r3, r3
 800378c:	18d3      	adds	r3, r2, r3
 800378e:	b29a      	uxth	r2, r3
 8003790:	183b      	adds	r3, r7, r0
 8003792:	799b      	ldrb	r3, [r3, #6]
 8003794:	029b      	lsls	r3, r3, #10
 8003796:	b299      	uxth	r1, r3
 8003798:	23c0      	movs	r3, #192	; 0xc0
 800379a:	011b      	lsls	r3, r3, #4
 800379c:	400b      	ands	r3, r1
 800379e:	b29b      	uxth	r3, r3
 80037a0:	18d3      	adds	r3, r2, r3
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	211e      	movs	r1, #30
 80037a6:	187b      	adds	r3, r7, r1
 80037a8:	3201      	adds	r2, #1
 80037aa:	801a      	strh	r2, [r3, #0]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 80037ac:	187b      	adds	r3, r7, r1
 80037ae:	881a      	ldrh	r2, [r3, #0]
 80037b0:	193b      	adds	r3, r7, r4
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	3b09      	subs	r3, #9
 80037b6:	409a      	lsls	r2, r3
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 80037bc:	2327      	movs	r3, #39	; 0x27
 80037be:	18fb      	adds	r3, r7, r3
 80037c0:	2200      	movs	r2, #0
 80037c2:	701a      	strb	r2, [r3, #0]
      }
      break;
 80037c4:	e05c      	b.n	8003880 <SD_disk_ioctl+0x240>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2280      	movs	r2, #128	; 0x80
 80037ca:	0092      	lsls	r2, r2, #2
 80037cc:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 80037ce:	2327      	movs	r3, #39	; 0x27
 80037d0:	18fb      	adds	r3, r7, r3
 80037d2:	2200      	movs	r2, #0
 80037d4:	701a      	strb	r2, [r3, #0]
      break;
 80037d6:	e05a      	b.n	800388e <SD_disk_ioctl+0x24e>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 80037d8:	f7ff fbae 	bl	8002f38 <SD_ReadyWait>
 80037dc:	0003      	movs	r3, r0
 80037de:	2bff      	cmp	r3, #255	; 0xff
 80037e0:	d150      	bne.n	8003884 <SD_disk_ioctl+0x244>
 80037e2:	2327      	movs	r3, #39	; 0x27
 80037e4:	18fb      	adds	r3, r7, r3
 80037e6:	2200      	movs	r2, #0
 80037e8:	701a      	strb	r2, [r3, #0]
      break;
 80037ea:	e04b      	b.n	8003884 <SD_disk_ioctl+0x244>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80037ec:	2100      	movs	r1, #0
 80037ee:	2049      	movs	r0, #73	; 0x49
 80037f0:	f7ff fca1 	bl	8003136 <SD_SendCmd>
 80037f4:	1e03      	subs	r3, r0, #0
 80037f6:	d147      	bne.n	8003888 <SD_disk_ioctl+0x248>
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	2110      	movs	r1, #16
 80037fc:	0018      	movs	r0, r3
 80037fe:	f7ff fc13 	bl	8003028 <SD_RxDataBlock>
 8003802:	1e03      	subs	r3, r0, #0
 8003804:	d040      	beq.n	8003888 <SD_disk_ioctl+0x248>
 8003806:	2327      	movs	r3, #39	; 0x27
 8003808:	18fb      	adds	r3, r7, r3
 800380a:	2200      	movs	r2, #0
 800380c:	701a      	strb	r2, [r3, #0]
      break;
 800380e:	e03b      	b.n	8003888 <SD_disk_ioctl+0x248>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8003810:	2100      	movs	r1, #0
 8003812:	204a      	movs	r0, #74	; 0x4a
 8003814:	f7ff fc8f 	bl	8003136 <SD_SendCmd>
 8003818:	1e03      	subs	r3, r0, #0
 800381a:	d137      	bne.n	800388c <SD_disk_ioctl+0x24c>
 800381c:	6a3b      	ldr	r3, [r7, #32]
 800381e:	2110      	movs	r1, #16
 8003820:	0018      	movs	r0, r3
 8003822:	f7ff fc01 	bl	8003028 <SD_RxDataBlock>
 8003826:	1e03      	subs	r3, r0, #0
 8003828:	d030      	beq.n	800388c <SD_disk_ioctl+0x24c>
 800382a:	2327      	movs	r3, #39	; 0x27
 800382c:	18fb      	adds	r3, r7, r3
 800382e:	2200      	movs	r2, #0
 8003830:	701a      	strb	r2, [r3, #0]
      break;
 8003832:	e02b      	b.n	800388c <SD_disk_ioctl+0x24c>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8003834:	2100      	movs	r1, #0
 8003836:	207a      	movs	r0, #122	; 0x7a
 8003838:	f7ff fc7d 	bl	8003136 <SD_SendCmd>
 800383c:	1e03      	subs	r3, r0, #0
 800383e:	d11a      	bne.n	8003876 <SD_disk_ioctl+0x236>
      {
        for (n = 0; n < 4; n++)
 8003840:	2326      	movs	r3, #38	; 0x26
 8003842:	18fb      	adds	r3, r7, r3
 8003844:	2200      	movs	r2, #0
 8003846:	701a      	strb	r2, [r3, #0]
 8003848:	e00c      	b.n	8003864 <SD_disk_ioctl+0x224>
        {
          *ptr++ = SPI_RxByte();
 800384a:	6a3c      	ldr	r4, [r7, #32]
 800384c:	1c63      	adds	r3, r4, #1
 800384e:	623b      	str	r3, [r7, #32]
 8003850:	f7ff fb44 	bl	8002edc <SPI_RxByte>
 8003854:	0003      	movs	r3, r0
 8003856:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8003858:	2126      	movs	r1, #38	; 0x26
 800385a:	187b      	adds	r3, r7, r1
 800385c:	781a      	ldrb	r2, [r3, #0]
 800385e:	187b      	adds	r3, r7, r1
 8003860:	3201      	adds	r2, #1
 8003862:	701a      	strb	r2, [r3, #0]
 8003864:	2326      	movs	r3, #38	; 0x26
 8003866:	18fb      	adds	r3, r7, r3
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	2b03      	cmp	r3, #3
 800386c:	d9ed      	bls.n	800384a <SD_disk_ioctl+0x20a>
        }
        res = RES_OK;
 800386e:	2327      	movs	r3, #39	; 0x27
 8003870:	18fb      	adds	r3, r7, r3
 8003872:	2200      	movs	r2, #0
 8003874:	701a      	strb	r2, [r3, #0]
      }
    default:
      res = RES_PARERR;
 8003876:	2327      	movs	r3, #39	; 0x27
 8003878:	18fb      	adds	r3, r7, r3
 800387a:	2204      	movs	r2, #4
 800387c:	701a      	strb	r2, [r3, #0]
 800387e:	e006      	b.n	800388e <SD_disk_ioctl+0x24e>
      break;
 8003880:	46c0      	nop			; (mov r8, r8)
 8003882:	e004      	b.n	800388e <SD_disk_ioctl+0x24e>
      break;
 8003884:	46c0      	nop			; (mov r8, r8)
 8003886:	e002      	b.n	800388e <SD_disk_ioctl+0x24e>
      break;
 8003888:	46c0      	nop			; (mov r8, r8)
 800388a:	e000      	b.n	800388e <SD_disk_ioctl+0x24e>
      break;
 800388c:	46c0      	nop			; (mov r8, r8)
    }

    DESELECT();
 800388e:	f7ff fadb 	bl	8002e48 <DESELECT>
    SPI_RxByte();
 8003892:	f7ff fb23 	bl	8002edc <SPI_RxByte>
  }

  return res;
 8003896:	2327      	movs	r3, #39	; 0x27
 8003898:	18fb      	adds	r3, r7, r3
 800389a:	781b      	ldrb	r3, [r3, #0]
}
 800389c:	0018      	movs	r0, r3
 800389e:	46bd      	mov	sp, r7
 80038a0:	b00b      	add	sp, #44	; 0x2c
 80038a2:	bd90      	pop	{r4, r7, pc}
 80038a4:	20000000 	.word	0x20000000
 80038a8:	0801316c 	.word	0x0801316c

080038ac <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	0002      	movs	r2, r0
 80038b4:	1dbb      	adds	r3, r7, #6
 80038b6:	801a      	strh	r2, [r3, #0]
 if (GPIO_Pin == PUSH_BTN_Pin) {
 80038b8:	1dbb      	adds	r3, r7, #6
 80038ba:	881b      	ldrh	r3, [r3, #0]
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d142      	bne.n	8003946 <HAL_GPIO_EXTI_Callback+0x9a>
   if (enter_stop_mode) {
 80038c0:	4b22      	ldr	r3, [pc, #136]	; (800394c <HAL_GPIO_EXTI_Callback+0xa0>)
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00a      	beq.n	80038de <HAL_GPIO_EXTI_Callback+0x32>
     SystemClock_Config();
 80038c8:	f000 fdf0 	bl	80044ac <SystemClock_Config>
     HAL_ResumeTick();
 80038cc:	f002 f92c 	bl	8005b28 <HAL_ResumeTick>
     enter_stop_mode = false;
 80038d0:	4b1e      	ldr	r3, [pc, #120]	; (800394c <HAL_GPIO_EXTI_Callback+0xa0>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	701a      	strb	r2, [r3, #0]
     exit_stop_mode  = true;
 80038d6:	4b1e      	ldr	r3, [pc, #120]	; (8003950 <HAL_GPIO_EXTI_Callback+0xa4>)
 80038d8:	2201      	movs	r2, #1
 80038da:	701a      	strb	r2, [r3, #0]
     return;
 80038dc:	e033      	b.n	8003946 <HAL_GPIO_EXTI_Callback+0x9a>
   }

   uint32_t now = HAL_GetTick();
 80038de:	f002 f8e7 	bl	8005ab0 <HAL_GetTick>
 80038e2:	0003      	movs	r3, r0
 80038e4:	60fb      	str	r3, [r7, #12]
   if (HAL_GPIO_ReadPin(PUSH_BTN_GPIO_Port, PUSH_BTN_Pin) == GPIO_PIN_RESET) {
 80038e6:	23a0      	movs	r3, #160	; 0xa0
 80038e8:	05db      	lsls	r3, r3, #23
 80038ea:	2102      	movs	r1, #2
 80038ec:	0018      	movs	r0, r3
 80038ee:	f003 f8bd 	bl	8006a6c <HAL_GPIO_ReadPin>
 80038f2:	1e03      	subs	r3, r0, #0
 80038f4:	d103      	bne.n	80038fe <HAL_GPIO_EXTI_Callback+0x52>
     last_down_ts = now;
 80038f6:	4b17      	ldr	r3, [pc, #92]	; (8003954 <HAL_GPIO_EXTI_Callback+0xa8>)
 80038f8:	68fa      	ldr	r2, [r7, #12]
 80038fa:	601a      	str	r2, [r3, #0]
 80038fc:	e023      	b.n	8003946 <HAL_GPIO_EXTI_Callback+0x9a>
   }
   else {
     last_up_ts = now;
 80038fe:	4b16      	ldr	r3, [pc, #88]	; (8003958 <HAL_GPIO_EXTI_Callback+0xac>)
 8003900:	68fa      	ldr	r2, [r7, #12]
 8003902:	601a      	str	r2, [r3, #0]

     uint32_t diff = last_up_ts - last_down_ts;
 8003904:	4b14      	ldr	r3, [pc, #80]	; (8003958 <HAL_GPIO_EXTI_Callback+0xac>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	4b12      	ldr	r3, [pc, #72]	; (8003954 <HAL_GPIO_EXTI_Callback+0xa8>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	60bb      	str	r3, [r7, #8]
     if (diff > DEBOUNCE_MILLIS) { // Handle debounce
 8003910:	2214      	movs	r2, #20
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	4293      	cmp	r3, r2
 8003916:	d916      	bls.n	8003946 <HAL_GPIO_EXTI_Callback+0x9a>

       if (diff < LONG_MILLIS_MIN) {
 8003918:	4a10      	ldr	r2, [pc, #64]	; (800395c <HAL_GPIO_EXTI_Callback+0xb0>)
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	4293      	cmp	r3, r2
 800391e:	d203      	bcs.n	8003928 <HAL_GPIO_EXTI_Callback+0x7c>
         btn_event = SINGLE_PRESS;
 8003920:	4b0f      	ldr	r3, [pc, #60]	; (8003960 <HAL_GPIO_EXTI_Callback+0xb4>)
 8003922:	2201      	movs	r2, #1
 8003924:	701a      	strb	r2, [r3, #0]
 8003926:	e00e      	b.n	8003946 <HAL_GPIO_EXTI_Callback+0x9a>
       }
       else if (diff > LONG_MILLIS_MIN && diff < LONG_MILLIS_MAX) {
 8003928:	4a0c      	ldr	r2, [pc, #48]	; (800395c <HAL_GPIO_EXTI_Callback+0xb0>)
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	4293      	cmp	r3, r2
 800392e:	d907      	bls.n	8003940 <HAL_GPIO_EXTI_Callback+0x94>
 8003930:	4a0c      	ldr	r2, [pc, #48]	; (8003964 <HAL_GPIO_EXTI_Callback+0xb8>)
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	4293      	cmp	r3, r2
 8003936:	d203      	bcs.n	8003940 <HAL_GPIO_EXTI_Callback+0x94>
         btn_event = LONG_PRESS;
 8003938:	4b09      	ldr	r3, [pc, #36]	; (8003960 <HAL_GPIO_EXTI_Callback+0xb4>)
 800393a:	2202      	movs	r2, #2
 800393c:	701a      	strb	r2, [r3, #0]
 800393e:	e002      	b.n	8003946 <HAL_GPIO_EXTI_Callback+0x9a>
       }
       else {
         btn_event = NO_PRESS;
 8003940:	4b07      	ldr	r3, [pc, #28]	; (8003960 <HAL_GPIO_EXTI_Callback+0xb4>)
 8003942:	2200      	movs	r2, #0
 8003944:	701a      	strb	r2, [r3, #0]
       }
     }
   }
 }
}
 8003946:	46bd      	mov	sp, r7
 8003948:	b004      	add	sp, #16
 800394a:	bd80      	pop	{r7, pc}
 800394c:	20003425 	.word	0x20003425
 8003950:	20003426 	.word	0x20003426
 8003954:	20003420 	.word	0x20003420
 8003958:	2000341c 	.word	0x2000341c
 800395c:	00000bb8 	.word	0x00000bb8
 8003960:	20003424 	.word	0x20003424
 8003964:	00002710 	.word	0x00002710

08003968 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  if (htim == &htim6 && send_done == 1 && gnss_data_ready == 0) {
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	4b09      	ldr	r3, [pc, #36]	; (8003998 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003974:	429a      	cmp	r2, r3
 8003976:	d10a      	bne.n	800398e <HAL_TIM_PeriodElapsedCallback+0x26>
 8003978:	4b08      	ldr	r3, [pc, #32]	; (800399c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d106      	bne.n	800398e <HAL_TIM_PeriodElapsedCallback+0x26>
 8003980:	4b07      	ldr	r3, [pc, #28]	; (80039a0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d102      	bne.n	800398e <HAL_TIM_PeriodElapsedCallback+0x26>
    // Repeating every 1s
    gnss_data_ready = 1;
 8003988:	4b05      	ldr	r3, [pc, #20]	; (80039a0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800398a:	2201      	movs	r2, #1
 800398c:	701a      	strb	r2, [r3, #0]
  }
}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	46bd      	mov	sp, r7
 8003992:	b002      	add	sp, #8
 8003994:	bd80      	pop	{r7, pc}
 8003996:	46c0      	nop			; (mov r8, r8)
 8003998:	2000034c 	.word	0x2000034c
 800399c:	20000036 	.word	0x20000036
 80039a0:	2000090d 	.word	0x2000090d

080039a4 <appendDataBuf>:

void appendDataBuf(uint8_t idx, bool append_last)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	0002      	movs	r2, r0
 80039ac:	1dfb      	adds	r3, r7, #7
 80039ae:	701a      	strb	r2, [r3, #0]
 80039b0:	1dbb      	adds	r3, r7, #6
 80039b2:	1c0a      	adds	r2, r1, #0
 80039b4:	701a      	strb	r2, [r3, #0]
  strcat((char*)data, (char*)buf);
 80039b6:	4a1c      	ldr	r2, [pc, #112]	; (8003a28 <appendDataBuf+0x84>)
 80039b8:	4b1c      	ldr	r3, [pc, #112]	; (8003a2c <appendDataBuf+0x88>)
 80039ba:	0011      	movs	r1, r2
 80039bc:	0018      	movs	r0, r3
 80039be:	f00b ff21 	bl	800f804 <strcat>

  if (idx == dp_idx && append_last) { // if last item
 80039c2:	4b1b      	ldr	r3, [pc, #108]	; (8003a30 <appendDataBuf+0x8c>)
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	1dfa      	adds	r2, r7, #7
 80039c8:	7812      	ldrb	r2, [r2, #0]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d113      	bne.n	80039f6 <appendDataBuf+0x52>
 80039ce:	1dbb      	adds	r3, r7, #6
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00f      	beq.n	80039f6 <appendDataBuf+0x52>
    strcat((char*)data, "&");
 80039d6:	4b15      	ldr	r3, [pc, #84]	; (8003a2c <appendDataBuf+0x88>)
 80039d8:	0018      	movs	r0, r3
 80039da:	f7fc fb9f 	bl	800011c <strlen>
 80039de:	0003      	movs	r3, r0
 80039e0:	001a      	movs	r2, r3
 80039e2:	4b12      	ldr	r3, [pc, #72]	; (8003a2c <appendDataBuf+0x88>)
 80039e4:	18d2      	adds	r2, r2, r3
 80039e6:	4b13      	ldr	r3, [pc, #76]	; (8003a34 <appendDataBuf+0x90>)
 80039e8:	0010      	movs	r0, r2
 80039ea:	0019      	movs	r1, r3
 80039ec:	2302      	movs	r3, #2
 80039ee:	001a      	movs	r2, r3
 80039f0:	f00c f83e 	bl	800fa70 <memcpy>
  } else if (idx != dp_idx) {
    strcat((char*)data, ";");
  }
}
 80039f4:	e014      	b.n	8003a20 <appendDataBuf+0x7c>
  } else if (idx != dp_idx) {
 80039f6:	4b0e      	ldr	r3, [pc, #56]	; (8003a30 <appendDataBuf+0x8c>)
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	1dfa      	adds	r2, r7, #7
 80039fc:	7812      	ldrb	r2, [r2, #0]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d00e      	beq.n	8003a20 <appendDataBuf+0x7c>
    strcat((char*)data, ";");
 8003a02:	4b0a      	ldr	r3, [pc, #40]	; (8003a2c <appendDataBuf+0x88>)
 8003a04:	0018      	movs	r0, r3
 8003a06:	f7fc fb89 	bl	800011c <strlen>
 8003a0a:	0003      	movs	r3, r0
 8003a0c:	001a      	movs	r2, r3
 8003a0e:	4b07      	ldr	r3, [pc, #28]	; (8003a2c <appendDataBuf+0x88>)
 8003a10:	18d2      	adds	r2, r2, r3
 8003a12:	4b09      	ldr	r3, [pc, #36]	; (8003a38 <appendDataBuf+0x94>)
 8003a14:	0010      	movs	r0, r2
 8003a16:	0019      	movs	r1, r3
 8003a18:	2302      	movs	r3, #2
 8003a1a:	001a      	movs	r2, r3
 8003a1c:	f00c f828 	bl	800fa70 <memcpy>
}
 8003a20:	46c0      	nop			; (mov r8, r8)
 8003a22:	46bd      	mov	sp, r7
 8003a24:	b002      	add	sp, #8
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	2000045c 	.word	0x2000045c
 8003a2c:	20001ea0 	.word	0x20001ea0
 8003a30:	2000090f 	.word	0x2000090f
 8003a34:	08012de8 	.word	0x08012de8
 8003a38:	08012dec 	.word	0x08012dec

08003a3c <init>:

void init()
{
 8003a3c:	b590      	push	{r4, r7, lr}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af02      	add	r7, sp, #8
  //Init accelerometer
  LIS2DW12_Init();
 8003a42:	f001 fa50 	bl	8004ee6 <LIS2DW12_Init>

  // Mount SD Card
  fres = f_mount(&FatFs, "", 1); // 1=mount now
 8003a46:	4937      	ldr	r1, [pc, #220]	; (8003b24 <init+0xe8>)
 8003a48:	4b37      	ldr	r3, [pc, #220]	; (8003b28 <init+0xec>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f009 f971 	bl	800cd34 <f_mount>
 8003a52:	0003      	movs	r3, r0
 8003a54:	001a      	movs	r2, r3
 8003a56:	4b35      	ldr	r3, [pc, #212]	; (8003b2c <init+0xf0>)
 8003a58:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK) { // No SD Card found
 8003a5a:	4b34      	ldr	r3, [pc, #208]	; (8003b2c <init+0xf0>)
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d006      	beq.n	8003a70 <init+0x34>
    BLINK_LED(RED_LED_GPIO_Port, RED_LED_Pin, 3, 200);
 8003a62:	2380      	movs	r3, #128	; 0x80
 8003a64:	0219      	lsls	r1, r3, #8
 8003a66:	4832      	ldr	r0, [pc, #200]	; (8003b30 <init+0xf4>)
 8003a68:	23c8      	movs	r3, #200	; 0xc8
 8003a6a:	2203      	movs	r2, #3
 8003a6c:	f001 fcb4 	bl	80053d8 <BLINK_LED>
  }

  // Set HTTP URL
  sprintf(cmd, "AT+QHTTPURL=%d\r\n", strlen(url));
 8003a70:	4b30      	ldr	r3, [pc, #192]	; (8003b34 <init+0xf8>)
 8003a72:	0018      	movs	r0, r3
 8003a74:	f7fc fb52 	bl	800011c <strlen>
 8003a78:	0002      	movs	r2, r0
 8003a7a:	492f      	ldr	r1, [pc, #188]	; (8003b38 <init+0xfc>)
 8003a7c:	4b2f      	ldr	r3, [pc, #188]	; (8003b3c <init+0x100>)
 8003a7e:	0018      	movs	r0, r3
 8003a80:	f00b fe22 	bl	800f6c8 <siprintf>
  bool set_url_ok = send_at_connect_cmd(cmd, url, NULL, NULL, 5);
 8003a84:	1dfc      	adds	r4, r7, #7
 8003a86:	492b      	ldr	r1, [pc, #172]	; (8003b34 <init+0xf8>)
 8003a88:	482c      	ldr	r0, [pc, #176]	; (8003b3c <init+0x100>)
 8003a8a:	2305      	movs	r3, #5
 8003a8c:	9300      	str	r3, [sp, #0]
 8003a8e:	2300      	movs	r3, #0
 8003a90:	2200      	movs	r2, #0
 8003a92:	f001 fb4b 	bl	800512c <send_at_connect_cmd>
 8003a96:	0003      	movs	r3, r0
 8003a98:	7023      	strb	r3, [r4, #0]
  // Configure GNSS Constellations (GPS + Galileo)
  bool gnss_config_ok = send_at_cmd("AT+QGPSCFG=\"gnssconfig\",3\r\n");
 8003a9a:	1dbc      	adds	r4, r7, #6
 8003a9c:	4b28      	ldr	r3, [pc, #160]	; (8003b40 <init+0x104>)
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	f001 faf8 	bl	8005094 <send_at_cmd>
 8003aa4:	0003      	movs	r3, r0
 8003aa6:	7023      	strb	r3, [r4, #0]

  //Setup GNSS XTRA
  bool en_xtra_ok = send_at_cmd("AT+QGPSXTRA=1\r\n");
 8003aa8:	1d7c      	adds	r4, r7, #5
 8003aaa:	4b26      	ldr	r3, [pc, #152]	; (8003b44 <init+0x108>)
 8003aac:	0018      	movs	r0, r3
 8003aae:	f001 faf1 	bl	8005094 <send_at_cmd>
 8003ab2:	0003      	movs	r3, r0
 8003ab4:	7023      	strb	r3, [r4, #0]
  bool en_xtra_auto_dwnld_ok = send_at_cmd("AT+QGPSCFG=\"xtra_autodownload\",1\r\n");
 8003ab6:	1d3c      	adds	r4, r7, #4
 8003ab8:	4b23      	ldr	r3, [pc, #140]	; (8003b48 <init+0x10c>)
 8003aba:	0018      	movs	r0, r3
 8003abc:	f001 faea 	bl	8005094 <send_at_cmd>
 8003ac0:	0003      	movs	r3, r0
 8003ac2:	7023      	strb	r3, [r4, #0]

  // Turn on GNSS
  bool gnss_on_ok = send_at_cmd("AT+QGPS=1\r\n");
 8003ac4:	1cfc      	adds	r4, r7, #3
 8003ac6:	4b21      	ldr	r3, [pc, #132]	; (8003b4c <init+0x110>)
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f001 fae3 	bl	8005094 <send_at_cmd>
 8003ace:	0003      	movs	r3, r0
 8003ad0:	7023      	strb	r3, [r4, #0]

  if (en_xtra_ok && en_xtra_auto_dwnld_ok && set_url_ok && gnss_config_ok && gnss_on_ok) {
 8003ad2:	1d7b      	adds	r3, r7, #5
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d018      	beq.n	8003b0c <init+0xd0>
 8003ada:	1d3b      	adds	r3, r7, #4
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d014      	beq.n	8003b0c <init+0xd0>
 8003ae2:	1dfb      	adds	r3, r7, #7
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d010      	beq.n	8003b0c <init+0xd0>
 8003aea:	1dbb      	adds	r3, r7, #6
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00c      	beq.n	8003b0c <init+0xd0>
 8003af2:	1cfb      	adds	r3, r7, #3
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d008      	beq.n	8003b0c <init+0xd0>
    BLINK_LED(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 3, 100);
 8003afa:	2380      	movs	r3, #128	; 0x80
 8003afc:	0119      	lsls	r1, r3, #4
 8003afe:	23a0      	movs	r3, #160	; 0xa0
 8003b00:	05d8      	lsls	r0, r3, #23
 8003b02:	2364      	movs	r3, #100	; 0x64
 8003b04:	2203      	movs	r2, #3
 8003b06:	f001 fc67 	bl	80053d8 <BLINK_LED>
 8003b0a:	e007      	b.n	8003b1c <init+0xe0>
  }
  else {
    BLINK_LED(RED_LED_GPIO_Port, RED_LED_Pin, 3, 100);
 8003b0c:	2380      	movs	r3, #128	; 0x80
 8003b0e:	0219      	lsls	r1, r3, #8
 8003b10:	4807      	ldr	r0, [pc, #28]	; (8003b30 <init+0xf4>)
 8003b12:	2364      	movs	r3, #100	; 0x64
 8003b14:	2203      	movs	r2, #3
 8003b16:	f001 fc5f 	bl	80053d8 <BLINK_LED>
  }
}
 8003b1a:	46c0      	nop			; (mov r8, r8)
 8003b1c:	46c0      	nop			; (mov r8, r8)
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	b003      	add	sp, #12
 8003b22:	bd90      	pop	{r4, r7, pc}
 8003b24:	08012df0 	.word	0x08012df0
 8003b28:	20003428 	.word	0x20003428
 8003b2c:	20004490 	.word	0x20004490
 8003b30:	50000800 	.word	0x50000800
 8003b34:	20000004 	.word	0x20000004
 8003b38:	08012df4 	.word	0x08012df4
 8003b3c:	20000844 	.word	0x20000844
 8003b40:	08012e08 	.word	0x08012e08
 8003b44:	08012e24 	.word	0x08012e24
 8003b48:	08012e34 	.word	0x08012e34
 8003b4c:	08012e58 	.word	0x08012e58

08003b50 <add_packet_to_sd_card>:

void add_packet_to_sd_card()
{
 8003b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b52:	46ce      	mov	lr, r9
 8003b54:	4647      	mov	r7, r8
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b09b      	sub	sp, #108	; 0x6c
 8003b5a:	af0e      	add	r7, sp, #56	; 0x38
  float accelerometerData[3];
  LIS2DW12_ReadXYZ(accelerometerData);
 8003b5c:	2420      	movs	r4, #32
 8003b5e:	193b      	adds	r3, r7, r4
 8003b60:	0018      	movs	r0, r3
 8003b62:	f001 f9d5 	bl	8004f10 <LIS2DW12_ReadXYZ>
  float vbat = getBatteryVoltage();
 8003b66:	f001 fee1 	bl	800592c <getBatteryVoltage>
 8003b6a:	1c03      	adds	r3, r0, #0
 8003b6c:	62fb      	str	r3, [r7, #44]	; 0x2c

  sprintf(
      (char *)buf,
      "%s %s,%.6f,%.6f,%.3f,%.2f,%.2f,%.2f,%d\n",
      data_packets[dp_idx].date,
 8003b6e:	4b55      	ldr	r3, [pc, #340]	; (8003cc4 <add_packet_to_sd_card+0x174>)
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	001a      	movs	r2, r3
 8003b74:	232e      	movs	r3, #46	; 0x2e
 8003b76:	4353      	muls	r3, r2
 8003b78:	3308      	adds	r3, #8
 8003b7a:	001a      	movs	r2, r3
 8003b7c:	4b52      	ldr	r3, [pc, #328]	; (8003cc8 <add_packet_to_sd_card+0x178>)
 8003b7e:	18d3      	adds	r3, r2, r3
 8003b80:	3301      	adds	r3, #1
 8003b82:	4698      	mov	r8, r3
      data_packets[dp_idx].EET_Time,
 8003b84:	4b4f      	ldr	r3, [pc, #316]	; (8003cc4 <add_packet_to_sd_card+0x174>)
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	001a      	movs	r2, r3
 8003b8a:	232e      	movs	r3, #46	; 0x2e
 8003b8c:	435a      	muls	r2, r3
 8003b8e:	4b4e      	ldr	r3, [pc, #312]	; (8003cc8 <add_packet_to_sd_card+0x178>)
 8003b90:	4691      	mov	r9, r2
 8003b92:	4499      	add	r9, r3
      convertToDecimalDegrees(data_packets[dp_idx].latitude, data_packets[dp_idx].NS),
 8003b94:	4b4b      	ldr	r3, [pc, #300]	; (8003cc4 <add_packet_to_sd_card+0x174>)
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	001a      	movs	r2, r3
 8003b9a:	232e      	movs	r3, #46	; 0x2e
 8003b9c:	4353      	muls	r3, r2
 8003b9e:	3310      	adds	r3, #16
 8003ba0:	001a      	movs	r2, r3
 8003ba2:	4b49      	ldr	r3, [pc, #292]	; (8003cc8 <add_packet_to_sd_card+0x178>)
 8003ba4:	18d3      	adds	r3, r2, r3
 8003ba6:	1d98      	adds	r0, r3, #6
 8003ba8:	4b46      	ldr	r3, [pc, #280]	; (8003cc4 <add_packet_to_sd_card+0x174>)
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	0019      	movs	r1, r3
 8003bae:	4a46      	ldr	r2, [pc, #280]	; (8003cc8 <add_packet_to_sd_card+0x178>)
 8003bb0:	232e      	movs	r3, #46	; 0x2e
 8003bb2:	434b      	muls	r3, r1
 8003bb4:	18d3      	adds	r3, r2, r3
 8003bb6:	3314      	adds	r3, #20
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	0019      	movs	r1, r3
 8003bbc:	f001 fdea 	bl	8005794 <convertToDecimalDegrees>
 8003bc0:	1c03      	adds	r3, r0, #0
  sprintf(
 8003bc2:	1c18      	adds	r0, r3, #0
 8003bc4:	f7ff f838 	bl	8002c38 <__aeabi_f2d>
 8003bc8:	61b8      	str	r0, [r7, #24]
 8003bca:	61f9      	str	r1, [r7, #28]
      convertToDecimalDegrees(data_packets[dp_idx].longitude, data_packets[dp_idx].EW),
 8003bcc:	4b3d      	ldr	r3, [pc, #244]	; (8003cc4 <add_packet_to_sd_card+0x174>)
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	001a      	movs	r2, r3
 8003bd2:	232e      	movs	r3, #46	; 0x2e
 8003bd4:	4353      	muls	r3, r2
 8003bd6:	001a      	movs	r2, r3
 8003bd8:	3220      	adds	r2, #32
 8003bda:	4b3b      	ldr	r3, [pc, #236]	; (8003cc8 <add_packet_to_sd_card+0x178>)
 8003bdc:	18d3      	adds	r3, r2, r3
 8003bde:	1c98      	adds	r0, r3, #2
 8003be0:	4b38      	ldr	r3, [pc, #224]	; (8003cc4 <add_packet_to_sd_card+0x174>)
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	0019      	movs	r1, r3
 8003be6:	4a38      	ldr	r2, [pc, #224]	; (8003cc8 <add_packet_to_sd_card+0x178>)
 8003be8:	232e      	movs	r3, #46	; 0x2e
 8003bea:	434b      	muls	r3, r1
 8003bec:	18d3      	adds	r3, r2, r3
 8003bee:	3315      	adds	r3, #21
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	0019      	movs	r1, r3
 8003bf4:	f001 fdce 	bl	8005794 <convertToDecimalDegrees>
 8003bf8:	1c03      	adds	r3, r0, #0
  sprintf(
 8003bfa:	1c18      	adds	r0, r3, #0
 8003bfc:	f7ff f81c 	bl	8002c38 <__aeabi_f2d>
 8003c00:	6138      	str	r0, [r7, #16]
 8003c02:	6179      	str	r1, [r7, #20]
 8003c04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003c06:	f7ff f817 	bl	8002c38 <__aeabi_f2d>
 8003c0a:	60b8      	str	r0, [r7, #8]
 8003c0c:	60f9      	str	r1, [r7, #12]
      vbat,
      accelerometerData[0],
 8003c0e:	193b      	adds	r3, r7, r4
 8003c10:	681b      	ldr	r3, [r3, #0]
  sprintf(
 8003c12:	1c18      	adds	r0, r3, #0
 8003c14:	f7ff f810 	bl	8002c38 <__aeabi_f2d>
 8003c18:	6038      	str	r0, [r7, #0]
 8003c1a:	6079      	str	r1, [r7, #4]
      accelerometerData[1],
 8003c1c:	0026      	movs	r6, r4
 8003c1e:	193b      	adds	r3, r7, r4
 8003c20:	685b      	ldr	r3, [r3, #4]
  sprintf(
 8003c22:	1c18      	adds	r0, r3, #0
 8003c24:	f7ff f808 	bl	8002c38 <__aeabi_f2d>
 8003c28:	0004      	movs	r4, r0
 8003c2a:	000d      	movs	r5, r1
      accelerometerData[2],
 8003c2c:	19bb      	adds	r3, r7, r6
 8003c2e:	689b      	ldr	r3, [r3, #8]
  sprintf(
 8003c30:	1c18      	adds	r0, r3, #0
 8003c32:	f7ff f801 	bl	8002c38 <__aeabi_f2d>
 8003c36:	4b25      	ldr	r3, [pc, #148]	; (8003ccc <add_packet_to_sd_card+0x17c>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	4a25      	ldr	r2, [pc, #148]	; (8003cd0 <add_packet_to_sd_card+0x180>)
 8003c3c:	4694      	mov	ip, r2
 8003c3e:	4e25      	ldr	r6, [pc, #148]	; (8003cd4 <add_packet_to_sd_card+0x184>)
 8003c40:	930c      	str	r3, [sp, #48]	; 0x30
 8003c42:	900a      	str	r0, [sp, #40]	; 0x28
 8003c44:	910b      	str	r1, [sp, #44]	; 0x2c
 8003c46:	9408      	str	r4, [sp, #32]
 8003c48:	9509      	str	r5, [sp, #36]	; 0x24
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	687c      	ldr	r4, [r7, #4]
 8003c4e:	9306      	str	r3, [sp, #24]
 8003c50:	9407      	str	r4, [sp, #28]
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	68fc      	ldr	r4, [r7, #12]
 8003c56:	9304      	str	r3, [sp, #16]
 8003c58:	9405      	str	r4, [sp, #20]
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	697c      	ldr	r4, [r7, #20]
 8003c5e:	9302      	str	r3, [sp, #8]
 8003c60:	9403      	str	r4, [sp, #12]
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	69fc      	ldr	r4, [r7, #28]
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	9401      	str	r4, [sp, #4]
 8003c6a:	464b      	mov	r3, r9
 8003c6c:	4642      	mov	r2, r8
 8003c6e:	4661      	mov	r1, ip
 8003c70:	0030      	movs	r0, r6
 8003c72:	f00b fd29 	bl	800f6c8 <siprintf>
      satNum
  );

  //Open the file
  fres = f_open(&fil, "packets.txt", FA_OPEN_APPEND | FA_WRITE);
 8003c76:	4918      	ldr	r1, [pc, #96]	; (8003cd8 <add_packet_to_sd_card+0x188>)
 8003c78:	4b18      	ldr	r3, [pc, #96]	; (8003cdc <add_packet_to_sd_card+0x18c>)
 8003c7a:	2232      	movs	r2, #50	; 0x32
 8003c7c:	0018      	movs	r0, r3
 8003c7e:	f009 f8a5 	bl	800cdcc <f_open>
 8003c82:	0003      	movs	r3, r0
 8003c84:	001a      	movs	r2, r3
 8003c86:	4b16      	ldr	r3, [pc, #88]	; (8003ce0 <add_packet_to_sd_card+0x190>)
 8003c88:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK) { //File creation/open Error
 8003c8a:	4b15      	ldr	r3, [pc, #84]	; (8003ce0 <add_packet_to_sd_card+0x190>)
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d007      	beq.n	8003ca2 <add_packet_to_sd_card+0x152>
    BLINK_LED(RED_LED_GPIO_Port, RED_LED_Pin, 1, 200);
 8003c92:	2380      	movs	r3, #128	; 0x80
 8003c94:	0219      	lsls	r1, r3, #8
 8003c96:	4813      	ldr	r0, [pc, #76]	; (8003ce4 <add_packet_to_sd_card+0x194>)
 8003c98:	23c8      	movs	r3, #200	; 0xc8
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f001 fb9c 	bl	80053d8 <BLINK_LED>
 8003ca0:	e009      	b.n	8003cb6 <add_packet_to_sd_card+0x166>
    return;
  }
  else {
    // write backup to sd card
    f_puts((char*)buf, &fil);
 8003ca2:	4a0e      	ldr	r2, [pc, #56]	; (8003cdc <add_packet_to_sd_card+0x18c>)
 8003ca4:	4b0b      	ldr	r3, [pc, #44]	; (8003cd4 <add_packet_to_sd_card+0x184>)
 8003ca6:	0011      	movs	r1, r2
 8003ca8:	0018      	movs	r0, r3
 8003caa:	f009 fd64 	bl	800d776 <f_puts>
    f_close(&fil);
 8003cae:	4b0b      	ldr	r3, [pc, #44]	; (8003cdc <add_packet_to_sd_card+0x18c>)
 8003cb0:	0018      	movs	r0, r3
 8003cb2:	f009 fcb4 	bl	800d61e <f_close>
  }
}
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	b00d      	add	sp, #52	; 0x34
 8003cba:	bcc0      	pop	{r6, r7}
 8003cbc:	46b9      	mov	r9, r7
 8003cbe:	46b0      	mov	r8, r6
 8003cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cc2:	46c0      	nop			; (mov r8, r8)
 8003cc4:	2000090f 	.word	0x2000090f
 8003cc8:	20000910 	.word	0x20000910
 8003ccc:	2000090e 	.word	0x2000090e
 8003cd0:	08012e64 	.word	0x08012e64
 8003cd4:	2000045c 	.word	0x2000045c
 8003cd8:	08012e8c 	.word	0x08012e8c
 8003cdc:	20003c60 	.word	0x20003c60
 8003ce0:	20004490 	.word	0x20004490
 8003ce4:	50000800 	.word	0x50000800

08003ce8 <send_data>:
    f_close(&fil);
  }
}

void send_data()
{
 8003ce8:	b590      	push	{r4, r7, lr}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af02      	add	r7, sp, #8
  send_done = 0;
 8003cee:	4b83      	ldr	r3, [pc, #524]	; (8003efc <send_data+0x214>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	701a      	strb	r2, [r3, #0]
  send_ready = 0;
 8003cf4:	4b82      	ldr	r3, [pc, #520]	; (8003f00 <send_data+0x218>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	701a      	strb	r2, [r3, #0]
  send_at_cmd("AT+QGPSCFG=\"priority\",1\r\n"); // Set WWAN priority
 8003cfa:	4b82      	ldr	r3, [pc, #520]	; (8003f04 <send_data+0x21c>)
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f001 f9c9 	bl	8005094 <send_at_cmd>
  HAL_Delay(150);
 8003d02:	2096      	movs	r0, #150	; 0x96
 8003d04:	f001 fede 	bl	8005ac4 <HAL_Delay>

  // Fill data
  sprintf(
 8003d08:	4b7f      	ldr	r3, [pc, #508]	; (8003f08 <send_data+0x220>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	4a7f      	ldr	r2, [pc, #508]	; (8003f0c <send_data+0x224>)
 8003d10:	497f      	ldr	r1, [pc, #508]	; (8003f10 <send_data+0x228>)
 8003d12:	4880      	ldr	r0, [pc, #512]	; (8003f14 <send_data+0x22c>)
 8003d14:	9301      	str	r3, [sp, #4]
 8003d16:	2301      	movs	r3, #1
 8003d18:	9300      	str	r3, [sp, #0]
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	f00b fcd4 	bl	800f6c8 <siprintf>
      EVENT_ID,
      DEVICE_ID,
      dp_idx+1
  );

  strcat(data, "latitudes=");
 8003d20:	4b7c      	ldr	r3, [pc, #496]	; (8003f14 <send_data+0x22c>)
 8003d22:	0018      	movs	r0, r3
 8003d24:	f7fc f9fa 	bl	800011c <strlen>
 8003d28:	0003      	movs	r3, r0
 8003d2a:	001a      	movs	r2, r3
 8003d2c:	4b79      	ldr	r3, [pc, #484]	; (8003f14 <send_data+0x22c>)
 8003d2e:	18d2      	adds	r2, r2, r3
 8003d30:	4b79      	ldr	r3, [pc, #484]	; (8003f18 <send_data+0x230>)
 8003d32:	0010      	movs	r0, r2
 8003d34:	0019      	movs	r1, r3
 8003d36:	230b      	movs	r3, #11
 8003d38:	001a      	movs	r2, r3
 8003d3a:	f00b fe99 	bl	800fa70 <memcpy>
  for (uint8_t i = 0; i < dp_idx+1; i++) {
 8003d3e:	1dfb      	adds	r3, r7, #7
 8003d40:	2200      	movs	r2, #0
 8003d42:	701a      	strb	r2, [r3, #0]
 8003d44:	e028      	b.n	8003d98 <send_data+0xb0>
    sprintf((char *)buf, "%.6f", convertToDecimalDegrees(data_packets[i].latitude, data_packets[i].NS));
 8003d46:	1dfb      	adds	r3, r7, #7
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	222e      	movs	r2, #46	; 0x2e
 8003d4c:	4353      	muls	r3, r2
 8003d4e:	3310      	adds	r3, #16
 8003d50:	001a      	movs	r2, r3
 8003d52:	4b72      	ldr	r3, [pc, #456]	; (8003f1c <send_data+0x234>)
 8003d54:	18d3      	adds	r3, r2, r3
 8003d56:	1d98      	adds	r0, r3, #6
 8003d58:	1dfb      	adds	r3, r7, #7
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	4a6f      	ldr	r2, [pc, #444]	; (8003f1c <send_data+0x234>)
 8003d5e:	212e      	movs	r1, #46	; 0x2e
 8003d60:	434b      	muls	r3, r1
 8003d62:	18d3      	adds	r3, r2, r3
 8003d64:	3314      	adds	r3, #20
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	0019      	movs	r1, r3
 8003d6a:	f001 fd13 	bl	8005794 <convertToDecimalDegrees>
 8003d6e:	1c03      	adds	r3, r0, #0
 8003d70:	1c18      	adds	r0, r3, #0
 8003d72:	f7fe ff61 	bl	8002c38 <__aeabi_f2d>
 8003d76:	0002      	movs	r2, r0
 8003d78:	000b      	movs	r3, r1
 8003d7a:	4969      	ldr	r1, [pc, #420]	; (8003f20 <send_data+0x238>)
 8003d7c:	4869      	ldr	r0, [pc, #420]	; (8003f24 <send_data+0x23c>)
 8003d7e:	f00b fca3 	bl	800f6c8 <siprintf>
    appendDataBuf(i, true);
 8003d82:	1dfb      	adds	r3, r7, #7
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	2101      	movs	r1, #1
 8003d88:	0018      	movs	r0, r3
 8003d8a:	f7ff fe0b 	bl	80039a4 <appendDataBuf>
  for (uint8_t i = 0; i < dp_idx+1; i++) {
 8003d8e:	1dfb      	adds	r3, r7, #7
 8003d90:	781a      	ldrb	r2, [r3, #0]
 8003d92:	1dfb      	adds	r3, r7, #7
 8003d94:	3201      	adds	r2, #1
 8003d96:	701a      	strb	r2, [r3, #0]
 8003d98:	4b5b      	ldr	r3, [pc, #364]	; (8003f08 <send_data+0x220>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	1dfa      	adds	r2, r7, #7
 8003d9e:	7812      	ldrb	r2, [r2, #0]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d9d0      	bls.n	8003d46 <send_data+0x5e>
  }

  strcat(data, "longitudes=");
 8003da4:	4b5b      	ldr	r3, [pc, #364]	; (8003f14 <send_data+0x22c>)
 8003da6:	0018      	movs	r0, r3
 8003da8:	f7fc f9b8 	bl	800011c <strlen>
 8003dac:	0003      	movs	r3, r0
 8003dae:	001a      	movs	r2, r3
 8003db0:	4b58      	ldr	r3, [pc, #352]	; (8003f14 <send_data+0x22c>)
 8003db2:	18d2      	adds	r2, r2, r3
 8003db4:	4b5c      	ldr	r3, [pc, #368]	; (8003f28 <send_data+0x240>)
 8003db6:	0010      	movs	r0, r2
 8003db8:	0019      	movs	r1, r3
 8003dba:	230c      	movs	r3, #12
 8003dbc:	001a      	movs	r2, r3
 8003dbe:	f00b fe57 	bl	800fa70 <memcpy>
  for (uint8_t i = 0; i < dp_idx+1; i++) {
 8003dc2:	1dbb      	adds	r3, r7, #6
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	701a      	strb	r2, [r3, #0]
 8003dc8:	e028      	b.n	8003e1c <send_data+0x134>
    sprintf((char *)buf, "%.6f", convertToDecimalDegrees(data_packets[i].longitude, data_packets[i].EW));
 8003dca:	1dbb      	adds	r3, r7, #6
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	222e      	movs	r2, #46	; 0x2e
 8003dd0:	4353      	muls	r3, r2
 8003dd2:	3320      	adds	r3, #32
 8003dd4:	001a      	movs	r2, r3
 8003dd6:	4b51      	ldr	r3, [pc, #324]	; (8003f1c <send_data+0x234>)
 8003dd8:	18d3      	adds	r3, r2, r3
 8003dda:	1c98      	adds	r0, r3, #2
 8003ddc:	1dbb      	adds	r3, r7, #6
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	4a4e      	ldr	r2, [pc, #312]	; (8003f1c <send_data+0x234>)
 8003de2:	212e      	movs	r1, #46	; 0x2e
 8003de4:	434b      	muls	r3, r1
 8003de6:	18d3      	adds	r3, r2, r3
 8003de8:	3315      	adds	r3, #21
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	0019      	movs	r1, r3
 8003dee:	f001 fcd1 	bl	8005794 <convertToDecimalDegrees>
 8003df2:	1c03      	adds	r3, r0, #0
 8003df4:	1c18      	adds	r0, r3, #0
 8003df6:	f7fe ff1f 	bl	8002c38 <__aeabi_f2d>
 8003dfa:	0002      	movs	r2, r0
 8003dfc:	000b      	movs	r3, r1
 8003dfe:	4948      	ldr	r1, [pc, #288]	; (8003f20 <send_data+0x238>)
 8003e00:	4848      	ldr	r0, [pc, #288]	; (8003f24 <send_data+0x23c>)
 8003e02:	f00b fc61 	bl	800f6c8 <siprintf>
    appendDataBuf(i, true);
 8003e06:	1dbb      	adds	r3, r7, #6
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	0018      	movs	r0, r3
 8003e0e:	f7ff fdc9 	bl	80039a4 <appendDataBuf>
  for (uint8_t i = 0; i < dp_idx+1; i++) {
 8003e12:	1dbb      	adds	r3, r7, #6
 8003e14:	781a      	ldrb	r2, [r3, #0]
 8003e16:	1dbb      	adds	r3, r7, #6
 8003e18:	3201      	adds	r2, #1
 8003e1a:	701a      	strb	r2, [r3, #0]
 8003e1c:	4b3a      	ldr	r3, [pc, #232]	; (8003f08 <send_data+0x220>)
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	1dba      	adds	r2, r7, #6
 8003e22:	7812      	ldrb	r2, [r2, #0]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d9d0      	bls.n	8003dca <send_data+0xe2>
  }

  strcat(data, "dates=");
 8003e28:	4b3a      	ldr	r3, [pc, #232]	; (8003f14 <send_data+0x22c>)
 8003e2a:	0018      	movs	r0, r3
 8003e2c:	f7fc f976 	bl	800011c <strlen>
 8003e30:	0003      	movs	r3, r0
 8003e32:	001a      	movs	r2, r3
 8003e34:	4b37      	ldr	r3, [pc, #220]	; (8003f14 <send_data+0x22c>)
 8003e36:	18d2      	adds	r2, r2, r3
 8003e38:	4b3c      	ldr	r3, [pc, #240]	; (8003f2c <send_data+0x244>)
 8003e3a:	0010      	movs	r0, r2
 8003e3c:	0019      	movs	r1, r3
 8003e3e:	2307      	movs	r3, #7
 8003e40:	001a      	movs	r2, r3
 8003e42:	f00b fe15 	bl	800fa70 <memcpy>
  for (uint8_t i = 0; i < dp_idx+1; i++) {
 8003e46:	1d7b      	adds	r3, r7, #5
 8003e48:	2200      	movs	r2, #0
 8003e4a:	701a      	strb	r2, [r3, #0]
 8003e4c:	e01e      	b.n	8003e8c <send_data+0x1a4>
    sprintf((char *)buf, "%s %s", data_packets[i].date, data_packets[i].EET_Time);
 8003e4e:	1d7b      	adds	r3, r7, #5
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	222e      	movs	r2, #46	; 0x2e
 8003e54:	4353      	muls	r3, r2
 8003e56:	3308      	adds	r3, #8
 8003e58:	001a      	movs	r2, r3
 8003e5a:	4b30      	ldr	r3, [pc, #192]	; (8003f1c <send_data+0x234>)
 8003e5c:	18d3      	adds	r3, r2, r3
 8003e5e:	1c5c      	adds	r4, r3, #1
 8003e60:	1d7b      	adds	r3, r7, #5
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	222e      	movs	r2, #46	; 0x2e
 8003e66:	435a      	muls	r2, r3
 8003e68:	4b2c      	ldr	r3, [pc, #176]	; (8003f1c <send_data+0x234>)
 8003e6a:	18d3      	adds	r3, r2, r3
 8003e6c:	4930      	ldr	r1, [pc, #192]	; (8003f30 <send_data+0x248>)
 8003e6e:	482d      	ldr	r0, [pc, #180]	; (8003f24 <send_data+0x23c>)
 8003e70:	0022      	movs	r2, r4
 8003e72:	f00b fc29 	bl	800f6c8 <siprintf>
    appendDataBuf(i, false);
 8003e76:	1d7b      	adds	r3, r7, #5
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	2100      	movs	r1, #0
 8003e7c:	0018      	movs	r0, r3
 8003e7e:	f7ff fd91 	bl	80039a4 <appendDataBuf>
  for (uint8_t i = 0; i < dp_idx+1; i++) {
 8003e82:	1d7b      	adds	r3, r7, #5
 8003e84:	781a      	ldrb	r2, [r3, #0]
 8003e86:	1d7b      	adds	r3, r7, #5
 8003e88:	3201      	adds	r2, #1
 8003e8a:	701a      	strb	r2, [r3, #0]
 8003e8c:	4b1e      	ldr	r3, [pc, #120]	; (8003f08 <send_data+0x220>)
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	1d7a      	adds	r2, r7, #5
 8003e92:	7812      	ldrb	r2, [r2, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d9da      	bls.n	8003e4e <send_data+0x166>
  }

  // Send HTTP POST
  sprintf(cmd, "AT+QHTTPPOST=%d\r\n", strlen(data));
 8003e98:	4b1e      	ldr	r3, [pc, #120]	; (8003f14 <send_data+0x22c>)
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f7fc f93e 	bl	800011c <strlen>
 8003ea0:	0002      	movs	r2, r0
 8003ea2:	4924      	ldr	r1, [pc, #144]	; (8003f34 <send_data+0x24c>)
 8003ea4:	4b24      	ldr	r3, [pc, #144]	; (8003f38 <send_data+0x250>)
 8003ea6:	0018      	movs	r0, r3
 8003ea8:	f00b fc0e 	bl	800f6c8 <siprintf>
  if (send_at_connect_cmd(cmd, data, "+QHTTPPOST:", "+QHTTPPOST: 0,200", 1)) {
 8003eac:	4b23      	ldr	r3, [pc, #140]	; (8003f3c <send_data+0x254>)
 8003eae:	4a24      	ldr	r2, [pc, #144]	; (8003f40 <send_data+0x258>)
 8003eb0:	4918      	ldr	r1, [pc, #96]	; (8003f14 <send_data+0x22c>)
 8003eb2:	4821      	ldr	r0, [pc, #132]	; (8003f38 <send_data+0x250>)
 8003eb4:	2401      	movs	r4, #1
 8003eb6:	9400      	str	r4, [sp, #0]
 8003eb8:	f001 f938 	bl	800512c <send_at_connect_cmd>
 8003ebc:	1e03      	subs	r3, r0, #0
 8003ebe:	d007      	beq.n	8003ed0 <send_data+0x1e8>
    BLINK_LED(BLUE_LED_GPIO_Port, BLUE_LED_Pin, 2, 100);
 8003ec0:	2380      	movs	r3, #128	; 0x80
 8003ec2:	01d9      	lsls	r1, r3, #7
 8003ec4:	481f      	ldr	r0, [pc, #124]	; (8003f44 <send_data+0x25c>)
 8003ec6:	2364      	movs	r3, #100	; 0x64
 8003ec8:	2202      	movs	r2, #2
 8003eca:	f001 fa85 	bl	80053d8 <BLINK_LED>
 8003ece:	e006      	b.n	8003ede <send_data+0x1f6>
  }
  else {
    BLINK_LED(RED_LED_GPIO_Port, RED_LED_Pin, 2, 100);
 8003ed0:	2380      	movs	r3, #128	; 0x80
 8003ed2:	0219      	lsls	r1, r3, #8
 8003ed4:	481b      	ldr	r0, [pc, #108]	; (8003f44 <send_data+0x25c>)
 8003ed6:	2364      	movs	r3, #100	; 0x64
 8003ed8:	2202      	movs	r2, #2
 8003eda:	f001 fa7d 	bl	80053d8 <BLINK_LED>
  }

  send_at_cmd("AT+QGPSCFG=\"priority\",0\r\n"); // Set GNSS priority
 8003ede:	4b1a      	ldr	r3, [pc, #104]	; (8003f48 <send_data+0x260>)
 8003ee0:	0018      	movs	r0, r3
 8003ee2:	f001 f8d7 	bl	8005094 <send_at_cmd>
  dp_idx = 0;
 8003ee6:	4b08      	ldr	r3, [pc, #32]	; (8003f08 <send_data+0x220>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	701a      	strb	r2, [r3, #0]
  send_done = 1;
 8003eec:	4b03      	ldr	r3, [pc, #12]	; (8003efc <send_data+0x214>)
 8003eee:	2201      	movs	r2, #1
 8003ef0:	701a      	strb	r2, [r3, #0]
}
 8003ef2:	46c0      	nop			; (mov r8, r8)
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	b003      	add	sp, #12
 8003ef8:	bd90      	pop	{r4, r7, pc}
 8003efa:	46c0      	nop			; (mov r8, r8)
 8003efc:	20000036 	.word	0x20000036
 8003f00:	2000090c 	.word	0x2000090c
 8003f04:	08012ec8 	.word	0x08012ec8
 8003f08:	2000090f 	.word	0x2000090f
 8003f0c:	08012ee4 	.word	0x08012ee4
 8003f10:	08012f08 	.word	0x08012f08
 8003f14:	20001ea0 	.word	0x20001ea0
 8003f18:	08012f4c 	.word	0x08012f4c
 8003f1c:	20000910 	.word	0x20000910
 8003f20:	08012f58 	.word	0x08012f58
 8003f24:	2000045c 	.word	0x2000045c
 8003f28:	08012f60 	.word	0x08012f60
 8003f2c:	08012f6c 	.word	0x08012f6c
 8003f30:	08012f74 	.word	0x08012f74
 8003f34:	08012f7c 	.word	0x08012f7c
 8003f38:	20000844 	.word	0x20000844
 8003f3c:	08012f90 	.word	0x08012f90
 8003f40:	08012fa4 	.word	0x08012fa4
 8003f44:	50000800 	.word	0x50000800
 8003f48:	08012fb0 	.word	0x08012fb0

08003f4c <parse_gnss_data>:

uint8_t parse_gnss_data()
{
 8003f4c:	b590      	push	{r4, r7, lr}
 8003f4e:	b087      	sub	sp, #28
 8003f50:	af00      	add	r7, sp, #0
  uint8_t err_code = 5; // unknown
 8003f52:	2417      	movs	r4, #23
 8003f54:	193b      	adds	r3, r7, r4
 8003f56:	2205      	movs	r2, #5
 8003f58:	701a      	strb	r2, [r3, #0]

  if (strstrn((char *)buf, "ERROR", BUF_MAX_LEN) != NULL) {
 8003f5a:	23fa      	movs	r3, #250	; 0xfa
 8003f5c:	009a      	lsls	r2, r3, #2
 8003f5e:	49b4      	ldr	r1, [pc, #720]	; (8004230 <parse_gnss_data+0x2e4>)
 8003f60:	4bb4      	ldr	r3, [pc, #720]	; (8004234 <parse_gnss_data+0x2e8>)
 8003f62:	0018      	movs	r0, r3
 8003f64:	f001 f9ce 	bl	8005304 <strstrn>
 8003f68:	1e03      	subs	r3, r0, #0
 8003f6a:	d003      	beq.n	8003f74 <parse_gnss_data+0x28>
    err_code = 1; // waiting for position fix
 8003f6c:	193b      	adds	r3, r7, r4
 8003f6e:	2201      	movs	r2, #1
 8003f70:	701a      	strb	r2, [r3, #0]
 8003f72:	e155      	b.n	8004220 <parse_gnss_data+0x2d4>
  }
  else if (strstrn((char *)buf, "QGPSLOC", BUF_MAX_LEN) != NULL) {
 8003f74:	23fa      	movs	r3, #250	; 0xfa
 8003f76:	009a      	lsls	r2, r3, #2
 8003f78:	49af      	ldr	r1, [pc, #700]	; (8004238 <parse_gnss_data+0x2ec>)
 8003f7a:	4bae      	ldr	r3, [pc, #696]	; (8004234 <parse_gnss_data+0x2e8>)
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	f001 f9c1 	bl	8005304 <strstrn>
 8003f82:	1e03      	subs	r3, r0, #0
 8003f84:	d100      	bne.n	8003f88 <parse_gnss_data+0x3c>
 8003f86:	e14b      	b.n	8004220 <parse_gnss_data+0x2d4>
    err_code = 0;
 8003f88:	2317      	movs	r3, #23
 8003f8a:	18fb      	adds	r3, r7, r3
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	701a      	strb	r2, [r3, #0]
    // Start parsing GNSS data
    uint16_t skip = 0;
 8003f90:	2314      	movs	r3, #20
 8003f92:	18fb      	adds	r3, r7, r3
 8003f94:	2200      	movs	r2, #0
 8003f96:	801a      	strh	r2, [r3, #0]
    while (buf[skip] != ' ') {
 8003f98:	e00a      	b.n	8003fb0 <parse_gnss_data+0x64>
      if (skip+1 >= BUF_MAX_LEN) break;
 8003f9a:	2114      	movs	r1, #20
 8003f9c:	187b      	adds	r3, r7, r1
 8003f9e:	881b      	ldrh	r3, [r3, #0]
 8003fa0:	4aa6      	ldr	r2, [pc, #664]	; (800423c <parse_gnss_data+0x2f0>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d80c      	bhi.n	8003fc0 <parse_gnss_data+0x74>
      skip++;
 8003fa6:	187b      	adds	r3, r7, r1
 8003fa8:	881a      	ldrh	r2, [r3, #0]
 8003faa:	187b      	adds	r3, r7, r1
 8003fac:	3201      	adds	r2, #1
 8003fae:	801a      	strh	r2, [r3, #0]
    while (buf[skip] != ' ') {
 8003fb0:	2314      	movs	r3, #20
 8003fb2:	18fb      	adds	r3, r7, r3
 8003fb4:	881b      	ldrh	r3, [r3, #0]
 8003fb6:	4a9f      	ldr	r2, [pc, #636]	; (8004234 <parse_gnss_data+0x2e8>)
 8003fb8:	5cd3      	ldrb	r3, [r2, r3]
 8003fba:	2b20      	cmp	r3, #32
 8003fbc:	d1ed      	bne.n	8003f9a <parse_gnss_data+0x4e>
 8003fbe:	e000      	b.n	8003fc2 <parse_gnss_data+0x76>
      if (skip+1 >= BUF_MAX_LEN) break;
 8003fc0:	46c0      	nop			; (mov r8, r8)
    }

    if (skip+10 != BUF_MAX_LEN) {
 8003fc2:	2114      	movs	r1, #20
 8003fc4:	187b      	adds	r3, r7, r1
 8003fc6:	881b      	ldrh	r3, [r3, #0]
 8003fc8:	4a9d      	ldr	r2, [pc, #628]	; (8004240 <parse_gnss_data+0x2f4>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d100      	bne.n	8003fd0 <parse_gnss_data+0x84>
 8003fce:	e123      	b.n	8004218 <parse_gnss_data+0x2cc>
      char *token = NULL;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	60bb      	str	r3, [r7, #8]
      char *delimiter = "\r\n";
 8003fd4:	4b9b      	ldr	r3, [pc, #620]	; (8004244 <parse_gnss_data+0x2f8>)
 8003fd6:	607b      	str	r3, [r7, #4]
      token = strtok((char*)buf+skip+1, delimiter);
 8003fd8:	187b      	adds	r3, r7, r1
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	4b95      	ldr	r3, [pc, #596]	; (8004234 <parse_gnss_data+0x2e8>)
 8003fe0:	18d3      	adds	r3, r2, r3
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	0011      	movs	r1, r2
 8003fe6:	0018      	movs	r0, r3
 8003fe8:	f00b fc4c 	bl	800f884 <strtok>
 8003fec:	0003      	movs	r3, r0
 8003fee:	60bb      	str	r3, [r7, #8]
      if (token != 0) {
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d100      	bne.n	8003ff8 <parse_gnss_data+0xac>
 8003ff6:	e10a      	b.n	800420e <parse_gnss_data+0x2c2>
        char *token2;
        token2 = strtok(token, ","); //First token is UTC time
 8003ff8:	4a93      	ldr	r2, [pc, #588]	; (8004248 <parse_gnss_data+0x2fc>)
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	0011      	movs	r1, r2
 8003ffe:	0018      	movs	r0, r3
 8004000:	f00b fc40 	bl	800f884 <strtok>
 8004004:	0003      	movs	r3, r0
 8004006:	613b      	str	r3, [r7, #16]
        for (uint8_t i = 1; i < 14; i++) { //last item we need has 13th index
 8004008:	230f      	movs	r3, #15
 800400a:	18fb      	adds	r3, r7, r3
 800400c:	2201      	movs	r2, #1
 800400e:	701a      	strb	r2, [r3, #0]
 8004010:	e078      	b.n	8004104 <parse_gnss_data+0x1b8>
          switch(i) {
 8004012:	230f      	movs	r3, #15
 8004014:	18fb      	adds	r3, r7, r3
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	2b0d      	cmp	r3, #13
 800401a:	d866      	bhi.n	80040ea <parse_gnss_data+0x19e>
 800401c:	009a      	lsls	r2, r3, #2
 800401e:	4b8b      	ldr	r3, [pc, #556]	; (800424c <parse_gnss_data+0x300>)
 8004020:	18d3      	adds	r3, r2, r3
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	469f      	mov	pc, r3
          case 1: /* UTC time */
            convertUTCtoEET(token2, data_packets[dp_idx].EET_Time);
 8004026:	4b8a      	ldr	r3, [pc, #552]	; (8004250 <parse_gnss_data+0x304>)
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	001a      	movs	r2, r3
 800402c:	232e      	movs	r3, #46	; 0x2e
 800402e:	435a      	muls	r2, r3
 8004030:	4b88      	ldr	r3, [pc, #544]	; (8004254 <parse_gnss_data+0x308>)
 8004032:	18d2      	adds	r2, r2, r3
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	0011      	movs	r1, r2
 8004038:	0018      	movs	r0, r3
 800403a:	f001 fa15 	bl	8005468 <convertUTCtoEET>
            break;
 800403e:	e054      	b.n	80040ea <parse_gnss_data+0x19e>
          case 2: /* Raw latitude */
            strcpy(data_packets[dp_idx].latitude, token2);
 8004040:	4b83      	ldr	r3, [pc, #524]	; (8004250 <parse_gnss_data+0x304>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	001a      	movs	r2, r3
 8004046:	232e      	movs	r3, #46	; 0x2e
 8004048:	4353      	muls	r3, r2
 800404a:	3310      	adds	r3, #16
 800404c:	001a      	movs	r2, r3
 800404e:	4b81      	ldr	r3, [pc, #516]	; (8004254 <parse_gnss_data+0x308>)
 8004050:	18d3      	adds	r3, r2, r3
 8004052:	3306      	adds	r3, #6
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	0011      	movs	r1, r2
 8004058:	0018      	movs	r0, r3
 800405a:	f00b fcf6 	bl	800fa4a <strcpy>
            break;
 800405e:	e044      	b.n	80040ea <parse_gnss_data+0x19e>
          case 3: /* N/S */
            data_packets[dp_idx].NS = (char) token2[0];
 8004060:	4b7b      	ldr	r3, [pc, #492]	; (8004250 <parse_gnss_data+0x304>)
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	0018      	movs	r0, r3
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	7819      	ldrb	r1, [r3, #0]
 800406a:	4a7a      	ldr	r2, [pc, #488]	; (8004254 <parse_gnss_data+0x308>)
 800406c:	232e      	movs	r3, #46	; 0x2e
 800406e:	4343      	muls	r3, r0
 8004070:	18d3      	adds	r3, r2, r3
 8004072:	3314      	adds	r3, #20
 8004074:	1c0a      	adds	r2, r1, #0
 8004076:	701a      	strb	r2, [r3, #0]
            break;
 8004078:	e037      	b.n	80040ea <parse_gnss_data+0x19e>
          case 4: /* Raw longtitude */
            strcpy(data_packets[dp_idx].longitude, token2);
 800407a:	4b75      	ldr	r3, [pc, #468]	; (8004250 <parse_gnss_data+0x304>)
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	001a      	movs	r2, r3
 8004080:	232e      	movs	r3, #46	; 0x2e
 8004082:	4353      	muls	r3, r2
 8004084:	3320      	adds	r3, #32
 8004086:	001a      	movs	r2, r3
 8004088:	4b72      	ldr	r3, [pc, #456]	; (8004254 <parse_gnss_data+0x308>)
 800408a:	18d3      	adds	r3, r2, r3
 800408c:	3302      	adds	r3, #2
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	0011      	movs	r1, r2
 8004092:	0018      	movs	r0, r3
 8004094:	f00b fcd9 	bl	800fa4a <strcpy>
            break;
 8004098:	e027      	b.n	80040ea <parse_gnss_data+0x19e>
          case 5: /* E/W */
            data_packets[dp_idx].EW = (char) token2[0];
 800409a:	4b6d      	ldr	r3, [pc, #436]	; (8004250 <parse_gnss_data+0x304>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	0018      	movs	r0, r3
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	7819      	ldrb	r1, [r3, #0]
 80040a4:	4a6b      	ldr	r2, [pc, #428]	; (8004254 <parse_gnss_data+0x308>)
 80040a6:	232e      	movs	r3, #46	; 0x2e
 80040a8:	4343      	muls	r3, r0
 80040aa:	18d3      	adds	r3, r2, r3
 80040ac:	3315      	adds	r3, #21
 80040ae:	1c0a      	adds	r2, r1, #0
 80040b0:	701a      	strb	r2, [r3, #0]
            break;
 80040b2:	e01a      	b.n	80040ea <parse_gnss_data+0x19e>
          case 12: /* date */
            formatDate(token2, data_packets[dp_idx].date);
 80040b4:	4b66      	ldr	r3, [pc, #408]	; (8004250 <parse_gnss_data+0x304>)
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	001a      	movs	r2, r3
 80040ba:	232e      	movs	r3, #46	; 0x2e
 80040bc:	4353      	muls	r3, r2
 80040be:	3308      	adds	r3, #8
 80040c0:	001a      	movs	r2, r3
 80040c2:	4b64      	ldr	r3, [pc, #400]	; (8004254 <parse_gnss_data+0x308>)
 80040c4:	18d3      	adds	r3, r2, r3
 80040c6:	1c5a      	adds	r2, r3, #1
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	0011      	movs	r1, r2
 80040cc:	0018      	movs	r0, r3
 80040ce:	f001 fa13 	bl	80054f8 <formatDate>
            break;
 80040d2:	e00a      	b.n	80040ea <parse_gnss_data+0x19e>
          case 13: /* Number of satellites */
            satNum = (uint8_t) strtol(token2, NULL, 10);
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	220a      	movs	r2, #10
 80040d8:	2100      	movs	r1, #0
 80040da:	0018      	movs	r0, r3
 80040dc:	f00a fb9e 	bl	800e81c <strtol>
 80040e0:	0003      	movs	r3, r0
 80040e2:	b2da      	uxtb	r2, r3
 80040e4:	4b5c      	ldr	r3, [pc, #368]	; (8004258 <parse_gnss_data+0x30c>)
 80040e6:	701a      	strb	r2, [r3, #0]
            break;
 80040e8:	46c0      	nop			; (mov r8, r8)
          }
          token2 = strtok(NULL, ",");
 80040ea:	4b57      	ldr	r3, [pc, #348]	; (8004248 <parse_gnss_data+0x2fc>)
 80040ec:	0019      	movs	r1, r3
 80040ee:	2000      	movs	r0, #0
 80040f0:	f00b fbc8 	bl	800f884 <strtok>
 80040f4:	0003      	movs	r3, r0
 80040f6:	613b      	str	r3, [r7, #16]
        for (uint8_t i = 1; i < 14; i++) { //last item we need has 13th index
 80040f8:	210f      	movs	r1, #15
 80040fa:	187b      	adds	r3, r7, r1
 80040fc:	781a      	ldrb	r2, [r3, #0]
 80040fe:	187b      	adds	r3, r7, r1
 8004100:	3201      	adds	r2, #1
 8004102:	701a      	strb	r2, [r3, #0]
 8004104:	230f      	movs	r3, #15
 8004106:	18fb      	adds	r3, r7, r3
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	2b0d      	cmp	r3, #13
 800410c:	d981      	bls.n	8004012 <parse_gnss_data+0xc6>
        }

        if (strcmp(data_packets[dp_idx].date, "0000-00-00") == 0 ||
 800410e:	4b50      	ldr	r3, [pc, #320]	; (8004250 <parse_gnss_data+0x304>)
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	001a      	movs	r2, r3
 8004114:	232e      	movs	r3, #46	; 0x2e
 8004116:	4353      	muls	r3, r2
 8004118:	3308      	adds	r3, #8
 800411a:	001a      	movs	r2, r3
 800411c:	4b4d      	ldr	r3, [pc, #308]	; (8004254 <parse_gnss_data+0x308>)
 800411e:	18d3      	adds	r3, r2, r3
 8004120:	3301      	adds	r3, #1
 8004122:	4a4e      	ldr	r2, [pc, #312]	; (800425c <parse_gnss_data+0x310>)
 8004124:	0011      	movs	r1, r2
 8004126:	0018      	movs	r0, r3
 8004128:	f7fb ffee 	bl	8000108 <strcmp>
 800412c:	1e03      	subs	r3, r0, #0
 800412e:	d069      	beq.n	8004204 <parse_gnss_data+0x2b8>
            strcmp(data_packets[dp_idx].EET_Time, "00:00:00") == 0 ||
 8004130:	4b47      	ldr	r3, [pc, #284]	; (8004250 <parse_gnss_data+0x304>)
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	001a      	movs	r2, r3
 8004136:	232e      	movs	r3, #46	; 0x2e
 8004138:	435a      	muls	r2, r3
 800413a:	4b46      	ldr	r3, [pc, #280]	; (8004254 <parse_gnss_data+0x308>)
 800413c:	18d3      	adds	r3, r2, r3
 800413e:	4a48      	ldr	r2, [pc, #288]	; (8004260 <parse_gnss_data+0x314>)
 8004140:	0011      	movs	r1, r2
 8004142:	0018      	movs	r0, r3
 8004144:	f7fb ffe0 	bl	8000108 <strcmp>
 8004148:	1e03      	subs	r3, r0, #0
        if (strcmp(data_packets[dp_idx].date, "0000-00-00") == 0 ||
 800414a:	d05b      	beq.n	8004204 <parse_gnss_data+0x2b8>
            valid_number(data_packets[dp_idx].latitude) == 0 ||
 800414c:	4b40      	ldr	r3, [pc, #256]	; (8004250 <parse_gnss_data+0x304>)
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	001a      	movs	r2, r3
 8004152:	232e      	movs	r3, #46	; 0x2e
 8004154:	4353      	muls	r3, r2
 8004156:	3310      	adds	r3, #16
 8004158:	001a      	movs	r2, r3
 800415a:	4b3e      	ldr	r3, [pc, #248]	; (8004254 <parse_gnss_data+0x308>)
 800415c:	18d3      	adds	r3, r2, r3
 800415e:	3306      	adds	r3, #6
 8004160:	0018      	movs	r0, r3
 8004162:	f001 fa0f 	bl	8005584 <valid_number>
 8004166:	1e03      	subs	r3, r0, #0
            strcmp(data_packets[dp_idx].EET_Time, "00:00:00") == 0 ||
 8004168:	d04c      	beq.n	8004204 <parse_gnss_data+0x2b8>
            valid_number(data_packets[dp_idx].longitude) == 0 ||
 800416a:	4b39      	ldr	r3, [pc, #228]	; (8004250 <parse_gnss_data+0x304>)
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	001a      	movs	r2, r3
 8004170:	232e      	movs	r3, #46	; 0x2e
 8004172:	4353      	muls	r3, r2
 8004174:	3320      	adds	r3, #32
 8004176:	001a      	movs	r2, r3
 8004178:	4b36      	ldr	r3, [pc, #216]	; (8004254 <parse_gnss_data+0x308>)
 800417a:	18d3      	adds	r3, r2, r3
 800417c:	3302      	adds	r3, #2
 800417e:	0018      	movs	r0, r3
 8004180:	f001 fa00 	bl	8005584 <valid_number>
 8004184:	1e03      	subs	r3, r0, #0
            valid_number(data_packets[dp_idx].latitude) == 0 ||
 8004186:	d03d      	beq.n	8004204 <parse_gnss_data+0x2b8>
            convertToDecimalDegrees(data_packets[dp_idx].latitude, data_packets[dp_idx].NS) == 0.f ||
 8004188:	4b31      	ldr	r3, [pc, #196]	; (8004250 <parse_gnss_data+0x304>)
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	001a      	movs	r2, r3
 800418e:	232e      	movs	r3, #46	; 0x2e
 8004190:	4353      	muls	r3, r2
 8004192:	3310      	adds	r3, #16
 8004194:	001a      	movs	r2, r3
 8004196:	4b2f      	ldr	r3, [pc, #188]	; (8004254 <parse_gnss_data+0x308>)
 8004198:	18d3      	adds	r3, r2, r3
 800419a:	1d98      	adds	r0, r3, #6
 800419c:	4b2c      	ldr	r3, [pc, #176]	; (8004250 <parse_gnss_data+0x304>)
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	0019      	movs	r1, r3
 80041a2:	4a2c      	ldr	r2, [pc, #176]	; (8004254 <parse_gnss_data+0x308>)
 80041a4:	232e      	movs	r3, #46	; 0x2e
 80041a6:	434b      	muls	r3, r1
 80041a8:	18d3      	adds	r3, r2, r3
 80041aa:	3314      	adds	r3, #20
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	0019      	movs	r1, r3
 80041b0:	f001 faf0 	bl	8005794 <convertToDecimalDegrees>
 80041b4:	1c03      	adds	r3, r0, #0
            valid_number(data_packets[dp_idx].longitude) == 0 ||
 80041b6:	2100      	movs	r1, #0
 80041b8:	1c18      	adds	r0, r3, #0
 80041ba:	f7fc f98b 	bl	80004d4 <__aeabi_fcmpeq>
 80041be:	1e03      	subs	r3, r0, #0
 80041c0:	d120      	bne.n	8004204 <parse_gnss_data+0x2b8>
            convertToDecimalDegrees(data_packets[dp_idx].longitude, data_packets[dp_idx].EW) == 0.f ||
 80041c2:	4b23      	ldr	r3, [pc, #140]	; (8004250 <parse_gnss_data+0x304>)
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	001a      	movs	r2, r3
 80041c8:	232e      	movs	r3, #46	; 0x2e
 80041ca:	4353      	muls	r3, r2
 80041cc:	3320      	adds	r3, #32
 80041ce:	001a      	movs	r2, r3
 80041d0:	4b20      	ldr	r3, [pc, #128]	; (8004254 <parse_gnss_data+0x308>)
 80041d2:	18d3      	adds	r3, r2, r3
 80041d4:	1c98      	adds	r0, r3, #2
 80041d6:	4b1e      	ldr	r3, [pc, #120]	; (8004250 <parse_gnss_data+0x304>)
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	0019      	movs	r1, r3
 80041dc:	4a1d      	ldr	r2, [pc, #116]	; (8004254 <parse_gnss_data+0x308>)
 80041de:	232e      	movs	r3, #46	; 0x2e
 80041e0:	434b      	muls	r3, r1
 80041e2:	18d3      	adds	r3, r2, r3
 80041e4:	3315      	adds	r3, #21
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	0019      	movs	r1, r3
 80041ea:	f001 fad3 	bl	8005794 <convertToDecimalDegrees>
 80041ee:	1c03      	adds	r3, r0, #0
            convertToDecimalDegrees(data_packets[dp_idx].latitude, data_packets[dp_idx].NS) == 0.f ||
 80041f0:	2100      	movs	r1, #0
 80041f2:	1c18      	adds	r0, r3, #0
 80041f4:	f7fc f96e 	bl	80004d4 <__aeabi_fcmpeq>
 80041f8:	1e03      	subs	r3, r0, #0
 80041fa:	d103      	bne.n	8004204 <parse_gnss_data+0x2b8>
            satNum == 0) {
 80041fc:	4b16      	ldr	r3, [pc, #88]	; (8004258 <parse_gnss_data+0x30c>)
 80041fe:	781b      	ldrb	r3, [r3, #0]
            convertToDecimalDegrees(data_packets[dp_idx].longitude, data_packets[dp_idx].EW) == 0.f ||
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10d      	bne.n	8004220 <parse_gnss_data+0x2d4>
          err_code = 2; // invalid data packet
 8004204:	2317      	movs	r3, #23
 8004206:	18fb      	adds	r3, r7, r3
 8004208:	2202      	movs	r2, #2
 800420a:	701a      	strb	r2, [r3, #0]
 800420c:	e008      	b.n	8004220 <parse_gnss_data+0x2d4>
        }
      }
      else {
        err_code = 3; // parsing error: strtok failed by \r\n
 800420e:	2317      	movs	r3, #23
 8004210:	18fb      	adds	r3, r7, r3
 8004212:	2203      	movs	r2, #3
 8004214:	701a      	strb	r2, [r3, #0]
 8004216:	e003      	b.n	8004220 <parse_gnss_data+0x2d4>
      }
    }
    else {
      err_code = 4; // parsing error: didn't find space char in buffer
 8004218:	2317      	movs	r3, #23
 800421a:	18fb      	adds	r3, r7, r3
 800421c:	2204      	movs	r2, #4
 800421e:	701a      	strb	r2, [r3, #0]
    }
  }

  return err_code;
 8004220:	2317      	movs	r3, #23
 8004222:	18fb      	adds	r3, r7, r3
 8004224:	781b      	ldrb	r3, [r3, #0]
}
 8004226:	0018      	movs	r0, r3
 8004228:	46bd      	mov	sp, r7
 800422a:	b007      	add	sp, #28
 800422c:	bd90      	pop	{r4, r7, pc}
 800422e:	46c0      	nop			; (mov r8, r8)
 8004230:	08012fcc 	.word	0x08012fcc
 8004234:	2000045c 	.word	0x2000045c
 8004238:	08012fd4 	.word	0x08012fd4
 800423c:	000003e6 	.word	0x000003e6
 8004240:	000003de 	.word	0x000003de
 8004244:	08012eac 	.word	0x08012eac
 8004248:	08012fdc 	.word	0x08012fdc
 800424c:	080131a4 	.word	0x080131a4
 8004250:	2000090f 	.word	0x2000090f
 8004254:	20000910 	.word	0x20000910
 8004258:	2000090e 	.word	0x2000090e
 800425c:	08012fe0 	.word	0x08012fe0
 8004260:	08012fec 	.word	0x08012fec

08004264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004264:	b590      	push	{r4, r7, lr}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800426a:	f001 fbbb 	bl	80059e4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800426e:	f000 f91d 	bl	80044ac <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004272:	f000 faef 	bl	8004854 <MX_GPIO_Init>
  MX_DMA_Init();
 8004276:	f000 facf 	bl	8004818 <MX_DMA_Init>
  MX_ADC_Init();
 800427a:	f000 f985 	bl	8004588 <MX_ADC_Init>
  MX_I2C1_Init();
 800427e:	f000 f9e7 	bl	8004650 <MX_I2C1_Init>
  MX_SPI1_Init();
 8004282:	f000 fa25 	bl	80046d0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8004286:	f000 fa97 	bl	80047b8 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 800428a:	f000 fa59 	bl	8004740 <MX_TIM6_Init>
  MX_FATFS_Init();
 800428e:	f006 f961 	bl	800a554 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  RED_LED_OFF();
 8004292:	f001 f877 	bl	8005384 <RED_LED_OFF>
  GREEN_LED_OFF();
 8004296:	f001 f883 	bl	80053a0 <GREEN_LED_OFF>
  BLUE_LED_OFF();
 800429a:	f001 f88f 	bl	80053bc <BLUE_LED_OFF>
  module_power_up();
 800429e:	f000 fe97 	bl	8004fd0 <module_power_up>
  init();
 80042a2:	f7ff fbcb 	bl	8003a3c <init>
  HAL_TIM_Base_Start_IT(&htim6);
 80042a6:	4b70      	ldr	r3, [pc, #448]	; (8004468 <main+0x204>)
 80042a8:	0018      	movs	r0, r3
 80042aa:	f004 ff3f 	bl	800912c <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (exit_stop_mode) {
 80042ae:	4b6f      	ldr	r3, [pc, #444]	; (800446c <main+0x208>)
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d006      	beq.n	80042c4 <main+0x60>
      module_power_up();
 80042b6:	f000 fe8b 	bl	8004fd0 <module_power_up>
      init();
 80042ba:	f7ff fbbf 	bl	8003a3c <init>
      exit_stop_mode = false;
 80042be:	4b6b      	ldr	r3, [pc, #428]	; (800446c <main+0x208>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	701a      	strb	r2, [r3, #0]
    }
    switch(btn_event) {
 80042c4:	4b6a      	ldr	r3, [pc, #424]	; (8004470 <main+0x20c>)
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d040      	beq.n	800434e <main+0xea>
 80042cc:	dc69      	bgt.n	80043a2 <main+0x13e>
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d066      	beq.n	80043a0 <main+0x13c>
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d165      	bne.n	80043a2 <main+0x13e>
      case NO_PRESS:
        break;
      case SINGLE_PRESS:
        float vbat = getBatteryVoltage();
 80042d6:	f001 fb29 	bl	800592c <getBatteryVoltage>
 80042da:	1c03      	adds	r3, r0, #0
 80042dc:	607b      	str	r3, [r7, #4]
        if (vbat > 3.85f) BLINK_LED(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 3, 100);
 80042de:	4965      	ldr	r1, [pc, #404]	; (8004474 <main+0x210>)
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f7fc f911 	bl	8000508 <__aeabi_fcmpgt>
 80042e6:	1e03      	subs	r3, r0, #0
 80042e8:	d008      	beq.n	80042fc <main+0x98>
 80042ea:	2380      	movs	r3, #128	; 0x80
 80042ec:	0119      	lsls	r1, r3, #4
 80042ee:	23a0      	movs	r3, #160	; 0xa0
 80042f0:	05d8      	lsls	r0, r3, #23
 80042f2:	2364      	movs	r3, #100	; 0x64
 80042f4:	2203      	movs	r2, #3
 80042f6:	f001 f86f 	bl	80053d8 <BLINK_LED>
 80042fa:	e024      	b.n	8004346 <main+0xe2>
        else if (vbat > 3.55f) BLINK_LED(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 2, 100);
 80042fc:	495e      	ldr	r1, [pc, #376]	; (8004478 <main+0x214>)
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7fc f902 	bl	8000508 <__aeabi_fcmpgt>
 8004304:	1e03      	subs	r3, r0, #0
 8004306:	d008      	beq.n	800431a <main+0xb6>
 8004308:	2380      	movs	r3, #128	; 0x80
 800430a:	0119      	lsls	r1, r3, #4
 800430c:	23a0      	movs	r3, #160	; 0xa0
 800430e:	05d8      	lsls	r0, r3, #23
 8004310:	2364      	movs	r3, #100	; 0x64
 8004312:	2202      	movs	r2, #2
 8004314:	f001 f860 	bl	80053d8 <BLINK_LED>
 8004318:	e015      	b.n	8004346 <main+0xe2>
        else if (vbat > 3.2f) BLINK_LED(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 1, 100);
 800431a:	4958      	ldr	r1, [pc, #352]	; (800447c <main+0x218>)
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f7fc f8f3 	bl	8000508 <__aeabi_fcmpgt>
 8004322:	1e03      	subs	r3, r0, #0
 8004324:	d008      	beq.n	8004338 <main+0xd4>
 8004326:	2380      	movs	r3, #128	; 0x80
 8004328:	0119      	lsls	r1, r3, #4
 800432a:	23a0      	movs	r3, #160	; 0xa0
 800432c:	05d8      	lsls	r0, r3, #23
 800432e:	2364      	movs	r3, #100	; 0x64
 8004330:	2201      	movs	r2, #1
 8004332:	f001 f851 	bl	80053d8 <BLINK_LED>
 8004336:	e006      	b.n	8004346 <main+0xe2>
        else BLINK_LED(RED_LED_GPIO_Port, RED_LED_Pin, 1, 100);
 8004338:	2380      	movs	r3, #128	; 0x80
 800433a:	0219      	lsls	r1, r3, #8
 800433c:	4850      	ldr	r0, [pc, #320]	; (8004480 <main+0x21c>)
 800433e:	2364      	movs	r3, #100	; 0x64
 8004340:	2201      	movs	r2, #1
 8004342:	f001 f849 	bl	80053d8 <BLINK_LED>
        btn_event = NO_PRESS;
 8004346:	4b4a      	ldr	r3, [pc, #296]	; (8004470 <main+0x20c>)
 8004348:	2200      	movs	r2, #0
 800434a:	701a      	strb	r2, [r3, #0]
        break;
 800434c:	e029      	b.n	80043a2 <main+0x13e>
      case LONG_PRESS:
        BLINK_LED(RED_LED_GPIO_Port, RED_LED_Pin, 1, 1000);
 800434e:	23fa      	movs	r3, #250	; 0xfa
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	2280      	movs	r2, #128	; 0x80
 8004354:	0211      	lsls	r1, r2, #8
 8004356:	484a      	ldr	r0, [pc, #296]	; (8004480 <main+0x21c>)
 8004358:	2201      	movs	r2, #1
 800435a:	f001 f83d 	bl	80053d8 <BLINK_LED>
        if (dp_idx > 0) {
 800435e:	4b49      	ldr	r3, [pc, #292]	; (8004484 <main+0x220>)
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d007      	beq.n	8004376 <main+0x112>
          --dp_idx;
 8004366:	4b47      	ldr	r3, [pc, #284]	; (8004484 <main+0x220>)
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	3b01      	subs	r3, #1
 800436c:	b2da      	uxtb	r2, r3
 800436e:	4b45      	ldr	r3, [pc, #276]	; (8004484 <main+0x220>)
 8004370:	701a      	strb	r2, [r3, #0]
          send_data();
 8004372:	f7ff fcb9 	bl	8003ce8 <send_data>
        }
        module_power_down();
 8004376:	f000 fe47 	bl	8005008 <module_power_down>
        f_mount(NULL, "", 0); // de-mount SD card
 800437a:	4b43      	ldr	r3, [pc, #268]	; (8004488 <main+0x224>)
 800437c:	2200      	movs	r2, #0
 800437e:	0019      	movs	r1, r3
 8004380:	2000      	movs	r0, #0
 8004382:	f008 fcd7 	bl	800cd34 <f_mount>
        HAL_SuspendTick();
 8004386:	f001 fbc1 	bl	8005b0c <HAL_SuspendTick>
        enter_stop_mode = true;
 800438a:	4b40      	ldr	r3, [pc, #256]	; (800448c <main+0x228>)
 800438c:	2201      	movs	r2, #1
 800438e:	701a      	strb	r2, [r3, #0]
        btn_event = NO_PRESS;
 8004390:	4b37      	ldr	r3, [pc, #220]	; (8004470 <main+0x20c>)
 8004392:	2200      	movs	r2, #0
 8004394:	701a      	strb	r2, [r3, #0]
        HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8004396:	2101      	movs	r1, #1
 8004398:	2001      	movs	r0, #1
 800439a:	f003 fa47 	bl	800782c <HAL_PWR_EnterSTOPMode>
        break;
 800439e:	e000      	b.n	80043a2 <main+0x13e>
        break;
 80043a0:	46c0      	nop			; (mov r8, r8)
    }

    if (gnss_data_ready == 1) {
 80043a2:	4b3b      	ldr	r3, [pc, #236]	; (8004490 <main+0x22c>)
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d150      	bne.n	800444c <main+0x1e8>
      memset(buf, 0, sizeof(buf));
 80043aa:	23fa      	movs	r3, #250	; 0xfa
 80043ac:	009a      	lsls	r2, r3, #2
 80043ae:	4b39      	ldr	r3, [pc, #228]	; (8004494 <main+0x230>)
 80043b0:	2100      	movs	r1, #0
 80043b2:	0018      	movs	r0, r3
 80043b4:	f00b fa1e 	bl	800f7f4 <memset>
      sprintf(cmd, "AT+QGPSLOC=1\r\n");
 80043b8:	4a37      	ldr	r2, [pc, #220]	; (8004498 <main+0x234>)
 80043ba:	4b38      	ldr	r3, [pc, #224]	; (800449c <main+0x238>)
 80043bc:	0011      	movs	r1, r2
 80043be:	0018      	movs	r0, r3
 80043c0:	f00b f982 	bl	800f6c8 <siprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), 100);
 80043c4:	4b35      	ldr	r3, [pc, #212]	; (800449c <main+0x238>)
 80043c6:	0018      	movs	r0, r3
 80043c8:	f7fb fea8 	bl	800011c <strlen>
 80043cc:	0003      	movs	r3, r0
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	4932      	ldr	r1, [pc, #200]	; (800449c <main+0x238>)
 80043d2:	4833      	ldr	r0, [pc, #204]	; (80044a0 <main+0x23c>)
 80043d4:	2364      	movs	r3, #100	; 0x64
 80043d6:	f005 f913 	bl	8009600 <HAL_UART_Transmit>
      HAL_UART_Receive_DMA(&huart1, buf, BUF_MAX_LEN);
 80043da:	23fa      	movs	r3, #250	; 0xfa
 80043dc:	009a      	lsls	r2, r3, #2
 80043de:	492d      	ldr	r1, [pc, #180]	; (8004494 <main+0x230>)
 80043e0:	4b2f      	ldr	r3, [pc, #188]	; (80044a0 <main+0x23c>)
 80043e2:	0018      	movs	r0, r3
 80043e4:	f005 f9ac 	bl	8009740 <HAL_UART_Receive_DMA>
      HAL_Delay(100);
 80043e8:	2064      	movs	r0, #100	; 0x64
 80043ea:	f001 fb6b 	bl	8005ac4 <HAL_Delay>

      uint8_t err_code = parse_gnss_data();
 80043ee:	1cfc      	adds	r4, r7, #3
 80043f0:	f7ff fdac 	bl	8003f4c <parse_gnss_data>
 80043f4:	0003      	movs	r3, r0
 80043f6:	7023      	strb	r3, [r4, #0]
      if (err_code == 0) {
 80043f8:	1cfb      	adds	r3, r7, #3
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d10f      	bne.n	8004420 <main+0x1bc>
        add_packet_to_sd_card();
 8004400:	f7ff fba6 	bl	8003b50 <add_packet_to_sd_card>

        if (dp_idx+1 >= DATA_SEND_PERIOD) {
 8004404:	4b1f      	ldr	r3, [pc, #124]	; (8004484 <main+0x220>)
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	2b76      	cmp	r3, #118	; 0x76
 800440a:	d903      	bls.n	8004414 <main+0x1b0>
          send_ready = 1;
 800440c:	4b25      	ldr	r3, [pc, #148]	; (80044a4 <main+0x240>)
 800440e:	2201      	movs	r2, #1
 8004410:	701a      	strb	r2, [r3, #0]
 8004412:	e005      	b.n	8004420 <main+0x1bc>
        }
        else {
          ++dp_idx;
 8004414:	4b1b      	ldr	r3, [pc, #108]	; (8004484 <main+0x220>)
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	3301      	adds	r3, #1
 800441a:	b2da      	uxtb	r2, r3
 800441c:	4b19      	ldr	r3, [pc, #100]	; (8004484 <main+0x220>)
 800441e:	701a      	strb	r2, [r3, #0]
      }

      // log signal and error info
      //log_info_to_sd_card(err_code);

      if (err_code == 0 || err_code == 1) { // if success or waiting for position fix
 8004420:	1cfb      	adds	r3, r7, #3
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d003      	beq.n	8004430 <main+0x1cc>
 8004428:	1cfb      	adds	r3, r7, #3
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	2b01      	cmp	r3, #1
 800442e:	d102      	bne.n	8004436 <main+0x1d2>
        gnss_data_ready = 0;
 8004430:	4b17      	ldr	r3, [pc, #92]	; (8004490 <main+0x22c>)
 8004432:	2200      	movs	r2, #0
 8004434:	701a      	strb	r2, [r3, #0]
      }

      if (err_code > 0) {
 8004436:	1cfb      	adds	r3, r7, #3
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d006      	beq.n	800444c <main+0x1e8>
        BLINK_LED(RED_LED_GPIO_Port, RED_LED_Pin, 1, 100);
 800443e:	2380      	movs	r3, #128	; 0x80
 8004440:	0219      	lsls	r1, r3, #8
 8004442:	480f      	ldr	r0, [pc, #60]	; (8004480 <main+0x21c>)
 8004444:	2364      	movs	r3, #100	; 0x64
 8004446:	2201      	movs	r2, #1
 8004448:	f000 ffc6 	bl	80053d8 <BLINK_LED>
      }
    }

    if (send_ready == 1 && send_done == 1) {
 800444c:	4b15      	ldr	r3, [pc, #84]	; (80044a4 <main+0x240>)
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d000      	beq.n	8004456 <main+0x1f2>
 8004454:	e72b      	b.n	80042ae <main+0x4a>
 8004456:	4b14      	ldr	r3, [pc, #80]	; (80044a8 <main+0x244>)
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d000      	beq.n	8004460 <main+0x1fc>
 800445e:	e726      	b.n	80042ae <main+0x4a>
      send_data();
 8004460:	f7ff fc42 	bl	8003ce8 <send_data>
    if (exit_stop_mode) {
 8004464:	e723      	b.n	80042ae <main+0x4a>
 8004466:	46c0      	nop			; (mov r8, r8)
 8004468:	2000034c 	.word	0x2000034c
 800446c:	20003426 	.word	0x20003426
 8004470:	20003424 	.word	0x20003424
 8004474:	40766666 	.word	0x40766666
 8004478:	40633333 	.word	0x40633333
 800447c:	404ccccd 	.word	0x404ccccd
 8004480:	50000800 	.word	0x50000800
 8004484:	2000090f 	.word	0x2000090f
 8004488:	08012df0 	.word	0x08012df0
 800448c:	20003425 	.word	0x20003425
 8004490:	2000090d 	.word	0x2000090d
 8004494:	2000045c 	.word	0x2000045c
 8004498:	08012ff8 	.word	0x08012ff8
 800449c:	20000844 	.word	0x20000844
 80044a0:	2000038c 	.word	0x2000038c
 80044a4:	2000090c 	.word	0x2000090c
 80044a8:	20000036 	.word	0x20000036

080044ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80044ac:	b590      	push	{r4, r7, lr}
 80044ae:	b09d      	sub	sp, #116	; 0x74
 80044b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80044b2:	2438      	movs	r4, #56	; 0x38
 80044b4:	193b      	adds	r3, r7, r4
 80044b6:	0018      	movs	r0, r3
 80044b8:	2338      	movs	r3, #56	; 0x38
 80044ba:	001a      	movs	r2, r3
 80044bc:	2100      	movs	r1, #0
 80044be:	f00b f999 	bl	800f7f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80044c2:	2324      	movs	r3, #36	; 0x24
 80044c4:	18fb      	adds	r3, r7, r3
 80044c6:	0018      	movs	r0, r3
 80044c8:	2314      	movs	r3, #20
 80044ca:	001a      	movs	r2, r3
 80044cc:	2100      	movs	r1, #0
 80044ce:	f00b f991 	bl	800f7f4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80044d2:	003b      	movs	r3, r7
 80044d4:	0018      	movs	r0, r3
 80044d6:	2324      	movs	r3, #36	; 0x24
 80044d8:	001a      	movs	r2, r3
 80044da:	2100      	movs	r1, #0
 80044dc:	f00b f98a 	bl	800f7f4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80044e0:	4b27      	ldr	r3, [pc, #156]	; (8004580 <SystemClock_Config+0xd4>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a27      	ldr	r2, [pc, #156]	; (8004584 <SystemClock_Config+0xd8>)
 80044e6:	401a      	ands	r2, r3
 80044e8:	4b25      	ldr	r3, [pc, #148]	; (8004580 <SystemClock_Config+0xd4>)
 80044ea:	2180      	movs	r1, #128	; 0x80
 80044ec:	0109      	lsls	r1, r1, #4
 80044ee:	430a      	orrs	r2, r1
 80044f0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80044f2:	0021      	movs	r1, r4
 80044f4:	187b      	adds	r3, r7, r1
 80044f6:	2210      	movs	r2, #16
 80044f8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80044fa:	187b      	adds	r3, r7, r1
 80044fc:	2201      	movs	r2, #1
 80044fe:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004500:	187b      	adds	r3, r7, r1
 8004502:	2200      	movs	r2, #0
 8004504:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8004506:	187b      	adds	r3, r7, r1
 8004508:	22a0      	movs	r2, #160	; 0xa0
 800450a:	0212      	lsls	r2, r2, #8
 800450c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800450e:	187b      	adds	r3, r7, r1
 8004510:	2200      	movs	r2, #0
 8004512:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004514:	187b      	adds	r3, r7, r1
 8004516:	0018      	movs	r0, r3
 8004518:	f003 f9e4 	bl	80078e4 <HAL_RCC_OscConfig>
 800451c:	1e03      	subs	r3, r0, #0
 800451e:	d001      	beq.n	8004524 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8004520:	f000 fa4a 	bl	80049b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004524:	2124      	movs	r1, #36	; 0x24
 8004526:	187b      	adds	r3, r7, r1
 8004528:	220f      	movs	r2, #15
 800452a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800452c:	187b      	adds	r3, r7, r1
 800452e:	2200      	movs	r2, #0
 8004530:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004532:	187b      	adds	r3, r7, r1
 8004534:	2200      	movs	r2, #0
 8004536:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004538:	187b      	adds	r3, r7, r1
 800453a:	2200      	movs	r2, #0
 800453c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800453e:	187b      	adds	r3, r7, r1
 8004540:	2200      	movs	r2, #0
 8004542:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004544:	187b      	adds	r3, r7, r1
 8004546:	2100      	movs	r1, #0
 8004548:	0018      	movs	r0, r3
 800454a:	f003 fd9f 	bl	800808c <HAL_RCC_ClockConfig>
 800454e:	1e03      	subs	r3, r0, #0
 8004550:	d001      	beq.n	8004556 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8004552:	f000 fa31 	bl	80049b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8004556:	003b      	movs	r3, r7
 8004558:	2209      	movs	r2, #9
 800455a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800455c:	003b      	movs	r3, r7
 800455e:	2200      	movs	r2, #0
 8004560:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004562:	003b      	movs	r3, r7
 8004564:	2200      	movs	r2, #0
 8004566:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004568:	003b      	movs	r3, r7
 800456a:	0018      	movs	r0, r3
 800456c:	f003 ffb2 	bl	80084d4 <HAL_RCCEx_PeriphCLKConfig>
 8004570:	1e03      	subs	r3, r0, #0
 8004572:	d001      	beq.n	8004578 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8004574:	f000 fa20 	bl	80049b8 <Error_Handler>
  }
}
 8004578:	46c0      	nop			; (mov r8, r8)
 800457a:	46bd      	mov	sp, r7
 800457c:	b01d      	add	sp, #116	; 0x74
 800457e:	bd90      	pop	{r4, r7, pc}
 8004580:	40007000 	.word	0x40007000
 8004584:	ffffe7ff 	.word	0xffffe7ff

08004588 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800458e:	003b      	movs	r3, r7
 8004590:	0018      	movs	r0, r3
 8004592:	2308      	movs	r3, #8
 8004594:	001a      	movs	r2, r3
 8004596:	2100      	movs	r1, #0
 8004598:	f00b f92c 	bl	800f7f4 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800459c:	4b2a      	ldr	r3, [pc, #168]	; (8004648 <MX_ADC_Init+0xc0>)
 800459e:	4a2b      	ldr	r2, [pc, #172]	; (800464c <MX_ADC_Init+0xc4>)
 80045a0:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80045a2:	4b29      	ldr	r3, [pc, #164]	; (8004648 <MX_ADC_Init+0xc0>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80045a8:	4b27      	ldr	r3, [pc, #156]	; (8004648 <MX_ADC_Init+0xc0>)
 80045aa:	22c0      	movs	r2, #192	; 0xc0
 80045ac:	0612      	lsls	r2, r2, #24
 80045ae:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80045b0:	4b25      	ldr	r3, [pc, #148]	; (8004648 <MX_ADC_Init+0xc0>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80045b6:	4b24      	ldr	r3, [pc, #144]	; (8004648 <MX_ADC_Init+0xc0>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80045bc:	4b22      	ldr	r3, [pc, #136]	; (8004648 <MX_ADC_Init+0xc0>)
 80045be:	2201      	movs	r2, #1
 80045c0:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80045c2:	4b21      	ldr	r3, [pc, #132]	; (8004648 <MX_ADC_Init+0xc0>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80045c8:	4b1f      	ldr	r3, [pc, #124]	; (8004648 <MX_ADC_Init+0xc0>)
 80045ca:	2220      	movs	r2, #32
 80045cc:	2100      	movs	r1, #0
 80045ce:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80045d0:	4b1d      	ldr	r3, [pc, #116]	; (8004648 <MX_ADC_Init+0xc0>)
 80045d2:	2221      	movs	r2, #33	; 0x21
 80045d4:	2100      	movs	r1, #0
 80045d6:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80045d8:	4b1b      	ldr	r3, [pc, #108]	; (8004648 <MX_ADC_Init+0xc0>)
 80045da:	2200      	movs	r2, #0
 80045dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80045de:	4b1a      	ldr	r3, [pc, #104]	; (8004648 <MX_ADC_Init+0xc0>)
 80045e0:	22c2      	movs	r2, #194	; 0xc2
 80045e2:	32ff      	adds	r2, #255	; 0xff
 80045e4:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80045e6:	4b18      	ldr	r3, [pc, #96]	; (8004648 <MX_ADC_Init+0xc0>)
 80045e8:	222c      	movs	r2, #44	; 0x2c
 80045ea:	2100      	movs	r1, #0
 80045ec:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80045ee:	4b16      	ldr	r3, [pc, #88]	; (8004648 <MX_ADC_Init+0xc0>)
 80045f0:	2204      	movs	r2, #4
 80045f2:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80045f4:	4b14      	ldr	r3, [pc, #80]	; (8004648 <MX_ADC_Init+0xc0>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80045fa:	4b13      	ldr	r3, [pc, #76]	; (8004648 <MX_ADC_Init+0xc0>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8004600:	4b11      	ldr	r3, [pc, #68]	; (8004648 <MX_ADC_Init+0xc0>)
 8004602:	2201      	movs	r2, #1
 8004604:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8004606:	4b10      	ldr	r3, [pc, #64]	; (8004648 <MX_ADC_Init+0xc0>)
 8004608:	2200      	movs	r2, #0
 800460a:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800460c:	4b0e      	ldr	r3, [pc, #56]	; (8004648 <MX_ADC_Init+0xc0>)
 800460e:	0018      	movs	r0, r3
 8004610:	f001 fa98 	bl	8005b44 <HAL_ADC_Init>
 8004614:	1e03      	subs	r3, r0, #0
 8004616:	d001      	beq.n	800461c <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8004618:	f000 f9ce 	bl	80049b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800461c:	003b      	movs	r3, r7
 800461e:	2201      	movs	r2, #1
 8004620:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004622:	003b      	movs	r3, r7
 8004624:	2280      	movs	r2, #128	; 0x80
 8004626:	0152      	lsls	r2, r2, #5
 8004628:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800462a:	003a      	movs	r2, r7
 800462c:	4b06      	ldr	r3, [pc, #24]	; (8004648 <MX_ADC_Init+0xc0>)
 800462e:	0011      	movs	r1, r2
 8004630:	0018      	movs	r0, r3
 8004632:	f001 fcf7 	bl	8006024 <HAL_ADC_ConfigChannel>
 8004636:	1e03      	subs	r3, r0, #0
 8004638:	d001      	beq.n	800463e <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800463a:	f000 f9bd 	bl	80049b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800463e:	46c0      	nop			; (mov r8, r8)
 8004640:	46bd      	mov	sp, r7
 8004642:	b002      	add	sp, #8
 8004644:	bd80      	pop	{r7, pc}
 8004646:	46c0      	nop			; (mov r8, r8)
 8004648:	20000244 	.word	0x20000244
 800464c:	40012400 	.word	0x40012400

08004650 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004654:	4b1c      	ldr	r3, [pc, #112]	; (80046c8 <MX_I2C1_Init+0x78>)
 8004656:	4a1d      	ldr	r2, [pc, #116]	; (80046cc <MX_I2C1_Init+0x7c>)
 8004658:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 800465a:	4b1b      	ldr	r3, [pc, #108]	; (80046c8 <MX_I2C1_Init+0x78>)
 800465c:	22e1      	movs	r2, #225	; 0xe1
 800465e:	00d2      	lsls	r2, r2, #3
 8004660:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004662:	4b19      	ldr	r3, [pc, #100]	; (80046c8 <MX_I2C1_Init+0x78>)
 8004664:	2200      	movs	r2, #0
 8004666:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004668:	4b17      	ldr	r3, [pc, #92]	; (80046c8 <MX_I2C1_Init+0x78>)
 800466a:	2201      	movs	r2, #1
 800466c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800466e:	4b16      	ldr	r3, [pc, #88]	; (80046c8 <MX_I2C1_Init+0x78>)
 8004670:	2200      	movs	r2, #0
 8004672:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004674:	4b14      	ldr	r3, [pc, #80]	; (80046c8 <MX_I2C1_Init+0x78>)
 8004676:	2200      	movs	r2, #0
 8004678:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800467a:	4b13      	ldr	r3, [pc, #76]	; (80046c8 <MX_I2C1_Init+0x78>)
 800467c:	2200      	movs	r2, #0
 800467e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004680:	4b11      	ldr	r3, [pc, #68]	; (80046c8 <MX_I2C1_Init+0x78>)
 8004682:	2200      	movs	r2, #0
 8004684:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004686:	4b10      	ldr	r3, [pc, #64]	; (80046c8 <MX_I2C1_Init+0x78>)
 8004688:	2200      	movs	r2, #0
 800468a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800468c:	4b0e      	ldr	r3, [pc, #56]	; (80046c8 <MX_I2C1_Init+0x78>)
 800468e:	0018      	movs	r0, r3
 8004690:	f002 fa42 	bl	8006b18 <HAL_I2C_Init>
 8004694:	1e03      	subs	r3, r0, #0
 8004696:	d001      	beq.n	800469c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004698:	f000 f98e 	bl	80049b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800469c:	4b0a      	ldr	r3, [pc, #40]	; (80046c8 <MX_I2C1_Init+0x78>)
 800469e:	2100      	movs	r1, #0
 80046a0:	0018      	movs	r0, r3
 80046a2:	f003 f82b 	bl	80076fc <HAL_I2CEx_ConfigAnalogFilter>
 80046a6:	1e03      	subs	r3, r0, #0
 80046a8:	d001      	beq.n	80046ae <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80046aa:	f000 f985 	bl	80049b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80046ae:	4b06      	ldr	r3, [pc, #24]	; (80046c8 <MX_I2C1_Init+0x78>)
 80046b0:	2100      	movs	r1, #0
 80046b2:	0018      	movs	r0, r3
 80046b4:	f003 f86e 	bl	8007794 <HAL_I2CEx_ConfigDigitalFilter>
 80046b8:	1e03      	subs	r3, r0, #0
 80046ba:	d001      	beq.n	80046c0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80046bc:	f000 f97c 	bl	80049b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80046c0:	46c0      	nop			; (mov r8, r8)
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	46c0      	nop			; (mov r8, r8)
 80046c8:	200002a0 	.word	0x200002a0
 80046cc:	40005400 	.word	0x40005400

080046d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80046d4:	4b18      	ldr	r3, [pc, #96]	; (8004738 <MX_SPI1_Init+0x68>)
 80046d6:	4a19      	ldr	r2, [pc, #100]	; (800473c <MX_SPI1_Init+0x6c>)
 80046d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80046da:	4b17      	ldr	r3, [pc, #92]	; (8004738 <MX_SPI1_Init+0x68>)
 80046dc:	2282      	movs	r2, #130	; 0x82
 80046de:	0052      	lsls	r2, r2, #1
 80046e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80046e2:	4b15      	ldr	r3, [pc, #84]	; (8004738 <MX_SPI1_Init+0x68>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80046e8:	4b13      	ldr	r3, [pc, #76]	; (8004738 <MX_SPI1_Init+0x68>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80046ee:	4b12      	ldr	r3, [pc, #72]	; (8004738 <MX_SPI1_Init+0x68>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80046f4:	4b10      	ldr	r3, [pc, #64]	; (8004738 <MX_SPI1_Init+0x68>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80046fa:	4b0f      	ldr	r3, [pc, #60]	; (8004738 <MX_SPI1_Init+0x68>)
 80046fc:	2280      	movs	r2, #128	; 0x80
 80046fe:	0092      	lsls	r2, r2, #2
 8004700:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004702:	4b0d      	ldr	r3, [pc, #52]	; (8004738 <MX_SPI1_Init+0x68>)
 8004704:	2200      	movs	r2, #0
 8004706:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004708:	4b0b      	ldr	r3, [pc, #44]	; (8004738 <MX_SPI1_Init+0x68>)
 800470a:	2200      	movs	r2, #0
 800470c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800470e:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <MX_SPI1_Init+0x68>)
 8004710:	2200      	movs	r2, #0
 8004712:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004714:	4b08      	ldr	r3, [pc, #32]	; (8004738 <MX_SPI1_Init+0x68>)
 8004716:	2200      	movs	r2, #0
 8004718:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800471a:	4b07      	ldr	r3, [pc, #28]	; (8004738 <MX_SPI1_Init+0x68>)
 800471c:	2207      	movs	r2, #7
 800471e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004720:	4b05      	ldr	r3, [pc, #20]	; (8004738 <MX_SPI1_Init+0x68>)
 8004722:	0018      	movs	r0, r3
 8004724:	f004 f832 	bl	800878c <HAL_SPI_Init>
 8004728:	1e03      	subs	r3, r0, #0
 800472a:	d001      	beq.n	8004730 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800472c:	f000 f944 	bl	80049b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004730:	46c0      	nop			; (mov r8, r8)
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	46c0      	nop			; (mov r8, r8)
 8004738:	200002f4 	.word	0x200002f4
 800473c:	40013000 	.word	0x40013000

08004740 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004746:	003b      	movs	r3, r7
 8004748:	0018      	movs	r0, r3
 800474a:	2308      	movs	r3, #8
 800474c:	001a      	movs	r2, r3
 800474e:	2100      	movs	r1, #0
 8004750:	f00b f850 	bl	800f7f4 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004754:	4b15      	ldr	r3, [pc, #84]	; (80047ac <MX_TIM6_Init+0x6c>)
 8004756:	4a16      	ldr	r2, [pc, #88]	; (80047b0 <MX_TIM6_Init+0x70>)
 8004758:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 100;
 800475a:	4b14      	ldr	r3, [pc, #80]	; (80047ac <MX_TIM6_Init+0x6c>)
 800475c:	2264      	movs	r2, #100	; 0x64
 800475e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004760:	4b12      	ldr	r3, [pc, #72]	; (80047ac <MX_TIM6_Init+0x6c>)
 8004762:	2200      	movs	r2, #0
 8004764:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 20970;
 8004766:	4b11      	ldr	r3, [pc, #68]	; (80047ac <MX_TIM6_Init+0x6c>)
 8004768:	4a12      	ldr	r2, [pc, #72]	; (80047b4 <MX_TIM6_Init+0x74>)
 800476a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800476c:	4b0f      	ldr	r3, [pc, #60]	; (80047ac <MX_TIM6_Init+0x6c>)
 800476e:	2280      	movs	r2, #128	; 0x80
 8004770:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004772:	4b0e      	ldr	r3, [pc, #56]	; (80047ac <MX_TIM6_Init+0x6c>)
 8004774:	0018      	movs	r0, r3
 8004776:	f004 fc99 	bl	80090ac <HAL_TIM_Base_Init>
 800477a:	1e03      	subs	r3, r0, #0
 800477c:	d001      	beq.n	8004782 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800477e:	f000 f91b 	bl	80049b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004782:	003b      	movs	r3, r7
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004788:	003b      	movs	r3, r7
 800478a:	2200      	movs	r2, #0
 800478c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800478e:	003a      	movs	r2, r7
 8004790:	4b06      	ldr	r3, [pc, #24]	; (80047ac <MX_TIM6_Init+0x6c>)
 8004792:	0011      	movs	r1, r2
 8004794:	0018      	movs	r0, r3
 8004796:	f004 fe81 	bl	800949c <HAL_TIMEx_MasterConfigSynchronization>
 800479a:	1e03      	subs	r3, r0, #0
 800479c:	d001      	beq.n	80047a2 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 800479e:	f000 f90b 	bl	80049b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80047a2:	46c0      	nop			; (mov r8, r8)
 80047a4:	46bd      	mov	sp, r7
 80047a6:	b002      	add	sp, #8
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	46c0      	nop			; (mov r8, r8)
 80047ac:	2000034c 	.word	0x2000034c
 80047b0:	40001000 	.word	0x40001000
 80047b4:	000051ea 	.word	0x000051ea

080047b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80047bc:	4b14      	ldr	r3, [pc, #80]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047be:	4a15      	ldr	r2, [pc, #84]	; (8004814 <MX_USART1_UART_Init+0x5c>)
 80047c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80047c2:	4b13      	ldr	r3, [pc, #76]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047c4:	22e1      	movs	r2, #225	; 0xe1
 80047c6:	0252      	lsls	r2, r2, #9
 80047c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80047ca:	4b11      	ldr	r3, [pc, #68]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80047d0:	4b0f      	ldr	r3, [pc, #60]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80047d6:	4b0e      	ldr	r3, [pc, #56]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047d8:	2200      	movs	r2, #0
 80047da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80047dc:	4b0c      	ldr	r3, [pc, #48]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047de:	220c      	movs	r2, #12
 80047e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047e2:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80047e8:	4b09      	ldr	r3, [pc, #36]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047ea:	2200      	movs	r2, #0
 80047ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80047ee:	4b08      	ldr	r3, [pc, #32]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80047f4:	4b06      	ldr	r3, [pc, #24]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80047fa:	4b05      	ldr	r3, [pc, #20]	; (8004810 <MX_USART1_UART_Init+0x58>)
 80047fc:	0018      	movs	r0, r3
 80047fe:	f004 feab 	bl	8009558 <HAL_UART_Init>
 8004802:	1e03      	subs	r3, r0, #0
 8004804:	d001      	beq.n	800480a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004806:	f000 f8d7 	bl	80049b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800480a:	46c0      	nop			; (mov r8, r8)
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	2000038c 	.word	0x2000038c
 8004814:	40013800 	.word	0x40013800

08004818 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800481e:	4b0c      	ldr	r3, [pc, #48]	; (8004850 <MX_DMA_Init+0x38>)
 8004820:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004822:	4b0b      	ldr	r3, [pc, #44]	; (8004850 <MX_DMA_Init+0x38>)
 8004824:	2101      	movs	r1, #1
 8004826:	430a      	orrs	r2, r1
 8004828:	631a      	str	r2, [r3, #48]	; 0x30
 800482a:	4b09      	ldr	r3, [pc, #36]	; (8004850 <MX_DMA_Init+0x38>)
 800482c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482e:	2201      	movs	r2, #1
 8004830:	4013      	ands	r3, r2
 8004832:	607b      	str	r3, [r7, #4]
 8004834:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8004836:	2200      	movs	r2, #0
 8004838:	2100      	movs	r1, #0
 800483a:	200a      	movs	r0, #10
 800483c:	f001 fdac 	bl	8006398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8004840:	200a      	movs	r0, #10
 8004842:	f001 fdbe 	bl	80063c2 <HAL_NVIC_EnableIRQ>

}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	46bd      	mov	sp, r7
 800484a:	b002      	add	sp, #8
 800484c:	bd80      	pop	{r7, pc}
 800484e:	46c0      	nop			; (mov r8, r8)
 8004850:	40021000 	.word	0x40021000

08004854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004854:	b590      	push	{r4, r7, lr}
 8004856:	b089      	sub	sp, #36	; 0x24
 8004858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800485a:	240c      	movs	r4, #12
 800485c:	193b      	adds	r3, r7, r4
 800485e:	0018      	movs	r0, r3
 8004860:	2314      	movs	r3, #20
 8004862:	001a      	movs	r2, r3
 8004864:	2100      	movs	r1, #0
 8004866:	f00a ffc5 	bl	800f7f4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800486a:	4b4f      	ldr	r3, [pc, #316]	; (80049a8 <MX_GPIO_Init+0x154>)
 800486c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800486e:	4b4e      	ldr	r3, [pc, #312]	; (80049a8 <MX_GPIO_Init+0x154>)
 8004870:	2104      	movs	r1, #4
 8004872:	430a      	orrs	r2, r1
 8004874:	62da      	str	r2, [r3, #44]	; 0x2c
 8004876:	4b4c      	ldr	r3, [pc, #304]	; (80049a8 <MX_GPIO_Init+0x154>)
 8004878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800487a:	2204      	movs	r2, #4
 800487c:	4013      	ands	r3, r2
 800487e:	60bb      	str	r3, [r7, #8]
 8004880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004882:	4b49      	ldr	r3, [pc, #292]	; (80049a8 <MX_GPIO_Init+0x154>)
 8004884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004886:	4b48      	ldr	r3, [pc, #288]	; (80049a8 <MX_GPIO_Init+0x154>)
 8004888:	2101      	movs	r1, #1
 800488a:	430a      	orrs	r2, r1
 800488c:	62da      	str	r2, [r3, #44]	; 0x2c
 800488e:	4b46      	ldr	r3, [pc, #280]	; (80049a8 <MX_GPIO_Init+0x154>)
 8004890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004892:	2201      	movs	r2, #1
 8004894:	4013      	ands	r3, r2
 8004896:	607b      	str	r3, [r7, #4]
 8004898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800489a:	4b43      	ldr	r3, [pc, #268]	; (80049a8 <MX_GPIO_Init+0x154>)
 800489c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800489e:	4b42      	ldr	r3, [pc, #264]	; (80049a8 <MX_GPIO_Init+0x154>)
 80048a0:	2102      	movs	r1, #2
 80048a2:	430a      	orrs	r2, r1
 80048a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80048a6:	4b40      	ldr	r3, [pc, #256]	; (80049a8 <MX_GPIO_Init+0x154>)
 80048a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048aa:	2202      	movs	r2, #2
 80048ac:	4013      	ands	r3, r2
 80048ae:	603b      	str	r3, [r7, #0]
 80048b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|RED_LED_Pin, GPIO_PIN_RESET);
 80048b2:	23c0      	movs	r3, #192	; 0xc0
 80048b4:	021b      	lsls	r3, r3, #8
 80048b6:	483d      	ldr	r0, [pc, #244]	; (80049ac <MX_GPIO_Init+0x158>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	0019      	movs	r1, r3
 80048bc:	f002 f8f3 	bl	8006aa6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PWRKEY_Pin|GREEN_LED_Pin|GNNS_LNA_EN_Pin, GPIO_PIN_RESET);
 80048c0:	493b      	ldr	r1, [pc, #236]	; (80049b0 <MX_GPIO_Init+0x15c>)
 80048c2:	23a0      	movs	r3, #160	; 0xa0
 80048c4:	05db      	lsls	r3, r3, #23
 80048c6:	2200      	movs	r2, #0
 80048c8:	0018      	movs	r0, r3
 80048ca:	f002 f8ec 	bl	8006aa6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SD_CS_Pin|MAIN_DTR_Pin|FPWM_EN_Pin|BUCK_BOOST_EN_Pin, GPIO_PIN_RESET);
 80048ce:	4b39      	ldr	r3, [pc, #228]	; (80049b4 <MX_GPIO_Init+0x160>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	2133      	movs	r1, #51	; 0x33
 80048d4:	0018      	movs	r0, r3
 80048d6:	f002 f8e6 	bl	8006aa6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BLUE_LED_Pin RED_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin|RED_LED_Pin;
 80048da:	193b      	adds	r3, r7, r4
 80048dc:	22c0      	movs	r2, #192	; 0xc0
 80048de:	0212      	lsls	r2, r2, #8
 80048e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048e2:	193b      	adds	r3, r7, r4
 80048e4:	2201      	movs	r2, #1
 80048e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048e8:	193b      	adds	r3, r7, r4
 80048ea:	2200      	movs	r2, #0
 80048ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048ee:	193b      	adds	r3, r7, r4
 80048f0:	2200      	movs	r2, #0
 80048f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048f4:	193b      	adds	r3, r7, r4
 80048f6:	4a2d      	ldr	r2, [pc, #180]	; (80049ac <MX_GPIO_Init+0x158>)
 80048f8:	0019      	movs	r1, r3
 80048fa:	0010      	movs	r0, r2
 80048fc:	f001 ff38 	bl	8006770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PUSH_BTN_Pin */
  GPIO_InitStruct.Pin = PUSH_BTN_Pin;
 8004900:	193b      	adds	r3, r7, r4
 8004902:	2202      	movs	r2, #2
 8004904:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004906:	193b      	adds	r3, r7, r4
 8004908:	22c4      	movs	r2, #196	; 0xc4
 800490a:	0392      	lsls	r2, r2, #14
 800490c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800490e:	193b      	adds	r3, r7, r4
 8004910:	2201      	movs	r2, #1
 8004912:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PUSH_BTN_GPIO_Port, &GPIO_InitStruct);
 8004914:	193a      	adds	r2, r7, r4
 8004916:	23a0      	movs	r3, #160	; 0xa0
 8004918:	05db      	lsls	r3, r3, #23
 800491a:	0011      	movs	r1, r2
 800491c:	0018      	movs	r0, r3
 800491e:	f001 ff27 	bl	8006770 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWRKEY_Pin GREEN_LED_Pin GNNS_LNA_EN_Pin */
  GPIO_InitStruct.Pin = PWRKEY_Pin|GREEN_LED_Pin|GNNS_LNA_EN_Pin;
 8004922:	193b      	adds	r3, r7, r4
 8004924:	4a22      	ldr	r2, [pc, #136]	; (80049b0 <MX_GPIO_Init+0x15c>)
 8004926:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004928:	193b      	adds	r3, r7, r4
 800492a:	2201      	movs	r2, #1
 800492c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800492e:	193b      	adds	r3, r7, r4
 8004930:	2200      	movs	r2, #0
 8004932:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004934:	193b      	adds	r3, r7, r4
 8004936:	2200      	movs	r2, #0
 8004938:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800493a:	193a      	adds	r2, r7, r4
 800493c:	23a0      	movs	r3, #160	; 0xa0
 800493e:	05db      	lsls	r3, r3, #23
 8004940:	0011      	movs	r1, r2
 8004942:	0018      	movs	r0, r3
 8004944:	f001 ff14 	bl	8006770 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin MAIN_DTR_Pin FPWM_EN_Pin BUCK_BOOST_EN_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|MAIN_DTR_Pin|FPWM_EN_Pin|BUCK_BOOST_EN_Pin;
 8004948:	193b      	adds	r3, r7, r4
 800494a:	2233      	movs	r2, #51	; 0x33
 800494c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800494e:	193b      	adds	r3, r7, r4
 8004950:	2201      	movs	r2, #1
 8004952:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004954:	193b      	adds	r3, r7, r4
 8004956:	2200      	movs	r2, #0
 8004958:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800495a:	193b      	adds	r3, r7, r4
 800495c:	2200      	movs	r2, #0
 800495e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004960:	193b      	adds	r3, r7, r4
 8004962:	4a14      	ldr	r2, [pc, #80]	; (80049b4 <MX_GPIO_Init+0x160>)
 8004964:	0019      	movs	r1, r3
 8004966:	0010      	movs	r0, r2
 8004968:	f001 ff02 	bl	8006770 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_INT1_Pin */
  GPIO_InitStruct.Pin = ACCEL_INT1_Pin;
 800496c:	0021      	movs	r1, r4
 800496e:	187b      	adds	r3, r7, r1
 8004970:	2280      	movs	r2, #128	; 0x80
 8004972:	0052      	lsls	r2, r2, #1
 8004974:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004976:	187b      	adds	r3, r7, r1
 8004978:	2200      	movs	r2, #0
 800497a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800497c:	187b      	adds	r3, r7, r1
 800497e:	2200      	movs	r2, #0
 8004980:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACCEL_INT1_GPIO_Port, &GPIO_InitStruct);
 8004982:	187a      	adds	r2, r7, r1
 8004984:	23a0      	movs	r3, #160	; 0xa0
 8004986:	05db      	lsls	r3, r3, #23
 8004988:	0011      	movs	r1, r2
 800498a:	0018      	movs	r0, r3
 800498c:	f001 fef0 	bl	8006770 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8004990:	2200      	movs	r2, #0
 8004992:	2100      	movs	r1, #0
 8004994:	2005      	movs	r0, #5
 8004996:	f001 fcff 	bl	8006398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800499a:	2005      	movs	r0, #5
 800499c:	f001 fd11 	bl	80063c2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80049a0:	46c0      	nop			; (mov r8, r8)
 80049a2:	46bd      	mov	sp, r7
 80049a4:	b009      	add	sp, #36	; 0x24
 80049a6:	bd90      	pop	{r4, r7, pc}
 80049a8:	40021000 	.word	0x40021000
 80049ac:	50000800 	.word	0x50000800
 80049b0:	00001810 	.word	0x00001810
 80049b4:	50000400 	.word	0x50000400

080049b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80049bc:	b672      	cpsid	i
}
 80049be:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80049c0:	e7fe      	b.n	80049c0 <Error_Handler+0x8>
	...

080049c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049c8:	4b07      	ldr	r3, [pc, #28]	; (80049e8 <HAL_MspInit+0x24>)
 80049ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049cc:	4b06      	ldr	r3, [pc, #24]	; (80049e8 <HAL_MspInit+0x24>)
 80049ce:	2101      	movs	r1, #1
 80049d0:	430a      	orrs	r2, r1
 80049d2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80049d4:	4b04      	ldr	r3, [pc, #16]	; (80049e8 <HAL_MspInit+0x24>)
 80049d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049d8:	4b03      	ldr	r3, [pc, #12]	; (80049e8 <HAL_MspInit+0x24>)
 80049da:	2180      	movs	r1, #128	; 0x80
 80049dc:	0549      	lsls	r1, r1, #21
 80049de:	430a      	orrs	r2, r1
 80049e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049e2:	46c0      	nop			; (mov r8, r8)
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	40021000 	.word	0x40021000

080049ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80049ec:	b590      	push	{r4, r7, lr}
 80049ee:	b089      	sub	sp, #36	; 0x24
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049f4:	240c      	movs	r4, #12
 80049f6:	193b      	adds	r3, r7, r4
 80049f8:	0018      	movs	r0, r3
 80049fa:	2314      	movs	r3, #20
 80049fc:	001a      	movs	r2, r3
 80049fe:	2100      	movs	r1, #0
 8004a00:	f00a fef8 	bl	800f7f4 <memset>
  if(hadc->Instance==ADC1)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a14      	ldr	r2, [pc, #80]	; (8004a5c <HAL_ADC_MspInit+0x70>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d122      	bne.n	8004a54 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004a0e:	4b14      	ldr	r3, [pc, #80]	; (8004a60 <HAL_ADC_MspInit+0x74>)
 8004a10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a12:	4b13      	ldr	r3, [pc, #76]	; (8004a60 <HAL_ADC_MspInit+0x74>)
 8004a14:	2180      	movs	r1, #128	; 0x80
 8004a16:	0089      	lsls	r1, r1, #2
 8004a18:	430a      	orrs	r2, r1
 8004a1a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a1c:	4b10      	ldr	r3, [pc, #64]	; (8004a60 <HAL_ADC_MspInit+0x74>)
 8004a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a20:	4b0f      	ldr	r3, [pc, #60]	; (8004a60 <HAL_ADC_MspInit+0x74>)
 8004a22:	2101      	movs	r1, #1
 8004a24:	430a      	orrs	r2, r1
 8004a26:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a28:	4b0d      	ldr	r3, [pc, #52]	; (8004a60 <HAL_ADC_MspInit+0x74>)
 8004a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	4013      	ands	r3, r2
 8004a30:	60bb      	str	r3, [r7, #8]
 8004a32:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = ADC_IN_Pin;
 8004a34:	193b      	adds	r3, r7, r4
 8004a36:	2201      	movs	r2, #1
 8004a38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a3a:	193b      	adds	r3, r7, r4
 8004a3c:	2203      	movs	r2, #3
 8004a3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a40:	193b      	adds	r3, r7, r4
 8004a42:	2200      	movs	r2, #0
 8004a44:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(ADC_IN_GPIO_Port, &GPIO_InitStruct);
 8004a46:	193a      	adds	r2, r7, r4
 8004a48:	23a0      	movs	r3, #160	; 0xa0
 8004a4a:	05db      	lsls	r3, r3, #23
 8004a4c:	0011      	movs	r1, r2
 8004a4e:	0018      	movs	r0, r3
 8004a50:	f001 fe8e 	bl	8006770 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004a54:	46c0      	nop			; (mov r8, r8)
 8004a56:	46bd      	mov	sp, r7
 8004a58:	b009      	add	sp, #36	; 0x24
 8004a5a:	bd90      	pop	{r4, r7, pc}
 8004a5c:	40012400 	.word	0x40012400
 8004a60:	40021000 	.word	0x40021000

08004a64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a64:	b590      	push	{r4, r7, lr}
 8004a66:	b089      	sub	sp, #36	; 0x24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a6c:	240c      	movs	r4, #12
 8004a6e:	193b      	adds	r3, r7, r4
 8004a70:	0018      	movs	r0, r3
 8004a72:	2314      	movs	r3, #20
 8004a74:	001a      	movs	r2, r3
 8004a76:	2100      	movs	r1, #0
 8004a78:	f00a febc 	bl	800f7f4 <memset>
  if(hi2c->Instance==I2C1)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a18      	ldr	r2, [pc, #96]	; (8004ae4 <HAL_I2C_MspInit+0x80>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d12a      	bne.n	8004adc <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a86:	4b18      	ldr	r3, [pc, #96]	; (8004ae8 <HAL_I2C_MspInit+0x84>)
 8004a88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a8a:	4b17      	ldr	r3, [pc, #92]	; (8004ae8 <HAL_I2C_MspInit+0x84>)
 8004a8c:	2101      	movs	r1, #1
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a92:	4b15      	ldr	r3, [pc, #84]	; (8004ae8 <HAL_I2C_MspInit+0x84>)
 8004a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a96:	2201      	movs	r2, #1
 8004a98:	4013      	ands	r3, r2
 8004a9a:	60bb      	str	r3, [r7, #8]
 8004a9c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004a9e:	193b      	adds	r3, r7, r4
 8004aa0:	22c0      	movs	r2, #192	; 0xc0
 8004aa2:	00d2      	lsls	r2, r2, #3
 8004aa4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004aa6:	0021      	movs	r1, r4
 8004aa8:	187b      	adds	r3, r7, r1
 8004aaa:	2212      	movs	r2, #18
 8004aac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aae:	187b      	adds	r3, r7, r1
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ab4:	187b      	adds	r3, r7, r1
 8004ab6:	2203      	movs	r2, #3
 8004ab8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8004aba:	187b      	adds	r3, r7, r1
 8004abc:	2206      	movs	r2, #6
 8004abe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ac0:	187a      	adds	r2, r7, r1
 8004ac2:	23a0      	movs	r3, #160	; 0xa0
 8004ac4:	05db      	lsls	r3, r3, #23
 8004ac6:	0011      	movs	r1, r2
 8004ac8:	0018      	movs	r0, r3
 8004aca:	f001 fe51 	bl	8006770 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004ace:	4b06      	ldr	r3, [pc, #24]	; (8004ae8 <HAL_I2C_MspInit+0x84>)
 8004ad0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ad2:	4b05      	ldr	r3, [pc, #20]	; (8004ae8 <HAL_I2C_MspInit+0x84>)
 8004ad4:	2180      	movs	r1, #128	; 0x80
 8004ad6:	0389      	lsls	r1, r1, #14
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004adc:	46c0      	nop			; (mov r8, r8)
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	b009      	add	sp, #36	; 0x24
 8004ae2:	bd90      	pop	{r4, r7, pc}
 8004ae4:	40005400 	.word	0x40005400
 8004ae8:	40021000 	.word	0x40021000

08004aec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004aec:	b590      	push	{r4, r7, lr}
 8004aee:	b089      	sub	sp, #36	; 0x24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004af4:	240c      	movs	r4, #12
 8004af6:	193b      	adds	r3, r7, r4
 8004af8:	0018      	movs	r0, r3
 8004afa:	2314      	movs	r3, #20
 8004afc:	001a      	movs	r2, r3
 8004afe:	2100      	movs	r1, #0
 8004b00:	f00a fe78 	bl	800f7f4 <memset>
  if(hspi->Instance==SPI1)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a18      	ldr	r2, [pc, #96]	; (8004b6c <HAL_SPI_MspInit+0x80>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d129      	bne.n	8004b62 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004b0e:	4b18      	ldr	r3, [pc, #96]	; (8004b70 <HAL_SPI_MspInit+0x84>)
 8004b10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b12:	4b17      	ldr	r3, [pc, #92]	; (8004b70 <HAL_SPI_MspInit+0x84>)
 8004b14:	2180      	movs	r1, #128	; 0x80
 8004b16:	0149      	lsls	r1, r1, #5
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b1c:	4b14      	ldr	r3, [pc, #80]	; (8004b70 <HAL_SPI_MspInit+0x84>)
 8004b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b20:	4b13      	ldr	r3, [pc, #76]	; (8004b70 <HAL_SPI_MspInit+0x84>)
 8004b22:	2101      	movs	r1, #1
 8004b24:	430a      	orrs	r2, r1
 8004b26:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b28:	4b11      	ldr	r3, [pc, #68]	; (8004b70 <HAL_SPI_MspInit+0x84>)
 8004b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	4013      	ands	r3, r2
 8004b30:	60bb      	str	r3, [r7, #8]
 8004b32:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004b34:	0021      	movs	r1, r4
 8004b36:	187b      	adds	r3, r7, r1
 8004b38:	22e0      	movs	r2, #224	; 0xe0
 8004b3a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b3c:	187b      	adds	r3, r7, r1
 8004b3e:	2202      	movs	r2, #2
 8004b40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b42:	187b      	adds	r3, r7, r1
 8004b44:	2200      	movs	r2, #0
 8004b46:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b48:	187b      	adds	r3, r7, r1
 8004b4a:	2203      	movs	r2, #3
 8004b4c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004b4e:	187b      	adds	r3, r7, r1
 8004b50:	2200      	movs	r2, #0
 8004b52:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b54:	187a      	adds	r2, r7, r1
 8004b56:	23a0      	movs	r3, #160	; 0xa0
 8004b58:	05db      	lsls	r3, r3, #23
 8004b5a:	0011      	movs	r1, r2
 8004b5c:	0018      	movs	r0, r3
 8004b5e:	f001 fe07 	bl	8006770 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004b62:	46c0      	nop			; (mov r8, r8)
 8004b64:	46bd      	mov	sp, r7
 8004b66:	b009      	add	sp, #36	; 0x24
 8004b68:	bd90      	pop	{r4, r7, pc}
 8004b6a:	46c0      	nop			; (mov r8, r8)
 8004b6c:	40013000 	.word	0x40013000
 8004b70:	40021000 	.word	0x40021000

08004b74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a0a      	ldr	r2, [pc, #40]	; (8004bac <HAL_TIM_Base_MspInit+0x38>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d10d      	bne.n	8004ba2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004b86:	4b0a      	ldr	r3, [pc, #40]	; (8004bb0 <HAL_TIM_Base_MspInit+0x3c>)
 8004b88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b8a:	4b09      	ldr	r3, [pc, #36]	; (8004bb0 <HAL_TIM_Base_MspInit+0x3c>)
 8004b8c:	2110      	movs	r1, #16
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004b92:	2200      	movs	r2, #0
 8004b94:	2100      	movs	r1, #0
 8004b96:	2011      	movs	r0, #17
 8004b98:	f001 fbfe 	bl	8006398 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004b9c:	2011      	movs	r0, #17
 8004b9e:	f001 fc10 	bl	80063c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004ba2:	46c0      	nop			; (mov r8, r8)
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	b002      	add	sp, #8
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	46c0      	nop			; (mov r8, r8)
 8004bac:	40001000 	.word	0x40001000
 8004bb0:	40021000 	.word	0x40021000

08004bb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004bb4:	b590      	push	{r4, r7, lr}
 8004bb6:	b089      	sub	sp, #36	; 0x24
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bbc:	240c      	movs	r4, #12
 8004bbe:	193b      	adds	r3, r7, r4
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	2314      	movs	r3, #20
 8004bc4:	001a      	movs	r2, r3
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	f00a fe14 	bl	800f7f4 <memset>
  if(huart->Instance==USART1)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a2c      	ldr	r2, [pc, #176]	; (8004c84 <HAL_UART_MspInit+0xd0>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d152      	bne.n	8004c7c <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004bd6:	4b2c      	ldr	r3, [pc, #176]	; (8004c88 <HAL_UART_MspInit+0xd4>)
 8004bd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bda:	4b2b      	ldr	r3, [pc, #172]	; (8004c88 <HAL_UART_MspInit+0xd4>)
 8004bdc:	2180      	movs	r1, #128	; 0x80
 8004bde:	01c9      	lsls	r1, r1, #7
 8004be0:	430a      	orrs	r2, r1
 8004be2:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004be4:	4b28      	ldr	r3, [pc, #160]	; (8004c88 <HAL_UART_MspInit+0xd4>)
 8004be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004be8:	4b27      	ldr	r3, [pc, #156]	; (8004c88 <HAL_UART_MspInit+0xd4>)
 8004bea:	2102      	movs	r1, #2
 8004bec:	430a      	orrs	r2, r1
 8004bee:	62da      	str	r2, [r3, #44]	; 0x2c
 8004bf0:	4b25      	ldr	r3, [pc, #148]	; (8004c88 <HAL_UART_MspInit+0xd4>)
 8004bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf4:	2202      	movs	r2, #2
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	60bb      	str	r3, [r7, #8]
 8004bfa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004bfc:	0021      	movs	r1, r4
 8004bfe:	187b      	adds	r3, r7, r1
 8004c00:	22c0      	movs	r2, #192	; 0xc0
 8004c02:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c04:	187b      	adds	r3, r7, r1
 8004c06:	2202      	movs	r2, #2
 8004c08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c0a:	187b      	adds	r3, r7, r1
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c10:	187b      	adds	r3, r7, r1
 8004c12:	2203      	movs	r2, #3
 8004c14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8004c16:	187b      	adds	r3, r7, r1
 8004c18:	2200      	movs	r2, #0
 8004c1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c1c:	187b      	adds	r3, r7, r1
 8004c1e:	4a1b      	ldr	r2, [pc, #108]	; (8004c8c <HAL_UART_MspInit+0xd8>)
 8004c20:	0019      	movs	r1, r3
 8004c22:	0010      	movs	r0, r2
 8004c24:	f001 fda4 	bl	8006770 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8004c28:	4b19      	ldr	r3, [pc, #100]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c2a:	4a1a      	ldr	r2, [pc, #104]	; (8004c94 <HAL_UART_MspInit+0xe0>)
 8004c2c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 8004c2e:	4b18      	ldr	r3, [pc, #96]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c30:	2203      	movs	r2, #3
 8004c32:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c34:	4b16      	ldr	r3, [pc, #88]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c3a:	4b15      	ldr	r3, [pc, #84]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c40:	4b13      	ldr	r3, [pc, #76]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c42:	2280      	movs	r2, #128	; 0x80
 8004c44:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c46:	4b12      	ldr	r3, [pc, #72]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c4c:	4b10      	ldr	r3, [pc, #64]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004c52:	4b0f      	ldr	r3, [pc, #60]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004c58:	4b0d      	ldr	r3, [pc, #52]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c5a:	2280      	movs	r2, #128	; 0x80
 8004c5c:	0192      	lsls	r2, r2, #6
 8004c5e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004c60:	4b0b      	ldr	r3, [pc, #44]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c62:	0018      	movs	r0, r3
 8004c64:	f001 fbca 	bl	80063fc <HAL_DMA_Init>
 8004c68:	1e03      	subs	r3, r0, #0
 8004c6a:	d001      	beq.n	8004c70 <HAL_UART_MspInit+0xbc>
    {
      Error_Handler();
 8004c6c:	f7ff fea4 	bl	80049b8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a07      	ldr	r2, [pc, #28]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c74:	675a      	str	r2, [r3, #116]	; 0x74
 8004c76:	4b06      	ldr	r3, [pc, #24]	; (8004c90 <HAL_UART_MspInit+0xdc>)
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004c7c:	46c0      	nop			; (mov r8, r8)
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	b009      	add	sp, #36	; 0x24
 8004c82:	bd90      	pop	{r4, r7, pc}
 8004c84:	40013800 	.word	0x40013800
 8004c88:	40021000 	.word	0x40021000
 8004c8c:	50000400 	.word	0x50000400
 8004c90:	20000414 	.word	0x20000414
 8004c94:	40020030 	.word	0x40020030

08004c98 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004c9c:	f3bf 8f4f 	dsb	sy
}
 8004ca0:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ca2:	4b04      	ldr	r3, [pc, #16]	; (8004cb4 <__NVIC_SystemReset+0x1c>)
 8004ca4:	4a04      	ldr	r2, [pc, #16]	; (8004cb8 <__NVIC_SystemReset+0x20>)
 8004ca6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004ca8:	f3bf 8f4f 	dsb	sy
}
 8004cac:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004cae:	46c0      	nop			; (mov r8, r8)
 8004cb0:	e7fd      	b.n	8004cae <__NVIC_SystemReset+0x16>
 8004cb2:	46c0      	nop			; (mov r8, r8)
 8004cb4:	e000ed00 	.word	0xe000ed00
 8004cb8:	05fa0004 	.word	0x05fa0004

08004cbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004cc0:	e7fe      	b.n	8004cc0 <NMI_Handler+0x4>

08004cc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  NVIC_SystemReset();
 8004cc6:	f7ff ffe7 	bl	8004c98 <__NVIC_SystemReset>

08004cca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004cce:	46c0      	nop			; (mov r8, r8)
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004cd8:	46c0      	nop			; (mov r8, r8)
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
	...

08004ce0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (Timer1 > 0) {
 8004ce4:	4b0c      	ldr	r3, [pc, #48]	; (8004d18 <SysTick_Handler+0x38>)
 8004ce6:	881b      	ldrh	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d005      	beq.n	8004cf8 <SysTick_Handler+0x18>
    Timer1--;
 8004cec:	4b0a      	ldr	r3, [pc, #40]	; (8004d18 <SysTick_Handler+0x38>)
 8004cee:	881b      	ldrh	r3, [r3, #0]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	4b08      	ldr	r3, [pc, #32]	; (8004d18 <SysTick_Handler+0x38>)
 8004cf6:	801a      	strh	r2, [r3, #0]
  }
  if (Timer2 > 0) {
 8004cf8:	4b08      	ldr	r3, [pc, #32]	; (8004d1c <SysTick_Handler+0x3c>)
 8004cfa:	881b      	ldrh	r3, [r3, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d005      	beq.n	8004d0c <SysTick_Handler+0x2c>
    Timer2--;
 8004d00:	4b06      	ldr	r3, [pc, #24]	; (8004d1c <SysTick_Handler+0x3c>)
 8004d02:	881b      	ldrh	r3, [r3, #0]
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	4b04      	ldr	r3, [pc, #16]	; (8004d1c <SysTick_Handler+0x3c>)
 8004d0a:	801a      	strh	r2, [r3, #0]
  }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d0c:	f000 febe 	bl	8005a8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d10:	46c0      	nop			; (mov r8, r8)
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	46c0      	nop			; (mov r8, r8)
 8004d18:	2000023c 	.word	0x2000023c
 8004d1c:	2000023e 	.word	0x2000023e

08004d20 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */
  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSH_BTN_Pin);
 8004d24:	2002      	movs	r0, #2
 8004d26:	f001 fedb 	bl	8006ae0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8004d2a:	46c0      	nop			; (mov r8, r8)
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004d34:	4b03      	ldr	r3, [pc, #12]	; (8004d44 <DMA1_Channel2_3_IRQHandler+0x14>)
 8004d36:	0018      	movs	r0, r3
 8004d38:	f001 fc3e 	bl	80065b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004d3c:	46c0      	nop			; (mov r8, r8)
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	46c0      	nop			; (mov r8, r8)
 8004d44:	20000414 	.word	0x20000414

08004d48 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004d4c:	4b03      	ldr	r3, [pc, #12]	; (8004d5c <TIM6_DAC_IRQHandler+0x14>)
 8004d4e:	0018      	movs	r0, r3
 8004d50:	f004 fa3e 	bl	80091d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004d54:	46c0      	nop			; (mov r8, r8)
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	46c0      	nop			; (mov r8, r8)
 8004d5c:	2000034c 	.word	0x2000034c

08004d60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  return 1;
 8004d64:	2301      	movs	r3, #1
}
 8004d66:	0018      	movs	r0, r3
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <_kill>:

int _kill(int pid, int sig)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d76:	f00a fe3b 	bl	800f9f0 <__errno>
 8004d7a:	0003      	movs	r3, r0
 8004d7c:	2216      	movs	r2, #22
 8004d7e:	601a      	str	r2, [r3, #0]
  return -1;
 8004d80:	2301      	movs	r3, #1
 8004d82:	425b      	negs	r3, r3
}
 8004d84:	0018      	movs	r0, r3
 8004d86:	46bd      	mov	sp, r7
 8004d88:	b002      	add	sp, #8
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <_exit>:

void _exit (int status)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b082      	sub	sp, #8
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004d94:	2301      	movs	r3, #1
 8004d96:	425a      	negs	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	0011      	movs	r1, r2
 8004d9c:	0018      	movs	r0, r3
 8004d9e:	f7ff ffe5 	bl	8004d6c <_kill>
  while (1) {}    /* Make sure we hang here */
 8004da2:	e7fe      	b.n	8004da2 <_exit+0x16>

08004da4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b086      	sub	sp, #24
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004db0:	2300      	movs	r3, #0
 8004db2:	617b      	str	r3, [r7, #20]
 8004db4:	e00a      	b.n	8004dcc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004db6:	e000      	b.n	8004dba <_read+0x16>
 8004db8:	bf00      	nop
 8004dba:	0001      	movs	r1, r0
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	1c5a      	adds	r2, r3, #1
 8004dc0:	60ba      	str	r2, [r7, #8]
 8004dc2:	b2ca      	uxtb	r2, r1
 8004dc4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	3301      	adds	r3, #1
 8004dca:	617b      	str	r3, [r7, #20]
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	dbf0      	blt.n	8004db6 <_read+0x12>
  }

  return len;
 8004dd4:	687b      	ldr	r3, [r7, #4]
}
 8004dd6:	0018      	movs	r0, r3
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	b006      	add	sp, #24
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b086      	sub	sp, #24
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	60f8      	str	r0, [r7, #12]
 8004de6:	60b9      	str	r1, [r7, #8]
 8004de8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dea:	2300      	movs	r3, #0
 8004dec:	617b      	str	r3, [r7, #20]
 8004dee:	e009      	b.n	8004e04 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	1c5a      	adds	r2, r3, #1
 8004df4:	60ba      	str	r2, [r7, #8]
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	0018      	movs	r0, r3
 8004dfa:	e000      	b.n	8004dfe <_write+0x20>
 8004dfc:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	3301      	adds	r3, #1
 8004e02:	617b      	str	r3, [r7, #20]
 8004e04:	697a      	ldr	r2, [r7, #20]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	dbf1      	blt.n	8004df0 <_write+0x12>
  }
  return len;
 8004e0c:	687b      	ldr	r3, [r7, #4]
}
 8004e0e:	0018      	movs	r0, r3
 8004e10:	46bd      	mov	sp, r7
 8004e12:	b006      	add	sp, #24
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <_close>:

int _close(int file)
{
 8004e16:	b580      	push	{r7, lr}
 8004e18:	b082      	sub	sp, #8
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	425b      	negs	r3, r3
}
 8004e22:	0018      	movs	r0, r3
 8004e24:	46bd      	mov	sp, r7
 8004e26:	b002      	add	sp, #8
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e2a:	b580      	push	{r7, lr}
 8004e2c:	b082      	sub	sp, #8
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
 8004e32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	2280      	movs	r2, #128	; 0x80
 8004e38:	0192      	lsls	r2, r2, #6
 8004e3a:	605a      	str	r2, [r3, #4]
  return 0;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	0018      	movs	r0, r3
 8004e40:	46bd      	mov	sp, r7
 8004e42:	b002      	add	sp, #8
 8004e44:	bd80      	pop	{r7, pc}

08004e46 <_isatty>:

int _isatty(int file)
{
 8004e46:	b580      	push	{r7, lr}
 8004e48:	b082      	sub	sp, #8
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e4e:	2301      	movs	r3, #1
}
 8004e50:	0018      	movs	r0, r3
 8004e52:	46bd      	mov	sp, r7
 8004e54:	b002      	add	sp, #8
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	0018      	movs	r0, r3
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	b004      	add	sp, #16
 8004e6c:	bd80      	pop	{r7, pc}
	...

08004e70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b086      	sub	sp, #24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e78:	4a14      	ldr	r2, [pc, #80]	; (8004ecc <_sbrk+0x5c>)
 8004e7a:	4b15      	ldr	r3, [pc, #84]	; (8004ed0 <_sbrk+0x60>)
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e84:	4b13      	ldr	r3, [pc, #76]	; (8004ed4 <_sbrk+0x64>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d102      	bne.n	8004e92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e8c:	4b11      	ldr	r3, [pc, #68]	; (8004ed4 <_sbrk+0x64>)
 8004e8e:	4a12      	ldr	r2, [pc, #72]	; (8004ed8 <_sbrk+0x68>)
 8004e90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e92:	4b10      	ldr	r3, [pc, #64]	; (8004ed4 <_sbrk+0x64>)
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	18d3      	adds	r3, r2, r3
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d207      	bcs.n	8004eb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ea0:	f00a fda6 	bl	800f9f0 <__errno>
 8004ea4:	0003      	movs	r3, r0
 8004ea6:	220c      	movs	r2, #12
 8004ea8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	425b      	negs	r3, r3
 8004eae:	e009      	b.n	8004ec4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004eb0:	4b08      	ldr	r3, [pc, #32]	; (8004ed4 <_sbrk+0x64>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004eb6:	4b07      	ldr	r3, [pc, #28]	; (8004ed4 <_sbrk+0x64>)
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	18d2      	adds	r2, r2, r3
 8004ebe:	4b05      	ldr	r3, [pc, #20]	; (8004ed4 <_sbrk+0x64>)
 8004ec0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
}
 8004ec4:	0018      	movs	r0, r3
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	b006      	add	sp, #24
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	20005000 	.word	0x20005000
 8004ed0:	00000400 	.word	0x00000400
 8004ed4:	20004494 	.word	0x20004494
 8004ed8:	20004828 	.word	0x20004828

08004edc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ee0:	46c0      	nop			; (mov r8, r8)
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <LIS2DW12_Init>:
#include "utils.h"


void LIS2DW12_Init()
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	af00      	add	r7, sp, #0
  I2C_Write(LIS2DW12_ADDRESS, LIS2DW12_CTRL1, 0x55);
 8004eea:	2255      	movs	r2, #85	; 0x55
 8004eec:	2120      	movs	r1, #32
 8004eee:	2033      	movs	r0, #51	; 0x33
 8004ef0:	f000 fcf6 	bl	80058e0 <I2C_Write>
  I2C_Write(LIS2DW12_ADDRESS, LIS2DW12_CTRL2, 0x04);
 8004ef4:	2204      	movs	r2, #4
 8004ef6:	2121      	movs	r1, #33	; 0x21
 8004ef8:	2033      	movs	r0, #51	; 0x33
 8004efa:	f000 fcf1 	bl	80058e0 <I2C_Write>
  I2C_Write(LIS2DW12_ADDRESS, LIS2DW12_CTRL6, 0x10);
 8004efe:	2210      	movs	r2, #16
 8004f00:	2125      	movs	r1, #37	; 0x25
 8004f02:	2033      	movs	r0, #51	; 0x33
 8004f04:	f000 fcec 	bl	80058e0 <I2C_Write>
}
 8004f08:	46c0      	nop			; (mov r8, r8)
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
	...

08004f10 <LIS2DW12_ReadXYZ>:

void LIS2DW12_ReadXYZ(float *data)
{
 8004f10:	b5b0      	push	{r4, r5, r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  int16_t rawData[3];
  uint8_t buffer[6];

  /* Read 6 consecutive values from sensor: x,y,z (each is 2 bytes long) */
  I2C_ReadMultiple(LIS2DW12_ADDRESS, LIS2DW12_OUT_X_L, buffer, 6);
 8004f18:	2308      	movs	r3, #8
 8004f1a:	18fa      	adds	r2, r7, r3
 8004f1c:	2306      	movs	r3, #6
 8004f1e:	2128      	movs	r1, #40	; 0x28
 8004f20:	2033      	movs	r0, #51	; 0x33
 8004f22:	f000 fcb3 	bl	800588c <I2C_ReadMultiple>

  uint8_t i = 0;
 8004f26:	2117      	movs	r1, #23
 8004f28:	187b      	adds	r3, r7, r1
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 3; i++) {
 8004f2e:	187b      	adds	r3, r7, r1
 8004f30:	2200      	movs	r2, #0
 8004f32:	701a      	strb	r2, [r3, #0]
 8004f34:	e01e      	b.n	8004f74 <LIS2DW12_ReadXYZ+0x64>
    rawData[i] = (((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i];
 8004f36:	2017      	movs	r0, #23
 8004f38:	183b      	adds	r3, r7, r0
 8004f3a:	781b      	ldrb	r3, [r3, #0]
 8004f3c:	005b      	lsls	r3, r3, #1
 8004f3e:	3301      	adds	r3, #1
 8004f40:	2108      	movs	r1, #8
 8004f42:	187a      	adds	r2, r7, r1
 8004f44:	5cd3      	ldrb	r3, [r2, r3]
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	021b      	lsls	r3, r3, #8
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	183b      	adds	r3, r7, r0
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	005b      	lsls	r3, r3, #1
 8004f52:	1879      	adds	r1, r7, r1
 8004f54:	5ccb      	ldrb	r3, [r1, r3]
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	18d3      	adds	r3, r2, r3
 8004f5a:	b299      	uxth	r1, r3
 8004f5c:	183b      	adds	r3, r7, r0
 8004f5e:	781a      	ldrb	r2, [r3, #0]
 8004f60:	b209      	sxth	r1, r1
 8004f62:	2310      	movs	r3, #16
 8004f64:	18fb      	adds	r3, r7, r3
 8004f66:	0052      	lsls	r2, r2, #1
 8004f68:	52d1      	strh	r1, [r2, r3]
  for (i = 0; i < 3; i++) {
 8004f6a:	183b      	adds	r3, r7, r0
 8004f6c:	781a      	ldrb	r2, [r3, #0]
 8004f6e:	183b      	adds	r3, r7, r0
 8004f70:	3201      	adds	r2, #1
 8004f72:	701a      	strb	r2, [r3, #0]
 8004f74:	2217      	movs	r2, #23
 8004f76:	18bb      	adds	r3, r7, r2
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d9db      	bls.n	8004f36 <LIS2DW12_ReadXYZ+0x26>
  }

  /* Convert according to sensitivity */
  for (i = 0; i < 3; i++) {
 8004f7e:	18bb      	adds	r3, r7, r2
 8004f80:	2200      	movs	r2, #0
 8004f82:	701a      	strb	r2, [r3, #0]
 8004f84:	e018      	b.n	8004fb8 <LIS2DW12_ReadXYZ+0xa8>
    data[i] = (float) ((rawData[i]) / 8393.4426f);
 8004f86:	2517      	movs	r5, #23
 8004f88:	197b      	adds	r3, r7, r5
 8004f8a:	781a      	ldrb	r2, [r3, #0]
 8004f8c:	2310      	movs	r3, #16
 8004f8e:	18fb      	adds	r3, r7, r3
 8004f90:	0052      	lsls	r2, r2, #1
 8004f92:	5ed3      	ldrsh	r3, [r2, r3]
 8004f94:	0018      	movs	r0, r3
 8004f96:	f7fb ff6d 	bl	8000e74 <__aeabi_i2f>
 8004f9a:	197b      	adds	r3, r7, r5
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	18d4      	adds	r4, r2, r3
 8004fa4:	4909      	ldr	r1, [pc, #36]	; (8004fcc <LIS2DW12_ReadXYZ+0xbc>)
 8004fa6:	f7fb fc4d 	bl	8000844 <__aeabi_fdiv>
 8004faa:	1c03      	adds	r3, r0, #0
 8004fac:	6023      	str	r3, [r4, #0]
  for (i = 0; i < 3; i++) {
 8004fae:	197b      	adds	r3, r7, r5
 8004fb0:	781a      	ldrb	r2, [r3, #0]
 8004fb2:	197b      	adds	r3, r7, r5
 8004fb4:	3201      	adds	r2, #1
 8004fb6:	701a      	strb	r2, [r3, #0]
 8004fb8:	2317      	movs	r3, #23
 8004fba:	18fb      	adds	r3, r7, r3
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d9e1      	bls.n	8004f86 <LIS2DW12_ReadXYZ+0x76>
  }
}
 8004fc2:	46c0      	nop			; (mov r8, r8)
 8004fc4:	46c0      	nop			; (mov r8, r8)
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	b006      	add	sp, #24
 8004fca:	bdb0      	pop	{r4, r5, r7, pc}
 8004fcc:	460325c5 	.word	0x460325c5

08004fd0 <module_power_up>:

void module_power_up()
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
  BLINK_LED(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 1, 1000);
 8004fd4:	23fa      	movs	r3, #250	; 0xfa
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	2280      	movs	r2, #128	; 0x80
 8004fda:	0111      	lsls	r1, r2, #4
 8004fdc:	22a0      	movs	r2, #160	; 0xa0
 8004fde:	05d0      	lsls	r0, r2, #23
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f000 f9f9 	bl	80053d8 <BLINK_LED>
  HAL_Delay(500);
 8004fe6:	23fa      	movs	r3, #250	; 0xfa
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	0018      	movs	r0, r3
 8004fec:	f000 fd6a 	bl	8005ac4 <HAL_Delay>
  buck_boost_enable();
 8004ff0:	f000 fc24 	bl	800583c <buck_boost_enable>
  HAL_Delay(1000);
 8004ff4:	23fa      	movs	r3, #250	; 0xfa
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	f000 fd63 	bl	8005ac4 <HAL_Delay>
  module_turn_on();
 8004ffe:	f000 f80d 	bl	800501c <module_turn_on>
}
 8005002:	46c0      	nop			; (mov r8, r8)
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <module_power_down>:

void module_power_down()
{
 8005008:	b580      	push	{r7, lr}
 800500a:	af00      	add	r7, sp, #0
  module_turn_off();
 800500c:	f000 f824 	bl	8005058 <module_turn_off>
  buck_boost_disable();
 8005010:	f000 fc28 	bl	8005864 <buck_boost_disable>
}
 8005014:	46c0      	nop			; (mov r8, r8)
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
	...

0800501c <module_turn_on>:

void module_turn_on()
{
 800501c:	b580      	push	{r7, lr}
 800501e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PWRKEY_GPIO_Port, PWRKEY_Pin, GPIO_PIN_SET);
 8005020:	23a0      	movs	r3, #160	; 0xa0
 8005022:	05db      	lsls	r3, r3, #23
 8005024:	2201      	movs	r2, #1
 8005026:	2110      	movs	r1, #16
 8005028:	0018      	movs	r0, r3
 800502a:	f001 fd3c 	bl	8006aa6 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 800502e:	23fa      	movs	r3, #250	; 0xfa
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	0018      	movs	r0, r3
 8005034:	f000 fd46 	bl	8005ac4 <HAL_Delay>
  HAL_GPIO_WritePin(PWRKEY_GPIO_Port, PWRKEY_Pin, GPIO_PIN_RESET);
 8005038:	23a0      	movs	r3, #160	; 0xa0
 800503a:	05db      	lsls	r3, r3, #23
 800503c:	2200      	movs	r2, #0
 800503e:	2110      	movs	r1, #16
 8005040:	0018      	movs	r0, r3
 8005042:	f001 fd30 	bl	8006aa6 <HAL_GPIO_WritePin>
  HAL_Delay(10000); //wait for boot
 8005046:	4b03      	ldr	r3, [pc, #12]	; (8005054 <module_turn_on+0x38>)
 8005048:	0018      	movs	r0, r3
 800504a:	f000 fd3b 	bl	8005ac4 <HAL_Delay>
}
 800504e:	46c0      	nop			; (mov r8, r8)
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	00002710 	.word	0x00002710

08005058 <module_turn_off>:

void module_turn_off()
{
 8005058:	b580      	push	{r7, lr}
 800505a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PWRKEY_GPIO_Port, PWRKEY_Pin, GPIO_PIN_SET);
 800505c:	23a0      	movs	r3, #160	; 0xa0
 800505e:	05db      	lsls	r3, r3, #23
 8005060:	2201      	movs	r2, #1
 8005062:	2110      	movs	r1, #16
 8005064:	0018      	movs	r0, r3
 8005066:	f001 fd1e 	bl	8006aa6 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 800506a:	23fa      	movs	r3, #250	; 0xfa
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	0018      	movs	r0, r3
 8005070:	f000 fd28 	bl	8005ac4 <HAL_Delay>
  HAL_GPIO_WritePin(PWRKEY_GPIO_Port, PWRKEY_Pin, GPIO_PIN_RESET);
 8005074:	23a0      	movs	r3, #160	; 0xa0
 8005076:	05db      	lsls	r3, r3, #23
 8005078:	2200      	movs	r2, #0
 800507a:	2110      	movs	r1, #16
 800507c:	0018      	movs	r0, r3
 800507e:	f001 fd12 	bl	8006aa6 <HAL_GPIO_WritePin>
  HAL_Delay(2000); //wait for shutdown
 8005082:	23fa      	movs	r3, #250	; 0xfa
 8005084:	00db      	lsls	r3, r3, #3
 8005086:	0018      	movs	r0, r3
 8005088:	f000 fd1c 	bl	8005ac4 <HAL_Delay>
}
 800508c:	46c0      	nop			; (mov r8, r8)
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
	...

08005094 <send_at_cmd>:

bool send_at_cmd(char *cmd)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  uint16_t tries = 0;
 800509c:	230e      	movs	r3, #14
 800509e:	18fb      	adds	r3, r7, r3
 80050a0:	2200      	movs	r2, #0
 80050a2:	801a      	strh	r2, [r3, #0]

  while (1) {
    memset(buf, 0, sizeof(buf));
 80050a4:	23fa      	movs	r3, #250	; 0xfa
 80050a6:	009a      	lsls	r2, r3, #2
 80050a8:	4b1d      	ldr	r3, [pc, #116]	; (8005120 <send_at_cmd+0x8c>)
 80050aa:	2100      	movs	r1, #0
 80050ac:	0018      	movs	r0, r3
 80050ae:	f00a fba1 	bl	800f7f4 <memset>
    HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), 100);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	0018      	movs	r0, r3
 80050b6:	f7fb f831 	bl	800011c <strlen>
 80050ba:	0003      	movs	r3, r0
 80050bc:	b29a      	uxth	r2, r3
 80050be:	6879      	ldr	r1, [r7, #4]
 80050c0:	4818      	ldr	r0, [pc, #96]	; (8005124 <send_at_cmd+0x90>)
 80050c2:	2364      	movs	r3, #100	; 0x64
 80050c4:	f004 fa9c 	bl	8009600 <HAL_UART_Transmit>
    HAL_UART_Receive_DMA(&huart1, buf, BUF_MAX_LEN);
 80050c8:	23fa      	movs	r3, #250	; 0xfa
 80050ca:	009a      	lsls	r2, r3, #2
 80050cc:	4914      	ldr	r1, [pc, #80]	; (8005120 <send_at_cmd+0x8c>)
 80050ce:	4b15      	ldr	r3, [pc, #84]	; (8005124 <send_at_cmd+0x90>)
 80050d0:	0018      	movs	r0, r3
 80050d2:	f004 fb35 	bl	8009740 <HAL_UART_Receive_DMA>
    HAL_Delay(150);
 80050d6:	2096      	movs	r0, #150	; 0x96
 80050d8:	f000 fcf4 	bl	8005ac4 <HAL_Delay>
    if (strstrn((char *)buf, "OK", BUF_MAX_LEN) != NULL) {
 80050dc:	23fa      	movs	r3, #250	; 0xfa
 80050de:	009a      	lsls	r2, r3, #2
 80050e0:	4911      	ldr	r1, [pc, #68]	; (8005128 <send_at_cmd+0x94>)
 80050e2:	4b0f      	ldr	r3, [pc, #60]	; (8005120 <send_at_cmd+0x8c>)
 80050e4:	0018      	movs	r0, r3
 80050e6:	f000 f90d 	bl	8005304 <strstrn>
 80050ea:	1e03      	subs	r3, r0, #0
 80050ec:	d001      	beq.n	80050f2 <send_at_cmd+0x5e>
      return true;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e011      	b.n	8005116 <send_at_cmd+0x82>
    }

    if (++tries >= 5) break;
 80050f2:	210e      	movs	r1, #14
 80050f4:	187b      	adds	r3, r7, r1
 80050f6:	187a      	adds	r2, r7, r1
 80050f8:	8812      	ldrh	r2, [r2, #0]
 80050fa:	3201      	adds	r2, #1
 80050fc:	801a      	strh	r2, [r3, #0]
 80050fe:	187b      	adds	r3, r7, r1
 8005100:	881b      	ldrh	r3, [r3, #0]
 8005102:	2b04      	cmp	r3, #4
 8005104:	d805      	bhi.n	8005112 <send_at_cmd+0x7e>
    HAL_Delay(1000);
 8005106:	23fa      	movs	r3, #250	; 0xfa
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	0018      	movs	r0, r3
 800510c:	f000 fcda 	bl	8005ac4 <HAL_Delay>
    memset(buf, 0, sizeof(buf));
 8005110:	e7c8      	b.n	80050a4 <send_at_cmd+0x10>
    if (++tries >= 5) break;
 8005112:	46c0      	nop			; (mov r8, r8)
  }

  return false;
 8005114:	2300      	movs	r3, #0
}
 8005116:	0018      	movs	r0, r3
 8005118:	46bd      	mov	sp, r7
 800511a:	b004      	add	sp, #16
 800511c:	bd80      	pop	{r7, pc}
 800511e:	46c0      	nop			; (mov r8, r8)
 8005120:	2000045c 	.word	0x2000045c
 8005124:	2000038c 	.word	0x2000038c
 8005128:	08013008 	.word	0x08013008

0800512c <send_at_connect_cmd>:

bool send_at_connect_cmd(char *cmd, char *data, char *key, char *keyval, uint8_t max_cmd_retries)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
 8005138:	603b      	str	r3, [r7, #0]
  uint8_t cmd_retries = 0;
 800513a:	2317      	movs	r3, #23
 800513c:	18fb      	adds	r3, r7, r3
 800513e:	2200      	movs	r2, #0
 8005140:	701a      	strb	r2, [r3, #0]
  uint8_t ok_rx_retries = 0;
 8005142:	2316      	movs	r3, #22
 8005144:	18fb      	adds	r3, r7, r3
 8005146:	2200      	movs	r2, #0
 8005148:	701a      	strb	r2, [r3, #0]
  uint8_t connect_rx_retries = 0;
 800514a:	2315      	movs	r3, #21
 800514c:	18fb      	adds	r3, r7, r3
 800514e:	2200      	movs	r2, #0
 8005150:	701a      	strb	r2, [r3, #0]

  while (1) {
    memset(buf, 0, sizeof(buf));
 8005152:	23fa      	movs	r3, #250	; 0xfa
 8005154:	009a      	lsls	r2, r3, #2
 8005156:	4b66      	ldr	r3, [pc, #408]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 8005158:	2100      	movs	r1, #0
 800515a:	0018      	movs	r0, r3
 800515c:	f00a fb4a 	bl	800f7f4 <memset>
    HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), 100);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	0018      	movs	r0, r3
 8005164:	f7fa ffda 	bl	800011c <strlen>
 8005168:	0003      	movs	r3, r0
 800516a:	b29a      	uxth	r2, r3
 800516c:	68f9      	ldr	r1, [r7, #12]
 800516e:	4861      	ldr	r0, [pc, #388]	; (80052f4 <send_at_connect_cmd+0x1c8>)
 8005170:	2364      	movs	r3, #100	; 0x64
 8005172:	f004 fa45 	bl	8009600 <HAL_UART_Transmit>
    while (strstrn((char *)buf, "CONNECT", BUF_MAX_LEN) == NULL) {
 8005176:	e013      	b.n	80051a0 <send_at_connect_cmd+0x74>
      HAL_UART_Receive_DMA(&huart1, buf, BUF_MAX_LEN);
 8005178:	23fa      	movs	r3, #250	; 0xfa
 800517a:	009a      	lsls	r2, r3, #2
 800517c:	495c      	ldr	r1, [pc, #368]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 800517e:	4b5d      	ldr	r3, [pc, #372]	; (80052f4 <send_at_connect_cmd+0x1c8>)
 8005180:	0018      	movs	r0, r3
 8005182:	f004 fadd 	bl	8009740 <HAL_UART_Receive_DMA>
      HAL_Delay(200);
 8005186:	20c8      	movs	r0, #200	; 0xc8
 8005188:	f000 fc9c 	bl	8005ac4 <HAL_Delay>
      if (++ok_rx_retries >= 20) break;
 800518c:	2116      	movs	r1, #22
 800518e:	187b      	adds	r3, r7, r1
 8005190:	187a      	adds	r2, r7, r1
 8005192:	7812      	ldrb	r2, [r2, #0]
 8005194:	3201      	adds	r2, #1
 8005196:	701a      	strb	r2, [r3, #0]
 8005198:	187b      	adds	r3, r7, r1
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	2b13      	cmp	r3, #19
 800519e:	d809      	bhi.n	80051b4 <send_at_connect_cmd+0x88>
    while (strstrn((char *)buf, "CONNECT", BUF_MAX_LEN) == NULL) {
 80051a0:	23fa      	movs	r3, #250	; 0xfa
 80051a2:	009a      	lsls	r2, r3, #2
 80051a4:	4954      	ldr	r1, [pc, #336]	; (80052f8 <send_at_connect_cmd+0x1cc>)
 80051a6:	4b52      	ldr	r3, [pc, #328]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 80051a8:	0018      	movs	r0, r3
 80051aa:	f000 f8ab 	bl	8005304 <strstrn>
 80051ae:	1e03      	subs	r3, r0, #0
 80051b0:	d0e2      	beq.n	8005178 <send_at_connect_cmd+0x4c>
 80051b2:	e000      	b.n	80051b6 <send_at_connect_cmd+0x8a>
      if (++ok_rx_retries >= 20) break;
 80051b4:	46c0      	nop			; (mov r8, r8)
    }

    if (strstrn((char *)buf, "CONNECT", BUF_MAX_LEN) != NULL) {
 80051b6:	23fa      	movs	r3, #250	; 0xfa
 80051b8:	009a      	lsls	r2, r3, #2
 80051ba:	494f      	ldr	r1, [pc, #316]	; (80052f8 <send_at_connect_cmd+0x1cc>)
 80051bc:	4b4c      	ldr	r3, [pc, #304]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 80051be:	0018      	movs	r0, r3
 80051c0:	f000 f8a0 	bl	8005304 <strstrn>
 80051c4:	1e03      	subs	r3, r0, #0
 80051c6:	d100      	bne.n	80051ca <send_at_connect_cmd+0x9e>
 80051c8:	e079      	b.n	80052be <send_at_connect_cmd+0x192>
      memset(buf, 0, sizeof(buf));
 80051ca:	23fa      	movs	r3, #250	; 0xfa
 80051cc:	009a      	lsls	r2, r3, #2
 80051ce:	4b48      	ldr	r3, [pc, #288]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 80051d0:	2100      	movs	r1, #0
 80051d2:	0018      	movs	r0, r3
 80051d4:	f00a fb0e 	bl	800f7f4 <memset>
      HAL_UART_Transmit(&huart1, (uint8_t*)data, strlen(data), 5000);
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	0018      	movs	r0, r3
 80051dc:	f7fa ff9e 	bl	800011c <strlen>
 80051e0:	0003      	movs	r3, r0
 80051e2:	b29a      	uxth	r2, r3
 80051e4:	4b45      	ldr	r3, [pc, #276]	; (80052fc <send_at_connect_cmd+0x1d0>)
 80051e6:	68b9      	ldr	r1, [r7, #8]
 80051e8:	4842      	ldr	r0, [pc, #264]	; (80052f4 <send_at_connect_cmd+0x1c8>)
 80051ea:	f004 fa09 	bl	8009600 <HAL_UART_Transmit>
      while (strstrn((char *)buf, "OK", BUF_MAX_LEN) == NULL) {
 80051ee:	e013      	b.n	8005218 <send_at_connect_cmd+0xec>
        HAL_UART_Receive_DMA(&huart1, buf, BUF_MAX_LEN);
 80051f0:	23fa      	movs	r3, #250	; 0xfa
 80051f2:	009a      	lsls	r2, r3, #2
 80051f4:	493e      	ldr	r1, [pc, #248]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 80051f6:	4b3f      	ldr	r3, [pc, #252]	; (80052f4 <send_at_connect_cmd+0x1c8>)
 80051f8:	0018      	movs	r0, r3
 80051fa:	f004 faa1 	bl	8009740 <HAL_UART_Receive_DMA>
        HAL_Delay(200);
 80051fe:	20c8      	movs	r0, #200	; 0xc8
 8005200:	f000 fc60 	bl	8005ac4 <HAL_Delay>
        if (++connect_rx_retries >= 20) break;
 8005204:	2115      	movs	r1, #21
 8005206:	187b      	adds	r3, r7, r1
 8005208:	187a      	adds	r2, r7, r1
 800520a:	7812      	ldrb	r2, [r2, #0]
 800520c:	3201      	adds	r2, #1
 800520e:	701a      	strb	r2, [r3, #0]
 8005210:	187b      	adds	r3, r7, r1
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	2b13      	cmp	r3, #19
 8005216:	d809      	bhi.n	800522c <send_at_connect_cmd+0x100>
      while (strstrn((char *)buf, "OK", BUF_MAX_LEN) == NULL) {
 8005218:	23fa      	movs	r3, #250	; 0xfa
 800521a:	009a      	lsls	r2, r3, #2
 800521c:	4938      	ldr	r1, [pc, #224]	; (8005300 <send_at_connect_cmd+0x1d4>)
 800521e:	4b34      	ldr	r3, [pc, #208]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 8005220:	0018      	movs	r0, r3
 8005222:	f000 f86f 	bl	8005304 <strstrn>
 8005226:	1e03      	subs	r3, r0, #0
 8005228:	d0e2      	beq.n	80051f0 <send_at_connect_cmd+0xc4>
 800522a:	e000      	b.n	800522e <send_at_connect_cmd+0x102>
        if (++connect_rx_retries >= 20) break;
 800522c:	46c0      	nop			; (mov r8, r8)
      }

      if (strstrn((char *)buf, "OK", BUF_MAX_LEN) != NULL) {
 800522e:	23fa      	movs	r3, #250	; 0xfa
 8005230:	009a      	lsls	r2, r3, #2
 8005232:	4933      	ldr	r1, [pc, #204]	; (8005300 <send_at_connect_cmd+0x1d4>)
 8005234:	4b2e      	ldr	r3, [pc, #184]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 8005236:	0018      	movs	r0, r3
 8005238:	f000 f864 	bl	8005304 <strstrn>
 800523c:	1e03      	subs	r3, r0, #0
 800523e:	d03e      	beq.n	80052be <send_at_connect_cmd+0x192>
        if (key != NULL && keyval != NULL) {
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d039      	beq.n	80052ba <send_at_connect_cmd+0x18e>
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d036      	beq.n	80052ba <send_at_connect_cmd+0x18e>
          uint8_t keyval_retries = 0;
 800524c:	2314      	movs	r3, #20
 800524e:	18fb      	adds	r3, r7, r3
 8005250:	2200      	movs	r2, #0
 8005252:	701a      	strb	r2, [r3, #0]
          memset(buf, 0, sizeof(buf));
 8005254:	23fa      	movs	r3, #250	; 0xfa
 8005256:	009a      	lsls	r2, r3, #2
 8005258:	4b25      	ldr	r3, [pc, #148]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 800525a:	2100      	movs	r1, #0
 800525c:	0018      	movs	r0, r3
 800525e:	f00a fac9 	bl	800f7f4 <memset>
          while (strstrn((char *)buf, key, BUF_MAX_LEN) == NULL) {
 8005262:	e01e      	b.n	80052a2 <send_at_connect_cmd+0x176>
            HAL_UART_Receive_DMA(&huart1, buf, BUF_MAX_LEN);
 8005264:	23fa      	movs	r3, #250	; 0xfa
 8005266:	009a      	lsls	r2, r3, #2
 8005268:	4921      	ldr	r1, [pc, #132]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 800526a:	4b22      	ldr	r3, [pc, #136]	; (80052f4 <send_at_connect_cmd+0x1c8>)
 800526c:	0018      	movs	r0, r3
 800526e:	f004 fa67 	bl	8009740 <HAL_UART_Receive_DMA>
            HAL_Delay(200);
 8005272:	20c8      	movs	r0, #200	; 0xc8
 8005274:	f000 fc26 	bl	8005ac4 <HAL_Delay>
            if (strstrn((char *)buf, keyval, BUF_MAX_LEN) != NULL) {
 8005278:	23fa      	movs	r3, #250	; 0xfa
 800527a:	009a      	lsls	r2, r3, #2
 800527c:	6839      	ldr	r1, [r7, #0]
 800527e:	4b1c      	ldr	r3, [pc, #112]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 8005280:	0018      	movs	r0, r3
 8005282:	f000 f83f 	bl	8005304 <strstrn>
 8005286:	1e03      	subs	r3, r0, #0
 8005288:	d001      	beq.n	800528e <send_at_connect_cmd+0x162>
              return true;
 800528a:	2301      	movs	r3, #1
 800528c:	e02c      	b.n	80052e8 <send_at_connect_cmd+0x1bc>
            }
            if (++keyval_retries >= 20) break;
 800528e:	2114      	movs	r1, #20
 8005290:	187b      	adds	r3, r7, r1
 8005292:	187a      	adds	r2, r7, r1
 8005294:	7812      	ldrb	r2, [r2, #0]
 8005296:	3201      	adds	r2, #1
 8005298:	701a      	strb	r2, [r3, #0]
 800529a:	187b      	adds	r3, r7, r1
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	2b13      	cmp	r3, #19
 80052a0:	d809      	bhi.n	80052b6 <send_at_connect_cmd+0x18a>
          while (strstrn((char *)buf, key, BUF_MAX_LEN) == NULL) {
 80052a2:	23fa      	movs	r3, #250	; 0xfa
 80052a4:	009a      	lsls	r2, r3, #2
 80052a6:	6879      	ldr	r1, [r7, #4]
 80052a8:	4b11      	ldr	r3, [pc, #68]	; (80052f0 <send_at_connect_cmd+0x1c4>)
 80052aa:	0018      	movs	r0, r3
 80052ac:	f000 f82a 	bl	8005304 <strstrn>
 80052b0:	1e03      	subs	r3, r0, #0
 80052b2:	d0d7      	beq.n	8005264 <send_at_connect_cmd+0x138>
        if (key != NULL && keyval != NULL) {
 80052b4:	e003      	b.n	80052be <send_at_connect_cmd+0x192>
            if (++keyval_retries >= 20) break;
 80052b6:	46c0      	nop			; (mov r8, r8)
        if (key != NULL && keyval != NULL) {
 80052b8:	e001      	b.n	80052be <send_at_connect_cmd+0x192>
          }
        } else {
          return true;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e014      	b.n	80052e8 <send_at_connect_cmd+0x1bc>
        }
      }
    }

    if (++cmd_retries >= max_cmd_retries) break;
 80052be:	2117      	movs	r1, #23
 80052c0:	187b      	adds	r3, r7, r1
 80052c2:	187a      	adds	r2, r7, r1
 80052c4:	7812      	ldrb	r2, [r2, #0]
 80052c6:	3201      	adds	r2, #1
 80052c8:	701a      	strb	r2, [r3, #0]
 80052ca:	187a      	adds	r2, r7, r1
 80052cc:	2320      	movs	r3, #32
 80052ce:	18fb      	adds	r3, r7, r3
 80052d0:	7812      	ldrb	r2, [r2, #0]
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d205      	bcs.n	80052e4 <send_at_connect_cmd+0x1b8>
    HAL_Delay(1000);
 80052d8:	23fa      	movs	r3, #250	; 0xfa
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	0018      	movs	r0, r3
 80052de:	f000 fbf1 	bl	8005ac4 <HAL_Delay>
    memset(buf, 0, sizeof(buf));
 80052e2:	e736      	b.n	8005152 <send_at_connect_cmd+0x26>
    if (++cmd_retries >= max_cmd_retries) break;
 80052e4:	46c0      	nop			; (mov r8, r8)
  }

  return false;
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	0018      	movs	r0, r3
 80052ea:	46bd      	mov	sp, r7
 80052ec:	b006      	add	sp, #24
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	2000045c 	.word	0x2000045c
 80052f4:	2000038c 	.word	0x2000038c
 80052f8:	0801300c 	.word	0x0801300c
 80052fc:	00001388 	.word	0x00001388
 8005300:	08013008 	.word	0x08013008

08005304 <strstrn>:


char *strstrn(const char *mainStr, const char *subStr, size_t mainStrSize)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b088      	sub	sp, #32
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
  char *s1, *s2;
  size_t i = 0;
 8005310:	2300      	movs	r3, #0
 8005312:	617b      	str	r3, [r7, #20]

  while (i < mainStrSize) { // Iterate over the main string
 8005314:	e02c      	b.n	8005370 <strstrn+0x6c>
    if (*mainStr == *subStr) { // search for the first character in substring
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	781a      	ldrb	r2, [r3, #0]
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	429a      	cmp	r2, r3
 8005320:	d120      	bne.n	8005364 <strstrn+0x60>
      // The first character of substring is matched.
      // Check if all characters of substring.
      s1 = mainStr;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	61fb      	str	r3, [r7, #28]
      s2 = subStr;
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	61bb      	str	r3, [r7, #24]

      while (*s1 && *s2) {
 800532a:	e00b      	b.n	8005344 <strstrn+0x40>
        if (*s1 != *s2) break; // not matched
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	781a      	ldrb	r2, [r3, #0]
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	781b      	ldrb	r3, [r3, #0]
 8005334:	429a      	cmp	r2, r3
 8005336:	d10e      	bne.n	8005356 <strstrn+0x52>
        s1++;
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	3301      	adds	r3, #1
 800533c:	61fb      	str	r3, [r7, #28]
        s2++;
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	3301      	adds	r3, #1
 8005342:	61bb      	str	r3, [r7, #24]
      while (*s1 && *s2) {
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d005      	beq.n	8005358 <strstrn+0x54>
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1eb      	bne.n	800532c <strstrn+0x28>
 8005354:	e000      	b.n	8005358 <strstrn+0x54>
        if (*s1 != *s2) break; // not matched
 8005356:	46c0      	nop			; (mov r8, r8)
      }

      if(*s2 == NULL) return mainStr; // we reached end of subStr
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d101      	bne.n	8005364 <strstrn+0x60>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	e00a      	b.n	800537a <strstrn+0x76>
    }

    mainStr++; // go to next element
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	3301      	adds	r3, #1
 8005368:	60fb      	str	r3, [r7, #12]
    i++;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	3301      	adds	r3, #1
 800536e:	617b      	str	r3, [r7, #20]
  while (i < mainStrSize) { // Iterate over the main string
 8005370:	697a      	ldr	r2, [r7, #20]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	429a      	cmp	r2, r3
 8005376:	d3ce      	bcc.n	8005316 <strstrn+0x12>
  }

  return NULL;
 8005378:	2300      	movs	r3, #0
}
 800537a:	0018      	movs	r0, r3
 800537c:	46bd      	mov	sp, r7
 800537e:	b008      	add	sp, #32
 8005380:	bd80      	pop	{r7, pc}
	...

08005384 <RED_LED_OFF>:
{
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
}

void RED_LED_OFF()
{
 8005384:	b580      	push	{r7, lr}
 8005386:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 8005388:	2380      	movs	r3, #128	; 0x80
 800538a:	021b      	lsls	r3, r3, #8
 800538c:	4803      	ldr	r0, [pc, #12]	; (800539c <RED_LED_OFF+0x18>)
 800538e:	2201      	movs	r2, #1
 8005390:	0019      	movs	r1, r3
 8005392:	f001 fb88 	bl	8006aa6 <HAL_GPIO_WritePin>
}
 8005396:	46c0      	nop			; (mov r8, r8)
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	50000800 	.word	0x50000800

080053a0 <GREEN_LED_OFF>:
{
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
}

void GREEN_LED_OFF()
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 80053a4:	2380      	movs	r3, #128	; 0x80
 80053a6:	0119      	lsls	r1, r3, #4
 80053a8:	23a0      	movs	r3, #160	; 0xa0
 80053aa:	05db      	lsls	r3, r3, #23
 80053ac:	2201      	movs	r2, #1
 80053ae:	0018      	movs	r0, r3
 80053b0:	f001 fb79 	bl	8006aa6 <HAL_GPIO_WritePin>
}
 80053b4:	46c0      	nop			; (mov r8, r8)
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
	...

080053bc <BLUE_LED_OFF>:
{
  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
}

void BLUE_LED_OFF()
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 80053c0:	2380      	movs	r3, #128	; 0x80
 80053c2:	01db      	lsls	r3, r3, #7
 80053c4:	4803      	ldr	r0, [pc, #12]	; (80053d4 <BLUE_LED_OFF+0x18>)
 80053c6:	2201      	movs	r2, #1
 80053c8:	0019      	movs	r1, r3
 80053ca:	f001 fb6c 	bl	8006aa6 <HAL_GPIO_WritePin>
}
 80053ce:	46c0      	nop			; (mov r8, r8)
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	50000800 	.word	0x50000800

080053d8 <BLINK_LED>:

void BLINK_LED(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint8_t times, uint32_t delay)
{
 80053d8:	b590      	push	{r4, r7, lr}
 80053da:	b087      	sub	sp, #28
 80053dc:	af00      	add	r7, sp, #0
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	0008      	movs	r0, r1
 80053e2:	0011      	movs	r1, r2
 80053e4:	607b      	str	r3, [r7, #4]
 80053e6:	230a      	movs	r3, #10
 80053e8:	18fb      	adds	r3, r7, r3
 80053ea:	1c02      	adds	r2, r0, #0
 80053ec:	801a      	strh	r2, [r3, #0]
 80053ee:	2309      	movs	r3, #9
 80053f0:	18fb      	adds	r3, r7, r3
 80053f2:	1c0a      	adds	r2, r1, #0
 80053f4:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < times; i++) {
 80053f6:	2317      	movs	r3, #23
 80053f8:	18fb      	adds	r3, r7, r3
 80053fa:	2200      	movs	r2, #0
 80053fc:	701a      	strb	r2, [r3, #0]
 80053fe:	e025      	b.n	800544c <BLINK_LED+0x74>
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8005400:	240a      	movs	r4, #10
 8005402:	193b      	adds	r3, r7, r4
 8005404:	8819      	ldrh	r1, [r3, #0]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	0018      	movs	r0, r3
 800540c:	f001 fb4b 	bl	8006aa6 <HAL_GPIO_WritePin>
    HAL_Delay(delay);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	0018      	movs	r0, r3
 8005414:	f000 fb56 	bl	8005ac4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8005418:	193b      	adds	r3, r7, r4
 800541a:	8819      	ldrh	r1, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2201      	movs	r2, #1
 8005420:	0018      	movs	r0, r3
 8005422:	f001 fb40 	bl	8006aa6 <HAL_GPIO_WritePin>
    if (i != times-1) HAL_Delay(delay);
 8005426:	2317      	movs	r3, #23
 8005428:	18fb      	adds	r3, r7, r3
 800542a:	781a      	ldrb	r2, [r3, #0]
 800542c:	2309      	movs	r3, #9
 800542e:	18fb      	adds	r3, r7, r3
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	3b01      	subs	r3, #1
 8005434:	429a      	cmp	r2, r3
 8005436:	d003      	beq.n	8005440 <BLINK_LED+0x68>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	0018      	movs	r0, r3
 800543c:	f000 fb42 	bl	8005ac4 <HAL_Delay>
  for (uint8_t i = 0; i < times; i++) {
 8005440:	2117      	movs	r1, #23
 8005442:	187b      	adds	r3, r7, r1
 8005444:	781a      	ldrb	r2, [r3, #0]
 8005446:	187b      	adds	r3, r7, r1
 8005448:	3201      	adds	r2, #1
 800544a:	701a      	strb	r2, [r3, #0]
 800544c:	2317      	movs	r3, #23
 800544e:	18fa      	adds	r2, r7, r3
 8005450:	2309      	movs	r3, #9
 8005452:	18fb      	adds	r3, r7, r3
 8005454:	7812      	ldrb	r2, [r2, #0]
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	429a      	cmp	r2, r3
 800545a:	d3d1      	bcc.n	8005400 <BLINK_LED+0x28>
  }
}
 800545c:	46c0      	nop			; (mov r8, r8)
 800545e:	46c0      	nop			; (mov r8, r8)
 8005460:	46bd      	mov	sp, r7
 8005462:	b007      	add	sp, #28
 8005464:	bd90      	pop	{r4, r7, pc}
	...

08005468 <convertUTCtoEET>:

void convertUTCtoEET(char *utcStr, char *eetStr)
{
 8005468:	b590      	push	{r4, r7, lr}
 800546a:	b089      	sub	sp, #36	; 0x24
 800546c:	af02      	add	r7, sp, #8
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  if (strlen(utcStr) != 10) { // If input string is not in the expected format
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	0018      	movs	r0, r3
 8005476:	f7fa fe51 	bl	800011c <strlen>
 800547a:	0003      	movs	r3, r0
 800547c:	2b0a      	cmp	r3, #10
 800547e:	d008      	beq.n	8005492 <convertUTCtoEET+0x2a>
    strcpy(eetStr, "00:00:00");
 8005480:	683a      	ldr	r2, [r7, #0]
 8005482:	4b1a      	ldr	r3, [pc, #104]	; (80054ec <convertUTCtoEET+0x84>)
 8005484:	0010      	movs	r0, r2
 8005486:	0019      	movs	r1, r3
 8005488:	2309      	movs	r3, #9
 800548a:	001a      	movs	r2, r3
 800548c:	f00a faf0 	bl	800fa70 <memcpy>
    return;
 8005490:	e028      	b.n	80054e4 <convertUTCtoEET+0x7c>
  }

  int hh, mm, ss;
  if (sscanf(utcStr, "%2d%2d%2d", &hh, &mm, &ss) != 3) { // Parse the UTC time
 8005492:	2310      	movs	r3, #16
 8005494:	18fc      	adds	r4, r7, r3
 8005496:	2314      	movs	r3, #20
 8005498:	18fa      	adds	r2, r7, r3
 800549a:	4915      	ldr	r1, [pc, #84]	; (80054f0 <convertUTCtoEET+0x88>)
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	230c      	movs	r3, #12
 80054a0:	18fb      	adds	r3, r7, r3
 80054a2:	9300      	str	r3, [sp, #0]
 80054a4:	0023      	movs	r3, r4
 80054a6:	f00a f92f 	bl	800f708 <siscanf>
 80054aa:	0003      	movs	r3, r0
 80054ac:	2b03      	cmp	r3, #3
 80054ae:	d008      	beq.n	80054c2 <convertUTCtoEET+0x5a>
    strcpy(eetStr, "00:00:00");
 80054b0:	683a      	ldr	r2, [r7, #0]
 80054b2:	4b0e      	ldr	r3, [pc, #56]	; (80054ec <convertUTCtoEET+0x84>)
 80054b4:	0010      	movs	r0, r2
 80054b6:	0019      	movs	r1, r3
 80054b8:	2309      	movs	r3, #9
 80054ba:	001a      	movs	r2, r3
 80054bc:	f00a fad8 	bl	800fa70 <memcpy>
    return;
 80054c0:	e010      	b.n	80054e4 <convertUTCtoEET+0x7c>
  }

  hh = (hh + 3) % 24; // Add 3 hours for the EET timezone
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	3303      	adds	r3, #3
 80054c6:	2118      	movs	r1, #24
 80054c8:	0018      	movs	r0, r3
 80054ca:	f7fa ffb3 	bl	8000434 <__aeabi_idivmod>
 80054ce:	000b      	movs	r3, r1
 80054d0:	617b      	str	r3, [r7, #20]
  sprintf(eetStr, "%02d:%02d:%02d", hh, mm, ss); // Format the EET time
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	693c      	ldr	r4, [r7, #16]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	4906      	ldr	r1, [pc, #24]	; (80054f4 <convertUTCtoEET+0x8c>)
 80054da:	6838      	ldr	r0, [r7, #0]
 80054dc:	9300      	str	r3, [sp, #0]
 80054de:	0023      	movs	r3, r4
 80054e0:	f00a f8f2 	bl	800f6c8 <siprintf>
}
 80054e4:	46bd      	mov	sp, r7
 80054e6:	b007      	add	sp, #28
 80054e8:	bd90      	pop	{r4, r7, pc}
 80054ea:	46c0      	nop			; (mov r8, r8)
 80054ec:	08013014 	.word	0x08013014
 80054f0:	08013020 	.word	0x08013020
 80054f4:	0801302c 	.word	0x0801302c

080054f8 <formatDate>:

void formatDate(char *date, char *formattedDate)
{
 80054f8:	b590      	push	{r4, r7, lr}
 80054fa:	b089      	sub	sp, #36	; 0x24
 80054fc:	af02      	add	r7, sp, #8
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  if (strlen(date) != 6) {
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	0018      	movs	r0, r3
 8005506:	f7fa fe09 	bl	800011c <strlen>
 800550a:	0003      	movs	r3, r0
 800550c:	2b06      	cmp	r3, #6
 800550e:	d008      	beq.n	8005522 <formatDate+0x2a>
    strcpy(formattedDate, "0000-00-00");
 8005510:	683a      	ldr	r2, [r7, #0]
 8005512:	4b19      	ldr	r3, [pc, #100]	; (8005578 <formatDate+0x80>)
 8005514:	0010      	movs	r0, r2
 8005516:	0019      	movs	r1, r3
 8005518:	230b      	movs	r3, #11
 800551a:	001a      	movs	r2, r3
 800551c:	f00a faa8 	bl	800fa70 <memcpy>
    return;
 8005520:	e026      	b.n	8005570 <formatDate+0x78>
  }

  int y, m, d;
  if (sscanf(date, "%2d%2d%2d", &d, &m, &y) != 3) {
 8005522:	2310      	movs	r3, #16
 8005524:	18fc      	adds	r4, r7, r3
 8005526:	230c      	movs	r3, #12
 8005528:	18fa      	adds	r2, r7, r3
 800552a:	4914      	ldr	r1, [pc, #80]	; (800557c <formatDate+0x84>)
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	2314      	movs	r3, #20
 8005530:	18fb      	adds	r3, r7, r3
 8005532:	9300      	str	r3, [sp, #0]
 8005534:	0023      	movs	r3, r4
 8005536:	f00a f8e7 	bl	800f708 <siscanf>
 800553a:	0003      	movs	r3, r0
 800553c:	2b03      	cmp	r3, #3
 800553e:	d008      	beq.n	8005552 <formatDate+0x5a>
    strcpy(formattedDate, "0000-00-00");
 8005540:	683a      	ldr	r2, [r7, #0]
 8005542:	4b0d      	ldr	r3, [pc, #52]	; (8005578 <formatDate+0x80>)
 8005544:	0010      	movs	r0, r2
 8005546:	0019      	movs	r1, r3
 8005548:	230b      	movs	r3, #11
 800554a:	001a      	movs	r2, r3
 800554c:	f00a fa90 	bl	800fa70 <memcpy>
    return;
 8005550:	e00e      	b.n	8005570 <formatDate+0x78>
  }

  y += 2000;
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	22fa      	movs	r2, #250	; 0xfa
 8005556:	00d2      	lsls	r2, r2, #3
 8005558:	4694      	mov	ip, r2
 800555a:	4463      	add	r3, ip
 800555c:	617b      	str	r3, [r7, #20]
  sprintf(formattedDate, "%04d-%02d-%02d", y, m, d);
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	693c      	ldr	r4, [r7, #16]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	4906      	ldr	r1, [pc, #24]	; (8005580 <formatDate+0x88>)
 8005566:	6838      	ldr	r0, [r7, #0]
 8005568:	9300      	str	r3, [sp, #0]
 800556a:	0023      	movs	r3, r4
 800556c:	f00a f8ac 	bl	800f6c8 <siprintf>
}
 8005570:	46bd      	mov	sp, r7
 8005572:	b007      	add	sp, #28
 8005574:	bd90      	pop	{r4, r7, pc}
 8005576:	46c0      	nop			; (mov r8, r8)
 8005578:	0801303c 	.word	0x0801303c
 800557c:	08013020 	.word	0x08013020
 8005580:	08013048 	.word	0x08013048

08005584 <valid_number>:

int valid_number(char *str)
{
 8005584:	b590      	push	{r4, r7, lr}
 8005586:	b087      	sub	sp, #28
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
    int i = 0, j = strlen(str) - 1;
 800558c:	2300      	movs	r3, #0
 800558e:	617b      	str	r3, [r7, #20]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	0018      	movs	r0, r3
 8005594:	f7fa fdc2 	bl	800011c <strlen>
 8005598:	0003      	movs	r3, r0
 800559a:	3b01      	subs	r3, #1
 800559c:	613b      	str	r3, [r7, #16]

    // Handling whitespaces
    while (i < strlen(str) && str[i] == ' ')
 800559e:	e002      	b.n	80055a6 <valid_number+0x22>
        i++;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	3301      	adds	r3, #1
 80055a4:	617b      	str	r3, [r7, #20]
    while (i < strlen(str) && str[i] == ' ')
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	0018      	movs	r0, r3
 80055aa:	f7fa fdb7 	bl	800011c <strlen>
 80055ae:	0002      	movs	r2, r0
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d909      	bls.n	80055ca <valid_number+0x46>
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	18d3      	adds	r3, r2, r3
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	2b20      	cmp	r3, #32
 80055c0:	d0ee      	beq.n	80055a0 <valid_number+0x1c>
    while (j >= 0 && str[j] == ' ')
 80055c2:	e002      	b.n	80055ca <valid_number+0x46>
        j--;
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	3b01      	subs	r3, #1
 80055c8:	613b      	str	r3, [r7, #16]
    while (j >= 0 && str[j] == ' ')
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	db05      	blt.n	80055dc <valid_number+0x58>
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	18d3      	adds	r3, r2, r3
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	2b20      	cmp	r3, #32
 80055da:	d0f3      	beq.n	80055c4 <valid_number+0x40>

    if (i > j)
 80055dc:	697a      	ldr	r2, [r7, #20]
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	dd01      	ble.n	80055e8 <valid_number+0x64>
        return 0;
 80055e4:	2300      	movs	r3, #0
 80055e6:	e0d1      	b.n	800578c <valid_number+0x208>

    // if string is of length 1 and the only
    // character is not a digit
    if (i == j && !(str[i] >= '0' && str[i] <= '9'))
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d10d      	bne.n	800560c <valid_number+0x88>
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	18d3      	adds	r3, r2, r3
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	2b2f      	cmp	r3, #47	; 0x2f
 80055fa:	d905      	bls.n	8005608 <valid_number+0x84>
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	18d3      	adds	r3, r2, r3
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	2b39      	cmp	r3, #57	; 0x39
 8005606:	d901      	bls.n	800560c <valid_number+0x88>
        return 0;
 8005608:	2300      	movs	r3, #0
 800560a:	e0bf      	b.n	800578c <valid_number+0x208>

    // If the 1st char is not '+', '-', '.' or digit
    if (str[i] != '.' && str[i] != '+'
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	18d3      	adds	r3, r2, r3
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	2b2e      	cmp	r3, #46	; 0x2e
 8005616:	d019      	beq.n	800564c <valid_number+0xc8>
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	18d3      	adds	r3, r2, r3
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	2b2b      	cmp	r3, #43	; 0x2b
 8005622:	d013      	beq.n	800564c <valid_number+0xc8>
        && str[i] != '-' && !(str[i] >= '0' && str[i] <= '9'))
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	18d3      	adds	r3, r2, r3
 800562a:	781b      	ldrb	r3, [r3, #0]
 800562c:	2b2d      	cmp	r3, #45	; 0x2d
 800562e:	d00d      	beq.n	800564c <valid_number+0xc8>
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	18d3      	adds	r3, r2, r3
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	2b2f      	cmp	r3, #47	; 0x2f
 800563a:	d905      	bls.n	8005648 <valid_number+0xc4>
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	18d3      	adds	r3, r2, r3
 8005642:	781b      	ldrb	r3, [r3, #0]
 8005644:	2b39      	cmp	r3, #57	; 0x39
 8005646:	d901      	bls.n	800564c <valid_number+0xc8>
        return 0;
 8005648:	2300      	movs	r3, #0
 800564a:	e09f      	b.n	800578c <valid_number+0x208>

    // To check if a '.' or 'e' is found in given
    // string. We use this flag to make sure that
    // either of them appear only once.
    bool flagDotOrE = false;
 800564c:	230f      	movs	r3, #15
 800564e:	18fb      	adds	r3, r7, r3
 8005650:	2200      	movs	r2, #0
 8005652:	701a      	strb	r2, [r3, #0]

    for (i; i <= j; i++) {
 8005654:	e094      	b.n	8005780 <valid_number+0x1fc>
        // If any of the char does not belong to
        // {digit, +, -, ., e}
        if (str[i] != 'e' && str[i] != '.'
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	18d3      	adds	r3, r2, r3
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	2b65      	cmp	r3, #101	; 0x65
 8005660:	d01f      	beq.n	80056a2 <valid_number+0x11e>
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	18d3      	adds	r3, r2, r3
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	2b2e      	cmp	r3, #46	; 0x2e
 800566c:	d019      	beq.n	80056a2 <valid_number+0x11e>
            && str[i] != '+' && str[i] != '-'
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	18d3      	adds	r3, r2, r3
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	2b2b      	cmp	r3, #43	; 0x2b
 8005678:	d013      	beq.n	80056a2 <valid_number+0x11e>
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	18d3      	adds	r3, r2, r3
 8005680:	781b      	ldrb	r3, [r3, #0]
 8005682:	2b2d      	cmp	r3, #45	; 0x2d
 8005684:	d00d      	beq.n	80056a2 <valid_number+0x11e>
            && !(str[i] >= '0' && str[i] <= '9'))
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	18d3      	adds	r3, r2, r3
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	2b2f      	cmp	r3, #47	; 0x2f
 8005690:	d905      	bls.n	800569e <valid_number+0x11a>
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	18d3      	adds	r3, r2, r3
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	2b39      	cmp	r3, #57	; 0x39
 800569c:	d901      	bls.n	80056a2 <valid_number+0x11e>
            return 0;
 800569e:	2300      	movs	r3, #0
 80056a0:	e074      	b.n	800578c <valid_number+0x208>

        if (str[i] == '.') {
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	18d3      	adds	r3, r2, r3
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	2b2e      	cmp	r3, #46	; 0x2e
 80056ac:	d122      	bne.n	80056f4 <valid_number+0x170>
            // checks if the char 'e' has already
            // occurred before '.' If yes, return 0.
            if (flagDotOrE == true)
 80056ae:	230f      	movs	r3, #15
 80056b0:	18fb      	adds	r3, r7, r3
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d001      	beq.n	80056bc <valid_number+0x138>
                return 0;
 80056b8:	2300      	movs	r3, #0
 80056ba:	e067      	b.n	800578c <valid_number+0x208>

            // If '.' is the last character.
            if (i + 1 > strlen(str))
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	3301      	adds	r3, #1
 80056c0:	001c      	movs	r4, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	0018      	movs	r0, r3
 80056c6:	f7fa fd29 	bl	800011c <strlen>
 80056ca:	0003      	movs	r3, r0
 80056cc:	429c      	cmp	r4, r3
 80056ce:	d901      	bls.n	80056d4 <valid_number+0x150>
                return 0;
 80056d0:	2300      	movs	r3, #0
 80056d2:	e05b      	b.n	800578c <valid_number+0x208>

            // if '.' is not followed by a digit.
            if (!(str[i + 1] >= '0' && str[i + 1] <= '9'))
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	3301      	adds	r3, #1
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	18d3      	adds	r3, r2, r3
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	2b2f      	cmp	r3, #47	; 0x2f
 80056e0:	d906      	bls.n	80056f0 <valid_number+0x16c>
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	3301      	adds	r3, #1
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	18d3      	adds	r3, r2, r3
 80056ea:	781b      	ldrb	r3, [r3, #0]
 80056ec:	2b39      	cmp	r3, #57	; 0x39
 80056ee:	d944      	bls.n	800577a <valid_number+0x1f6>
                return 0;
 80056f0:	2300      	movs	r3, #0
 80056f2:	e04b      	b.n	800578c <valid_number+0x208>
        }

        else if (str[i] == 'e') {
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	18d3      	adds	r3, r2, r3
 80056fa:	781b      	ldrb	r3, [r3, #0]
 80056fc:	2b65      	cmp	r3, #101	; 0x65
 80056fe:	d13c      	bne.n	800577a <valid_number+0x1f6>
            // set flagDotOrE = 1 when e is encountered.
            flagDotOrE = true;
 8005700:	230f      	movs	r3, #15
 8005702:	18fb      	adds	r3, r7, r3
 8005704:	2201      	movs	r2, #1
 8005706:	701a      	strb	r2, [r3, #0]

            // if there is no digit before 'e'.
            if (!(str[i - 1] >= '0' && str[i - 1] <= '9'))
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	3b01      	subs	r3, #1
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	18d3      	adds	r3, r2, r3
 8005710:	781b      	ldrb	r3, [r3, #0]
 8005712:	2b2f      	cmp	r3, #47	; 0x2f
 8005714:	d906      	bls.n	8005724 <valid_number+0x1a0>
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	3b01      	subs	r3, #1
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	18d3      	adds	r3, r2, r3
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	2b39      	cmp	r3, #57	; 0x39
 8005722:	d901      	bls.n	8005728 <valid_number+0x1a4>
                return 0;
 8005724:	2300      	movs	r3, #0
 8005726:	e031      	b.n	800578c <valid_number+0x208>

            // If 'e' is the last Character
            if (i + 1 > strlen(str))
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	3301      	adds	r3, #1
 800572c:	001c      	movs	r4, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	0018      	movs	r0, r3
 8005732:	f7fa fcf3 	bl	800011c <strlen>
 8005736:	0003      	movs	r3, r0
 8005738:	429c      	cmp	r4, r3
 800573a:	d901      	bls.n	8005740 <valid_number+0x1bc>
                return 0;
 800573c:	2300      	movs	r3, #0
 800573e:	e025      	b.n	800578c <valid_number+0x208>

            // if e is not followed either by
            // '+', '-' or a digit
            if (str[i + 1] != '+' && str[i + 1] != '-'
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	3301      	adds	r3, #1
 8005744:	687a      	ldr	r2, [r7, #4]
 8005746:	18d3      	adds	r3, r2, r3
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	2b2b      	cmp	r3, #43	; 0x2b
 800574c:	d015      	beq.n	800577a <valid_number+0x1f6>
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	3301      	adds	r3, #1
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	18d3      	adds	r3, r2, r3
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	2b2d      	cmp	r3, #45	; 0x2d
 800575a:	d00e      	beq.n	800577a <valid_number+0x1f6>
                && (str[i + 1] >= '0' && str[i] <= '9'))
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	3301      	adds	r3, #1
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	18d3      	adds	r3, r2, r3
 8005764:	781b      	ldrb	r3, [r3, #0]
 8005766:	2b2f      	cmp	r3, #47	; 0x2f
 8005768:	d907      	bls.n	800577a <valid_number+0x1f6>
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	18d3      	adds	r3, r2, r3
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	2b39      	cmp	r3, #57	; 0x39
 8005774:	d801      	bhi.n	800577a <valid_number+0x1f6>
                return 0;
 8005776:	2300      	movs	r3, #0
 8005778:	e008      	b.n	800578c <valid_number+0x208>
    for (i; i <= j; i++) {
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	3301      	adds	r3, #1
 800577e:	617b      	str	r3, [r7, #20]
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	429a      	cmp	r2, r3
 8005786:	dc00      	bgt.n	800578a <valid_number+0x206>
 8005788:	e765      	b.n	8005656 <valid_number+0xd2>
        }
    }

    /* If the string skips all above cases, then
    it is numeric*/
    return 1;
 800578a:	2301      	movs	r3, #1
}
 800578c:	0018      	movs	r0, r3
 800578e:	46bd      	mov	sp, r7
 8005790:	b007      	add	sp, #28
 8005792:	bd90      	pop	{r4, r7, pc}

08005794 <convertToDecimalDegrees>:

float convertToDecimalDegrees(const char *latLon, char direction)
{
 8005794:	b5b0      	push	{r4, r5, r7, lr}
 8005796:	b088      	sub	sp, #32
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	000a      	movs	r2, r1
 800579e:	1cfb      	adds	r3, r7, #3
 80057a0:	701a      	strb	r2, [r3, #0]
  char deg[4] = {0};
 80057a2:	240c      	movs	r4, #12
 80057a4:	193b      	adds	r3, r7, r4
 80057a6:	2200      	movs	r2, #0
 80057a8:	601a      	str	r2, [r3, #0]
  char *dot, *min;
  int len;
  float dec = 0;
 80057aa:	2300      	movs	r3, #0
 80057ac:	61fb      	str	r3, [r7, #28]

  if ((dot = strchr(latLon, '.'))) { /* if decimal point was found */
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	212e      	movs	r1, #46	; 0x2e
 80057b2:	0018      	movs	r0, r3
 80057b4:	f00a f833 	bl	800f81e <strchr>
 80057b8:	0003      	movs	r3, r0
 80057ba:	61bb      	str	r3, [r7, #24]
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d035      	beq.n	800582e <convertToDecimalDegrees+0x9a>
    min = dot - 2; /* mark the start of minutes 2 chars back */
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	3b02      	subs	r3, #2
 80057c6:	617b      	str	r3, [r7, #20]
    len = min - latLon; /* find the length of degrees */
 80057c8:	697a      	ldr	r2, [r7, #20]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	613b      	str	r3, [r7, #16]
    strncpy(deg, latLon, len); /* copy the degree string to allow conversion to float */
 80057d0:	693a      	ldr	r2, [r7, #16]
 80057d2:	6879      	ldr	r1, [r7, #4]
 80057d4:	193b      	adds	r3, r7, r4
 80057d6:	0018      	movs	r0, r3
 80057d8:	f00a f840 	bl	800f85c <strncpy>

    dec = atof(deg) + atof(min) / 60; /* convert to float */
 80057dc:	193b      	adds	r3, r7, r4
 80057de:	0018      	movs	r0, r3
 80057e0:	f008 f954 	bl	800da8c <atof>
 80057e4:	0004      	movs	r4, r0
 80057e6:	000d      	movs	r5, r1
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	0018      	movs	r0, r3
 80057ec:	f008 f94e 	bl	800da8c <atof>
 80057f0:	2200      	movs	r2, #0
 80057f2:	4b11      	ldr	r3, [pc, #68]	; (8005838 <convertToDecimalDegrees+0xa4>)
 80057f4:	f7fb ff38 	bl	8001668 <__aeabi_ddiv>
 80057f8:	0002      	movs	r2, r0
 80057fa:	000b      	movs	r3, r1
 80057fc:	0020      	movs	r0, r4
 80057fe:	0029      	movs	r1, r5
 8005800:	f7fb fbd2 	bl	8000fa8 <__aeabi_dadd>
 8005804:	0002      	movs	r2, r0
 8005806:	000b      	movs	r3, r1
 8005808:	0010      	movs	r0, r2
 800580a:	0019      	movs	r1, r3
 800580c:	f7fd fa5c 	bl	8002cc8 <__aeabi_d2f>
 8005810:	1c03      	adds	r3, r0, #0
 8005812:	61fb      	str	r3, [r7, #28]
    if (direction == 'S' || direction == 'W') dec *= -1;
 8005814:	1cfb      	adds	r3, r7, #3
 8005816:	781b      	ldrb	r3, [r3, #0]
 8005818:	2b53      	cmp	r3, #83	; 0x53
 800581a:	d003      	beq.n	8005824 <convertToDecimalDegrees+0x90>
 800581c:	1cfb      	adds	r3, r7, #3
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	2b57      	cmp	r3, #87	; 0x57
 8005822:	d104      	bne.n	800582e <convertToDecimalDegrees+0x9a>
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	2280      	movs	r2, #128	; 0x80
 8005828:	0612      	lsls	r2, r2, #24
 800582a:	4053      	eors	r3, r2
 800582c:	61fb      	str	r3, [r7, #28]
  }

  return dec;
 800582e:	69fb      	ldr	r3, [r7, #28]
}
 8005830:	1c18      	adds	r0, r3, #0
 8005832:	46bd      	mov	sp, r7
 8005834:	b008      	add	sp, #32
 8005836:	bdb0      	pop	{r4, r5, r7, pc}
 8005838:	404e0000 	.word	0x404e0000

0800583c <buck_boost_enable>:

void buck_boost_enable()
{
 800583c:	b580      	push	{r7, lr}
 800583e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(FPWM_EN_GPIO_Port, FPWM_EN_Pin, GPIO_PIN_SET);
 8005840:	4b07      	ldr	r3, [pc, #28]	; (8005860 <buck_boost_enable+0x24>)
 8005842:	2201      	movs	r2, #1
 8005844:	2110      	movs	r1, #16
 8005846:	0018      	movs	r0, r3
 8005848:	f001 f92d 	bl	8006aa6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BUCK_BOOST_EN_GPIO_Port, BUCK_BOOST_EN_Pin, GPIO_PIN_SET);
 800584c:	4b04      	ldr	r3, [pc, #16]	; (8005860 <buck_boost_enable+0x24>)
 800584e:	2201      	movs	r2, #1
 8005850:	2120      	movs	r1, #32
 8005852:	0018      	movs	r0, r3
 8005854:	f001 f927 	bl	8006aa6 <HAL_GPIO_WritePin>
}
 8005858:	46c0      	nop			; (mov r8, r8)
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	46c0      	nop			; (mov r8, r8)
 8005860:	50000400 	.word	0x50000400

08005864 <buck_boost_disable>:

void buck_boost_disable()
{
 8005864:	b580      	push	{r7, lr}
 8005866:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(FPWM_EN_GPIO_Port, FPWM_EN_Pin, GPIO_PIN_RESET);
 8005868:	4b07      	ldr	r3, [pc, #28]	; (8005888 <buck_boost_disable+0x24>)
 800586a:	2200      	movs	r2, #0
 800586c:	2110      	movs	r1, #16
 800586e:	0018      	movs	r0, r3
 8005870:	f001 f919 	bl	8006aa6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BUCK_BOOST_EN_GPIO_Port, BUCK_BOOST_EN_Pin, GPIO_PIN_RESET);
 8005874:	4b04      	ldr	r3, [pc, #16]	; (8005888 <buck_boost_disable+0x24>)
 8005876:	2200      	movs	r2, #0
 8005878:	2120      	movs	r1, #32
 800587a:	0018      	movs	r0, r3
 800587c:	f001 f913 	bl	8006aa6 <HAL_GPIO_WritePin>
}
 8005880:	46c0      	nop			; (mov r8, r8)
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	46c0      	nop			; (mov r8, r8)
 8005888:	50000400 	.word	0x50000400

0800588c <I2C_ReadMultiple>:

HAL_StatusTypeDef I2C_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 800588c:	b590      	push	{r4, r7, lr}
 800588e:	b087      	sub	sp, #28
 8005890:	af04      	add	r7, sp, #16
 8005892:	0004      	movs	r4, r0
 8005894:	0008      	movs	r0, r1
 8005896:	603a      	str	r2, [r7, #0]
 8005898:	0019      	movs	r1, r3
 800589a:	1dfb      	adds	r3, r7, #7
 800589c:	1c22      	adds	r2, r4, #0
 800589e:	701a      	strb	r2, [r3, #0]
 80058a0:	1dbb      	adds	r3, r7, #6
 80058a2:	1c02      	adds	r2, r0, #0
 80058a4:	701a      	strb	r2, [r3, #0]
 80058a6:	1d3b      	adds	r3, r7, #4
 80058a8:	1c0a      	adds	r2, r1, #0
 80058aa:	801a      	strh	r2, [r3, #0]
  return HAL_I2C_Mem_Read(&hi2c1, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length, 1000);
 80058ac:	1dfb      	adds	r3, r7, #7
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	b299      	uxth	r1, r3
 80058b2:	1dbb      	adds	r3, r7, #6
 80058b4:	781b      	ldrb	r3, [r3, #0]
 80058b6:	b29a      	uxth	r2, r3
 80058b8:	4808      	ldr	r0, [pc, #32]	; (80058dc <I2C_ReadMultiple+0x50>)
 80058ba:	23fa      	movs	r3, #250	; 0xfa
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	9302      	str	r3, [sp, #8]
 80058c0:	1d3b      	adds	r3, r7, #4
 80058c2:	881b      	ldrh	r3, [r3, #0]
 80058c4:	9301      	str	r3, [sp, #4]
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	2301      	movs	r3, #1
 80058cc:	f001 fae8 	bl	8006ea0 <HAL_I2C_Mem_Read>
 80058d0:	0003      	movs	r3, r0
}
 80058d2:	0018      	movs	r0, r3
 80058d4:	46bd      	mov	sp, r7
 80058d6:	b003      	add	sp, #12
 80058d8:	bd90      	pop	{r4, r7, pc}
 80058da:	46c0      	nop			; (mov r8, r8)
 80058dc:	200002a0 	.word	0x200002a0

080058e0 <I2C_Write>:

void I2C_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80058e0:	b590      	push	{r4, r7, lr}
 80058e2:	b087      	sub	sp, #28
 80058e4:	af04      	add	r7, sp, #16
 80058e6:	0004      	movs	r4, r0
 80058e8:	0008      	movs	r0, r1
 80058ea:	0011      	movs	r1, r2
 80058ec:	1dfb      	adds	r3, r7, #7
 80058ee:	1c22      	adds	r2, r4, #0
 80058f0:	701a      	strb	r2, [r3, #0]
 80058f2:	1dbb      	adds	r3, r7, #6
 80058f4:	1c02      	adds	r2, r0, #0
 80058f6:	701a      	strb	r2, [r3, #0]
 80058f8:	1d7b      	adds	r3, r7, #5
 80058fa:	1c0a      	adds	r2, r1, #0
 80058fc:	701a      	strb	r2, [r3, #0]
  HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&Value, 1, 1000);
 80058fe:	1dfb      	adds	r3, r7, #7
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	b299      	uxth	r1, r3
 8005904:	1dbb      	adds	r3, r7, #6
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	b29a      	uxth	r2, r3
 800590a:	4807      	ldr	r0, [pc, #28]	; (8005928 <I2C_Write+0x48>)
 800590c:	23fa      	movs	r3, #250	; 0xfa
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	9302      	str	r3, [sp, #8]
 8005912:	2301      	movs	r3, #1
 8005914:	9301      	str	r3, [sp, #4]
 8005916:	1d7b      	adds	r3, r7, #5
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	2301      	movs	r3, #1
 800591c:	f001 f992 	bl	8006c44 <HAL_I2C_Mem_Write>
}
 8005920:	46c0      	nop			; (mov r8, r8)
 8005922:	46bd      	mov	sp, r7
 8005924:	b003      	add	sp, #12
 8005926:	bd90      	pop	{r4, r7, pc}
 8005928:	200002a0 	.word	0x200002a0

0800592c <getBatteryVoltage>:

float getBatteryVoltage()
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc);
 8005932:	4b13      	ldr	r3, [pc, #76]	; (8005980 <getBatteryVoltage+0x54>)
 8005934:	0018      	movs	r0, r3
 8005936:	f000 fa79 	bl	8005e2c <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc, ADC_TIMEOUT);
 800593a:	4b11      	ldr	r3, [pc, #68]	; (8005980 <getBatteryVoltage+0x54>)
 800593c:	2164      	movs	r1, #100	; 0x64
 800593e:	0018      	movs	r0, r3
 8005940:	f000 fac8 	bl	8005ed4 <HAL_ADC_PollForConversion>
  uint32_t raw = HAL_ADC_GetValue(&hadc);
 8005944:	4b0e      	ldr	r3, [pc, #56]	; (8005980 <getBatteryVoltage+0x54>)
 8005946:	0018      	movs	r0, r3
 8005948:	f000 fb60 	bl	800600c <HAL_ADC_GetValue>
 800594c:	0003      	movs	r3, r0
 800594e:	607b      	str	r3, [r7, #4]
  return (float)raw/4095.f * 3.3f * 1.28f;
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f7fb fae1 	bl	8000f18 <__aeabi_ui2f>
 8005956:	1c03      	adds	r3, r0, #0
 8005958:	490a      	ldr	r1, [pc, #40]	; (8005984 <getBatteryVoltage+0x58>)
 800595a:	1c18      	adds	r0, r3, #0
 800595c:	f7fa ff72 	bl	8000844 <__aeabi_fdiv>
 8005960:	1c03      	adds	r3, r0, #0
 8005962:	4909      	ldr	r1, [pc, #36]	; (8005988 <getBatteryVoltage+0x5c>)
 8005964:	1c18      	adds	r0, r3, #0
 8005966:	f7fb f937 	bl	8000bd8 <__aeabi_fmul>
 800596a:	1c03      	adds	r3, r0, #0
 800596c:	4907      	ldr	r1, [pc, #28]	; (800598c <getBatteryVoltage+0x60>)
 800596e:	1c18      	adds	r0, r3, #0
 8005970:	f7fb f932 	bl	8000bd8 <__aeabi_fmul>
 8005974:	1c03      	adds	r3, r0, #0
}
 8005976:	1c18      	adds	r0, r3, #0
 8005978:	46bd      	mov	sp, r7
 800597a:	b002      	add	sp, #8
 800597c:	bd80      	pop	{r7, pc}
 800597e:	46c0      	nop			; (mov r8, r8)
 8005980:	20000244 	.word	0x20000244
 8005984:	457ff000 	.word	0x457ff000
 8005988:	40533333 	.word	0x40533333
 800598c:	3fa3d70a 	.word	0x3fa3d70a

08005990 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8005990:	480d      	ldr	r0, [pc, #52]	; (80059c8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8005992:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005994:	f7ff faa2 	bl	8004edc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005998:	480c      	ldr	r0, [pc, #48]	; (80059cc <LoopForever+0x6>)
  ldr r1, =_edata
 800599a:	490d      	ldr	r1, [pc, #52]	; (80059d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800599c:	4a0d      	ldr	r2, [pc, #52]	; (80059d4 <LoopForever+0xe>)
  movs r3, #0
 800599e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80059a0:	e002      	b.n	80059a8 <LoopCopyDataInit>

080059a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80059a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80059a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80059a6:	3304      	adds	r3, #4

080059a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80059a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80059aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80059ac:	d3f9      	bcc.n	80059a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80059ae:	4a0a      	ldr	r2, [pc, #40]	; (80059d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80059b0:	4c0a      	ldr	r4, [pc, #40]	; (80059dc <LoopForever+0x16>)
  movs r3, #0
 80059b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80059b4:	e001      	b.n	80059ba <LoopFillZerobss>

080059b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80059b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059b8:	3204      	adds	r2, #4

080059ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80059ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80059bc:	d3fb      	bcc.n	80059b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80059be:	f00a f81d 	bl	800f9fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059c2:	f7fe fc4f 	bl	8004264 <main>

080059c6 <LoopForever>:

LoopForever:
    b LoopForever
 80059c6:	e7fe      	b.n	80059c6 <LoopForever>
   ldr   r0, =_estack
 80059c8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80059cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80059d0:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 80059d4:	08013b58 	.word	0x08013b58
  ldr r2, =_sbss
 80059d8:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80059dc:	20004824 	.word	0x20004824

080059e0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80059e0:	e7fe      	b.n	80059e0 <ADC1_COMP_IRQHandler>
	...

080059e4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80059ea:	1dfb      	adds	r3, r7, #7
 80059ec:	2200      	movs	r2, #0
 80059ee:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80059f0:	4b0b      	ldr	r3, [pc, #44]	; (8005a20 <HAL_Init+0x3c>)
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	4b0a      	ldr	r3, [pc, #40]	; (8005a20 <HAL_Init+0x3c>)
 80059f6:	2140      	movs	r1, #64	; 0x40
 80059f8:	430a      	orrs	r2, r1
 80059fa:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80059fc:	2003      	movs	r0, #3
 80059fe:	f000 f811 	bl	8005a24 <HAL_InitTick>
 8005a02:	1e03      	subs	r3, r0, #0
 8005a04:	d003      	beq.n	8005a0e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8005a06:	1dfb      	adds	r3, r7, #7
 8005a08:	2201      	movs	r2, #1
 8005a0a:	701a      	strb	r2, [r3, #0]
 8005a0c:	e001      	b.n	8005a12 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005a0e:	f7fe ffd9 	bl	80049c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005a12:	1dfb      	adds	r3, r7, #7
 8005a14:	781b      	ldrb	r3, [r3, #0]
}
 8005a16:	0018      	movs	r0, r3
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	b002      	add	sp, #8
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	46c0      	nop			; (mov r8, r8)
 8005a20:	40022000 	.word	0x40022000

08005a24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a24:	b590      	push	{r4, r7, lr}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005a2c:	4b14      	ldr	r3, [pc, #80]	; (8005a80 <HAL_InitTick+0x5c>)
 8005a2e:	681c      	ldr	r4, [r3, #0]
 8005a30:	4b14      	ldr	r3, [pc, #80]	; (8005a84 <HAL_InitTick+0x60>)
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	0019      	movs	r1, r3
 8005a36:	23fa      	movs	r3, #250	; 0xfa
 8005a38:	0098      	lsls	r0, r3, #2
 8005a3a:	f7fa fb8b 	bl	8000154 <__udivsi3>
 8005a3e:	0003      	movs	r3, r0
 8005a40:	0019      	movs	r1, r3
 8005a42:	0020      	movs	r0, r4
 8005a44:	f7fa fb86 	bl	8000154 <__udivsi3>
 8005a48:	0003      	movs	r3, r0
 8005a4a:	0018      	movs	r0, r3
 8005a4c:	f000 fcc9 	bl	80063e2 <HAL_SYSTICK_Config>
 8005a50:	1e03      	subs	r3, r0, #0
 8005a52:	d001      	beq.n	8005a58 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e00f      	b.n	8005a78 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b03      	cmp	r3, #3
 8005a5c:	d80b      	bhi.n	8005a76 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	2301      	movs	r3, #1
 8005a62:	425b      	negs	r3, r3
 8005a64:	2200      	movs	r2, #0
 8005a66:	0018      	movs	r0, r3
 8005a68:	f000 fc96 	bl	8006398 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005a6c:	4b06      	ldr	r3, [pc, #24]	; (8005a88 <HAL_InitTick+0x64>)
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005a72:	2300      	movs	r3, #0
 8005a74:	e000      	b.n	8005a78 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
}
 8005a78:	0018      	movs	r0, r3
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	b003      	add	sp, #12
 8005a7e:	bd90      	pop	{r4, r7, pc}
 8005a80:	20000038 	.word	0x20000038
 8005a84:	20000040 	.word	0x20000040
 8005a88:	2000003c 	.word	0x2000003c

08005a8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a90:	4b05      	ldr	r3, [pc, #20]	; (8005aa8 <HAL_IncTick+0x1c>)
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	001a      	movs	r2, r3
 8005a96:	4b05      	ldr	r3, [pc, #20]	; (8005aac <HAL_IncTick+0x20>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	18d2      	adds	r2, r2, r3
 8005a9c:	4b03      	ldr	r3, [pc, #12]	; (8005aac <HAL_IncTick+0x20>)
 8005a9e:	601a      	str	r2, [r3, #0]
}
 8005aa0:	46c0      	nop			; (mov r8, r8)
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	46c0      	nop			; (mov r8, r8)
 8005aa8:	20000040 	.word	0x20000040
 8005aac:	20004498 	.word	0x20004498

08005ab0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	af00      	add	r7, sp, #0
  return uwTick;
 8005ab4:	4b02      	ldr	r3, [pc, #8]	; (8005ac0 <HAL_GetTick+0x10>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
}
 8005ab8:	0018      	movs	r0, r3
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	46c0      	nop			; (mov r8, r8)
 8005ac0:	20004498 	.word	0x20004498

08005ac4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005acc:	f7ff fff0 	bl	8005ab0 <HAL_GetTick>
 8005ad0:	0003      	movs	r3, r0
 8005ad2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	3301      	adds	r3, #1
 8005adc:	d005      	beq.n	8005aea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ade:	4b0a      	ldr	r3, [pc, #40]	; (8005b08 <HAL_Delay+0x44>)
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	001a      	movs	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	189b      	adds	r3, r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005aea:	46c0      	nop			; (mov r8, r8)
 8005aec:	f7ff ffe0 	bl	8005ab0 <HAL_GetTick>
 8005af0:	0002      	movs	r2, r0
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d8f7      	bhi.n	8005aec <HAL_Delay+0x28>
  {
  }
}
 8005afc:	46c0      	nop			; (mov r8, r8)
 8005afe:	46c0      	nop			; (mov r8, r8)
 8005b00:	46bd      	mov	sp, r7
 8005b02:	b004      	add	sp, #16
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	46c0      	nop			; (mov r8, r8)
 8005b08:	20000040 	.word	0x20000040

08005b0c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8005b10:	4b04      	ldr	r3, [pc, #16]	; (8005b24 <HAL_SuspendTick+0x18>)
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	4b03      	ldr	r3, [pc, #12]	; (8005b24 <HAL_SuspendTick+0x18>)
 8005b16:	2102      	movs	r1, #2
 8005b18:	438a      	bics	r2, r1
 8005b1a:	601a      	str	r2, [r3, #0]
}
 8005b1c:	46c0      	nop			; (mov r8, r8)
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	46c0      	nop			; (mov r8, r8)
 8005b24:	e000e010 	.word	0xe000e010

08005b28 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8005b2c:	4b04      	ldr	r3, [pc, #16]	; (8005b40 <HAL_ResumeTick+0x18>)
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	4b03      	ldr	r3, [pc, #12]	; (8005b40 <HAL_ResumeTick+0x18>)
 8005b32:	2102      	movs	r1, #2
 8005b34:	430a      	orrs	r2, r1
 8005b36:	601a      	str	r2, [r3, #0]
}
 8005b38:	46c0      	nop			; (mov r8, r8)
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	46c0      	nop			; (mov r8, r8)
 8005b40:	e000e010 	.word	0xe000e010

08005b44 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d101      	bne.n	8005b56 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e159      	b.n	8005e0a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10a      	bne.n	8005b74 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2250      	movs	r2, #80	; 0x50
 8005b68:	2100      	movs	r1, #0
 8005b6a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	0018      	movs	r0, r3
 8005b70:	f7fe ff3c 	bl	80049ec <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b78:	2210      	movs	r2, #16
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	2b10      	cmp	r3, #16
 8005b7e:	d005      	beq.n	8005b8c <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	2204      	movs	r2, #4
 8005b88:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8005b8a:	d00b      	beq.n	8005ba4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b90:	2210      	movs	r2, #16
 8005b92:	431a      	orrs	r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2250      	movs	r2, #80	; 0x50
 8005b9c:	2100      	movs	r1, #0
 8005b9e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e132      	b.n	8005e0a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ba8:	4a9a      	ldr	r2, [pc, #616]	; (8005e14 <HAL_ADC_Init+0x2d0>)
 8005baa:	4013      	ands	r3, r2
 8005bac:	2202      	movs	r2, #2
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	2203      	movs	r2, #3
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d108      	bne.n	8005bd4 <HAL_ADC_Init+0x90>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	4013      	ands	r3, r2
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d101      	bne.n	8005bd4 <HAL_ADC_Init+0x90>
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e000      	b.n	8005bd6 <HAL_ADC_Init+0x92>
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d149      	bne.n	8005c6e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685a      	ldr	r2, [r3, #4]
 8005bde:	23c0      	movs	r3, #192	; 0xc0
 8005be0:	061b      	lsls	r3, r3, #24
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d00b      	beq.n	8005bfe <HAL_ADC_Init+0xba>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	685a      	ldr	r2, [r3, #4]
 8005bea:	2380      	movs	r3, #128	; 0x80
 8005bec:	05db      	lsls	r3, r3, #23
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d005      	beq.n	8005bfe <HAL_ADC_Init+0xba>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	2380      	movs	r3, #128	; 0x80
 8005bf8:	061b      	lsls	r3, r3, #24
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d111      	bne.n	8005c22 <HAL_ADC_Init+0xde>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	691a      	ldr	r2, [r3, #16]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	0092      	lsls	r2, r2, #2
 8005c0a:	0892      	lsrs	r2, r2, #2
 8005c0c:	611a      	str	r2, [r3, #16]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	6919      	ldr	r1, [r3, #16]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685a      	ldr	r2, [r3, #4]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	611a      	str	r2, [r3, #16]
 8005c20:	e014      	b.n	8005c4c <HAL_ADC_Init+0x108>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	691a      	ldr	r2, [r3, #16]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	0092      	lsls	r2, r2, #2
 8005c2e:	0892      	lsrs	r2, r2, #2
 8005c30:	611a      	str	r2, [r3, #16]
 8005c32:	4b79      	ldr	r3, [pc, #484]	; (8005e18 <HAL_ADC_Init+0x2d4>)
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	4b78      	ldr	r3, [pc, #480]	; (8005e18 <HAL_ADC_Init+0x2d4>)
 8005c38:	4978      	ldr	r1, [pc, #480]	; (8005e1c <HAL_ADC_Init+0x2d8>)
 8005c3a:	400a      	ands	r2, r1
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	4b76      	ldr	r3, [pc, #472]	; (8005e18 <HAL_ADC_Init+0x2d4>)
 8005c40:	6819      	ldr	r1, [r3, #0]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685a      	ldr	r2, [r3, #4]
 8005c46:	4b74      	ldr	r3, [pc, #464]	; (8005e18 <HAL_ADC_Init+0x2d4>)
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68da      	ldr	r2, [r3, #12]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	2118      	movs	r1, #24
 8005c58:	438a      	bics	r2, r1
 8005c5a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68d9      	ldr	r1, [r3, #12]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8005c6e:	4b6a      	ldr	r3, [pc, #424]	; (8005e18 <HAL_ADC_Init+0x2d4>)
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	4b69      	ldr	r3, [pc, #420]	; (8005e18 <HAL_ADC_Init+0x2d4>)
 8005c74:	496a      	ldr	r1, [pc, #424]	; (8005e20 <HAL_ADC_Init+0x2dc>)
 8005c76:	400a      	ands	r2, r1
 8005c78:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8005c7a:	4b67      	ldr	r3, [pc, #412]	; (8005e18 <HAL_ADC_Init+0x2d4>)
 8005c7c:	6819      	ldr	r1, [r3, #0]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c82:	065a      	lsls	r2, r3, #25
 8005c84:	4b64      	ldr	r3, [pc, #400]	; (8005e18 <HAL_ADC_Init+0x2d4>)
 8005c86:	430a      	orrs	r2, r1
 8005c88:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	689a      	ldr	r2, [r3, #8]
 8005c90:	2380      	movs	r3, #128	; 0x80
 8005c92:	055b      	lsls	r3, r3, #21
 8005c94:	4013      	ands	r3, r2
 8005c96:	d108      	bne.n	8005caa <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	689a      	ldr	r2, [r3, #8]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2180      	movs	r1, #128	; 0x80
 8005ca4:	0549      	lsls	r1, r1, #21
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	495b      	ldr	r1, [pc, #364]	; (8005e24 <HAL_ADC_Init+0x2e0>)
 8005cb6:	400a      	ands	r2, r1
 8005cb8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68d9      	ldr	r1, [r3, #12]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	691b      	ldr	r3, [r3, #16]
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d101      	bne.n	8005cd0 <HAL_ADC_Init+0x18c>
 8005ccc:	2304      	movs	r3, #4
 8005cce:	e000      	b.n	8005cd2 <HAL_ADC_Init+0x18e>
 8005cd0:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005cd2:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2020      	movs	r0, #32
 8005cd8:	5c1b      	ldrb	r3, [r3, r0]
 8005cda:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005cdc:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	202c      	movs	r0, #44	; 0x2c
 8005ce2:	5c1b      	ldrb	r3, [r3, r0]
 8005ce4:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005ce6:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005cec:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8005cf4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	69db      	ldr	r3, [r3, #28]
 8005cfa:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005cfc:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	430a      	orrs	r2, r1
 8005d04:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d0a:	23c2      	movs	r3, #194	; 0xc2
 8005d0c:	33ff      	adds	r3, #255	; 0xff
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d00b      	beq.n	8005d2a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68d9      	ldr	r1, [r3, #12]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005d20:	431a      	orrs	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	430a      	orrs	r2, r1
 8005d28:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2221      	movs	r2, #33	; 0x21
 8005d2e:	5c9b      	ldrb	r3, [r3, r2]
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d11a      	bne.n	8005d6a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2220      	movs	r2, #32
 8005d38:	5c9b      	ldrb	r3, [r3, r2]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d109      	bne.n	8005d52 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68da      	ldr	r2, [r3, #12]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2180      	movs	r1, #128	; 0x80
 8005d4a:	0249      	lsls	r1, r1, #9
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	60da      	str	r2, [r3, #12]
 8005d50:	e00b      	b.n	8005d6a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d56:	2220      	movs	r2, #32
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d62:	2201      	movs	r2, #1
 8005d64:	431a      	orrs	r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d11f      	bne.n	8005db2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	691a      	ldr	r2, [r3, #16]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	492a      	ldr	r1, [pc, #168]	; (8005e28 <HAL_ADC_Init+0x2e4>)
 8005d7e:	400a      	ands	r2, r1
 8005d80:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	6919      	ldr	r1, [r3, #16]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005d90:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8005d96:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	691a      	ldr	r2, [r3, #16]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2101      	movs	r1, #1
 8005dac:	430a      	orrs	r2, r1
 8005dae:	611a      	str	r2, [r3, #16]
 8005db0:	e00e      	b.n	8005dd0 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	2201      	movs	r2, #1
 8005dba:	4013      	ands	r3, r2
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d107      	bne.n	8005dd0 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	691a      	ldr	r2, [r3, #16]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	2101      	movs	r1, #1
 8005dcc:	438a      	bics	r2, r1
 8005dce:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	695a      	ldr	r2, [r3, #20]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2107      	movs	r1, #7
 8005ddc:	438a      	bics	r2, r1
 8005dde:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	6959      	ldr	r1, [r3, #20]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	430a      	orrs	r2, r1
 8005df0:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dfc:	2203      	movs	r2, #3
 8005dfe:	4393      	bics	r3, r2
 8005e00:	2201      	movs	r2, #1
 8005e02:	431a      	orrs	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	0018      	movs	r0, r3
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	b002      	add	sp, #8
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	46c0      	nop			; (mov r8, r8)
 8005e14:	fffffefd 	.word	0xfffffefd
 8005e18:	40012708 	.word	0x40012708
 8005e1c:	ffc3ffff 	.word	0xffc3ffff
 8005e20:	fdffffff 	.word	0xfdffffff
 8005e24:	fffe0219 	.word	0xfffe0219
 8005e28:	fffffc03 	.word	0xfffffc03

08005e2c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005e2c:	b590      	push	{r4, r7, lr}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e34:	230f      	movs	r3, #15
 8005e36:	18fb      	adds	r3, r7, r3
 8005e38:	2200      	movs	r2, #0
 8005e3a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	2204      	movs	r2, #4
 8005e44:	4013      	ands	r3, r2
 8005e46:	d138      	bne.n	8005eba <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2250      	movs	r2, #80	; 0x50
 8005e4c:	5c9b      	ldrb	r3, [r3, r2]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d101      	bne.n	8005e56 <HAL_ADC_Start+0x2a>
 8005e52:	2302      	movs	r3, #2
 8005e54:	e038      	b.n	8005ec8 <HAL_ADC_Start+0x9c>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2250      	movs	r2, #80	; 0x50
 8005e5a:	2101      	movs	r1, #1
 8005e5c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d007      	beq.n	8005e76 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8005e66:	230f      	movs	r3, #15
 8005e68:	18fc      	adds	r4, r7, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	0018      	movs	r0, r3
 8005e6e:	f000 f95f 	bl	8006130 <ADC_Enable>
 8005e72:	0003      	movs	r3, r0
 8005e74:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005e76:	230f      	movs	r3, #15
 8005e78:	18fb      	adds	r3, r7, r3
 8005e7a:	781b      	ldrb	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d120      	bne.n	8005ec2 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e84:	4a12      	ldr	r2, [pc, #72]	; (8005ed0 <HAL_ADC_Start+0xa4>)
 8005e86:	4013      	ands	r3, r2
 8005e88:	2280      	movs	r2, #128	; 0x80
 8005e8a:	0052      	lsls	r2, r2, #1
 8005e8c:	431a      	orrs	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2250      	movs	r2, #80	; 0x50
 8005e9c:	2100      	movs	r1, #0
 8005e9e:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	221c      	movs	r2, #28
 8005ea6:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	689a      	ldr	r2, [r3, #8]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2104      	movs	r1, #4
 8005eb4:	430a      	orrs	r2, r1
 8005eb6:	609a      	str	r2, [r3, #8]
 8005eb8:	e003      	b.n	8005ec2 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005eba:	230f      	movs	r3, #15
 8005ebc:	18fb      	adds	r3, r7, r3
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8005ec2:	230f      	movs	r3, #15
 8005ec4:	18fb      	adds	r3, r7, r3
 8005ec6:	781b      	ldrb	r3, [r3, #0]
}
 8005ec8:	0018      	movs	r0, r3
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	b005      	add	sp, #20
 8005ece:	bd90      	pop	{r4, r7, pc}
 8005ed0:	fffff0fe 	.word	0xfffff0fe

08005ed4 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	2b08      	cmp	r3, #8
 8005eec:	d102      	bne.n	8005ef4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8005eee:	2308      	movs	r3, #8
 8005ef0:	60fb      	str	r3, [r7, #12]
 8005ef2:	e014      	b.n	8005f1e <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	2201      	movs	r2, #1
 8005efc:	4013      	ands	r3, r2
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d10b      	bne.n	8005f1a <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f06:	2220      	movs	r2, #32
 8005f08:	431a      	orrs	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2250      	movs	r2, #80	; 0x50
 8005f12:	2100      	movs	r1, #0
 8005f14:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e072      	b.n	8006000 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8005f1a:	230c      	movs	r3, #12
 8005f1c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8005f1e:	f7ff fdc7 	bl	8005ab0 <HAL_GetTick>
 8005f22:	0003      	movs	r3, r0
 8005f24:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005f26:	e01f      	b.n	8005f68 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	d01c      	beq.n	8005f68 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d007      	beq.n	8005f44 <HAL_ADC_PollForConversion+0x70>
 8005f34:	f7ff fdbc 	bl	8005ab0 <HAL_GetTick>
 8005f38:	0002      	movs	r2, r0
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	683a      	ldr	r2, [r7, #0]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d211      	bcs.n	8005f68 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	d10b      	bne.n	8005f68 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f54:	2204      	movs	r2, #4
 8005f56:	431a      	orrs	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2250      	movs	r2, #80	; 0x50
 8005f60:	2100      	movs	r1, #0
 8005f62:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	e04b      	b.n	8006000 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	4013      	ands	r3, r2
 8005f72:	d0d9      	beq.n	8005f28 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f78:	2280      	movs	r2, #128	; 0x80
 8005f7a:	0092      	lsls	r2, r2, #2
 8005f7c:	431a      	orrs	r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68da      	ldr	r2, [r3, #12]
 8005f88:	23c0      	movs	r3, #192	; 0xc0
 8005f8a:	011b      	lsls	r3, r3, #4
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	d12e      	bne.n	8005fee <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2220      	movs	r2, #32
 8005f94:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d129      	bne.n	8005fee <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2208      	movs	r2, #8
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	2b08      	cmp	r3, #8
 8005fa6:	d122      	bne.n	8005fee <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	2204      	movs	r2, #4
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	d110      	bne.n	8005fd6 <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685a      	ldr	r2, [r3, #4]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	210c      	movs	r1, #12
 8005fc0:	438a      	bics	r2, r1
 8005fc2:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fc8:	4a0f      	ldr	r2, [pc, #60]	; (8006008 <HAL_ADC_PollForConversion+0x134>)
 8005fca:	4013      	ands	r3, r2
 8005fcc:	2201      	movs	r2, #1
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	655a      	str	r2, [r3, #84]	; 0x54
 8005fd4:	e00b      	b.n	8005fee <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fda:	2220      	movs	r2, #32
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	431a      	orrs	r2, r3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	699b      	ldr	r3, [r3, #24]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d103      	bne.n	8005ffe <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	220c      	movs	r2, #12
 8005ffc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	0018      	movs	r0, r3
 8006002:	46bd      	mov	sp, r7
 8006004:	b004      	add	sp, #16
 8006006:	bd80      	pop	{r7, pc}
 8006008:	fffffefe 	.word	0xfffffefe

0800600c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800601a:	0018      	movs	r0, r3
 800601c:	46bd      	mov	sp, r7
 800601e:	b002      	add	sp, #8
 8006020:	bd80      	pop	{r7, pc}
	...

08006024 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2250      	movs	r2, #80	; 0x50
 8006032:	5c9b      	ldrb	r3, [r3, r2]
 8006034:	2b01      	cmp	r3, #1
 8006036:	d101      	bne.n	800603c <HAL_ADC_ConfigChannel+0x18>
 8006038:	2302      	movs	r3, #2
 800603a:	e06c      	b.n	8006116 <HAL_ADC_ConfigChannel+0xf2>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2250      	movs	r2, #80	; 0x50
 8006040:	2101      	movs	r1, #1
 8006042:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	2204      	movs	r2, #4
 800604c:	4013      	ands	r3, r2
 800604e:	d00b      	beq.n	8006068 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006054:	2220      	movs	r2, #32
 8006056:	431a      	orrs	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2250      	movs	r2, #80	; 0x50
 8006060:	2100      	movs	r1, #0
 8006062:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	e056      	b.n	8006116 <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	4a2c      	ldr	r2, [pc, #176]	; (8006120 <HAL_ADC_ConfigChannel+0xfc>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d028      	beq.n	80060c4 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	035b      	lsls	r3, r3, #13
 800607e:	0b5a      	lsrs	r2, r3, #13
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	430a      	orrs	r2, r1
 8006086:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	2380      	movs	r3, #128	; 0x80
 800608e:	02db      	lsls	r3, r3, #11
 8006090:	4013      	ands	r3, r2
 8006092:	d009      	beq.n	80060a8 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8006094:	4b23      	ldr	r3, [pc, #140]	; (8006124 <HAL_ADC_ConfigChannel+0x100>)
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	4b22      	ldr	r3, [pc, #136]	; (8006124 <HAL_ADC_ConfigChannel+0x100>)
 800609a:	2180      	movs	r1, #128	; 0x80
 800609c:	0409      	lsls	r1, r1, #16
 800609e:	430a      	orrs	r2, r1
 80060a0:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80060a2:	200a      	movs	r0, #10
 80060a4:	f000 f8ac 	bl	8006200 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	2380      	movs	r3, #128	; 0x80
 80060ae:	029b      	lsls	r3, r3, #10
 80060b0:	4013      	ands	r3, r2
 80060b2:	d02b      	beq.n	800610c <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80060b4:	4b1b      	ldr	r3, [pc, #108]	; (8006124 <HAL_ADC_ConfigChannel+0x100>)
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	4b1a      	ldr	r3, [pc, #104]	; (8006124 <HAL_ADC_ConfigChannel+0x100>)
 80060ba:	2180      	movs	r1, #128	; 0x80
 80060bc:	03c9      	lsls	r1, r1, #15
 80060be:	430a      	orrs	r2, r1
 80060c0:	601a      	str	r2, [r3, #0]
 80060c2:	e023      	b.n	800610c <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	035b      	lsls	r3, r3, #13
 80060d0:	0b5b      	lsrs	r3, r3, #13
 80060d2:	43d9      	mvns	r1, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	400a      	ands	r2, r1
 80060da:	629a      	str	r2, [r3, #40]	; 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	2380      	movs	r3, #128	; 0x80
 80060e2:	02db      	lsls	r3, r3, #11
 80060e4:	4013      	ands	r3, r2
 80060e6:	d005      	beq.n	80060f4 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80060e8:	4b0e      	ldr	r3, [pc, #56]	; (8006124 <HAL_ADC_ConfigChannel+0x100>)
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	4b0d      	ldr	r3, [pc, #52]	; (8006124 <HAL_ADC_ConfigChannel+0x100>)
 80060ee:	490e      	ldr	r1, [pc, #56]	; (8006128 <HAL_ADC_ConfigChannel+0x104>)
 80060f0:	400a      	ands	r2, r1
 80060f2:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	2380      	movs	r3, #128	; 0x80
 80060fa:	029b      	lsls	r3, r3, #10
 80060fc:	4013      	ands	r3, r2
 80060fe:	d005      	beq.n	800610c <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8006100:	4b08      	ldr	r3, [pc, #32]	; (8006124 <HAL_ADC_ConfigChannel+0x100>)
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	4b07      	ldr	r3, [pc, #28]	; (8006124 <HAL_ADC_ConfigChannel+0x100>)
 8006106:	4909      	ldr	r1, [pc, #36]	; (800612c <HAL_ADC_ConfigChannel+0x108>)
 8006108:	400a      	ands	r2, r1
 800610a:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2250      	movs	r2, #80	; 0x50
 8006110:	2100      	movs	r1, #0
 8006112:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006114:	2300      	movs	r3, #0
}
 8006116:	0018      	movs	r0, r3
 8006118:	46bd      	mov	sp, r7
 800611a:	b002      	add	sp, #8
 800611c:	bd80      	pop	{r7, pc}
 800611e:	46c0      	nop			; (mov r8, r8)
 8006120:	00001001 	.word	0x00001001
 8006124:	40012708 	.word	0x40012708
 8006128:	ff7fffff 	.word	0xff7fffff
 800612c:	ffbfffff 	.word	0xffbfffff

08006130 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006138:	2300      	movs	r3, #0
 800613a:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	2203      	movs	r2, #3
 8006144:	4013      	ands	r3, r2
 8006146:	2b01      	cmp	r3, #1
 8006148:	d108      	bne.n	800615c <ADC_Enable+0x2c>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2201      	movs	r2, #1
 8006152:	4013      	ands	r3, r2
 8006154:	2b01      	cmp	r3, #1
 8006156:	d101      	bne.n	800615c <ADC_Enable+0x2c>
 8006158:	2301      	movs	r3, #1
 800615a:	e000      	b.n	800615e <ADC_Enable+0x2e>
 800615c:	2300      	movs	r3, #0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d146      	bne.n	80061f0 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	4a24      	ldr	r2, [pc, #144]	; (80061fc <ADC_Enable+0xcc>)
 800616a:	4013      	ands	r3, r2
 800616c:	d00d      	beq.n	800618a <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006172:	2210      	movs	r2, #16
 8006174:	431a      	orrs	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800617e:	2201      	movs	r2, #1
 8006180:	431a      	orrs	r2, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e033      	b.n	80061f2 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	2101      	movs	r1, #1
 8006196:	430a      	orrs	r2, r1
 8006198:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800619a:	2001      	movs	r0, #1
 800619c:	f000 f830 	bl	8006200 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80061a0:	f7ff fc86 	bl	8005ab0 <HAL_GetTick>
 80061a4:	0003      	movs	r3, r0
 80061a6:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80061a8:	e01b      	b.n	80061e2 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80061aa:	f7ff fc81 	bl	8005ab0 <HAL_GetTick>
 80061ae:	0002      	movs	r2, r0
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	1ad3      	subs	r3, r2, r3
 80061b4:	2b0a      	cmp	r3, #10
 80061b6:	d914      	bls.n	80061e2 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2201      	movs	r2, #1
 80061c0:	4013      	ands	r3, r2
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d00d      	beq.n	80061e2 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061ca:	2210      	movs	r2, #16
 80061cc:	431a      	orrs	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061d6:	2201      	movs	r2, #1
 80061d8:	431a      	orrs	r2, r3
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e007      	b.n	80061f2 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	2201      	movs	r2, #1
 80061ea:	4013      	ands	r3, r2
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d1dc      	bne.n	80061aa <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	0018      	movs	r0, r3
 80061f4:	46bd      	mov	sp, r7
 80061f6:	b004      	add	sp, #16
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	46c0      	nop			; (mov r8, r8)
 80061fc:	80000017 	.word	0x80000017

08006200 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8006208:	4b0b      	ldr	r3, [pc, #44]	; (8006238 <ADC_DelayMicroSecond+0x38>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	490b      	ldr	r1, [pc, #44]	; (800623c <ADC_DelayMicroSecond+0x3c>)
 800620e:	0018      	movs	r0, r3
 8006210:	f7f9 ffa0 	bl	8000154 <__udivsi3>
 8006214:	0003      	movs	r3, r0
 8006216:	001a      	movs	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4353      	muls	r3, r2
 800621c:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800621e:	e002      	b.n	8006226 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	3b01      	subs	r3, #1
 8006224:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1f9      	bne.n	8006220 <ADC_DelayMicroSecond+0x20>
  }
}
 800622c:	46c0      	nop			; (mov r8, r8)
 800622e:	46c0      	nop			; (mov r8, r8)
 8006230:	46bd      	mov	sp, r7
 8006232:	b004      	add	sp, #16
 8006234:	bd80      	pop	{r7, pc}
 8006236:	46c0      	nop			; (mov r8, r8)
 8006238:	20000038 	.word	0x20000038
 800623c:	000f4240 	.word	0x000f4240

08006240 <__NVIC_EnableIRQ>:
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	0002      	movs	r2, r0
 8006248:	1dfb      	adds	r3, r7, #7
 800624a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800624c:	1dfb      	adds	r3, r7, #7
 800624e:	781b      	ldrb	r3, [r3, #0]
 8006250:	2b7f      	cmp	r3, #127	; 0x7f
 8006252:	d809      	bhi.n	8006268 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006254:	1dfb      	adds	r3, r7, #7
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	001a      	movs	r2, r3
 800625a:	231f      	movs	r3, #31
 800625c:	401a      	ands	r2, r3
 800625e:	4b04      	ldr	r3, [pc, #16]	; (8006270 <__NVIC_EnableIRQ+0x30>)
 8006260:	2101      	movs	r1, #1
 8006262:	4091      	lsls	r1, r2
 8006264:	000a      	movs	r2, r1
 8006266:	601a      	str	r2, [r3, #0]
}
 8006268:	46c0      	nop			; (mov r8, r8)
 800626a:	46bd      	mov	sp, r7
 800626c:	b002      	add	sp, #8
 800626e:	bd80      	pop	{r7, pc}
 8006270:	e000e100 	.word	0xe000e100

08006274 <__NVIC_SetPriority>:
{
 8006274:	b590      	push	{r4, r7, lr}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	0002      	movs	r2, r0
 800627c:	6039      	str	r1, [r7, #0]
 800627e:	1dfb      	adds	r3, r7, #7
 8006280:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006282:	1dfb      	adds	r3, r7, #7
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	2b7f      	cmp	r3, #127	; 0x7f
 8006288:	d828      	bhi.n	80062dc <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800628a:	4a2f      	ldr	r2, [pc, #188]	; (8006348 <__NVIC_SetPriority+0xd4>)
 800628c:	1dfb      	adds	r3, r7, #7
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	b25b      	sxtb	r3, r3
 8006292:	089b      	lsrs	r3, r3, #2
 8006294:	33c0      	adds	r3, #192	; 0xc0
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	589b      	ldr	r3, [r3, r2]
 800629a:	1dfa      	adds	r2, r7, #7
 800629c:	7812      	ldrb	r2, [r2, #0]
 800629e:	0011      	movs	r1, r2
 80062a0:	2203      	movs	r2, #3
 80062a2:	400a      	ands	r2, r1
 80062a4:	00d2      	lsls	r2, r2, #3
 80062a6:	21ff      	movs	r1, #255	; 0xff
 80062a8:	4091      	lsls	r1, r2
 80062aa:	000a      	movs	r2, r1
 80062ac:	43d2      	mvns	r2, r2
 80062ae:	401a      	ands	r2, r3
 80062b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	019b      	lsls	r3, r3, #6
 80062b6:	22ff      	movs	r2, #255	; 0xff
 80062b8:	401a      	ands	r2, r3
 80062ba:	1dfb      	adds	r3, r7, #7
 80062bc:	781b      	ldrb	r3, [r3, #0]
 80062be:	0018      	movs	r0, r3
 80062c0:	2303      	movs	r3, #3
 80062c2:	4003      	ands	r3, r0
 80062c4:	00db      	lsls	r3, r3, #3
 80062c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80062c8:	481f      	ldr	r0, [pc, #124]	; (8006348 <__NVIC_SetPriority+0xd4>)
 80062ca:	1dfb      	adds	r3, r7, #7
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	b25b      	sxtb	r3, r3
 80062d0:	089b      	lsrs	r3, r3, #2
 80062d2:	430a      	orrs	r2, r1
 80062d4:	33c0      	adds	r3, #192	; 0xc0
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	501a      	str	r2, [r3, r0]
}
 80062da:	e031      	b.n	8006340 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80062dc:	4a1b      	ldr	r2, [pc, #108]	; (800634c <__NVIC_SetPriority+0xd8>)
 80062de:	1dfb      	adds	r3, r7, #7
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	0019      	movs	r1, r3
 80062e4:	230f      	movs	r3, #15
 80062e6:	400b      	ands	r3, r1
 80062e8:	3b08      	subs	r3, #8
 80062ea:	089b      	lsrs	r3, r3, #2
 80062ec:	3306      	adds	r3, #6
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	18d3      	adds	r3, r2, r3
 80062f2:	3304      	adds	r3, #4
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	1dfa      	adds	r2, r7, #7
 80062f8:	7812      	ldrb	r2, [r2, #0]
 80062fa:	0011      	movs	r1, r2
 80062fc:	2203      	movs	r2, #3
 80062fe:	400a      	ands	r2, r1
 8006300:	00d2      	lsls	r2, r2, #3
 8006302:	21ff      	movs	r1, #255	; 0xff
 8006304:	4091      	lsls	r1, r2
 8006306:	000a      	movs	r2, r1
 8006308:	43d2      	mvns	r2, r2
 800630a:	401a      	ands	r2, r3
 800630c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	019b      	lsls	r3, r3, #6
 8006312:	22ff      	movs	r2, #255	; 0xff
 8006314:	401a      	ands	r2, r3
 8006316:	1dfb      	adds	r3, r7, #7
 8006318:	781b      	ldrb	r3, [r3, #0]
 800631a:	0018      	movs	r0, r3
 800631c:	2303      	movs	r3, #3
 800631e:	4003      	ands	r3, r0
 8006320:	00db      	lsls	r3, r3, #3
 8006322:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006324:	4809      	ldr	r0, [pc, #36]	; (800634c <__NVIC_SetPriority+0xd8>)
 8006326:	1dfb      	adds	r3, r7, #7
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	001c      	movs	r4, r3
 800632c:	230f      	movs	r3, #15
 800632e:	4023      	ands	r3, r4
 8006330:	3b08      	subs	r3, #8
 8006332:	089b      	lsrs	r3, r3, #2
 8006334:	430a      	orrs	r2, r1
 8006336:	3306      	adds	r3, #6
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	18c3      	adds	r3, r0, r3
 800633c:	3304      	adds	r3, #4
 800633e:	601a      	str	r2, [r3, #0]
}
 8006340:	46c0      	nop			; (mov r8, r8)
 8006342:	46bd      	mov	sp, r7
 8006344:	b003      	add	sp, #12
 8006346:	bd90      	pop	{r4, r7, pc}
 8006348:	e000e100 	.word	0xe000e100
 800634c:	e000ed00 	.word	0xe000ed00

08006350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b082      	sub	sp, #8
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	1e5a      	subs	r2, r3, #1
 800635c:	2380      	movs	r3, #128	; 0x80
 800635e:	045b      	lsls	r3, r3, #17
 8006360:	429a      	cmp	r2, r3
 8006362:	d301      	bcc.n	8006368 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006364:	2301      	movs	r3, #1
 8006366:	e010      	b.n	800638a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006368:	4b0a      	ldr	r3, [pc, #40]	; (8006394 <SysTick_Config+0x44>)
 800636a:	687a      	ldr	r2, [r7, #4]
 800636c:	3a01      	subs	r2, #1
 800636e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006370:	2301      	movs	r3, #1
 8006372:	425b      	negs	r3, r3
 8006374:	2103      	movs	r1, #3
 8006376:	0018      	movs	r0, r3
 8006378:	f7ff ff7c 	bl	8006274 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800637c:	4b05      	ldr	r3, [pc, #20]	; (8006394 <SysTick_Config+0x44>)
 800637e:	2200      	movs	r2, #0
 8006380:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006382:	4b04      	ldr	r3, [pc, #16]	; (8006394 <SysTick_Config+0x44>)
 8006384:	2207      	movs	r2, #7
 8006386:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006388:	2300      	movs	r3, #0
}
 800638a:	0018      	movs	r0, r3
 800638c:	46bd      	mov	sp, r7
 800638e:	b002      	add	sp, #8
 8006390:	bd80      	pop	{r7, pc}
 8006392:	46c0      	nop			; (mov r8, r8)
 8006394:	e000e010 	.word	0xe000e010

08006398 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	60b9      	str	r1, [r7, #8]
 80063a0:	607a      	str	r2, [r7, #4]
 80063a2:	210f      	movs	r1, #15
 80063a4:	187b      	adds	r3, r7, r1
 80063a6:	1c02      	adds	r2, r0, #0
 80063a8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	187b      	adds	r3, r7, r1
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	b25b      	sxtb	r3, r3
 80063b2:	0011      	movs	r1, r2
 80063b4:	0018      	movs	r0, r3
 80063b6:	f7ff ff5d 	bl	8006274 <__NVIC_SetPriority>
}
 80063ba:	46c0      	nop			; (mov r8, r8)
 80063bc:	46bd      	mov	sp, r7
 80063be:	b004      	add	sp, #16
 80063c0:	bd80      	pop	{r7, pc}

080063c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063c2:	b580      	push	{r7, lr}
 80063c4:	b082      	sub	sp, #8
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	0002      	movs	r2, r0
 80063ca:	1dfb      	adds	r3, r7, #7
 80063cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80063ce:	1dfb      	adds	r3, r7, #7
 80063d0:	781b      	ldrb	r3, [r3, #0]
 80063d2:	b25b      	sxtb	r3, r3
 80063d4:	0018      	movs	r0, r3
 80063d6:	f7ff ff33 	bl	8006240 <__NVIC_EnableIRQ>
}
 80063da:	46c0      	nop			; (mov r8, r8)
 80063dc:	46bd      	mov	sp, r7
 80063de:	b002      	add	sp, #8
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80063e2:	b580      	push	{r7, lr}
 80063e4:	b082      	sub	sp, #8
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	0018      	movs	r0, r3
 80063ee:	f7ff ffaf 	bl	8006350 <SysTick_Config>
 80063f2:	0003      	movs	r3, r0
}
 80063f4:	0018      	movs	r0, r3
 80063f6:	46bd      	mov	sp, r7
 80063f8:	b002      	add	sp, #8
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e061      	b.n	80064d2 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a32      	ldr	r2, [pc, #200]	; (80064dc <HAL_DMA_Init+0xe0>)
 8006414:	4694      	mov	ip, r2
 8006416:	4463      	add	r3, ip
 8006418:	2114      	movs	r1, #20
 800641a:	0018      	movs	r0, r3
 800641c:	f7f9 fe9a 	bl	8000154 <__udivsi3>
 8006420:	0003      	movs	r3, r0
 8006422:	009a      	lsls	r2, r3, #2
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a2d      	ldr	r2, [pc, #180]	; (80064e0 <HAL_DMA_Init+0xe4>)
 800642c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2225      	movs	r2, #37	; 0x25
 8006432:	2102      	movs	r1, #2
 8006434:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	4a28      	ldr	r2, [pc, #160]	; (80064e4 <HAL_DMA_Init+0xe8>)
 8006442:	4013      	ands	r3, r2
 8006444:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800644e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800645a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006466:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a1b      	ldr	r3, [r3, #32]
 800646c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	4313      	orrs	r3, r2
 8006472:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	689a      	ldr	r2, [r3, #8]
 8006480:	2380      	movs	r3, #128	; 0x80
 8006482:	01db      	lsls	r3, r3, #7
 8006484:	429a      	cmp	r2, r3
 8006486:	d018      	beq.n	80064ba <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006488:	4b17      	ldr	r3, [pc, #92]	; (80064e8 <HAL_DMA_Init+0xec>)
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006490:	211c      	movs	r1, #28
 8006492:	400b      	ands	r3, r1
 8006494:	210f      	movs	r1, #15
 8006496:	4099      	lsls	r1, r3
 8006498:	000b      	movs	r3, r1
 800649a:	43d9      	mvns	r1, r3
 800649c:	4b12      	ldr	r3, [pc, #72]	; (80064e8 <HAL_DMA_Init+0xec>)
 800649e:	400a      	ands	r2, r1
 80064a0:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80064a2:	4b11      	ldr	r3, [pc, #68]	; (80064e8 <HAL_DMA_Init+0xec>)
 80064a4:	6819      	ldr	r1, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685a      	ldr	r2, [r3, #4]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ae:	201c      	movs	r0, #28
 80064b0:	4003      	ands	r3, r0
 80064b2:	409a      	lsls	r2, r3
 80064b4:	4b0c      	ldr	r3, [pc, #48]	; (80064e8 <HAL_DMA_Init+0xec>)
 80064b6:	430a      	orrs	r2, r1
 80064b8:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2225      	movs	r2, #37	; 0x25
 80064c4:	2101      	movs	r1, #1
 80064c6:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2224      	movs	r2, #36	; 0x24
 80064cc:	2100      	movs	r1, #0
 80064ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	0018      	movs	r0, r3
 80064d4:	46bd      	mov	sp, r7
 80064d6:	b004      	add	sp, #16
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	46c0      	nop			; (mov r8, r8)
 80064dc:	bffdfff8 	.word	0xbffdfff8
 80064e0:	40020000 	.word	0x40020000
 80064e4:	ffff800f 	.word	0xffff800f
 80064e8:	400200a8 	.word	0x400200a8

080064ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b086      	sub	sp, #24
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
 80064f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064fa:	2317      	movs	r3, #23
 80064fc:	18fb      	adds	r3, r7, r3
 80064fe:	2200      	movs	r2, #0
 8006500:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2224      	movs	r2, #36	; 0x24
 8006506:	5c9b      	ldrb	r3, [r3, r2]
 8006508:	2b01      	cmp	r3, #1
 800650a:	d101      	bne.n	8006510 <HAL_DMA_Start_IT+0x24>
 800650c:	2302      	movs	r3, #2
 800650e:	e04f      	b.n	80065b0 <HAL_DMA_Start_IT+0xc4>
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2224      	movs	r2, #36	; 0x24
 8006514:	2101      	movs	r1, #1
 8006516:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2225      	movs	r2, #37	; 0x25
 800651c:	5c9b      	ldrb	r3, [r3, r2]
 800651e:	b2db      	uxtb	r3, r3
 8006520:	2b01      	cmp	r3, #1
 8006522:	d13a      	bne.n	800659a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2225      	movs	r2, #37	; 0x25
 8006528:	2102      	movs	r1, #2
 800652a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2200      	movs	r2, #0
 8006530:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2101      	movs	r1, #1
 800653e:	438a      	bics	r2, r1
 8006540:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	68b9      	ldr	r1, [r7, #8]
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f000 f8e3 	bl	8006714 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006552:	2b00      	cmp	r3, #0
 8006554:	d008      	beq.n	8006568 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	210e      	movs	r1, #14
 8006562:	430a      	orrs	r2, r1
 8006564:	601a      	str	r2, [r3, #0]
 8006566:	e00f      	b.n	8006588 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2104      	movs	r1, #4
 8006574:	438a      	bics	r2, r1
 8006576:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	210a      	movs	r1, #10
 8006584:	430a      	orrs	r2, r1
 8006586:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2101      	movs	r1, #1
 8006594:	430a      	orrs	r2, r1
 8006596:	601a      	str	r2, [r3, #0]
 8006598:	e007      	b.n	80065aa <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2224      	movs	r2, #36	; 0x24
 800659e:	2100      	movs	r1, #0
 80065a0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80065a2:	2317      	movs	r3, #23
 80065a4:	18fb      	adds	r3, r7, r3
 80065a6:	2202      	movs	r2, #2
 80065a8:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80065aa:	2317      	movs	r3, #23
 80065ac:	18fb      	adds	r3, r7, r3
 80065ae:	781b      	ldrb	r3, [r3, #0]
}
 80065b0:	0018      	movs	r0, r3
 80065b2:	46bd      	mov	sp, r7
 80065b4:	b006      	add	sp, #24
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065d4:	221c      	movs	r2, #28
 80065d6:	4013      	ands	r3, r2
 80065d8:	2204      	movs	r2, #4
 80065da:	409a      	lsls	r2, r3
 80065dc:	0013      	movs	r3, r2
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	4013      	ands	r3, r2
 80065e2:	d026      	beq.n	8006632 <HAL_DMA_IRQHandler+0x7a>
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2204      	movs	r2, #4
 80065e8:	4013      	ands	r3, r2
 80065ea:	d022      	beq.n	8006632 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2220      	movs	r2, #32
 80065f4:	4013      	ands	r3, r2
 80065f6:	d107      	bne.n	8006608 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2104      	movs	r1, #4
 8006604:	438a      	bics	r2, r1
 8006606:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800660c:	221c      	movs	r2, #28
 800660e:	401a      	ands	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006614:	2104      	movs	r1, #4
 8006616:	4091      	lsls	r1, r2
 8006618:	000a      	movs	r2, r1
 800661a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006620:	2b00      	cmp	r3, #0
 8006622:	d100      	bne.n	8006626 <HAL_DMA_IRQHandler+0x6e>
 8006624:	e071      	b.n	800670a <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	0010      	movs	r0, r2
 800662e:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8006630:	e06b      	b.n	800670a <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006636:	221c      	movs	r2, #28
 8006638:	4013      	ands	r3, r2
 800663a:	2202      	movs	r2, #2
 800663c:	409a      	lsls	r2, r3
 800663e:	0013      	movs	r3, r2
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	4013      	ands	r3, r2
 8006644:	d02d      	beq.n	80066a2 <HAL_DMA_IRQHandler+0xea>
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	2202      	movs	r2, #2
 800664a:	4013      	ands	r3, r2
 800664c:	d029      	beq.n	80066a2 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2220      	movs	r2, #32
 8006656:	4013      	ands	r3, r2
 8006658:	d10b      	bne.n	8006672 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	210a      	movs	r1, #10
 8006666:	438a      	bics	r2, r1
 8006668:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2225      	movs	r2, #37	; 0x25
 800666e:	2101      	movs	r1, #1
 8006670:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006676:	221c      	movs	r2, #28
 8006678:	401a      	ands	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800667e:	2102      	movs	r1, #2
 8006680:	4091      	lsls	r1, r2
 8006682:	000a      	movs	r2, r1
 8006684:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2224      	movs	r2, #36	; 0x24
 800668a:	2100      	movs	r1, #0
 800668c:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006692:	2b00      	cmp	r3, #0
 8006694:	d039      	beq.n	800670a <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	0010      	movs	r0, r2
 800669e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80066a0:	e033      	b.n	800670a <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066a6:	221c      	movs	r2, #28
 80066a8:	4013      	ands	r3, r2
 80066aa:	2208      	movs	r2, #8
 80066ac:	409a      	lsls	r2, r3
 80066ae:	0013      	movs	r3, r2
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	4013      	ands	r3, r2
 80066b4:	d02a      	beq.n	800670c <HAL_DMA_IRQHandler+0x154>
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	2208      	movs	r2, #8
 80066ba:	4013      	ands	r3, r2
 80066bc:	d026      	beq.n	800670c <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	210e      	movs	r1, #14
 80066ca:	438a      	bics	r2, r1
 80066cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066d2:	221c      	movs	r2, #28
 80066d4:	401a      	ands	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066da:	2101      	movs	r1, #1
 80066dc:	4091      	lsls	r1, r2
 80066de:	000a      	movs	r2, r1
 80066e0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2201      	movs	r2, #1
 80066e6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2225      	movs	r2, #37	; 0x25
 80066ec:	2101      	movs	r1, #1
 80066ee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2224      	movs	r2, #36	; 0x24
 80066f4:	2100      	movs	r1, #0
 80066f6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d005      	beq.n	800670c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	0010      	movs	r0, r2
 8006708:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800670a:	46c0      	nop			; (mov r8, r8)
 800670c:	46c0      	nop			; (mov r8, r8)
}
 800670e:	46bd      	mov	sp, r7
 8006710:	b004      	add	sp, #16
 8006712:	bd80      	pop	{r7, pc}

08006714 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
 8006720:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006726:	221c      	movs	r2, #28
 8006728:	401a      	ands	r2, r3
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800672e:	2101      	movs	r1, #1
 8006730:	4091      	lsls	r1, r2
 8006732:	000a      	movs	r2, r1
 8006734:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	683a      	ldr	r2, [r7, #0]
 800673c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	2b10      	cmp	r3, #16
 8006744:	d108      	bne.n	8006758 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68ba      	ldr	r2, [r7, #8]
 8006754:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006756:	e007      	b.n	8006768 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68ba      	ldr	r2, [r7, #8]
 800675e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	60da      	str	r2, [r3, #12]
}
 8006768:	46c0      	nop			; (mov r8, r8)
 800676a:	46bd      	mov	sp, r7
 800676c:	b004      	add	sp, #16
 800676e:	bd80      	pop	{r7, pc}

08006770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800677a:	2300      	movs	r3, #0
 800677c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800677e:	2300      	movs	r3, #0
 8006780:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8006782:	2300      	movs	r3, #0
 8006784:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8006786:	e155      	b.n	8006a34 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2101      	movs	r1, #1
 800678e:	697a      	ldr	r2, [r7, #20]
 8006790:	4091      	lsls	r1, r2
 8006792:	000a      	movs	r2, r1
 8006794:	4013      	ands	r3, r2
 8006796:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d100      	bne.n	80067a0 <HAL_GPIO_Init+0x30>
 800679e:	e146      	b.n	8006a2e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	2203      	movs	r2, #3
 80067a6:	4013      	ands	r3, r2
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d005      	beq.n	80067b8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	2203      	movs	r2, #3
 80067b2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d130      	bne.n	800681a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	005b      	lsls	r3, r3, #1
 80067c2:	2203      	movs	r2, #3
 80067c4:	409a      	lsls	r2, r3
 80067c6:	0013      	movs	r3, r2
 80067c8:	43da      	mvns	r2, r3
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	4013      	ands	r3, r2
 80067ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	68da      	ldr	r2, [r3, #12]
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	005b      	lsls	r3, r3, #1
 80067d8:	409a      	lsls	r2, r3
 80067da:	0013      	movs	r3, r2
 80067dc:	693a      	ldr	r2, [r7, #16]
 80067de:	4313      	orrs	r3, r2
 80067e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80067ee:	2201      	movs	r2, #1
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	409a      	lsls	r2, r3
 80067f4:	0013      	movs	r3, r2
 80067f6:	43da      	mvns	r2, r3
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	4013      	ands	r3, r2
 80067fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	091b      	lsrs	r3, r3, #4
 8006804:	2201      	movs	r2, #1
 8006806:	401a      	ands	r2, r3
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	409a      	lsls	r2, r3
 800680c:	0013      	movs	r3, r2
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	4313      	orrs	r3, r2
 8006812:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	693a      	ldr	r2, [r7, #16]
 8006818:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	2203      	movs	r2, #3
 8006820:	4013      	ands	r3, r2
 8006822:	2b03      	cmp	r3, #3
 8006824:	d017      	beq.n	8006856 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	005b      	lsls	r3, r3, #1
 8006830:	2203      	movs	r2, #3
 8006832:	409a      	lsls	r2, r3
 8006834:	0013      	movs	r3, r2
 8006836:	43da      	mvns	r2, r3
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	4013      	ands	r3, r2
 800683c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	689a      	ldr	r2, [r3, #8]
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	005b      	lsls	r3, r3, #1
 8006846:	409a      	lsls	r2, r3
 8006848:	0013      	movs	r3, r2
 800684a:	693a      	ldr	r2, [r7, #16]
 800684c:	4313      	orrs	r3, r2
 800684e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	693a      	ldr	r2, [r7, #16]
 8006854:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	2203      	movs	r2, #3
 800685c:	4013      	ands	r3, r2
 800685e:	2b02      	cmp	r3, #2
 8006860:	d123      	bne.n	80068aa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	08da      	lsrs	r2, r3, #3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	3208      	adds	r2, #8
 800686a:	0092      	lsls	r2, r2, #2
 800686c:	58d3      	ldr	r3, [r2, r3]
 800686e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	2207      	movs	r2, #7
 8006874:	4013      	ands	r3, r2
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	220f      	movs	r2, #15
 800687a:	409a      	lsls	r2, r3
 800687c:	0013      	movs	r3, r2
 800687e:	43da      	mvns	r2, r3
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	4013      	ands	r3, r2
 8006884:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	691a      	ldr	r2, [r3, #16]
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	2107      	movs	r1, #7
 800688e:	400b      	ands	r3, r1
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	409a      	lsls	r2, r3
 8006894:	0013      	movs	r3, r2
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	4313      	orrs	r3, r2
 800689a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	08da      	lsrs	r2, r3, #3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	3208      	adds	r2, #8
 80068a4:	0092      	lsls	r2, r2, #2
 80068a6:	6939      	ldr	r1, [r7, #16]
 80068a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	005b      	lsls	r3, r3, #1
 80068b4:	2203      	movs	r2, #3
 80068b6:	409a      	lsls	r2, r3
 80068b8:	0013      	movs	r3, r2
 80068ba:	43da      	mvns	r2, r3
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	4013      	ands	r3, r2
 80068c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	2203      	movs	r2, #3
 80068c8:	401a      	ands	r2, r3
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	005b      	lsls	r3, r3, #1
 80068ce:	409a      	lsls	r2, r3
 80068d0:	0013      	movs	r3, r2
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	23c0      	movs	r3, #192	; 0xc0
 80068e4:	029b      	lsls	r3, r3, #10
 80068e6:	4013      	ands	r3, r2
 80068e8:	d100      	bne.n	80068ec <HAL_GPIO_Init+0x17c>
 80068ea:	e0a0      	b.n	8006a2e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068ec:	4b57      	ldr	r3, [pc, #348]	; (8006a4c <HAL_GPIO_Init+0x2dc>)
 80068ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068f0:	4b56      	ldr	r3, [pc, #344]	; (8006a4c <HAL_GPIO_Init+0x2dc>)
 80068f2:	2101      	movs	r1, #1
 80068f4:	430a      	orrs	r2, r1
 80068f6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80068f8:	4a55      	ldr	r2, [pc, #340]	; (8006a50 <HAL_GPIO_Init+0x2e0>)
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	089b      	lsrs	r3, r3, #2
 80068fe:	3302      	adds	r3, #2
 8006900:	009b      	lsls	r3, r3, #2
 8006902:	589b      	ldr	r3, [r3, r2]
 8006904:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	2203      	movs	r2, #3
 800690a:	4013      	ands	r3, r2
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	220f      	movs	r2, #15
 8006910:	409a      	lsls	r2, r3
 8006912:	0013      	movs	r3, r2
 8006914:	43da      	mvns	r2, r3
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	4013      	ands	r3, r2
 800691a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	23a0      	movs	r3, #160	; 0xa0
 8006920:	05db      	lsls	r3, r3, #23
 8006922:	429a      	cmp	r2, r3
 8006924:	d01f      	beq.n	8006966 <HAL_GPIO_Init+0x1f6>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a4a      	ldr	r2, [pc, #296]	; (8006a54 <HAL_GPIO_Init+0x2e4>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d019      	beq.n	8006962 <HAL_GPIO_Init+0x1f2>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a49      	ldr	r2, [pc, #292]	; (8006a58 <HAL_GPIO_Init+0x2e8>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d013      	beq.n	800695e <HAL_GPIO_Init+0x1ee>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a48      	ldr	r2, [pc, #288]	; (8006a5c <HAL_GPIO_Init+0x2ec>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d00d      	beq.n	800695a <HAL_GPIO_Init+0x1ea>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a47      	ldr	r2, [pc, #284]	; (8006a60 <HAL_GPIO_Init+0x2f0>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d007      	beq.n	8006956 <HAL_GPIO_Init+0x1e6>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a46      	ldr	r2, [pc, #280]	; (8006a64 <HAL_GPIO_Init+0x2f4>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d101      	bne.n	8006952 <HAL_GPIO_Init+0x1e2>
 800694e:	2305      	movs	r3, #5
 8006950:	e00a      	b.n	8006968 <HAL_GPIO_Init+0x1f8>
 8006952:	2306      	movs	r3, #6
 8006954:	e008      	b.n	8006968 <HAL_GPIO_Init+0x1f8>
 8006956:	2304      	movs	r3, #4
 8006958:	e006      	b.n	8006968 <HAL_GPIO_Init+0x1f8>
 800695a:	2303      	movs	r3, #3
 800695c:	e004      	b.n	8006968 <HAL_GPIO_Init+0x1f8>
 800695e:	2302      	movs	r3, #2
 8006960:	e002      	b.n	8006968 <HAL_GPIO_Init+0x1f8>
 8006962:	2301      	movs	r3, #1
 8006964:	e000      	b.n	8006968 <HAL_GPIO_Init+0x1f8>
 8006966:	2300      	movs	r3, #0
 8006968:	697a      	ldr	r2, [r7, #20]
 800696a:	2103      	movs	r1, #3
 800696c:	400a      	ands	r2, r1
 800696e:	0092      	lsls	r2, r2, #2
 8006970:	4093      	lsls	r3, r2
 8006972:	693a      	ldr	r2, [r7, #16]
 8006974:	4313      	orrs	r3, r2
 8006976:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006978:	4935      	ldr	r1, [pc, #212]	; (8006a50 <HAL_GPIO_Init+0x2e0>)
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	089b      	lsrs	r3, r3, #2
 800697e:	3302      	adds	r3, #2
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	693a      	ldr	r2, [r7, #16]
 8006984:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006986:	4b38      	ldr	r3, [pc, #224]	; (8006a68 <HAL_GPIO_Init+0x2f8>)
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	43da      	mvns	r2, r3
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	4013      	ands	r3, r2
 8006994:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	685a      	ldr	r2, [r3, #4]
 800699a:	2380      	movs	r3, #128	; 0x80
 800699c:	035b      	lsls	r3, r3, #13
 800699e:	4013      	ands	r3, r2
 80069a0:	d003      	beq.n	80069aa <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80069a2:	693a      	ldr	r2, [r7, #16]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80069aa:	4b2f      	ldr	r3, [pc, #188]	; (8006a68 <HAL_GPIO_Init+0x2f8>)
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80069b0:	4b2d      	ldr	r3, [pc, #180]	; (8006a68 <HAL_GPIO_Init+0x2f8>)
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	43da      	mvns	r2, r3
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	4013      	ands	r3, r2
 80069be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	685a      	ldr	r2, [r3, #4]
 80069c4:	2380      	movs	r3, #128	; 0x80
 80069c6:	039b      	lsls	r3, r3, #14
 80069c8:	4013      	ands	r3, r2
 80069ca:	d003      	beq.n	80069d4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80069d4:	4b24      	ldr	r3, [pc, #144]	; (8006a68 <HAL_GPIO_Init+0x2f8>)
 80069d6:	693a      	ldr	r2, [r7, #16]
 80069d8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80069da:	4b23      	ldr	r3, [pc, #140]	; (8006a68 <HAL_GPIO_Init+0x2f8>)
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	43da      	mvns	r2, r3
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	4013      	ands	r3, r2
 80069e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	685a      	ldr	r2, [r3, #4]
 80069ee:	2380      	movs	r3, #128	; 0x80
 80069f0:	029b      	lsls	r3, r3, #10
 80069f2:	4013      	ands	r3, r2
 80069f4:	d003      	beq.n	80069fe <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80069fe:	4b1a      	ldr	r3, [pc, #104]	; (8006a68 <HAL_GPIO_Init+0x2f8>)
 8006a00:	693a      	ldr	r2, [r7, #16]
 8006a02:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006a04:	4b18      	ldr	r3, [pc, #96]	; (8006a68 <HAL_GPIO_Init+0x2f8>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	43da      	mvns	r2, r3
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	4013      	ands	r3, r2
 8006a12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	2380      	movs	r3, #128	; 0x80
 8006a1a:	025b      	lsls	r3, r3, #9
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	d003      	beq.n	8006a28 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8006a20:	693a      	ldr	r2, [r7, #16]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006a28:	4b0f      	ldr	r3, [pc, #60]	; (8006a68 <HAL_GPIO_Init+0x2f8>)
 8006a2a:	693a      	ldr	r2, [r7, #16]
 8006a2c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	3301      	adds	r3, #1
 8006a32:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	40da      	lsrs	r2, r3
 8006a3c:	1e13      	subs	r3, r2, #0
 8006a3e:	d000      	beq.n	8006a42 <HAL_GPIO_Init+0x2d2>
 8006a40:	e6a2      	b.n	8006788 <HAL_GPIO_Init+0x18>
  }
}
 8006a42:	46c0      	nop			; (mov r8, r8)
 8006a44:	46c0      	nop			; (mov r8, r8)
 8006a46:	46bd      	mov	sp, r7
 8006a48:	b006      	add	sp, #24
 8006a4a:	bd80      	pop	{r7, pc}
 8006a4c:	40021000 	.word	0x40021000
 8006a50:	40010000 	.word	0x40010000
 8006a54:	50000400 	.word	0x50000400
 8006a58:	50000800 	.word	0x50000800
 8006a5c:	50000c00 	.word	0x50000c00
 8006a60:	50001000 	.word	0x50001000
 8006a64:	50001c00 	.word	0x50001c00
 8006a68:	40010400 	.word	0x40010400

08006a6c <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	000a      	movs	r2, r1
 8006a76:	1cbb      	adds	r3, r7, #2
 8006a78:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	691b      	ldr	r3, [r3, #16]
 8006a7e:	1cba      	adds	r2, r7, #2
 8006a80:	8812      	ldrh	r2, [r2, #0]
 8006a82:	4013      	ands	r3, r2
 8006a84:	d004      	beq.n	8006a90 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8006a86:	230f      	movs	r3, #15
 8006a88:	18fb      	adds	r3, r7, r3
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	701a      	strb	r2, [r3, #0]
 8006a8e:	e003      	b.n	8006a98 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006a90:	230f      	movs	r3, #15
 8006a92:	18fb      	adds	r3, r7, r3
 8006a94:	2200      	movs	r2, #0
 8006a96:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8006a98:	230f      	movs	r3, #15
 8006a9a:	18fb      	adds	r3, r7, r3
 8006a9c:	781b      	ldrb	r3, [r3, #0]
}
 8006a9e:	0018      	movs	r0, r3
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	b004      	add	sp, #16
 8006aa4:	bd80      	pop	{r7, pc}

08006aa6 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006aa6:	b580      	push	{r7, lr}
 8006aa8:	b082      	sub	sp, #8
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
 8006aae:	0008      	movs	r0, r1
 8006ab0:	0011      	movs	r1, r2
 8006ab2:	1cbb      	adds	r3, r7, #2
 8006ab4:	1c02      	adds	r2, r0, #0
 8006ab6:	801a      	strh	r2, [r3, #0]
 8006ab8:	1c7b      	adds	r3, r7, #1
 8006aba:	1c0a      	adds	r2, r1, #0
 8006abc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006abe:	1c7b      	adds	r3, r7, #1
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d004      	beq.n	8006ad0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006ac6:	1cbb      	adds	r3, r7, #2
 8006ac8:	881a      	ldrh	r2, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8006ace:	e003      	b.n	8006ad8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8006ad0:	1cbb      	adds	r3, r7, #2
 8006ad2:	881a      	ldrh	r2, [r3, #0]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006ad8:	46c0      	nop			; (mov r8, r8)
 8006ada:	46bd      	mov	sp, r7
 8006adc:	b002      	add	sp, #8
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b082      	sub	sp, #8
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	0002      	movs	r2, r0
 8006ae8:	1dbb      	adds	r3, r7, #6
 8006aea:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006aec:	4b09      	ldr	r3, [pc, #36]	; (8006b14 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8006aee:	695b      	ldr	r3, [r3, #20]
 8006af0:	1dba      	adds	r2, r7, #6
 8006af2:	8812      	ldrh	r2, [r2, #0]
 8006af4:	4013      	ands	r3, r2
 8006af6:	d008      	beq.n	8006b0a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006af8:	4b06      	ldr	r3, [pc, #24]	; (8006b14 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8006afa:	1dba      	adds	r2, r7, #6
 8006afc:	8812      	ldrh	r2, [r2, #0]
 8006afe:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006b00:	1dbb      	adds	r3, r7, #6
 8006b02:	881b      	ldrh	r3, [r3, #0]
 8006b04:	0018      	movs	r0, r3
 8006b06:	f7fc fed1 	bl	80038ac <HAL_GPIO_EXTI_Callback>
  }
}
 8006b0a:	46c0      	nop			; (mov r8, r8)
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	b002      	add	sp, #8
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	46c0      	nop			; (mov r8, r8)
 8006b14:	40010400 	.word	0x40010400

08006b18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d101      	bne.n	8006b2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	e082      	b.n	8006c30 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2241      	movs	r2, #65	; 0x41
 8006b2e:	5c9b      	ldrb	r3, [r3, r2]
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d107      	bne.n	8006b46 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2240      	movs	r2, #64	; 0x40
 8006b3a:	2100      	movs	r1, #0
 8006b3c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	0018      	movs	r0, r3
 8006b42:	f7fd ff8f 	bl	8004a64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2241      	movs	r2, #65	; 0x41
 8006b4a:	2124      	movs	r1, #36	; 0x24
 8006b4c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2101      	movs	r1, #1
 8006b5a:	438a      	bics	r2, r1
 8006b5c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	685a      	ldr	r2, [r3, #4]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4934      	ldr	r1, [pc, #208]	; (8006c38 <HAL_I2C_Init+0x120>)
 8006b68:	400a      	ands	r2, r1
 8006b6a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	689a      	ldr	r2, [r3, #8]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4931      	ldr	r1, [pc, #196]	; (8006c3c <HAL_I2C_Init+0x124>)
 8006b78:	400a      	ands	r2, r1
 8006b7a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d108      	bne.n	8006b96 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	689a      	ldr	r2, [r3, #8]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2180      	movs	r1, #128	; 0x80
 8006b8e:	0209      	lsls	r1, r1, #8
 8006b90:	430a      	orrs	r2, r1
 8006b92:	609a      	str	r2, [r3, #8]
 8006b94:	e007      	b.n	8006ba6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	689a      	ldr	r2, [r3, #8]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2184      	movs	r1, #132	; 0x84
 8006ba0:	0209      	lsls	r1, r1, #8
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	2b02      	cmp	r3, #2
 8006bac:	d104      	bne.n	8006bb8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2280      	movs	r2, #128	; 0x80
 8006bb4:	0112      	lsls	r2, r2, #4
 8006bb6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	685a      	ldr	r2, [r3, #4]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	491f      	ldr	r1, [pc, #124]	; (8006c40 <HAL_I2C_Init+0x128>)
 8006bc4:	430a      	orrs	r2, r1
 8006bc6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68da      	ldr	r2, [r3, #12]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	491a      	ldr	r1, [pc, #104]	; (8006c3c <HAL_I2C_Init+0x124>)
 8006bd4:	400a      	ands	r2, r1
 8006bd6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	691a      	ldr	r2, [r3, #16]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	695b      	ldr	r3, [r3, #20]
 8006be0:	431a      	orrs	r2, r3
 8006be2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	699b      	ldr	r3, [r3, #24]
 8006be8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	69d9      	ldr	r1, [r3, #28]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6a1a      	ldr	r2, [r3, #32]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	430a      	orrs	r2, r1
 8006c00:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2101      	movs	r1, #1
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2241      	movs	r2, #65	; 0x41
 8006c1c:	2120      	movs	r1, #32
 8006c1e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2242      	movs	r2, #66	; 0x42
 8006c2a:	2100      	movs	r1, #0
 8006c2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	0018      	movs	r0, r3
 8006c32:	46bd      	mov	sp, r7
 8006c34:	b002      	add	sp, #8
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	f0ffffff 	.word	0xf0ffffff
 8006c3c:	ffff7fff 	.word	0xffff7fff
 8006c40:	02008000 	.word	0x02008000

08006c44 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c44:	b590      	push	{r4, r7, lr}
 8006c46:	b089      	sub	sp, #36	; 0x24
 8006c48:	af02      	add	r7, sp, #8
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	000c      	movs	r4, r1
 8006c4e:	0010      	movs	r0, r2
 8006c50:	0019      	movs	r1, r3
 8006c52:	230a      	movs	r3, #10
 8006c54:	18fb      	adds	r3, r7, r3
 8006c56:	1c22      	adds	r2, r4, #0
 8006c58:	801a      	strh	r2, [r3, #0]
 8006c5a:	2308      	movs	r3, #8
 8006c5c:	18fb      	adds	r3, r7, r3
 8006c5e:	1c02      	adds	r2, r0, #0
 8006c60:	801a      	strh	r2, [r3, #0]
 8006c62:	1dbb      	adds	r3, r7, #6
 8006c64:	1c0a      	adds	r2, r1, #0
 8006c66:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2241      	movs	r2, #65	; 0x41
 8006c6c:	5c9b      	ldrb	r3, [r3, r2]
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	2b20      	cmp	r3, #32
 8006c72:	d000      	beq.n	8006c76 <HAL_I2C_Mem_Write+0x32>
 8006c74:	e10c      	b.n	8006e90 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d004      	beq.n	8006c86 <HAL_I2C_Mem_Write+0x42>
 8006c7c:	232c      	movs	r3, #44	; 0x2c
 8006c7e:	18fb      	adds	r3, r7, r3
 8006c80:	881b      	ldrh	r3, [r3, #0]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d105      	bne.n	8006c92 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2280      	movs	r2, #128	; 0x80
 8006c8a:	0092      	lsls	r2, r2, #2
 8006c8c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e0ff      	b.n	8006e92 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2240      	movs	r2, #64	; 0x40
 8006c96:	5c9b      	ldrb	r3, [r3, r2]
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	d101      	bne.n	8006ca0 <HAL_I2C_Mem_Write+0x5c>
 8006c9c:	2302      	movs	r3, #2
 8006c9e:	e0f8      	b.n	8006e92 <HAL_I2C_Mem_Write+0x24e>
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2240      	movs	r2, #64	; 0x40
 8006ca4:	2101      	movs	r1, #1
 8006ca6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006ca8:	f7fe ff02 	bl	8005ab0 <HAL_GetTick>
 8006cac:	0003      	movs	r3, r0
 8006cae:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006cb0:	2380      	movs	r3, #128	; 0x80
 8006cb2:	0219      	lsls	r1, r3, #8
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	2319      	movs	r3, #25
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f000 fb0b 	bl	80072d8 <I2C_WaitOnFlagUntilTimeout>
 8006cc2:	1e03      	subs	r3, r0, #0
 8006cc4:	d001      	beq.n	8006cca <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e0e3      	b.n	8006e92 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2241      	movs	r2, #65	; 0x41
 8006cce:	2121      	movs	r1, #33	; 0x21
 8006cd0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2242      	movs	r2, #66	; 0x42
 8006cd6:	2140      	movs	r1, #64	; 0x40
 8006cd8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ce4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	222c      	movs	r2, #44	; 0x2c
 8006cea:	18ba      	adds	r2, r7, r2
 8006cec:	8812      	ldrh	r2, [r2, #0]
 8006cee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006cf6:	1dbb      	adds	r3, r7, #6
 8006cf8:	881c      	ldrh	r4, [r3, #0]
 8006cfa:	2308      	movs	r3, #8
 8006cfc:	18fb      	adds	r3, r7, r3
 8006cfe:	881a      	ldrh	r2, [r3, #0]
 8006d00:	230a      	movs	r3, #10
 8006d02:	18fb      	adds	r3, r7, r3
 8006d04:	8819      	ldrh	r1, [r3, #0]
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	9301      	str	r3, [sp, #4]
 8006d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d0e:	9300      	str	r3, [sp, #0]
 8006d10:	0023      	movs	r3, r4
 8006d12:	f000 f9f9 	bl	8007108 <I2C_RequestMemoryWrite>
 8006d16:	1e03      	subs	r3, r0, #0
 8006d18:	d005      	beq.n	8006d26 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2240      	movs	r2, #64	; 0x40
 8006d1e:	2100      	movs	r1, #0
 8006d20:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e0b5      	b.n	8006e92 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	2bff      	cmp	r3, #255	; 0xff
 8006d2e:	d911      	bls.n	8006d54 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	22ff      	movs	r2, #255	; 0xff
 8006d34:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d3a:	b2da      	uxtb	r2, r3
 8006d3c:	2380      	movs	r3, #128	; 0x80
 8006d3e:	045c      	lsls	r4, r3, #17
 8006d40:	230a      	movs	r3, #10
 8006d42:	18fb      	adds	r3, r7, r3
 8006d44:	8819      	ldrh	r1, [r3, #0]
 8006d46:	68f8      	ldr	r0, [r7, #12]
 8006d48:	2300      	movs	r3, #0
 8006d4a:	9300      	str	r3, [sp, #0]
 8006d4c:	0023      	movs	r3, r4
 8006d4e:	f000 fc9b 	bl	8007688 <I2C_TransferConfig>
 8006d52:	e012      	b.n	8006d7a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	2380      	movs	r3, #128	; 0x80
 8006d66:	049c      	lsls	r4, r3, #18
 8006d68:	230a      	movs	r3, #10
 8006d6a:	18fb      	adds	r3, r7, r3
 8006d6c:	8819      	ldrh	r1, [r3, #0]
 8006d6e:	68f8      	ldr	r0, [r7, #12]
 8006d70:	2300      	movs	r3, #0
 8006d72:	9300      	str	r3, [sp, #0]
 8006d74:	0023      	movs	r3, r4
 8006d76:	f000 fc87 	bl	8007688 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	0018      	movs	r0, r3
 8006d82:	f000 faf7 	bl	8007374 <I2C_WaitOnTXISFlagUntilTimeout>
 8006d86:	1e03      	subs	r3, r0, #0
 8006d88:	d001      	beq.n	8006d8e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e081      	b.n	8006e92 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d92:	781a      	ldrb	r2, [r3, #0]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9e:	1c5a      	adds	r2, r3, #1
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	3b01      	subs	r3, #1
 8006dac:	b29a      	uxth	r2, r3
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006db6:	3b01      	subs	r3, #1
 8006db8:	b29a      	uxth	r2, r3
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d03a      	beq.n	8006e3e <HAL_I2C_Mem_Write+0x1fa>
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d136      	bne.n	8006e3e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006dd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dd2:	68f8      	ldr	r0, [r7, #12]
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	9300      	str	r3, [sp, #0]
 8006dd8:	0013      	movs	r3, r2
 8006dda:	2200      	movs	r2, #0
 8006ddc:	2180      	movs	r1, #128	; 0x80
 8006dde:	f000 fa7b 	bl	80072d8 <I2C_WaitOnFlagUntilTimeout>
 8006de2:	1e03      	subs	r3, r0, #0
 8006de4:	d001      	beq.n	8006dea <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e053      	b.n	8006e92 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	2bff      	cmp	r3, #255	; 0xff
 8006df2:	d911      	bls.n	8006e18 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	22ff      	movs	r2, #255	; 0xff
 8006df8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dfe:	b2da      	uxtb	r2, r3
 8006e00:	2380      	movs	r3, #128	; 0x80
 8006e02:	045c      	lsls	r4, r3, #17
 8006e04:	230a      	movs	r3, #10
 8006e06:	18fb      	adds	r3, r7, r3
 8006e08:	8819      	ldrh	r1, [r3, #0]
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	9300      	str	r3, [sp, #0]
 8006e10:	0023      	movs	r3, r4
 8006e12:	f000 fc39 	bl	8007688 <I2C_TransferConfig>
 8006e16:	e012      	b.n	8006e3e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e1c:	b29a      	uxth	r2, r3
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e26:	b2da      	uxtb	r2, r3
 8006e28:	2380      	movs	r3, #128	; 0x80
 8006e2a:	049c      	lsls	r4, r3, #18
 8006e2c:	230a      	movs	r3, #10
 8006e2e:	18fb      	adds	r3, r7, r3
 8006e30:	8819      	ldrh	r1, [r3, #0]
 8006e32:	68f8      	ldr	r0, [r7, #12]
 8006e34:	2300      	movs	r3, #0
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	0023      	movs	r3, r4
 8006e3a:	f000 fc25 	bl	8007688 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d198      	bne.n	8006d7a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e48:	697a      	ldr	r2, [r7, #20]
 8006e4a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	0018      	movs	r0, r3
 8006e50:	f000 fad6 	bl	8007400 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006e54:	1e03      	subs	r3, r0, #0
 8006e56:	d001      	beq.n	8006e5c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e01a      	b.n	8006e92 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2220      	movs	r2, #32
 8006e62:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	685a      	ldr	r2, [r3, #4]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	490b      	ldr	r1, [pc, #44]	; (8006e9c <HAL_I2C_Mem_Write+0x258>)
 8006e70:	400a      	ands	r2, r1
 8006e72:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2241      	movs	r2, #65	; 0x41
 8006e78:	2120      	movs	r1, #32
 8006e7a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	2242      	movs	r2, #66	; 0x42
 8006e80:	2100      	movs	r1, #0
 8006e82:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2240      	movs	r2, #64	; 0x40
 8006e88:	2100      	movs	r1, #0
 8006e8a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	e000      	b.n	8006e92 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8006e90:	2302      	movs	r3, #2
  }
}
 8006e92:	0018      	movs	r0, r3
 8006e94:	46bd      	mov	sp, r7
 8006e96:	b007      	add	sp, #28
 8006e98:	bd90      	pop	{r4, r7, pc}
 8006e9a:	46c0      	nop			; (mov r8, r8)
 8006e9c:	fe00e800 	.word	0xfe00e800

08006ea0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ea0:	b590      	push	{r4, r7, lr}
 8006ea2:	b089      	sub	sp, #36	; 0x24
 8006ea4:	af02      	add	r7, sp, #8
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	000c      	movs	r4, r1
 8006eaa:	0010      	movs	r0, r2
 8006eac:	0019      	movs	r1, r3
 8006eae:	230a      	movs	r3, #10
 8006eb0:	18fb      	adds	r3, r7, r3
 8006eb2:	1c22      	adds	r2, r4, #0
 8006eb4:	801a      	strh	r2, [r3, #0]
 8006eb6:	2308      	movs	r3, #8
 8006eb8:	18fb      	adds	r3, r7, r3
 8006eba:	1c02      	adds	r2, r0, #0
 8006ebc:	801a      	strh	r2, [r3, #0]
 8006ebe:	1dbb      	adds	r3, r7, #6
 8006ec0:	1c0a      	adds	r2, r1, #0
 8006ec2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2241      	movs	r2, #65	; 0x41
 8006ec8:	5c9b      	ldrb	r3, [r3, r2]
 8006eca:	b2db      	uxtb	r3, r3
 8006ecc:	2b20      	cmp	r3, #32
 8006ece:	d000      	beq.n	8006ed2 <HAL_I2C_Mem_Read+0x32>
 8006ed0:	e110      	b.n	80070f4 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d004      	beq.n	8006ee2 <HAL_I2C_Mem_Read+0x42>
 8006ed8:	232c      	movs	r3, #44	; 0x2c
 8006eda:	18fb      	adds	r3, r7, r3
 8006edc:	881b      	ldrh	r3, [r3, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d105      	bne.n	8006eee <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2280      	movs	r2, #128	; 0x80
 8006ee6:	0092      	lsls	r2, r2, #2
 8006ee8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e103      	b.n	80070f6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2240      	movs	r2, #64	; 0x40
 8006ef2:	5c9b      	ldrb	r3, [r3, r2]
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d101      	bne.n	8006efc <HAL_I2C_Mem_Read+0x5c>
 8006ef8:	2302      	movs	r3, #2
 8006efa:	e0fc      	b.n	80070f6 <HAL_I2C_Mem_Read+0x256>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2240      	movs	r2, #64	; 0x40
 8006f00:	2101      	movs	r1, #1
 8006f02:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006f04:	f7fe fdd4 	bl	8005ab0 <HAL_GetTick>
 8006f08:	0003      	movs	r3, r0
 8006f0a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006f0c:	2380      	movs	r3, #128	; 0x80
 8006f0e:	0219      	lsls	r1, r3, #8
 8006f10:	68f8      	ldr	r0, [r7, #12]
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	9300      	str	r3, [sp, #0]
 8006f16:	2319      	movs	r3, #25
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f000 f9dd 	bl	80072d8 <I2C_WaitOnFlagUntilTimeout>
 8006f1e:	1e03      	subs	r3, r0, #0
 8006f20:	d001      	beq.n	8006f26 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e0e7      	b.n	80070f6 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2241      	movs	r2, #65	; 0x41
 8006f2a:	2122      	movs	r1, #34	; 0x22
 8006f2c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2242      	movs	r2, #66	; 0x42
 8006f32:	2140      	movs	r1, #64	; 0x40
 8006f34:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f40:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	222c      	movs	r2, #44	; 0x2c
 8006f46:	18ba      	adds	r2, r7, r2
 8006f48:	8812      	ldrh	r2, [r2, #0]
 8006f4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006f52:	1dbb      	adds	r3, r7, #6
 8006f54:	881c      	ldrh	r4, [r3, #0]
 8006f56:	2308      	movs	r3, #8
 8006f58:	18fb      	adds	r3, r7, r3
 8006f5a:	881a      	ldrh	r2, [r3, #0]
 8006f5c:	230a      	movs	r3, #10
 8006f5e:	18fb      	adds	r3, r7, r3
 8006f60:	8819      	ldrh	r1, [r3, #0]
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	9301      	str	r3, [sp, #4]
 8006f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	0023      	movs	r3, r4
 8006f6e:	f000 f92f 	bl	80071d0 <I2C_RequestMemoryRead>
 8006f72:	1e03      	subs	r3, r0, #0
 8006f74:	d005      	beq.n	8006f82 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2240      	movs	r2, #64	; 0x40
 8006f7a:	2100      	movs	r1, #0
 8006f7c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e0b9      	b.n	80070f6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	2bff      	cmp	r3, #255	; 0xff
 8006f8a:	d911      	bls.n	8006fb0 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	22ff      	movs	r2, #255	; 0xff
 8006f90:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f96:	b2da      	uxtb	r2, r3
 8006f98:	2380      	movs	r3, #128	; 0x80
 8006f9a:	045c      	lsls	r4, r3, #17
 8006f9c:	230a      	movs	r3, #10
 8006f9e:	18fb      	adds	r3, r7, r3
 8006fa0:	8819      	ldrh	r1, [r3, #0]
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	4b56      	ldr	r3, [pc, #344]	; (8007100 <HAL_I2C_Mem_Read+0x260>)
 8006fa6:	9300      	str	r3, [sp, #0]
 8006fa8:	0023      	movs	r3, r4
 8006faa:	f000 fb6d 	bl	8007688 <I2C_TransferConfig>
 8006fae:	e012      	b.n	8006fd6 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fb4:	b29a      	uxth	r2, r3
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fbe:	b2da      	uxtb	r2, r3
 8006fc0:	2380      	movs	r3, #128	; 0x80
 8006fc2:	049c      	lsls	r4, r3, #18
 8006fc4:	230a      	movs	r3, #10
 8006fc6:	18fb      	adds	r3, r7, r3
 8006fc8:	8819      	ldrh	r1, [r3, #0]
 8006fca:	68f8      	ldr	r0, [r7, #12]
 8006fcc:	4b4c      	ldr	r3, [pc, #304]	; (8007100 <HAL_I2C_Mem_Read+0x260>)
 8006fce:	9300      	str	r3, [sp, #0]
 8006fd0:	0023      	movs	r3, r4
 8006fd2:	f000 fb59 	bl	8007688 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006fd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	9300      	str	r3, [sp, #0]
 8006fde:	0013      	movs	r3, r2
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	2104      	movs	r1, #4
 8006fe4:	f000 f978 	bl	80072d8 <I2C_WaitOnFlagUntilTimeout>
 8006fe8:	1e03      	subs	r3, r0, #0
 8006fea:	d001      	beq.n	8006ff0 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	e082      	b.n	80070f6 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffa:	b2d2      	uxtb	r2, r2
 8006ffc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007002:	1c5a      	adds	r2, r3, #1
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800700c:	3b01      	subs	r3, #1
 800700e:	b29a      	uxth	r2, r3
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007018:	b29b      	uxth	r3, r3
 800701a:	3b01      	subs	r3, #1
 800701c:	b29a      	uxth	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007026:	b29b      	uxth	r3, r3
 8007028:	2b00      	cmp	r3, #0
 800702a:	d03a      	beq.n	80070a2 <HAL_I2C_Mem_Read+0x202>
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007030:	2b00      	cmp	r3, #0
 8007032:	d136      	bne.n	80070a2 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007034:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	9300      	str	r3, [sp, #0]
 800703c:	0013      	movs	r3, r2
 800703e:	2200      	movs	r2, #0
 8007040:	2180      	movs	r1, #128	; 0x80
 8007042:	f000 f949 	bl	80072d8 <I2C_WaitOnFlagUntilTimeout>
 8007046:	1e03      	subs	r3, r0, #0
 8007048:	d001      	beq.n	800704e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e053      	b.n	80070f6 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007052:	b29b      	uxth	r3, r3
 8007054:	2bff      	cmp	r3, #255	; 0xff
 8007056:	d911      	bls.n	800707c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	22ff      	movs	r2, #255	; 0xff
 800705c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007062:	b2da      	uxtb	r2, r3
 8007064:	2380      	movs	r3, #128	; 0x80
 8007066:	045c      	lsls	r4, r3, #17
 8007068:	230a      	movs	r3, #10
 800706a:	18fb      	adds	r3, r7, r3
 800706c:	8819      	ldrh	r1, [r3, #0]
 800706e:	68f8      	ldr	r0, [r7, #12]
 8007070:	2300      	movs	r3, #0
 8007072:	9300      	str	r3, [sp, #0]
 8007074:	0023      	movs	r3, r4
 8007076:	f000 fb07 	bl	8007688 <I2C_TransferConfig>
 800707a:	e012      	b.n	80070a2 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007080:	b29a      	uxth	r2, r3
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800708a:	b2da      	uxtb	r2, r3
 800708c:	2380      	movs	r3, #128	; 0x80
 800708e:	049c      	lsls	r4, r3, #18
 8007090:	230a      	movs	r3, #10
 8007092:	18fb      	adds	r3, r7, r3
 8007094:	8819      	ldrh	r1, [r3, #0]
 8007096:	68f8      	ldr	r0, [r7, #12]
 8007098:	2300      	movs	r3, #0
 800709a:	9300      	str	r3, [sp, #0]
 800709c:	0023      	movs	r3, r4
 800709e:	f000 faf3 	bl	8007688 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d194      	bne.n	8006fd6 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070ac:	697a      	ldr	r2, [r7, #20]
 80070ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	0018      	movs	r0, r3
 80070b4:	f000 f9a4 	bl	8007400 <I2C_WaitOnSTOPFlagUntilTimeout>
 80070b8:	1e03      	subs	r3, r0, #0
 80070ba:	d001      	beq.n	80070c0 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	e01a      	b.n	80070f6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2220      	movs	r2, #32
 80070c6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	685a      	ldr	r2, [r3, #4]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	490c      	ldr	r1, [pc, #48]	; (8007104 <HAL_I2C_Mem_Read+0x264>)
 80070d4:	400a      	ands	r2, r1
 80070d6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2241      	movs	r2, #65	; 0x41
 80070dc:	2120      	movs	r1, #32
 80070de:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2242      	movs	r2, #66	; 0x42
 80070e4:	2100      	movs	r1, #0
 80070e6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2240      	movs	r2, #64	; 0x40
 80070ec:	2100      	movs	r1, #0
 80070ee:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80070f0:	2300      	movs	r3, #0
 80070f2:	e000      	b.n	80070f6 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80070f4:	2302      	movs	r3, #2
  }
}
 80070f6:	0018      	movs	r0, r3
 80070f8:	46bd      	mov	sp, r7
 80070fa:	b007      	add	sp, #28
 80070fc:	bd90      	pop	{r4, r7, pc}
 80070fe:	46c0      	nop			; (mov r8, r8)
 8007100:	80002400 	.word	0x80002400
 8007104:	fe00e800 	.word	0xfe00e800

08007108 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007108:	b5b0      	push	{r4, r5, r7, lr}
 800710a:	b086      	sub	sp, #24
 800710c:	af02      	add	r7, sp, #8
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	000c      	movs	r4, r1
 8007112:	0010      	movs	r0, r2
 8007114:	0019      	movs	r1, r3
 8007116:	250a      	movs	r5, #10
 8007118:	197b      	adds	r3, r7, r5
 800711a:	1c22      	adds	r2, r4, #0
 800711c:	801a      	strh	r2, [r3, #0]
 800711e:	2308      	movs	r3, #8
 8007120:	18fb      	adds	r3, r7, r3
 8007122:	1c02      	adds	r2, r0, #0
 8007124:	801a      	strh	r2, [r3, #0]
 8007126:	1dbb      	adds	r3, r7, #6
 8007128:	1c0a      	adds	r2, r1, #0
 800712a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800712c:	1dbb      	adds	r3, r7, #6
 800712e:	881b      	ldrh	r3, [r3, #0]
 8007130:	b2da      	uxtb	r2, r3
 8007132:	2380      	movs	r3, #128	; 0x80
 8007134:	045c      	lsls	r4, r3, #17
 8007136:	197b      	adds	r3, r7, r5
 8007138:	8819      	ldrh	r1, [r3, #0]
 800713a:	68f8      	ldr	r0, [r7, #12]
 800713c:	4b23      	ldr	r3, [pc, #140]	; (80071cc <I2C_RequestMemoryWrite+0xc4>)
 800713e:	9300      	str	r3, [sp, #0]
 8007140:	0023      	movs	r3, r4
 8007142:	f000 faa1 	bl	8007688 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007148:	6a39      	ldr	r1, [r7, #32]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	0018      	movs	r0, r3
 800714e:	f000 f911 	bl	8007374 <I2C_WaitOnTXISFlagUntilTimeout>
 8007152:	1e03      	subs	r3, r0, #0
 8007154:	d001      	beq.n	800715a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e033      	b.n	80071c2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800715a:	1dbb      	adds	r3, r7, #6
 800715c:	881b      	ldrh	r3, [r3, #0]
 800715e:	2b01      	cmp	r3, #1
 8007160:	d107      	bne.n	8007172 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007162:	2308      	movs	r3, #8
 8007164:	18fb      	adds	r3, r7, r3
 8007166:	881b      	ldrh	r3, [r3, #0]
 8007168:	b2da      	uxtb	r2, r3
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	629a      	str	r2, [r3, #40]	; 0x28
 8007170:	e019      	b.n	80071a6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007172:	2308      	movs	r3, #8
 8007174:	18fb      	adds	r3, r7, r3
 8007176:	881b      	ldrh	r3, [r3, #0]
 8007178:	0a1b      	lsrs	r3, r3, #8
 800717a:	b29b      	uxth	r3, r3
 800717c:	b2da      	uxtb	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007186:	6a39      	ldr	r1, [r7, #32]
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	0018      	movs	r0, r3
 800718c:	f000 f8f2 	bl	8007374 <I2C_WaitOnTXISFlagUntilTimeout>
 8007190:	1e03      	subs	r3, r0, #0
 8007192:	d001      	beq.n	8007198 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	e014      	b.n	80071c2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007198:	2308      	movs	r3, #8
 800719a:	18fb      	adds	r3, r7, r3
 800719c:	881b      	ldrh	r3, [r3, #0]
 800719e:	b2da      	uxtb	r2, r3
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80071a6:	6a3a      	ldr	r2, [r7, #32]
 80071a8:	68f8      	ldr	r0, [r7, #12]
 80071aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	0013      	movs	r3, r2
 80071b0:	2200      	movs	r2, #0
 80071b2:	2180      	movs	r1, #128	; 0x80
 80071b4:	f000 f890 	bl	80072d8 <I2C_WaitOnFlagUntilTimeout>
 80071b8:	1e03      	subs	r3, r0, #0
 80071ba:	d001      	beq.n	80071c0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	e000      	b.n	80071c2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	0018      	movs	r0, r3
 80071c4:	46bd      	mov	sp, r7
 80071c6:	b004      	add	sp, #16
 80071c8:	bdb0      	pop	{r4, r5, r7, pc}
 80071ca:	46c0      	nop			; (mov r8, r8)
 80071cc:	80002000 	.word	0x80002000

080071d0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80071d0:	b5b0      	push	{r4, r5, r7, lr}
 80071d2:	b086      	sub	sp, #24
 80071d4:	af02      	add	r7, sp, #8
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	000c      	movs	r4, r1
 80071da:	0010      	movs	r0, r2
 80071dc:	0019      	movs	r1, r3
 80071de:	250a      	movs	r5, #10
 80071e0:	197b      	adds	r3, r7, r5
 80071e2:	1c22      	adds	r2, r4, #0
 80071e4:	801a      	strh	r2, [r3, #0]
 80071e6:	2308      	movs	r3, #8
 80071e8:	18fb      	adds	r3, r7, r3
 80071ea:	1c02      	adds	r2, r0, #0
 80071ec:	801a      	strh	r2, [r3, #0]
 80071ee:	1dbb      	adds	r3, r7, #6
 80071f0:	1c0a      	adds	r2, r1, #0
 80071f2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80071f4:	1dbb      	adds	r3, r7, #6
 80071f6:	881b      	ldrh	r3, [r3, #0]
 80071f8:	b2da      	uxtb	r2, r3
 80071fa:	197b      	adds	r3, r7, r5
 80071fc:	8819      	ldrh	r1, [r3, #0]
 80071fe:	68f8      	ldr	r0, [r7, #12]
 8007200:	4b23      	ldr	r3, [pc, #140]	; (8007290 <I2C_RequestMemoryRead+0xc0>)
 8007202:	9300      	str	r3, [sp, #0]
 8007204:	2300      	movs	r3, #0
 8007206:	f000 fa3f 	bl	8007688 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800720a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800720c:	6a39      	ldr	r1, [r7, #32]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	0018      	movs	r0, r3
 8007212:	f000 f8af 	bl	8007374 <I2C_WaitOnTXISFlagUntilTimeout>
 8007216:	1e03      	subs	r3, r0, #0
 8007218:	d001      	beq.n	800721e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e033      	b.n	8007286 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800721e:	1dbb      	adds	r3, r7, #6
 8007220:	881b      	ldrh	r3, [r3, #0]
 8007222:	2b01      	cmp	r3, #1
 8007224:	d107      	bne.n	8007236 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007226:	2308      	movs	r3, #8
 8007228:	18fb      	adds	r3, r7, r3
 800722a:	881b      	ldrh	r3, [r3, #0]
 800722c:	b2da      	uxtb	r2, r3
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	629a      	str	r2, [r3, #40]	; 0x28
 8007234:	e019      	b.n	800726a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007236:	2308      	movs	r3, #8
 8007238:	18fb      	adds	r3, r7, r3
 800723a:	881b      	ldrh	r3, [r3, #0]
 800723c:	0a1b      	lsrs	r3, r3, #8
 800723e:	b29b      	uxth	r3, r3
 8007240:	b2da      	uxtb	r2, r3
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007248:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800724a:	6a39      	ldr	r1, [r7, #32]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	0018      	movs	r0, r3
 8007250:	f000 f890 	bl	8007374 <I2C_WaitOnTXISFlagUntilTimeout>
 8007254:	1e03      	subs	r3, r0, #0
 8007256:	d001      	beq.n	800725c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e014      	b.n	8007286 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800725c:	2308      	movs	r3, #8
 800725e:	18fb      	adds	r3, r7, r3
 8007260:	881b      	ldrh	r3, [r3, #0]
 8007262:	b2da      	uxtb	r2, r3
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800726a:	6a3a      	ldr	r2, [r7, #32]
 800726c:	68f8      	ldr	r0, [r7, #12]
 800726e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007270:	9300      	str	r3, [sp, #0]
 8007272:	0013      	movs	r3, r2
 8007274:	2200      	movs	r2, #0
 8007276:	2140      	movs	r1, #64	; 0x40
 8007278:	f000 f82e 	bl	80072d8 <I2C_WaitOnFlagUntilTimeout>
 800727c:	1e03      	subs	r3, r0, #0
 800727e:	d001      	beq.n	8007284 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	e000      	b.n	8007286 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8007284:	2300      	movs	r3, #0
}
 8007286:	0018      	movs	r0, r3
 8007288:	46bd      	mov	sp, r7
 800728a:	b004      	add	sp, #16
 800728c:	bdb0      	pop	{r4, r5, r7, pc}
 800728e:	46c0      	nop			; (mov r8, r8)
 8007290:	80002000 	.word	0x80002000

08007294 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	699b      	ldr	r3, [r3, #24]
 80072a2:	2202      	movs	r2, #2
 80072a4:	4013      	ands	r3, r2
 80072a6:	2b02      	cmp	r3, #2
 80072a8:	d103      	bne.n	80072b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2200      	movs	r2, #0
 80072b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	699b      	ldr	r3, [r3, #24]
 80072b8:	2201      	movs	r2, #1
 80072ba:	4013      	ands	r3, r2
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d007      	beq.n	80072d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	699a      	ldr	r2, [r3, #24]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2101      	movs	r1, #1
 80072cc:	430a      	orrs	r2, r1
 80072ce:	619a      	str	r2, [r3, #24]
  }
}
 80072d0:	46c0      	nop			; (mov r8, r8)
 80072d2:	46bd      	mov	sp, r7
 80072d4:	b002      	add	sp, #8
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	603b      	str	r3, [r7, #0]
 80072e4:	1dfb      	adds	r3, r7, #7
 80072e6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80072e8:	e030      	b.n	800734c <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	3301      	adds	r3, #1
 80072ee:	d02d      	beq.n	800734c <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072f0:	f7fe fbde 	bl	8005ab0 <HAL_GetTick>
 80072f4:	0002      	movs	r2, r0
 80072f6:	69bb      	ldr	r3, [r7, #24]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	683a      	ldr	r2, [r7, #0]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d302      	bcc.n	8007306 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d122      	bne.n	800734c <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	699b      	ldr	r3, [r3, #24]
 800730c:	68ba      	ldr	r2, [r7, #8]
 800730e:	4013      	ands	r3, r2
 8007310:	68ba      	ldr	r2, [r7, #8]
 8007312:	1ad3      	subs	r3, r2, r3
 8007314:	425a      	negs	r2, r3
 8007316:	4153      	adcs	r3, r2
 8007318:	b2db      	uxtb	r3, r3
 800731a:	001a      	movs	r2, r3
 800731c:	1dfb      	adds	r3, r7, #7
 800731e:	781b      	ldrb	r3, [r3, #0]
 8007320:	429a      	cmp	r2, r3
 8007322:	d113      	bne.n	800734c <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007328:	2220      	movs	r2, #32
 800732a:	431a      	orrs	r2, r3
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2241      	movs	r2, #65	; 0x41
 8007334:	2120      	movs	r1, #32
 8007336:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2242      	movs	r2, #66	; 0x42
 800733c:	2100      	movs	r1, #0
 800733e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2240      	movs	r2, #64	; 0x40
 8007344:	2100      	movs	r1, #0
 8007346:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	e00f      	b.n	800736c <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	699b      	ldr	r3, [r3, #24]
 8007352:	68ba      	ldr	r2, [r7, #8]
 8007354:	4013      	ands	r3, r2
 8007356:	68ba      	ldr	r2, [r7, #8]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	425a      	negs	r2, r3
 800735c:	4153      	adcs	r3, r2
 800735e:	b2db      	uxtb	r3, r3
 8007360:	001a      	movs	r2, r3
 8007362:	1dfb      	adds	r3, r7, #7
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	429a      	cmp	r2, r3
 8007368:	d0bf      	beq.n	80072ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	0018      	movs	r0, r3
 800736e:	46bd      	mov	sp, r7
 8007370:	b004      	add	sp, #16
 8007372:	bd80      	pop	{r7, pc}

08007374 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007380:	e032      	b.n	80073e8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	68b9      	ldr	r1, [r7, #8]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	0018      	movs	r0, r3
 800738a:	f000 f87d 	bl	8007488 <I2C_IsErrorOccurred>
 800738e:	1e03      	subs	r3, r0, #0
 8007390:	d001      	beq.n	8007396 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	e030      	b.n	80073f8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	3301      	adds	r3, #1
 800739a:	d025      	beq.n	80073e8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800739c:	f7fe fb88 	bl	8005ab0 <HAL_GetTick>
 80073a0:	0002      	movs	r2, r0
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	1ad3      	subs	r3, r2, r3
 80073a6:	68ba      	ldr	r2, [r7, #8]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d302      	bcc.n	80073b2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d11a      	bne.n	80073e8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	2202      	movs	r2, #2
 80073ba:	4013      	ands	r3, r2
 80073bc:	2b02      	cmp	r3, #2
 80073be:	d013      	beq.n	80073e8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073c4:	2220      	movs	r2, #32
 80073c6:	431a      	orrs	r2, r3
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2241      	movs	r2, #65	; 0x41
 80073d0:	2120      	movs	r1, #32
 80073d2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2242      	movs	r2, #66	; 0x42
 80073d8:	2100      	movs	r1, #0
 80073da:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2240      	movs	r2, #64	; 0x40
 80073e0:	2100      	movs	r1, #0
 80073e2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	e007      	b.n	80073f8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	2202      	movs	r2, #2
 80073f0:	4013      	ands	r3, r2
 80073f2:	2b02      	cmp	r3, #2
 80073f4:	d1c5      	bne.n	8007382 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80073f6:	2300      	movs	r3, #0
}
 80073f8:	0018      	movs	r0, r3
 80073fa:	46bd      	mov	sp, r7
 80073fc:	b004      	add	sp, #16
 80073fe:	bd80      	pop	{r7, pc}

08007400 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800740c:	e02f      	b.n	800746e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	68b9      	ldr	r1, [r7, #8]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	0018      	movs	r0, r3
 8007416:	f000 f837 	bl	8007488 <I2C_IsErrorOccurred>
 800741a:	1e03      	subs	r3, r0, #0
 800741c:	d001      	beq.n	8007422 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e02d      	b.n	800747e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007422:	f7fe fb45 	bl	8005ab0 <HAL_GetTick>
 8007426:	0002      	movs	r2, r0
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	1ad3      	subs	r3, r2, r3
 800742c:	68ba      	ldr	r2, [r7, #8]
 800742e:	429a      	cmp	r2, r3
 8007430:	d302      	bcc.n	8007438 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d11a      	bne.n	800746e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	699b      	ldr	r3, [r3, #24]
 800743e:	2220      	movs	r2, #32
 8007440:	4013      	ands	r3, r2
 8007442:	2b20      	cmp	r3, #32
 8007444:	d013      	beq.n	800746e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800744a:	2220      	movs	r2, #32
 800744c:	431a      	orrs	r2, r3
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2241      	movs	r2, #65	; 0x41
 8007456:	2120      	movs	r1, #32
 8007458:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2242      	movs	r2, #66	; 0x42
 800745e:	2100      	movs	r1, #0
 8007460:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2240      	movs	r2, #64	; 0x40
 8007466:	2100      	movs	r1, #0
 8007468:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e007      	b.n	800747e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	2220      	movs	r2, #32
 8007476:	4013      	ands	r3, r2
 8007478:	2b20      	cmp	r3, #32
 800747a:	d1c8      	bne.n	800740e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800747c:	2300      	movs	r3, #0
}
 800747e:	0018      	movs	r0, r3
 8007480:	46bd      	mov	sp, r7
 8007482:	b004      	add	sp, #16
 8007484:	bd80      	pop	{r7, pc}
	...

08007488 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007488:	b590      	push	{r4, r7, lr}
 800748a:	b08b      	sub	sp, #44	; 0x2c
 800748c:	af00      	add	r7, sp, #0
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	60b9      	str	r1, [r7, #8]
 8007492:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007494:	2327      	movs	r3, #39	; 0x27
 8007496:	18fb      	adds	r3, r7, r3
 8007498:	2200      	movs	r2, #0
 800749a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	699b      	ldr	r3, [r3, #24]
 80074a2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80074a4:	2300      	movs	r3, #0
 80074a6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	2210      	movs	r2, #16
 80074b0:	4013      	ands	r3, r2
 80074b2:	d100      	bne.n	80074b6 <I2C_IsErrorOccurred+0x2e>
 80074b4:	e082      	b.n	80075bc <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2210      	movs	r2, #16
 80074bc:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80074be:	e060      	b.n	8007582 <I2C_IsErrorOccurred+0xfa>
 80074c0:	2427      	movs	r4, #39	; 0x27
 80074c2:	193b      	adds	r3, r7, r4
 80074c4:	193a      	adds	r2, r7, r4
 80074c6:	7812      	ldrb	r2, [r2, #0]
 80074c8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	3301      	adds	r3, #1
 80074ce:	d058      	beq.n	8007582 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80074d0:	f7fe faee 	bl	8005ab0 <HAL_GetTick>
 80074d4:	0002      	movs	r2, r0
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	1ad3      	subs	r3, r2, r3
 80074da:	68ba      	ldr	r2, [r7, #8]
 80074dc:	429a      	cmp	r2, r3
 80074de:	d306      	bcc.n	80074ee <I2C_IsErrorOccurred+0x66>
 80074e0:	193b      	adds	r3, r7, r4
 80074e2:	193a      	adds	r2, r7, r4
 80074e4:	7812      	ldrb	r2, [r2, #0]
 80074e6:	701a      	strb	r2, [r3, #0]
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d149      	bne.n	8007582 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	685a      	ldr	r2, [r3, #4]
 80074f4:	2380      	movs	r3, #128	; 0x80
 80074f6:	01db      	lsls	r3, r3, #7
 80074f8:	4013      	ands	r3, r2
 80074fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80074fc:	2013      	movs	r0, #19
 80074fe:	183b      	adds	r3, r7, r0
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	2142      	movs	r1, #66	; 0x42
 8007504:	5c52      	ldrb	r2, [r2, r1]
 8007506:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	699a      	ldr	r2, [r3, #24]
 800750e:	2380      	movs	r3, #128	; 0x80
 8007510:	021b      	lsls	r3, r3, #8
 8007512:	401a      	ands	r2, r3
 8007514:	2380      	movs	r3, #128	; 0x80
 8007516:	021b      	lsls	r3, r3, #8
 8007518:	429a      	cmp	r2, r3
 800751a:	d126      	bne.n	800756a <I2C_IsErrorOccurred+0xe2>
 800751c:	697a      	ldr	r2, [r7, #20]
 800751e:	2380      	movs	r3, #128	; 0x80
 8007520:	01db      	lsls	r3, r3, #7
 8007522:	429a      	cmp	r2, r3
 8007524:	d021      	beq.n	800756a <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8007526:	183b      	adds	r3, r7, r0
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	2b20      	cmp	r3, #32
 800752c:	d01d      	beq.n	800756a <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	685a      	ldr	r2, [r3, #4]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2180      	movs	r1, #128	; 0x80
 800753a:	01c9      	lsls	r1, r1, #7
 800753c:	430a      	orrs	r2, r1
 800753e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007540:	f7fe fab6 	bl	8005ab0 <HAL_GetTick>
 8007544:	0003      	movs	r3, r0
 8007546:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007548:	e00f      	b.n	800756a <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800754a:	f7fe fab1 	bl	8005ab0 <HAL_GetTick>
 800754e:	0002      	movs	r2, r0
 8007550:	69fb      	ldr	r3, [r7, #28]
 8007552:	1ad3      	subs	r3, r2, r3
 8007554:	2b19      	cmp	r3, #25
 8007556:	d908      	bls.n	800756a <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007558:	6a3b      	ldr	r3, [r7, #32]
 800755a:	2220      	movs	r2, #32
 800755c:	4313      	orrs	r3, r2
 800755e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007560:	2327      	movs	r3, #39	; 0x27
 8007562:	18fb      	adds	r3, r7, r3
 8007564:	2201      	movs	r2, #1
 8007566:	701a      	strb	r2, [r3, #0]

              break;
 8007568:	e00b      	b.n	8007582 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	699b      	ldr	r3, [r3, #24]
 8007570:	2220      	movs	r2, #32
 8007572:	4013      	ands	r3, r2
 8007574:	2127      	movs	r1, #39	; 0x27
 8007576:	187a      	adds	r2, r7, r1
 8007578:	1879      	adds	r1, r7, r1
 800757a:	7809      	ldrb	r1, [r1, #0]
 800757c:	7011      	strb	r1, [r2, #0]
 800757e:	2b20      	cmp	r3, #32
 8007580:	d1e3      	bne.n	800754a <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	699b      	ldr	r3, [r3, #24]
 8007588:	2220      	movs	r2, #32
 800758a:	4013      	ands	r3, r2
 800758c:	2b20      	cmp	r3, #32
 800758e:	d004      	beq.n	800759a <I2C_IsErrorOccurred+0x112>
 8007590:	2327      	movs	r3, #39	; 0x27
 8007592:	18fb      	adds	r3, r7, r3
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d092      	beq.n	80074c0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800759a:	2327      	movs	r3, #39	; 0x27
 800759c:	18fb      	adds	r3, r7, r3
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d103      	bne.n	80075ac <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	2220      	movs	r2, #32
 80075aa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80075ac:	6a3b      	ldr	r3, [r7, #32]
 80075ae:	2204      	movs	r2, #4
 80075b0:	4313      	orrs	r3, r2
 80075b2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80075b4:	2327      	movs	r3, #39	; 0x27
 80075b6:	18fb      	adds	r3, r7, r3
 80075b8:	2201      	movs	r2, #1
 80075ba:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	699b      	ldr	r3, [r3, #24]
 80075c2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80075c4:	69ba      	ldr	r2, [r7, #24]
 80075c6:	2380      	movs	r3, #128	; 0x80
 80075c8:	005b      	lsls	r3, r3, #1
 80075ca:	4013      	ands	r3, r2
 80075cc:	d00c      	beq.n	80075e8 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80075ce:	6a3b      	ldr	r3, [r7, #32]
 80075d0:	2201      	movs	r2, #1
 80075d2:	4313      	orrs	r3, r2
 80075d4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2280      	movs	r2, #128	; 0x80
 80075dc:	0052      	lsls	r2, r2, #1
 80075de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80075e0:	2327      	movs	r3, #39	; 0x27
 80075e2:	18fb      	adds	r3, r7, r3
 80075e4:	2201      	movs	r2, #1
 80075e6:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80075e8:	69ba      	ldr	r2, [r7, #24]
 80075ea:	2380      	movs	r3, #128	; 0x80
 80075ec:	00db      	lsls	r3, r3, #3
 80075ee:	4013      	ands	r3, r2
 80075f0:	d00c      	beq.n	800760c <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80075f2:	6a3b      	ldr	r3, [r7, #32]
 80075f4:	2208      	movs	r2, #8
 80075f6:	4313      	orrs	r3, r2
 80075f8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2280      	movs	r2, #128	; 0x80
 8007600:	00d2      	lsls	r2, r2, #3
 8007602:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007604:	2327      	movs	r3, #39	; 0x27
 8007606:	18fb      	adds	r3, r7, r3
 8007608:	2201      	movs	r2, #1
 800760a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800760c:	69ba      	ldr	r2, [r7, #24]
 800760e:	2380      	movs	r3, #128	; 0x80
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	4013      	ands	r3, r2
 8007614:	d00c      	beq.n	8007630 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007616:	6a3b      	ldr	r3, [r7, #32]
 8007618:	2202      	movs	r2, #2
 800761a:	4313      	orrs	r3, r2
 800761c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2280      	movs	r2, #128	; 0x80
 8007624:	0092      	lsls	r2, r2, #2
 8007626:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007628:	2327      	movs	r3, #39	; 0x27
 800762a:	18fb      	adds	r3, r7, r3
 800762c:	2201      	movs	r2, #1
 800762e:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8007630:	2327      	movs	r3, #39	; 0x27
 8007632:	18fb      	adds	r3, r7, r3
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d01d      	beq.n	8007676 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	0018      	movs	r0, r3
 800763e:	f7ff fe29 	bl	8007294 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	685a      	ldr	r2, [r3, #4]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	490d      	ldr	r1, [pc, #52]	; (8007684 <I2C_IsErrorOccurred+0x1fc>)
 800764e:	400a      	ands	r2, r1
 8007650:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007656:	6a3b      	ldr	r3, [r7, #32]
 8007658:	431a      	orrs	r2, r3
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2241      	movs	r2, #65	; 0x41
 8007662:	2120      	movs	r1, #32
 8007664:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2242      	movs	r2, #66	; 0x42
 800766a:	2100      	movs	r1, #0
 800766c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2240      	movs	r2, #64	; 0x40
 8007672:	2100      	movs	r1, #0
 8007674:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8007676:	2327      	movs	r3, #39	; 0x27
 8007678:	18fb      	adds	r3, r7, r3
 800767a:	781b      	ldrb	r3, [r3, #0]
}
 800767c:	0018      	movs	r0, r3
 800767e:	46bd      	mov	sp, r7
 8007680:	b00b      	add	sp, #44	; 0x2c
 8007682:	bd90      	pop	{r4, r7, pc}
 8007684:	fe00e800 	.word	0xfe00e800

08007688 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007688:	b590      	push	{r4, r7, lr}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	0008      	movs	r0, r1
 8007692:	0011      	movs	r1, r2
 8007694:	607b      	str	r3, [r7, #4]
 8007696:	240a      	movs	r4, #10
 8007698:	193b      	adds	r3, r7, r4
 800769a:	1c02      	adds	r2, r0, #0
 800769c:	801a      	strh	r2, [r3, #0]
 800769e:	2009      	movs	r0, #9
 80076a0:	183b      	adds	r3, r7, r0
 80076a2:	1c0a      	adds	r2, r1, #0
 80076a4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076a6:	193b      	adds	r3, r7, r4
 80076a8:	881b      	ldrh	r3, [r3, #0]
 80076aa:	059b      	lsls	r3, r3, #22
 80076ac:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80076ae:	183b      	adds	r3, r7, r0
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	0419      	lsls	r1, r3, #16
 80076b4:	23ff      	movs	r3, #255	; 0xff
 80076b6:	041b      	lsls	r3, r3, #16
 80076b8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076ba:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076c2:	4313      	orrs	r3, r2
 80076c4:	005b      	lsls	r3, r3, #1
 80076c6:	085b      	lsrs	r3, r3, #1
 80076c8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80076d2:	0d51      	lsrs	r1, r2, #21
 80076d4:	2280      	movs	r2, #128	; 0x80
 80076d6:	00d2      	lsls	r2, r2, #3
 80076d8:	400a      	ands	r2, r1
 80076da:	4907      	ldr	r1, [pc, #28]	; (80076f8 <I2C_TransferConfig+0x70>)
 80076dc:	430a      	orrs	r2, r1
 80076de:	43d2      	mvns	r2, r2
 80076e0:	401a      	ands	r2, r3
 80076e2:	0011      	movs	r1, r2
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	697a      	ldr	r2, [r7, #20]
 80076ea:	430a      	orrs	r2, r1
 80076ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80076ee:	46c0      	nop			; (mov r8, r8)
 80076f0:	46bd      	mov	sp, r7
 80076f2:	b007      	add	sp, #28
 80076f4:	bd90      	pop	{r4, r7, pc}
 80076f6:	46c0      	nop			; (mov r8, r8)
 80076f8:	03ff63ff 	.word	0x03ff63ff

080076fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b082      	sub	sp, #8
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2241      	movs	r2, #65	; 0x41
 800770a:	5c9b      	ldrb	r3, [r3, r2]
 800770c:	b2db      	uxtb	r3, r3
 800770e:	2b20      	cmp	r3, #32
 8007710:	d138      	bne.n	8007784 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2240      	movs	r2, #64	; 0x40
 8007716:	5c9b      	ldrb	r3, [r3, r2]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d101      	bne.n	8007720 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800771c:	2302      	movs	r3, #2
 800771e:	e032      	b.n	8007786 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2240      	movs	r2, #64	; 0x40
 8007724:	2101      	movs	r1, #1
 8007726:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2241      	movs	r2, #65	; 0x41
 800772c:	2124      	movs	r1, #36	; 0x24
 800772e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2101      	movs	r1, #1
 800773c:	438a      	bics	r2, r1
 800773e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4911      	ldr	r1, [pc, #68]	; (8007790 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800774c:	400a      	ands	r2, r1
 800774e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	6819      	ldr	r1, [r3, #0]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	683a      	ldr	r2, [r7, #0]
 800775c:	430a      	orrs	r2, r1
 800775e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	2101      	movs	r1, #1
 800776c:	430a      	orrs	r2, r1
 800776e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2241      	movs	r2, #65	; 0x41
 8007774:	2120      	movs	r1, #32
 8007776:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2240      	movs	r2, #64	; 0x40
 800777c:	2100      	movs	r1, #0
 800777e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007780:	2300      	movs	r3, #0
 8007782:	e000      	b.n	8007786 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007784:	2302      	movs	r3, #2
  }
}
 8007786:	0018      	movs	r0, r3
 8007788:	46bd      	mov	sp, r7
 800778a:	b002      	add	sp, #8
 800778c:	bd80      	pop	{r7, pc}
 800778e:	46c0      	nop			; (mov r8, r8)
 8007790:	ffffefff 	.word	0xffffefff

08007794 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2241      	movs	r2, #65	; 0x41
 80077a2:	5c9b      	ldrb	r3, [r3, r2]
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	2b20      	cmp	r3, #32
 80077a8:	d139      	bne.n	800781e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2240      	movs	r2, #64	; 0x40
 80077ae:	5c9b      	ldrb	r3, [r3, r2]
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d101      	bne.n	80077b8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80077b4:	2302      	movs	r3, #2
 80077b6:	e033      	b.n	8007820 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2240      	movs	r2, #64	; 0x40
 80077bc:	2101      	movs	r1, #1
 80077be:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2241      	movs	r2, #65	; 0x41
 80077c4:	2124      	movs	r1, #36	; 0x24
 80077c6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2101      	movs	r1, #1
 80077d4:	438a      	bics	r2, r1
 80077d6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	4a11      	ldr	r2, [pc, #68]	; (8007828 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80077e4:	4013      	ands	r3, r2
 80077e6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	021b      	lsls	r3, r3, #8
 80077ec:	68fa      	ldr	r2, [r7, #12]
 80077ee:	4313      	orrs	r3, r2
 80077f0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	2101      	movs	r1, #1
 8007806:	430a      	orrs	r2, r1
 8007808:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2241      	movs	r2, #65	; 0x41
 800780e:	2120      	movs	r1, #32
 8007810:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2240      	movs	r2, #64	; 0x40
 8007816:	2100      	movs	r1, #0
 8007818:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800781a:	2300      	movs	r3, #0
 800781c:	e000      	b.n	8007820 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800781e:	2302      	movs	r3, #2
  }
}
 8007820:	0018      	movs	r0, r3
 8007822:	46bd      	mov	sp, r7
 8007824:	b004      	add	sp, #16
 8007826:	bd80      	pop	{r7, pc}
 8007828:	fffff0ff 	.word	0xfffff0ff

0800782c <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b086      	sub	sp, #24
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	000a      	movs	r2, r1
 8007836:	1cfb      	adds	r3, r7, #3
 8007838:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 800783a:	2300      	movs	r3, #0
 800783c:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 800783e:	4b25      	ldr	r3, [pc, #148]	; (80078d4 <HAL_PWR_EnterSTOPMode+0xa8>)
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	2380      	movs	r3, #128	; 0x80
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	4013      	ands	r3, r2
 8007848:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 800784a:	4b23      	ldr	r3, [pc, #140]	; (80078d8 <HAL_PWR_EnterSTOPMode+0xac>)
 800784c:	6a1b      	ldr	r3, [r3, #32]
 800784e:	2201      	movs	r2, #1
 8007850:	4013      	ands	r3, r2
 8007852:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d008      	beq.n	800786c <HAL_PWR_EnterSTOPMode+0x40>
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d005      	beq.n	800786c <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8007860:	4b1c      	ldr	r3, [pc, #112]	; (80078d4 <HAL_PWR_EnterSTOPMode+0xa8>)
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	4b1b      	ldr	r3, [pc, #108]	; (80078d4 <HAL_PWR_EnterSTOPMode+0xa8>)
 8007866:	491d      	ldr	r1, [pc, #116]	; (80078dc <HAL_PWR_EnterSTOPMode+0xb0>)
 8007868:	400a      	ands	r2, r1
 800786a:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 800786c:	4b19      	ldr	r3, [pc, #100]	; (80078d4 <HAL_PWR_EnterSTOPMode+0xa8>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	2203      	movs	r2, #3
 8007876:	4393      	bics	r3, r2
 8007878:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 800787a:	697a      	ldr	r2, [r7, #20]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4313      	orrs	r3, r2
 8007880:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 8007882:	4b14      	ldr	r3, [pc, #80]	; (80078d4 <HAL_PWR_EnterSTOPMode+0xa8>)
 8007884:	697a      	ldr	r2, [r7, #20]
 8007886:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8007888:	4b15      	ldr	r3, [pc, #84]	; (80078e0 <HAL_PWR_EnterSTOPMode+0xb4>)
 800788a:	691a      	ldr	r2, [r3, #16]
 800788c:	4b14      	ldr	r3, [pc, #80]	; (80078e0 <HAL_PWR_EnterSTOPMode+0xb4>)
 800788e:	2104      	movs	r1, #4
 8007890:	430a      	orrs	r2, r1
 8007892:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8007894:	1cfb      	adds	r3, r7, #3
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	2b01      	cmp	r3, #1
 800789a:	d101      	bne.n	80078a0 <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800789c:	bf30      	wfi
 800789e:	e002      	b.n	80078a6 <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80078a0:	bf40      	sev
    __WFE();
 80078a2:	bf20      	wfe
    __WFE();
 80078a4:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 80078a6:	4b0e      	ldr	r3, [pc, #56]	; (80078e0 <HAL_PWR_EnterSTOPMode+0xb4>)
 80078a8:	691a      	ldr	r2, [r3, #16]
 80078aa:	4b0d      	ldr	r3, [pc, #52]	; (80078e0 <HAL_PWR_EnterSTOPMode+0xb4>)
 80078ac:	2104      	movs	r1, #4
 80078ae:	438a      	bics	r2, r1
 80078b0:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d009      	beq.n	80078cc <HAL_PWR_EnterSTOPMode+0xa0>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d006      	beq.n	80078cc <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 80078be:	4b05      	ldr	r3, [pc, #20]	; (80078d4 <HAL_PWR_EnterSTOPMode+0xa8>)
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	4b04      	ldr	r3, [pc, #16]	; (80078d4 <HAL_PWR_EnterSTOPMode+0xa8>)
 80078c4:	2180      	movs	r1, #128	; 0x80
 80078c6:	0089      	lsls	r1, r1, #2
 80078c8:	430a      	orrs	r2, r1
 80078ca:	601a      	str	r2, [r3, #0]
  }
}
 80078cc:	46c0      	nop			; (mov r8, r8)
 80078ce:	46bd      	mov	sp, r7
 80078d0:	b006      	add	sp, #24
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	40007000 	.word	0x40007000
 80078d8:	40010000 	.word	0x40010000
 80078dc:	fffffdff 	.word	0xfffffdff
 80078e0:	e000ed00 	.word	0xe000ed00

080078e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80078e4:	b5b0      	push	{r4, r5, r7, lr}
 80078e6:	b08a      	sub	sp, #40	; 0x28
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d102      	bne.n	80078f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	f000 fbbf 	bl	8008076 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078f8:	4bc9      	ldr	r3, [pc, #804]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	220c      	movs	r2, #12
 80078fe:	4013      	ands	r3, r2
 8007900:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007902:	4bc7      	ldr	r3, [pc, #796]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007904:	68da      	ldr	r2, [r3, #12]
 8007906:	2380      	movs	r3, #128	; 0x80
 8007908:	025b      	lsls	r3, r3, #9
 800790a:	4013      	ands	r3, r2
 800790c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	2201      	movs	r2, #1
 8007914:	4013      	ands	r3, r2
 8007916:	d100      	bne.n	800791a <HAL_RCC_OscConfig+0x36>
 8007918:	e07e      	b.n	8007a18 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	2b08      	cmp	r3, #8
 800791e:	d007      	beq.n	8007930 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007920:	69fb      	ldr	r3, [r7, #28]
 8007922:	2b0c      	cmp	r3, #12
 8007924:	d112      	bne.n	800794c <HAL_RCC_OscConfig+0x68>
 8007926:	69ba      	ldr	r2, [r7, #24]
 8007928:	2380      	movs	r3, #128	; 0x80
 800792a:	025b      	lsls	r3, r3, #9
 800792c:	429a      	cmp	r2, r3
 800792e:	d10d      	bne.n	800794c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007930:	4bbb      	ldr	r3, [pc, #748]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	2380      	movs	r3, #128	; 0x80
 8007936:	029b      	lsls	r3, r3, #10
 8007938:	4013      	ands	r3, r2
 800793a:	d100      	bne.n	800793e <HAL_RCC_OscConfig+0x5a>
 800793c:	e06b      	b.n	8007a16 <HAL_RCC_OscConfig+0x132>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d167      	bne.n	8007a16 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8007946:	2301      	movs	r3, #1
 8007948:	f000 fb95 	bl	8008076 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	685a      	ldr	r2, [r3, #4]
 8007950:	2380      	movs	r3, #128	; 0x80
 8007952:	025b      	lsls	r3, r3, #9
 8007954:	429a      	cmp	r2, r3
 8007956:	d107      	bne.n	8007968 <HAL_RCC_OscConfig+0x84>
 8007958:	4bb1      	ldr	r3, [pc, #708]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	4bb0      	ldr	r3, [pc, #704]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 800795e:	2180      	movs	r1, #128	; 0x80
 8007960:	0249      	lsls	r1, r1, #9
 8007962:	430a      	orrs	r2, r1
 8007964:	601a      	str	r2, [r3, #0]
 8007966:	e027      	b.n	80079b8 <HAL_RCC_OscConfig+0xd4>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	685a      	ldr	r2, [r3, #4]
 800796c:	23a0      	movs	r3, #160	; 0xa0
 800796e:	02db      	lsls	r3, r3, #11
 8007970:	429a      	cmp	r2, r3
 8007972:	d10e      	bne.n	8007992 <HAL_RCC_OscConfig+0xae>
 8007974:	4baa      	ldr	r3, [pc, #680]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	4ba9      	ldr	r3, [pc, #676]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 800797a:	2180      	movs	r1, #128	; 0x80
 800797c:	02c9      	lsls	r1, r1, #11
 800797e:	430a      	orrs	r2, r1
 8007980:	601a      	str	r2, [r3, #0]
 8007982:	4ba7      	ldr	r3, [pc, #668]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	4ba6      	ldr	r3, [pc, #664]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007988:	2180      	movs	r1, #128	; 0x80
 800798a:	0249      	lsls	r1, r1, #9
 800798c:	430a      	orrs	r2, r1
 800798e:	601a      	str	r2, [r3, #0]
 8007990:	e012      	b.n	80079b8 <HAL_RCC_OscConfig+0xd4>
 8007992:	4ba3      	ldr	r3, [pc, #652]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	4ba2      	ldr	r3, [pc, #648]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007998:	49a2      	ldr	r1, [pc, #648]	; (8007c24 <HAL_RCC_OscConfig+0x340>)
 800799a:	400a      	ands	r2, r1
 800799c:	601a      	str	r2, [r3, #0]
 800799e:	4ba0      	ldr	r3, [pc, #640]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	2380      	movs	r3, #128	; 0x80
 80079a4:	025b      	lsls	r3, r3, #9
 80079a6:	4013      	ands	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	4b9c      	ldr	r3, [pc, #624]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	4b9b      	ldr	r3, [pc, #620]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 80079b2:	499d      	ldr	r1, [pc, #628]	; (8007c28 <HAL_RCC_OscConfig+0x344>)
 80079b4:	400a      	ands	r2, r1
 80079b6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d015      	beq.n	80079ec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079c0:	f7fe f876 	bl	8005ab0 <HAL_GetTick>
 80079c4:	0003      	movs	r3, r0
 80079c6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80079c8:	e009      	b.n	80079de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80079ca:	f7fe f871 	bl	8005ab0 <HAL_GetTick>
 80079ce:	0002      	movs	r2, r0
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	2b64      	cmp	r3, #100	; 0x64
 80079d6:	d902      	bls.n	80079de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80079d8:	2303      	movs	r3, #3
 80079da:	f000 fb4c 	bl	8008076 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80079de:	4b90      	ldr	r3, [pc, #576]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	2380      	movs	r3, #128	; 0x80
 80079e4:	029b      	lsls	r3, r3, #10
 80079e6:	4013      	ands	r3, r2
 80079e8:	d0ef      	beq.n	80079ca <HAL_RCC_OscConfig+0xe6>
 80079ea:	e015      	b.n	8007a18 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079ec:	f7fe f860 	bl	8005ab0 <HAL_GetTick>
 80079f0:	0003      	movs	r3, r0
 80079f2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80079f4:	e008      	b.n	8007a08 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80079f6:	f7fe f85b 	bl	8005ab0 <HAL_GetTick>
 80079fa:	0002      	movs	r2, r0
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	1ad3      	subs	r3, r2, r3
 8007a00:	2b64      	cmp	r3, #100	; 0x64
 8007a02:	d901      	bls.n	8007a08 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8007a04:	2303      	movs	r3, #3
 8007a06:	e336      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007a08:	4b85      	ldr	r3, [pc, #532]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	2380      	movs	r3, #128	; 0x80
 8007a0e:	029b      	lsls	r3, r3, #10
 8007a10:	4013      	ands	r3, r2
 8007a12:	d1f0      	bne.n	80079f6 <HAL_RCC_OscConfig+0x112>
 8007a14:	e000      	b.n	8007a18 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a16:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2202      	movs	r2, #2
 8007a1e:	4013      	ands	r3, r2
 8007a20:	d100      	bne.n	8007a24 <HAL_RCC_OscConfig+0x140>
 8007a22:	e099      	b.n	8007b58 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8007a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a2c:	2220      	movs	r2, #32
 8007a2e:	4013      	ands	r3, r2
 8007a30:	d009      	beq.n	8007a46 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8007a32:	4b7b      	ldr	r3, [pc, #492]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007a34:	681a      	ldr	r2, [r3, #0]
 8007a36:	4b7a      	ldr	r3, [pc, #488]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007a38:	2120      	movs	r1, #32
 8007a3a:	430a      	orrs	r2, r1
 8007a3c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8007a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a40:	2220      	movs	r2, #32
 8007a42:	4393      	bics	r3, r2
 8007a44:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	2b04      	cmp	r3, #4
 8007a4a:	d005      	beq.n	8007a58 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	2b0c      	cmp	r3, #12
 8007a50:	d13e      	bne.n	8007ad0 <HAL_RCC_OscConfig+0x1ec>
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d13b      	bne.n	8007ad0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8007a58:	4b71      	ldr	r3, [pc, #452]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2204      	movs	r2, #4
 8007a5e:	4013      	ands	r3, r2
 8007a60:	d004      	beq.n	8007a6c <HAL_RCC_OscConfig+0x188>
 8007a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d101      	bne.n	8007a6c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e304      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a6c:	4b6c      	ldr	r3, [pc, #432]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	4a6e      	ldr	r2, [pc, #440]	; (8007c2c <HAL_RCC_OscConfig+0x348>)
 8007a72:	4013      	ands	r3, r2
 8007a74:	0019      	movs	r1, r3
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	021a      	lsls	r2, r3, #8
 8007a7c:	4b68      	ldr	r3, [pc, #416]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007a7e:	430a      	orrs	r2, r1
 8007a80:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007a82:	4b67      	ldr	r3, [pc, #412]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	2209      	movs	r2, #9
 8007a88:	4393      	bics	r3, r2
 8007a8a:	0019      	movs	r1, r3
 8007a8c:	4b64      	ldr	r3, [pc, #400]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a90:	430a      	orrs	r2, r1
 8007a92:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007a94:	f000 fc42 	bl	800831c <HAL_RCC_GetSysClockFreq>
 8007a98:	0001      	movs	r1, r0
 8007a9a:	4b61      	ldr	r3, [pc, #388]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	091b      	lsrs	r3, r3, #4
 8007aa0:	220f      	movs	r2, #15
 8007aa2:	4013      	ands	r3, r2
 8007aa4:	4a62      	ldr	r2, [pc, #392]	; (8007c30 <HAL_RCC_OscConfig+0x34c>)
 8007aa6:	5cd3      	ldrb	r3, [r2, r3]
 8007aa8:	000a      	movs	r2, r1
 8007aaa:	40da      	lsrs	r2, r3
 8007aac:	4b61      	ldr	r3, [pc, #388]	; (8007c34 <HAL_RCC_OscConfig+0x350>)
 8007aae:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8007ab0:	4b61      	ldr	r3, [pc, #388]	; (8007c38 <HAL_RCC_OscConfig+0x354>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	2513      	movs	r5, #19
 8007ab6:	197c      	adds	r4, r7, r5
 8007ab8:	0018      	movs	r0, r3
 8007aba:	f7fd ffb3 	bl	8005a24 <HAL_InitTick>
 8007abe:	0003      	movs	r3, r0
 8007ac0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8007ac2:	197b      	adds	r3, r7, r5
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d046      	beq.n	8007b58 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8007aca:	197b      	adds	r3, r7, r5
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	e2d2      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8007ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d027      	beq.n	8007b26 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007ad6:	4b52      	ldr	r3, [pc, #328]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	2209      	movs	r2, #9
 8007adc:	4393      	bics	r3, r2
 8007ade:	0019      	movs	r1, r3
 8007ae0:	4b4f      	ldr	r3, [pc, #316]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007ae2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ae4:	430a      	orrs	r2, r1
 8007ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ae8:	f7fd ffe2 	bl	8005ab0 <HAL_GetTick>
 8007aec:	0003      	movs	r3, r0
 8007aee:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007af0:	e008      	b.n	8007b04 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007af2:	f7fd ffdd 	bl	8005ab0 <HAL_GetTick>
 8007af6:	0002      	movs	r2, r0
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	1ad3      	subs	r3, r2, r3
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	d901      	bls.n	8007b04 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8007b00:	2303      	movs	r3, #3
 8007b02:	e2b8      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007b04:	4b46      	ldr	r3, [pc, #280]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2204      	movs	r2, #4
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	d0f1      	beq.n	8007af2 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b0e:	4b44      	ldr	r3, [pc, #272]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	4a46      	ldr	r2, [pc, #280]	; (8007c2c <HAL_RCC_OscConfig+0x348>)
 8007b14:	4013      	ands	r3, r2
 8007b16:	0019      	movs	r1, r3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	691b      	ldr	r3, [r3, #16]
 8007b1c:	021a      	lsls	r2, r3, #8
 8007b1e:	4b40      	ldr	r3, [pc, #256]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007b20:	430a      	orrs	r2, r1
 8007b22:	605a      	str	r2, [r3, #4]
 8007b24:	e018      	b.n	8007b58 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b26:	4b3e      	ldr	r3, [pc, #248]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	4b3d      	ldr	r3, [pc, #244]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007b2c:	2101      	movs	r1, #1
 8007b2e:	438a      	bics	r2, r1
 8007b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b32:	f7fd ffbd 	bl	8005ab0 <HAL_GetTick>
 8007b36:	0003      	movs	r3, r0
 8007b38:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007b3a:	e008      	b.n	8007b4e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b3c:	f7fd ffb8 	bl	8005ab0 <HAL_GetTick>
 8007b40:	0002      	movs	r2, r0
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	1ad3      	subs	r3, r2, r3
 8007b46:	2b02      	cmp	r3, #2
 8007b48:	d901      	bls.n	8007b4e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8007b4a:	2303      	movs	r3, #3
 8007b4c:	e293      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007b4e:	4b34      	ldr	r3, [pc, #208]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	2204      	movs	r2, #4
 8007b54:	4013      	ands	r3, r2
 8007b56:	d1f1      	bne.n	8007b3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	2210      	movs	r2, #16
 8007b5e:	4013      	ands	r3, r2
 8007b60:	d100      	bne.n	8007b64 <HAL_RCC_OscConfig+0x280>
 8007b62:	e0a2      	b.n	8007caa <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007b64:	69fb      	ldr	r3, [r7, #28]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d140      	bne.n	8007bec <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007b6a:	4b2d      	ldr	r3, [pc, #180]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	2380      	movs	r3, #128	; 0x80
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	4013      	ands	r3, r2
 8007b74:	d005      	beq.n	8007b82 <HAL_RCC_OscConfig+0x29e>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	69db      	ldr	r3, [r3, #28]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d101      	bne.n	8007b82 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e279      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007b82:	4b27      	ldr	r3, [pc, #156]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	4a2d      	ldr	r2, [pc, #180]	; (8007c3c <HAL_RCC_OscConfig+0x358>)
 8007b88:	4013      	ands	r3, r2
 8007b8a:	0019      	movs	r1, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b90:	4b23      	ldr	r3, [pc, #140]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007b92:	430a      	orrs	r2, r1
 8007b94:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007b96:	4b22      	ldr	r3, [pc, #136]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	021b      	lsls	r3, r3, #8
 8007b9c:	0a19      	lsrs	r1, r3, #8
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6a1b      	ldr	r3, [r3, #32]
 8007ba2:	061a      	lsls	r2, r3, #24
 8007ba4:	4b1e      	ldr	r3, [pc, #120]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007ba6:	430a      	orrs	r2, r1
 8007ba8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bae:	0b5b      	lsrs	r3, r3, #13
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	2280      	movs	r2, #128	; 0x80
 8007bb4:	0212      	lsls	r2, r2, #8
 8007bb6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8007bb8:	4b19      	ldr	r3, [pc, #100]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007bba:	68db      	ldr	r3, [r3, #12]
 8007bbc:	091b      	lsrs	r3, r3, #4
 8007bbe:	210f      	movs	r1, #15
 8007bc0:	400b      	ands	r3, r1
 8007bc2:	491b      	ldr	r1, [pc, #108]	; (8007c30 <HAL_RCC_OscConfig+0x34c>)
 8007bc4:	5ccb      	ldrb	r3, [r1, r3]
 8007bc6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007bc8:	4b1a      	ldr	r3, [pc, #104]	; (8007c34 <HAL_RCC_OscConfig+0x350>)
 8007bca:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8007bcc:	4b1a      	ldr	r3, [pc, #104]	; (8007c38 <HAL_RCC_OscConfig+0x354>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	2513      	movs	r5, #19
 8007bd2:	197c      	adds	r4, r7, r5
 8007bd4:	0018      	movs	r0, r3
 8007bd6:	f7fd ff25 	bl	8005a24 <HAL_InitTick>
 8007bda:	0003      	movs	r3, r0
 8007bdc:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8007bde:	197b      	adds	r3, r7, r5
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d061      	beq.n	8007caa <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8007be6:	197b      	adds	r3, r7, r5
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	e244      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	69db      	ldr	r3, [r3, #28]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d040      	beq.n	8007c76 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007bf4:	4b0a      	ldr	r3, [pc, #40]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	4b09      	ldr	r3, [pc, #36]	; (8007c20 <HAL_RCC_OscConfig+0x33c>)
 8007bfa:	2180      	movs	r1, #128	; 0x80
 8007bfc:	0049      	lsls	r1, r1, #1
 8007bfe:	430a      	orrs	r2, r1
 8007c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c02:	f7fd ff55 	bl	8005ab0 <HAL_GetTick>
 8007c06:	0003      	movs	r3, r0
 8007c08:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007c0a:	e019      	b.n	8007c40 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007c0c:	f7fd ff50 	bl	8005ab0 <HAL_GetTick>
 8007c10:	0002      	movs	r2, r0
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	1ad3      	subs	r3, r2, r3
 8007c16:	2b02      	cmp	r3, #2
 8007c18:	d912      	bls.n	8007c40 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	e22b      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
 8007c1e:	46c0      	nop			; (mov r8, r8)
 8007c20:	40021000 	.word	0x40021000
 8007c24:	fffeffff 	.word	0xfffeffff
 8007c28:	fffbffff 	.word	0xfffbffff
 8007c2c:	ffffe0ff 	.word	0xffffe0ff
 8007c30:	080131dc 	.word	0x080131dc
 8007c34:	20000038 	.word	0x20000038
 8007c38:	2000003c 	.word	0x2000003c
 8007c3c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007c40:	4bca      	ldr	r3, [pc, #808]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	2380      	movs	r3, #128	; 0x80
 8007c46:	009b      	lsls	r3, r3, #2
 8007c48:	4013      	ands	r3, r2
 8007c4a:	d0df      	beq.n	8007c0c <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007c4c:	4bc7      	ldr	r3, [pc, #796]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	4ac7      	ldr	r2, [pc, #796]	; (8007f70 <HAL_RCC_OscConfig+0x68c>)
 8007c52:	4013      	ands	r3, r2
 8007c54:	0019      	movs	r1, r3
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c5a:	4bc4      	ldr	r3, [pc, #784]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007c5c:	430a      	orrs	r2, r1
 8007c5e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007c60:	4bc2      	ldr	r3, [pc, #776]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	021b      	lsls	r3, r3, #8
 8007c66:	0a19      	lsrs	r1, r3, #8
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6a1b      	ldr	r3, [r3, #32]
 8007c6c:	061a      	lsls	r2, r3, #24
 8007c6e:	4bbf      	ldr	r3, [pc, #764]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007c70:	430a      	orrs	r2, r1
 8007c72:	605a      	str	r2, [r3, #4]
 8007c74:	e019      	b.n	8007caa <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007c76:	4bbd      	ldr	r3, [pc, #756]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	4bbc      	ldr	r3, [pc, #752]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007c7c:	49bd      	ldr	r1, [pc, #756]	; (8007f74 <HAL_RCC_OscConfig+0x690>)
 8007c7e:	400a      	ands	r2, r1
 8007c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c82:	f7fd ff15 	bl	8005ab0 <HAL_GetTick>
 8007c86:	0003      	movs	r3, r0
 8007c88:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007c8a:	e008      	b.n	8007c9e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007c8c:	f7fd ff10 	bl	8005ab0 <HAL_GetTick>
 8007c90:	0002      	movs	r2, r0
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	2b02      	cmp	r3, #2
 8007c98:	d901      	bls.n	8007c9e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	e1eb      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007c9e:	4bb3      	ldr	r3, [pc, #716]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	2380      	movs	r3, #128	; 0x80
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	4013      	ands	r3, r2
 8007ca8:	d1f0      	bne.n	8007c8c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	2208      	movs	r2, #8
 8007cb0:	4013      	ands	r3, r2
 8007cb2:	d036      	beq.n	8007d22 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	695b      	ldr	r3, [r3, #20]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d019      	beq.n	8007cf0 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cbc:	4bab      	ldr	r3, [pc, #684]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007cbe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007cc0:	4baa      	ldr	r3, [pc, #680]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007cc2:	2101      	movs	r1, #1
 8007cc4:	430a      	orrs	r2, r1
 8007cc6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007cc8:	f7fd fef2 	bl	8005ab0 <HAL_GetTick>
 8007ccc:	0003      	movs	r3, r0
 8007cce:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007cd0:	e008      	b.n	8007ce4 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007cd2:	f7fd feed 	bl	8005ab0 <HAL_GetTick>
 8007cd6:	0002      	movs	r2, r0
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	1ad3      	subs	r3, r2, r3
 8007cdc:	2b02      	cmp	r3, #2
 8007cde:	d901      	bls.n	8007ce4 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	e1c8      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007ce4:	4ba1      	ldr	r3, [pc, #644]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007ce6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ce8:	2202      	movs	r2, #2
 8007cea:	4013      	ands	r3, r2
 8007cec:	d0f1      	beq.n	8007cd2 <HAL_RCC_OscConfig+0x3ee>
 8007cee:	e018      	b.n	8007d22 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007cf0:	4b9e      	ldr	r3, [pc, #632]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007cf2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007cf4:	4b9d      	ldr	r3, [pc, #628]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007cf6:	2101      	movs	r1, #1
 8007cf8:	438a      	bics	r2, r1
 8007cfa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007cfc:	f7fd fed8 	bl	8005ab0 <HAL_GetTick>
 8007d00:	0003      	movs	r3, r0
 8007d02:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007d04:	e008      	b.n	8007d18 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d06:	f7fd fed3 	bl	8005ab0 <HAL_GetTick>
 8007d0a:	0002      	movs	r2, r0
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	1ad3      	subs	r3, r2, r3
 8007d10:	2b02      	cmp	r3, #2
 8007d12:	d901      	bls.n	8007d18 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8007d14:	2303      	movs	r3, #3
 8007d16:	e1ae      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007d18:	4b94      	ldr	r3, [pc, #592]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007d1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d1c:	2202      	movs	r2, #2
 8007d1e:	4013      	ands	r3, r2
 8007d20:	d1f1      	bne.n	8007d06 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2204      	movs	r2, #4
 8007d28:	4013      	ands	r3, r2
 8007d2a:	d100      	bne.n	8007d2e <HAL_RCC_OscConfig+0x44a>
 8007d2c:	e0ae      	b.n	8007e8c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d2e:	2023      	movs	r0, #35	; 0x23
 8007d30:	183b      	adds	r3, r7, r0
 8007d32:	2200      	movs	r2, #0
 8007d34:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d36:	4b8d      	ldr	r3, [pc, #564]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007d38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d3a:	2380      	movs	r3, #128	; 0x80
 8007d3c:	055b      	lsls	r3, r3, #21
 8007d3e:	4013      	ands	r3, r2
 8007d40:	d109      	bne.n	8007d56 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d42:	4b8a      	ldr	r3, [pc, #552]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007d44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d46:	4b89      	ldr	r3, [pc, #548]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007d48:	2180      	movs	r1, #128	; 0x80
 8007d4a:	0549      	lsls	r1, r1, #21
 8007d4c:	430a      	orrs	r2, r1
 8007d4e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8007d50:	183b      	adds	r3, r7, r0
 8007d52:	2201      	movs	r2, #1
 8007d54:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d56:	4b88      	ldr	r3, [pc, #544]	; (8007f78 <HAL_RCC_OscConfig+0x694>)
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	2380      	movs	r3, #128	; 0x80
 8007d5c:	005b      	lsls	r3, r3, #1
 8007d5e:	4013      	ands	r3, r2
 8007d60:	d11a      	bne.n	8007d98 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d62:	4b85      	ldr	r3, [pc, #532]	; (8007f78 <HAL_RCC_OscConfig+0x694>)
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	4b84      	ldr	r3, [pc, #528]	; (8007f78 <HAL_RCC_OscConfig+0x694>)
 8007d68:	2180      	movs	r1, #128	; 0x80
 8007d6a:	0049      	lsls	r1, r1, #1
 8007d6c:	430a      	orrs	r2, r1
 8007d6e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d70:	f7fd fe9e 	bl	8005ab0 <HAL_GetTick>
 8007d74:	0003      	movs	r3, r0
 8007d76:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d78:	e008      	b.n	8007d8c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d7a:	f7fd fe99 	bl	8005ab0 <HAL_GetTick>
 8007d7e:	0002      	movs	r2, r0
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	2b64      	cmp	r3, #100	; 0x64
 8007d86:	d901      	bls.n	8007d8c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8007d88:	2303      	movs	r3, #3
 8007d8a:	e174      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d8c:	4b7a      	ldr	r3, [pc, #488]	; (8007f78 <HAL_RCC_OscConfig+0x694>)
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	2380      	movs	r3, #128	; 0x80
 8007d92:	005b      	lsls	r3, r3, #1
 8007d94:	4013      	ands	r3, r2
 8007d96:	d0f0      	beq.n	8007d7a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	689a      	ldr	r2, [r3, #8]
 8007d9c:	2380      	movs	r3, #128	; 0x80
 8007d9e:	005b      	lsls	r3, r3, #1
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d107      	bne.n	8007db4 <HAL_RCC_OscConfig+0x4d0>
 8007da4:	4b71      	ldr	r3, [pc, #452]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007da6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007da8:	4b70      	ldr	r3, [pc, #448]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007daa:	2180      	movs	r1, #128	; 0x80
 8007dac:	0049      	lsls	r1, r1, #1
 8007dae:	430a      	orrs	r2, r1
 8007db0:	651a      	str	r2, [r3, #80]	; 0x50
 8007db2:	e031      	b.n	8007e18 <HAL_RCC_OscConfig+0x534>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d10c      	bne.n	8007dd6 <HAL_RCC_OscConfig+0x4f2>
 8007dbc:	4b6b      	ldr	r3, [pc, #428]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007dbe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007dc0:	4b6a      	ldr	r3, [pc, #424]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007dc2:	496c      	ldr	r1, [pc, #432]	; (8007f74 <HAL_RCC_OscConfig+0x690>)
 8007dc4:	400a      	ands	r2, r1
 8007dc6:	651a      	str	r2, [r3, #80]	; 0x50
 8007dc8:	4b68      	ldr	r3, [pc, #416]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007dca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007dcc:	4b67      	ldr	r3, [pc, #412]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007dce:	496b      	ldr	r1, [pc, #428]	; (8007f7c <HAL_RCC_OscConfig+0x698>)
 8007dd0:	400a      	ands	r2, r1
 8007dd2:	651a      	str	r2, [r3, #80]	; 0x50
 8007dd4:	e020      	b.n	8007e18 <HAL_RCC_OscConfig+0x534>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	689a      	ldr	r2, [r3, #8]
 8007dda:	23a0      	movs	r3, #160	; 0xa0
 8007ddc:	00db      	lsls	r3, r3, #3
 8007dde:	429a      	cmp	r2, r3
 8007de0:	d10e      	bne.n	8007e00 <HAL_RCC_OscConfig+0x51c>
 8007de2:	4b62      	ldr	r3, [pc, #392]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007de4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007de6:	4b61      	ldr	r3, [pc, #388]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007de8:	2180      	movs	r1, #128	; 0x80
 8007dea:	00c9      	lsls	r1, r1, #3
 8007dec:	430a      	orrs	r2, r1
 8007dee:	651a      	str	r2, [r3, #80]	; 0x50
 8007df0:	4b5e      	ldr	r3, [pc, #376]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007df2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007df4:	4b5d      	ldr	r3, [pc, #372]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007df6:	2180      	movs	r1, #128	; 0x80
 8007df8:	0049      	lsls	r1, r1, #1
 8007dfa:	430a      	orrs	r2, r1
 8007dfc:	651a      	str	r2, [r3, #80]	; 0x50
 8007dfe:	e00b      	b.n	8007e18 <HAL_RCC_OscConfig+0x534>
 8007e00:	4b5a      	ldr	r3, [pc, #360]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007e02:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e04:	4b59      	ldr	r3, [pc, #356]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007e06:	495b      	ldr	r1, [pc, #364]	; (8007f74 <HAL_RCC_OscConfig+0x690>)
 8007e08:	400a      	ands	r2, r1
 8007e0a:	651a      	str	r2, [r3, #80]	; 0x50
 8007e0c:	4b57      	ldr	r3, [pc, #348]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007e0e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e10:	4b56      	ldr	r3, [pc, #344]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007e12:	495a      	ldr	r1, [pc, #360]	; (8007f7c <HAL_RCC_OscConfig+0x698>)
 8007e14:	400a      	ands	r2, r1
 8007e16:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d015      	beq.n	8007e4c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e20:	f7fd fe46 	bl	8005ab0 <HAL_GetTick>
 8007e24:	0003      	movs	r3, r0
 8007e26:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e28:	e009      	b.n	8007e3e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e2a:	f7fd fe41 	bl	8005ab0 <HAL_GetTick>
 8007e2e:	0002      	movs	r2, r0
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	4a52      	ldr	r2, [pc, #328]	; (8007f80 <HAL_RCC_OscConfig+0x69c>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d901      	bls.n	8007e3e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e11b      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e3e:	4b4b      	ldr	r3, [pc, #300]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007e40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e42:	2380      	movs	r3, #128	; 0x80
 8007e44:	009b      	lsls	r3, r3, #2
 8007e46:	4013      	ands	r3, r2
 8007e48:	d0ef      	beq.n	8007e2a <HAL_RCC_OscConfig+0x546>
 8007e4a:	e014      	b.n	8007e76 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e4c:	f7fd fe30 	bl	8005ab0 <HAL_GetTick>
 8007e50:	0003      	movs	r3, r0
 8007e52:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007e54:	e009      	b.n	8007e6a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e56:	f7fd fe2b 	bl	8005ab0 <HAL_GetTick>
 8007e5a:	0002      	movs	r2, r0
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	4a47      	ldr	r2, [pc, #284]	; (8007f80 <HAL_RCC_OscConfig+0x69c>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d901      	bls.n	8007e6a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8007e66:	2303      	movs	r3, #3
 8007e68:	e105      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007e6a:	4b40      	ldr	r3, [pc, #256]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007e6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e6e:	2380      	movs	r3, #128	; 0x80
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	4013      	ands	r3, r2
 8007e74:	d1ef      	bne.n	8007e56 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007e76:	2323      	movs	r3, #35	; 0x23
 8007e78:	18fb      	adds	r3, r7, r3
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d105      	bne.n	8007e8c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e80:	4b3a      	ldr	r3, [pc, #232]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007e82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e84:	4b39      	ldr	r3, [pc, #228]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007e86:	493f      	ldr	r1, [pc, #252]	; (8007f84 <HAL_RCC_OscConfig+0x6a0>)
 8007e88:	400a      	ands	r2, r1
 8007e8a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2220      	movs	r2, #32
 8007e92:	4013      	ands	r3, r2
 8007e94:	d049      	beq.n	8007f2a <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d026      	beq.n	8007eec <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8007e9e:	4b33      	ldr	r3, [pc, #204]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007ea0:	689a      	ldr	r2, [r3, #8]
 8007ea2:	4b32      	ldr	r3, [pc, #200]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007ea4:	2101      	movs	r1, #1
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	609a      	str	r2, [r3, #8]
 8007eaa:	4b30      	ldr	r3, [pc, #192]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007eac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007eae:	4b2f      	ldr	r3, [pc, #188]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007eb0:	2101      	movs	r1, #1
 8007eb2:	430a      	orrs	r2, r1
 8007eb4:	635a      	str	r2, [r3, #52]	; 0x34
 8007eb6:	4b34      	ldr	r3, [pc, #208]	; (8007f88 <HAL_RCC_OscConfig+0x6a4>)
 8007eb8:	6a1a      	ldr	r2, [r3, #32]
 8007eba:	4b33      	ldr	r3, [pc, #204]	; (8007f88 <HAL_RCC_OscConfig+0x6a4>)
 8007ebc:	2180      	movs	r1, #128	; 0x80
 8007ebe:	0189      	lsls	r1, r1, #6
 8007ec0:	430a      	orrs	r2, r1
 8007ec2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ec4:	f7fd fdf4 	bl	8005ab0 <HAL_GetTick>
 8007ec8:	0003      	movs	r3, r0
 8007eca:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007ecc:	e008      	b.n	8007ee0 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ece:	f7fd fdef 	bl	8005ab0 <HAL_GetTick>
 8007ed2:	0002      	movs	r2, r0
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	1ad3      	subs	r3, r2, r3
 8007ed8:	2b02      	cmp	r3, #2
 8007eda:	d901      	bls.n	8007ee0 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8007edc:	2303      	movs	r3, #3
 8007ede:	e0ca      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007ee0:	4b22      	ldr	r3, [pc, #136]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	2202      	movs	r2, #2
 8007ee6:	4013      	ands	r3, r2
 8007ee8:	d0f1      	beq.n	8007ece <HAL_RCC_OscConfig+0x5ea>
 8007eea:	e01e      	b.n	8007f2a <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8007eec:	4b1f      	ldr	r3, [pc, #124]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007eee:	689a      	ldr	r2, [r3, #8]
 8007ef0:	4b1e      	ldr	r3, [pc, #120]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007ef2:	2101      	movs	r1, #1
 8007ef4:	438a      	bics	r2, r1
 8007ef6:	609a      	str	r2, [r3, #8]
 8007ef8:	4b23      	ldr	r3, [pc, #140]	; (8007f88 <HAL_RCC_OscConfig+0x6a4>)
 8007efa:	6a1a      	ldr	r2, [r3, #32]
 8007efc:	4b22      	ldr	r3, [pc, #136]	; (8007f88 <HAL_RCC_OscConfig+0x6a4>)
 8007efe:	4923      	ldr	r1, [pc, #140]	; (8007f8c <HAL_RCC_OscConfig+0x6a8>)
 8007f00:	400a      	ands	r2, r1
 8007f02:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f04:	f7fd fdd4 	bl	8005ab0 <HAL_GetTick>
 8007f08:	0003      	movs	r3, r0
 8007f0a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007f0c:	e008      	b.n	8007f20 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007f0e:	f7fd fdcf 	bl	8005ab0 <HAL_GetTick>
 8007f12:	0002      	movs	r2, r0
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	2b02      	cmp	r3, #2
 8007f1a:	d901      	bls.n	8007f20 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8007f1c:	2303      	movs	r3, #3
 8007f1e:	e0aa      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007f20:	4b12      	ldr	r3, [pc, #72]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	2202      	movs	r2, #2
 8007f26:	4013      	ands	r3, r2
 8007f28:	d1f1      	bne.n	8007f0e <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d100      	bne.n	8007f34 <HAL_RCC_OscConfig+0x650>
 8007f32:	e09f      	b.n	8008074 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	2b0c      	cmp	r3, #12
 8007f38:	d100      	bne.n	8007f3c <HAL_RCC_OscConfig+0x658>
 8007f3a:	e078      	b.n	800802e <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f40:	2b02      	cmp	r3, #2
 8007f42:	d159      	bne.n	8007ff8 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f44:	4b09      	ldr	r3, [pc, #36]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	4b08      	ldr	r3, [pc, #32]	; (8007f6c <HAL_RCC_OscConfig+0x688>)
 8007f4a:	4911      	ldr	r1, [pc, #68]	; (8007f90 <HAL_RCC_OscConfig+0x6ac>)
 8007f4c:	400a      	ands	r2, r1
 8007f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f50:	f7fd fdae 	bl	8005ab0 <HAL_GetTick>
 8007f54:	0003      	movs	r3, r0
 8007f56:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007f58:	e01c      	b.n	8007f94 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f5a:	f7fd fda9 	bl	8005ab0 <HAL_GetTick>
 8007f5e:	0002      	movs	r2, r0
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	1ad3      	subs	r3, r2, r3
 8007f64:	2b02      	cmp	r3, #2
 8007f66:	d915      	bls.n	8007f94 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8007f68:	2303      	movs	r3, #3
 8007f6a:	e084      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
 8007f6c:	40021000 	.word	0x40021000
 8007f70:	ffff1fff 	.word	0xffff1fff
 8007f74:	fffffeff 	.word	0xfffffeff
 8007f78:	40007000 	.word	0x40007000
 8007f7c:	fffffbff 	.word	0xfffffbff
 8007f80:	00001388 	.word	0x00001388
 8007f84:	efffffff 	.word	0xefffffff
 8007f88:	40010000 	.word	0x40010000
 8007f8c:	ffffdfff 	.word	0xffffdfff
 8007f90:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007f94:	4b3a      	ldr	r3, [pc, #232]	; (8008080 <HAL_RCC_OscConfig+0x79c>)
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	2380      	movs	r3, #128	; 0x80
 8007f9a:	049b      	lsls	r3, r3, #18
 8007f9c:	4013      	ands	r3, r2
 8007f9e:	d1dc      	bne.n	8007f5a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007fa0:	4b37      	ldr	r3, [pc, #220]	; (8008080 <HAL_RCC_OscConfig+0x79c>)
 8007fa2:	68db      	ldr	r3, [r3, #12]
 8007fa4:	4a37      	ldr	r2, [pc, #220]	; (8008084 <HAL_RCC_OscConfig+0x7a0>)
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	0019      	movs	r1, r3
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fb2:	431a      	orrs	r2, r3
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fb8:	431a      	orrs	r2, r3
 8007fba:	4b31      	ldr	r3, [pc, #196]	; (8008080 <HAL_RCC_OscConfig+0x79c>)
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007fc0:	4b2f      	ldr	r3, [pc, #188]	; (8008080 <HAL_RCC_OscConfig+0x79c>)
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	4b2e      	ldr	r3, [pc, #184]	; (8008080 <HAL_RCC_OscConfig+0x79c>)
 8007fc6:	2180      	movs	r1, #128	; 0x80
 8007fc8:	0449      	lsls	r1, r1, #17
 8007fca:	430a      	orrs	r2, r1
 8007fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007fce:	f7fd fd6f 	bl	8005ab0 <HAL_GetTick>
 8007fd2:	0003      	movs	r3, r0
 8007fd4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007fd6:	e008      	b.n	8007fea <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007fd8:	f7fd fd6a 	bl	8005ab0 <HAL_GetTick>
 8007fdc:	0002      	movs	r2, r0
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	1ad3      	subs	r3, r2, r3
 8007fe2:	2b02      	cmp	r3, #2
 8007fe4:	d901      	bls.n	8007fea <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8007fe6:	2303      	movs	r3, #3
 8007fe8:	e045      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007fea:	4b25      	ldr	r3, [pc, #148]	; (8008080 <HAL_RCC_OscConfig+0x79c>)
 8007fec:	681a      	ldr	r2, [r3, #0]
 8007fee:	2380      	movs	r3, #128	; 0x80
 8007ff0:	049b      	lsls	r3, r3, #18
 8007ff2:	4013      	ands	r3, r2
 8007ff4:	d0f0      	beq.n	8007fd8 <HAL_RCC_OscConfig+0x6f4>
 8007ff6:	e03d      	b.n	8008074 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ff8:	4b21      	ldr	r3, [pc, #132]	; (8008080 <HAL_RCC_OscConfig+0x79c>)
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	4b20      	ldr	r3, [pc, #128]	; (8008080 <HAL_RCC_OscConfig+0x79c>)
 8007ffe:	4922      	ldr	r1, [pc, #136]	; (8008088 <HAL_RCC_OscConfig+0x7a4>)
 8008000:	400a      	ands	r2, r1
 8008002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008004:	f7fd fd54 	bl	8005ab0 <HAL_GetTick>
 8008008:	0003      	movs	r3, r0
 800800a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800800c:	e008      	b.n	8008020 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800800e:	f7fd fd4f 	bl	8005ab0 <HAL_GetTick>
 8008012:	0002      	movs	r2, r0
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	1ad3      	subs	r3, r2, r3
 8008018:	2b02      	cmp	r3, #2
 800801a:	d901      	bls.n	8008020 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e02a      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008020:	4b17      	ldr	r3, [pc, #92]	; (8008080 <HAL_RCC_OscConfig+0x79c>)
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	2380      	movs	r3, #128	; 0x80
 8008026:	049b      	lsls	r3, r3, #18
 8008028:	4013      	ands	r3, r2
 800802a:	d1f0      	bne.n	800800e <HAL_RCC_OscConfig+0x72a>
 800802c:	e022      	b.n	8008074 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008032:	2b01      	cmp	r3, #1
 8008034:	d101      	bne.n	800803a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	e01d      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800803a:	4b11      	ldr	r3, [pc, #68]	; (8008080 <HAL_RCC_OscConfig+0x79c>)
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008040:	69ba      	ldr	r2, [r7, #24]
 8008042:	2380      	movs	r3, #128	; 0x80
 8008044:	025b      	lsls	r3, r3, #9
 8008046:	401a      	ands	r2, r3
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800804c:	429a      	cmp	r2, r3
 800804e:	d10f      	bne.n	8008070 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8008050:	69ba      	ldr	r2, [r7, #24]
 8008052:	23f0      	movs	r3, #240	; 0xf0
 8008054:	039b      	lsls	r3, r3, #14
 8008056:	401a      	ands	r2, r3
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800805c:	429a      	cmp	r2, r3
 800805e:	d107      	bne.n	8008070 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8008060:	69ba      	ldr	r2, [r7, #24]
 8008062:	23c0      	movs	r3, #192	; 0xc0
 8008064:	041b      	lsls	r3, r3, #16
 8008066:	401a      	ands	r2, r3
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800806c:	429a      	cmp	r2, r3
 800806e:	d001      	beq.n	8008074 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e000      	b.n	8008076 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8008074:	2300      	movs	r3, #0
}
 8008076:	0018      	movs	r0, r3
 8008078:	46bd      	mov	sp, r7
 800807a:	b00a      	add	sp, #40	; 0x28
 800807c:	bdb0      	pop	{r4, r5, r7, pc}
 800807e:	46c0      	nop			; (mov r8, r8)
 8008080:	40021000 	.word	0x40021000
 8008084:	ff02ffff 	.word	0xff02ffff
 8008088:	feffffff 	.word	0xfeffffff

0800808c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800808c:	b5b0      	push	{r4, r5, r7, lr}
 800808e:	b084      	sub	sp, #16
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d101      	bne.n	80080a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	e128      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80080a0:	4b96      	ldr	r3, [pc, #600]	; (80082fc <HAL_RCC_ClockConfig+0x270>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	2201      	movs	r2, #1
 80080a6:	4013      	ands	r3, r2
 80080a8:	683a      	ldr	r2, [r7, #0]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d91e      	bls.n	80080ec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080ae:	4b93      	ldr	r3, [pc, #588]	; (80082fc <HAL_RCC_ClockConfig+0x270>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2201      	movs	r2, #1
 80080b4:	4393      	bics	r3, r2
 80080b6:	0019      	movs	r1, r3
 80080b8:	4b90      	ldr	r3, [pc, #576]	; (80082fc <HAL_RCC_ClockConfig+0x270>)
 80080ba:	683a      	ldr	r2, [r7, #0]
 80080bc:	430a      	orrs	r2, r1
 80080be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80080c0:	f7fd fcf6 	bl	8005ab0 <HAL_GetTick>
 80080c4:	0003      	movs	r3, r0
 80080c6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80080c8:	e009      	b.n	80080de <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080ca:	f7fd fcf1 	bl	8005ab0 <HAL_GetTick>
 80080ce:	0002      	movs	r2, r0
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	1ad3      	subs	r3, r2, r3
 80080d4:	4a8a      	ldr	r2, [pc, #552]	; (8008300 <HAL_RCC_ClockConfig+0x274>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d901      	bls.n	80080de <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80080da:	2303      	movs	r3, #3
 80080dc:	e109      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80080de:	4b87      	ldr	r3, [pc, #540]	; (80082fc <HAL_RCC_ClockConfig+0x270>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	2201      	movs	r2, #1
 80080e4:	4013      	ands	r3, r2
 80080e6:	683a      	ldr	r2, [r7, #0]
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d1ee      	bne.n	80080ca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2202      	movs	r2, #2
 80080f2:	4013      	ands	r3, r2
 80080f4:	d009      	beq.n	800810a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80080f6:	4b83      	ldr	r3, [pc, #524]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	22f0      	movs	r2, #240	; 0xf0
 80080fc:	4393      	bics	r3, r2
 80080fe:	0019      	movs	r1, r3
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	689a      	ldr	r2, [r3, #8]
 8008104:	4b7f      	ldr	r3, [pc, #508]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 8008106:	430a      	orrs	r2, r1
 8008108:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2201      	movs	r2, #1
 8008110:	4013      	ands	r3, r2
 8008112:	d100      	bne.n	8008116 <HAL_RCC_ClockConfig+0x8a>
 8008114:	e089      	b.n	800822a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	2b02      	cmp	r3, #2
 800811c:	d107      	bne.n	800812e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800811e:	4b79      	ldr	r3, [pc, #484]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	2380      	movs	r3, #128	; 0x80
 8008124:	029b      	lsls	r3, r3, #10
 8008126:	4013      	ands	r3, r2
 8008128:	d120      	bne.n	800816c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800812a:	2301      	movs	r3, #1
 800812c:	e0e1      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	2b03      	cmp	r3, #3
 8008134:	d107      	bne.n	8008146 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008136:	4b73      	ldr	r3, [pc, #460]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	2380      	movs	r3, #128	; 0x80
 800813c:	049b      	lsls	r3, r3, #18
 800813e:	4013      	ands	r3, r2
 8008140:	d114      	bne.n	800816c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	e0d5      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	2b01      	cmp	r3, #1
 800814c:	d106      	bne.n	800815c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800814e:	4b6d      	ldr	r3, [pc, #436]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2204      	movs	r2, #4
 8008154:	4013      	ands	r3, r2
 8008156:	d109      	bne.n	800816c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e0ca      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800815c:	4b69      	ldr	r3, [pc, #420]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	2380      	movs	r3, #128	; 0x80
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	4013      	ands	r3, r2
 8008166:	d101      	bne.n	800816c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e0c2      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800816c:	4b65      	ldr	r3, [pc, #404]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	2203      	movs	r2, #3
 8008172:	4393      	bics	r3, r2
 8008174:	0019      	movs	r1, r3
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	685a      	ldr	r2, [r3, #4]
 800817a:	4b62      	ldr	r3, [pc, #392]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 800817c:	430a      	orrs	r2, r1
 800817e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008180:	f7fd fc96 	bl	8005ab0 <HAL_GetTick>
 8008184:	0003      	movs	r3, r0
 8008186:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	2b02      	cmp	r3, #2
 800818e:	d111      	bne.n	80081b4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008190:	e009      	b.n	80081a6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008192:	f7fd fc8d 	bl	8005ab0 <HAL_GetTick>
 8008196:	0002      	movs	r2, r0
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	1ad3      	subs	r3, r2, r3
 800819c:	4a58      	ldr	r2, [pc, #352]	; (8008300 <HAL_RCC_ClockConfig+0x274>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d901      	bls.n	80081a6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e0a5      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80081a6:	4b57      	ldr	r3, [pc, #348]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 80081a8:	68db      	ldr	r3, [r3, #12]
 80081aa:	220c      	movs	r2, #12
 80081ac:	4013      	ands	r3, r2
 80081ae:	2b08      	cmp	r3, #8
 80081b0:	d1ef      	bne.n	8008192 <HAL_RCC_ClockConfig+0x106>
 80081b2:	e03a      	b.n	800822a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	2b03      	cmp	r3, #3
 80081ba:	d111      	bne.n	80081e0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80081bc:	e009      	b.n	80081d2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081be:	f7fd fc77 	bl	8005ab0 <HAL_GetTick>
 80081c2:	0002      	movs	r2, r0
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	1ad3      	subs	r3, r2, r3
 80081c8:	4a4d      	ldr	r2, [pc, #308]	; (8008300 <HAL_RCC_ClockConfig+0x274>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d901      	bls.n	80081d2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80081ce:	2303      	movs	r3, #3
 80081d0:	e08f      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80081d2:	4b4c      	ldr	r3, [pc, #304]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 80081d4:	68db      	ldr	r3, [r3, #12]
 80081d6:	220c      	movs	r2, #12
 80081d8:	4013      	ands	r3, r2
 80081da:	2b0c      	cmp	r3, #12
 80081dc:	d1ef      	bne.n	80081be <HAL_RCC_ClockConfig+0x132>
 80081de:	e024      	b.n	800822a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	d11b      	bne.n	8008220 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80081e8:	e009      	b.n	80081fe <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081ea:	f7fd fc61 	bl	8005ab0 <HAL_GetTick>
 80081ee:	0002      	movs	r2, r0
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	1ad3      	subs	r3, r2, r3
 80081f4:	4a42      	ldr	r2, [pc, #264]	; (8008300 <HAL_RCC_ClockConfig+0x274>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d901      	bls.n	80081fe <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80081fa:	2303      	movs	r3, #3
 80081fc:	e079      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80081fe:	4b41      	ldr	r3, [pc, #260]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	220c      	movs	r2, #12
 8008204:	4013      	ands	r3, r2
 8008206:	2b04      	cmp	r3, #4
 8008208:	d1ef      	bne.n	80081ea <HAL_RCC_ClockConfig+0x15e>
 800820a:	e00e      	b.n	800822a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800820c:	f7fd fc50 	bl	8005ab0 <HAL_GetTick>
 8008210:	0002      	movs	r2, r0
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	1ad3      	subs	r3, r2, r3
 8008216:	4a3a      	ldr	r2, [pc, #232]	; (8008300 <HAL_RCC_ClockConfig+0x274>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d901      	bls.n	8008220 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800821c:	2303      	movs	r3, #3
 800821e:	e068      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008220:	4b38      	ldr	r3, [pc, #224]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	220c      	movs	r2, #12
 8008226:	4013      	ands	r3, r2
 8008228:	d1f0      	bne.n	800820c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800822a:	4b34      	ldr	r3, [pc, #208]	; (80082fc <HAL_RCC_ClockConfig+0x270>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2201      	movs	r2, #1
 8008230:	4013      	ands	r3, r2
 8008232:	683a      	ldr	r2, [r7, #0]
 8008234:	429a      	cmp	r2, r3
 8008236:	d21e      	bcs.n	8008276 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008238:	4b30      	ldr	r3, [pc, #192]	; (80082fc <HAL_RCC_ClockConfig+0x270>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2201      	movs	r2, #1
 800823e:	4393      	bics	r3, r2
 8008240:	0019      	movs	r1, r3
 8008242:	4b2e      	ldr	r3, [pc, #184]	; (80082fc <HAL_RCC_ClockConfig+0x270>)
 8008244:	683a      	ldr	r2, [r7, #0]
 8008246:	430a      	orrs	r2, r1
 8008248:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800824a:	f7fd fc31 	bl	8005ab0 <HAL_GetTick>
 800824e:	0003      	movs	r3, r0
 8008250:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008252:	e009      	b.n	8008268 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008254:	f7fd fc2c 	bl	8005ab0 <HAL_GetTick>
 8008258:	0002      	movs	r2, r0
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	1ad3      	subs	r3, r2, r3
 800825e:	4a28      	ldr	r2, [pc, #160]	; (8008300 <HAL_RCC_ClockConfig+0x274>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d901      	bls.n	8008268 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8008264:	2303      	movs	r3, #3
 8008266:	e044      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008268:	4b24      	ldr	r3, [pc, #144]	; (80082fc <HAL_RCC_ClockConfig+0x270>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	2201      	movs	r2, #1
 800826e:	4013      	ands	r3, r2
 8008270:	683a      	ldr	r2, [r7, #0]
 8008272:	429a      	cmp	r2, r3
 8008274:	d1ee      	bne.n	8008254 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	2204      	movs	r2, #4
 800827c:	4013      	ands	r3, r2
 800827e:	d009      	beq.n	8008294 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008280:	4b20      	ldr	r3, [pc, #128]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 8008282:	68db      	ldr	r3, [r3, #12]
 8008284:	4a20      	ldr	r2, [pc, #128]	; (8008308 <HAL_RCC_ClockConfig+0x27c>)
 8008286:	4013      	ands	r3, r2
 8008288:	0019      	movs	r1, r3
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	68da      	ldr	r2, [r3, #12]
 800828e:	4b1d      	ldr	r3, [pc, #116]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 8008290:	430a      	orrs	r2, r1
 8008292:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2208      	movs	r2, #8
 800829a:	4013      	ands	r3, r2
 800829c:	d00a      	beq.n	80082b4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800829e:	4b19      	ldr	r3, [pc, #100]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	4a1a      	ldr	r2, [pc, #104]	; (800830c <HAL_RCC_ClockConfig+0x280>)
 80082a4:	4013      	ands	r3, r2
 80082a6:	0019      	movs	r1, r3
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	691b      	ldr	r3, [r3, #16]
 80082ac:	00da      	lsls	r2, r3, #3
 80082ae:	4b15      	ldr	r3, [pc, #84]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 80082b0:	430a      	orrs	r2, r1
 80082b2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80082b4:	f000 f832 	bl	800831c <HAL_RCC_GetSysClockFreq>
 80082b8:	0001      	movs	r1, r0
 80082ba:	4b12      	ldr	r3, [pc, #72]	; (8008304 <HAL_RCC_ClockConfig+0x278>)
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	091b      	lsrs	r3, r3, #4
 80082c0:	220f      	movs	r2, #15
 80082c2:	4013      	ands	r3, r2
 80082c4:	4a12      	ldr	r2, [pc, #72]	; (8008310 <HAL_RCC_ClockConfig+0x284>)
 80082c6:	5cd3      	ldrb	r3, [r2, r3]
 80082c8:	000a      	movs	r2, r1
 80082ca:	40da      	lsrs	r2, r3
 80082cc:	4b11      	ldr	r3, [pc, #68]	; (8008314 <HAL_RCC_ClockConfig+0x288>)
 80082ce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80082d0:	4b11      	ldr	r3, [pc, #68]	; (8008318 <HAL_RCC_ClockConfig+0x28c>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	250b      	movs	r5, #11
 80082d6:	197c      	adds	r4, r7, r5
 80082d8:	0018      	movs	r0, r3
 80082da:	f7fd fba3 	bl	8005a24 <HAL_InitTick>
 80082de:	0003      	movs	r3, r0
 80082e0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80082e2:	197b      	adds	r3, r7, r5
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d002      	beq.n	80082f0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80082ea:	197b      	adds	r3, r7, r5
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	e000      	b.n	80082f2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80082f0:	2300      	movs	r3, #0
}
 80082f2:	0018      	movs	r0, r3
 80082f4:	46bd      	mov	sp, r7
 80082f6:	b004      	add	sp, #16
 80082f8:	bdb0      	pop	{r4, r5, r7, pc}
 80082fa:	46c0      	nop			; (mov r8, r8)
 80082fc:	40022000 	.word	0x40022000
 8008300:	00001388 	.word	0x00001388
 8008304:	40021000 	.word	0x40021000
 8008308:	fffff8ff 	.word	0xfffff8ff
 800830c:	ffffc7ff 	.word	0xffffc7ff
 8008310:	080131dc 	.word	0x080131dc
 8008314:	20000038 	.word	0x20000038
 8008318:	2000003c 	.word	0x2000003c

0800831c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800831c:	b5b0      	push	{r4, r5, r7, lr}
 800831e:	b08e      	sub	sp, #56	; 0x38
 8008320:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8008322:	4b4c      	ldr	r3, [pc, #304]	; (8008454 <HAL_RCC_GetSysClockFreq+0x138>)
 8008324:	68db      	ldr	r3, [r3, #12]
 8008326:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008328:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800832a:	230c      	movs	r3, #12
 800832c:	4013      	ands	r3, r2
 800832e:	2b0c      	cmp	r3, #12
 8008330:	d014      	beq.n	800835c <HAL_RCC_GetSysClockFreq+0x40>
 8008332:	d900      	bls.n	8008336 <HAL_RCC_GetSysClockFreq+0x1a>
 8008334:	e07b      	b.n	800842e <HAL_RCC_GetSysClockFreq+0x112>
 8008336:	2b04      	cmp	r3, #4
 8008338:	d002      	beq.n	8008340 <HAL_RCC_GetSysClockFreq+0x24>
 800833a:	2b08      	cmp	r3, #8
 800833c:	d00b      	beq.n	8008356 <HAL_RCC_GetSysClockFreq+0x3a>
 800833e:	e076      	b.n	800842e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8008340:	4b44      	ldr	r3, [pc, #272]	; (8008454 <HAL_RCC_GetSysClockFreq+0x138>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	2210      	movs	r2, #16
 8008346:	4013      	ands	r3, r2
 8008348:	d002      	beq.n	8008350 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800834a:	4b43      	ldr	r3, [pc, #268]	; (8008458 <HAL_RCC_GetSysClockFreq+0x13c>)
 800834c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800834e:	e07c      	b.n	800844a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8008350:	4b42      	ldr	r3, [pc, #264]	; (800845c <HAL_RCC_GetSysClockFreq+0x140>)
 8008352:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008354:	e079      	b.n	800844a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008356:	4b42      	ldr	r3, [pc, #264]	; (8008460 <HAL_RCC_GetSysClockFreq+0x144>)
 8008358:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800835a:	e076      	b.n	800844a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800835c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800835e:	0c9a      	lsrs	r2, r3, #18
 8008360:	230f      	movs	r3, #15
 8008362:	401a      	ands	r2, r3
 8008364:	4b3f      	ldr	r3, [pc, #252]	; (8008464 <HAL_RCC_GetSysClockFreq+0x148>)
 8008366:	5c9b      	ldrb	r3, [r3, r2]
 8008368:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800836a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800836c:	0d9a      	lsrs	r2, r3, #22
 800836e:	2303      	movs	r3, #3
 8008370:	4013      	ands	r3, r2
 8008372:	3301      	adds	r3, #1
 8008374:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008376:	4b37      	ldr	r3, [pc, #220]	; (8008454 <HAL_RCC_GetSysClockFreq+0x138>)
 8008378:	68da      	ldr	r2, [r3, #12]
 800837a:	2380      	movs	r3, #128	; 0x80
 800837c:	025b      	lsls	r3, r3, #9
 800837e:	4013      	ands	r3, r2
 8008380:	d01a      	beq.n	80083b8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8008382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008384:	61bb      	str	r3, [r7, #24]
 8008386:	2300      	movs	r3, #0
 8008388:	61fb      	str	r3, [r7, #28]
 800838a:	4a35      	ldr	r2, [pc, #212]	; (8008460 <HAL_RCC_GetSysClockFreq+0x144>)
 800838c:	2300      	movs	r3, #0
 800838e:	69b8      	ldr	r0, [r7, #24]
 8008390:	69f9      	ldr	r1, [r7, #28]
 8008392:	f7f8 f8ed 	bl	8000570 <__aeabi_lmul>
 8008396:	0002      	movs	r2, r0
 8008398:	000b      	movs	r3, r1
 800839a:	0010      	movs	r0, r2
 800839c:	0019      	movs	r1, r3
 800839e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a0:	613b      	str	r3, [r7, #16]
 80083a2:	2300      	movs	r3, #0
 80083a4:	617b      	str	r3, [r7, #20]
 80083a6:	693a      	ldr	r2, [r7, #16]
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	f7f8 f8c1 	bl	8000530 <__aeabi_uldivmod>
 80083ae:	0002      	movs	r2, r0
 80083b0:	000b      	movs	r3, r1
 80083b2:	0013      	movs	r3, r2
 80083b4:	637b      	str	r3, [r7, #52]	; 0x34
 80083b6:	e037      	b.n	8008428 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80083b8:	4b26      	ldr	r3, [pc, #152]	; (8008454 <HAL_RCC_GetSysClockFreq+0x138>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	2210      	movs	r2, #16
 80083be:	4013      	ands	r3, r2
 80083c0:	d01a      	beq.n	80083f8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80083c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c4:	60bb      	str	r3, [r7, #8]
 80083c6:	2300      	movs	r3, #0
 80083c8:	60fb      	str	r3, [r7, #12]
 80083ca:	4a23      	ldr	r2, [pc, #140]	; (8008458 <HAL_RCC_GetSysClockFreq+0x13c>)
 80083cc:	2300      	movs	r3, #0
 80083ce:	68b8      	ldr	r0, [r7, #8]
 80083d0:	68f9      	ldr	r1, [r7, #12]
 80083d2:	f7f8 f8cd 	bl	8000570 <__aeabi_lmul>
 80083d6:	0002      	movs	r2, r0
 80083d8:	000b      	movs	r3, r1
 80083da:	0010      	movs	r0, r2
 80083dc:	0019      	movs	r1, r3
 80083de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e0:	603b      	str	r3, [r7, #0]
 80083e2:	2300      	movs	r3, #0
 80083e4:	607b      	str	r3, [r7, #4]
 80083e6:	683a      	ldr	r2, [r7, #0]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f7f8 f8a1 	bl	8000530 <__aeabi_uldivmod>
 80083ee:	0002      	movs	r2, r0
 80083f0:	000b      	movs	r3, r1
 80083f2:	0013      	movs	r3, r2
 80083f4:	637b      	str	r3, [r7, #52]	; 0x34
 80083f6:	e017      	b.n	8008428 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80083f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fa:	0018      	movs	r0, r3
 80083fc:	2300      	movs	r3, #0
 80083fe:	0019      	movs	r1, r3
 8008400:	4a16      	ldr	r2, [pc, #88]	; (800845c <HAL_RCC_GetSysClockFreq+0x140>)
 8008402:	2300      	movs	r3, #0
 8008404:	f7f8 f8b4 	bl	8000570 <__aeabi_lmul>
 8008408:	0002      	movs	r2, r0
 800840a:	000b      	movs	r3, r1
 800840c:	0010      	movs	r0, r2
 800840e:	0019      	movs	r1, r3
 8008410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008412:	001c      	movs	r4, r3
 8008414:	2300      	movs	r3, #0
 8008416:	001d      	movs	r5, r3
 8008418:	0022      	movs	r2, r4
 800841a:	002b      	movs	r3, r5
 800841c:	f7f8 f888 	bl	8000530 <__aeabi_uldivmod>
 8008420:	0002      	movs	r2, r0
 8008422:	000b      	movs	r3, r1
 8008424:	0013      	movs	r3, r2
 8008426:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8008428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800842a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800842c:	e00d      	b.n	800844a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800842e:	4b09      	ldr	r3, [pc, #36]	; (8008454 <HAL_RCC_GetSysClockFreq+0x138>)
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	0b5b      	lsrs	r3, r3, #13
 8008434:	2207      	movs	r2, #7
 8008436:	4013      	ands	r3, r2
 8008438:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800843a:	6a3b      	ldr	r3, [r7, #32]
 800843c:	3301      	adds	r3, #1
 800843e:	2280      	movs	r2, #128	; 0x80
 8008440:	0212      	lsls	r2, r2, #8
 8008442:	409a      	lsls	r2, r3
 8008444:	0013      	movs	r3, r2
 8008446:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008448:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800844a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800844c:	0018      	movs	r0, r3
 800844e:	46bd      	mov	sp, r7
 8008450:	b00e      	add	sp, #56	; 0x38
 8008452:	bdb0      	pop	{r4, r5, r7, pc}
 8008454:	40021000 	.word	0x40021000
 8008458:	003d0900 	.word	0x003d0900
 800845c:	00f42400 	.word	0x00f42400
 8008460:	007a1200 	.word	0x007a1200
 8008464:	080131f4 	.word	0x080131f4

08008468 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800846c:	4b02      	ldr	r3, [pc, #8]	; (8008478 <HAL_RCC_GetHCLKFreq+0x10>)
 800846e:	681b      	ldr	r3, [r3, #0]
}
 8008470:	0018      	movs	r0, r3
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
 8008476:	46c0      	nop			; (mov r8, r8)
 8008478:	20000038 	.word	0x20000038

0800847c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008480:	f7ff fff2 	bl	8008468 <HAL_RCC_GetHCLKFreq>
 8008484:	0001      	movs	r1, r0
 8008486:	4b06      	ldr	r3, [pc, #24]	; (80084a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	0a1b      	lsrs	r3, r3, #8
 800848c:	2207      	movs	r2, #7
 800848e:	4013      	ands	r3, r2
 8008490:	4a04      	ldr	r2, [pc, #16]	; (80084a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008492:	5cd3      	ldrb	r3, [r2, r3]
 8008494:	40d9      	lsrs	r1, r3
 8008496:	000b      	movs	r3, r1
}
 8008498:	0018      	movs	r0, r3
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}
 800849e:	46c0      	nop			; (mov r8, r8)
 80084a0:	40021000 	.word	0x40021000
 80084a4:	080131ec 	.word	0x080131ec

080084a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80084ac:	f7ff ffdc 	bl	8008468 <HAL_RCC_GetHCLKFreq>
 80084b0:	0001      	movs	r1, r0
 80084b2:	4b06      	ldr	r3, [pc, #24]	; (80084cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80084b4:	68db      	ldr	r3, [r3, #12]
 80084b6:	0adb      	lsrs	r3, r3, #11
 80084b8:	2207      	movs	r2, #7
 80084ba:	4013      	ands	r3, r2
 80084bc:	4a04      	ldr	r2, [pc, #16]	; (80084d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80084be:	5cd3      	ldrb	r3, [r2, r3]
 80084c0:	40d9      	lsrs	r1, r3
 80084c2:	000b      	movs	r3, r1
}
 80084c4:	0018      	movs	r0, r3
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	46c0      	nop			; (mov r8, r8)
 80084cc:	40021000 	.word	0x40021000
 80084d0:	080131ec 	.word	0x080131ec

080084d4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b086      	sub	sp, #24
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80084dc:	2017      	movs	r0, #23
 80084de:	183b      	adds	r3, r7, r0
 80084e0:	2200      	movs	r2, #0
 80084e2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	2220      	movs	r2, #32
 80084ea:	4013      	ands	r3, r2
 80084ec:	d100      	bne.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80084ee:	e0c7      	b.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80084f0:	4b9b      	ldr	r3, [pc, #620]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80084f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084f4:	2380      	movs	r3, #128	; 0x80
 80084f6:	055b      	lsls	r3, r3, #21
 80084f8:	4013      	ands	r3, r2
 80084fa:	d109      	bne.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80084fc:	4b98      	ldr	r3, [pc, #608]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80084fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008500:	4b97      	ldr	r3, [pc, #604]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008502:	2180      	movs	r1, #128	; 0x80
 8008504:	0549      	lsls	r1, r1, #21
 8008506:	430a      	orrs	r2, r1
 8008508:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800850a:	183b      	adds	r3, r7, r0
 800850c:	2201      	movs	r2, #1
 800850e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008510:	4b94      	ldr	r3, [pc, #592]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	2380      	movs	r3, #128	; 0x80
 8008516:	005b      	lsls	r3, r3, #1
 8008518:	4013      	ands	r3, r2
 800851a:	d11a      	bne.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800851c:	4b91      	ldr	r3, [pc, #580]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	4b90      	ldr	r3, [pc, #576]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008522:	2180      	movs	r1, #128	; 0x80
 8008524:	0049      	lsls	r1, r1, #1
 8008526:	430a      	orrs	r2, r1
 8008528:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800852a:	f7fd fac1 	bl	8005ab0 <HAL_GetTick>
 800852e:	0003      	movs	r3, r0
 8008530:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008532:	e008      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008534:	f7fd fabc 	bl	8005ab0 <HAL_GetTick>
 8008538:	0002      	movs	r2, r0
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	1ad3      	subs	r3, r2, r3
 800853e:	2b64      	cmp	r3, #100	; 0x64
 8008540:	d901      	bls.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	e107      	b.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008546:	4b87      	ldr	r3, [pc, #540]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	2380      	movs	r3, #128	; 0x80
 800854c:	005b      	lsls	r3, r3, #1
 800854e:	4013      	ands	r3, r2
 8008550:	d0f0      	beq.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8008552:	4b83      	ldr	r3, [pc, #524]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	23c0      	movs	r3, #192	; 0xc0
 8008558:	039b      	lsls	r3, r3, #14
 800855a:	4013      	ands	r3, r2
 800855c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	685a      	ldr	r2, [r3, #4]
 8008562:	23c0      	movs	r3, #192	; 0xc0
 8008564:	039b      	lsls	r3, r3, #14
 8008566:	4013      	ands	r3, r2
 8008568:	68fa      	ldr	r2, [r7, #12]
 800856a:	429a      	cmp	r2, r3
 800856c:	d013      	beq.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	685a      	ldr	r2, [r3, #4]
 8008572:	23c0      	movs	r3, #192	; 0xc0
 8008574:	029b      	lsls	r3, r3, #10
 8008576:	401a      	ands	r2, r3
 8008578:	23c0      	movs	r3, #192	; 0xc0
 800857a:	029b      	lsls	r3, r3, #10
 800857c:	429a      	cmp	r2, r3
 800857e:	d10a      	bne.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008580:	4b77      	ldr	r3, [pc, #476]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008582:	681a      	ldr	r2, [r3, #0]
 8008584:	2380      	movs	r3, #128	; 0x80
 8008586:	029b      	lsls	r3, r3, #10
 8008588:	401a      	ands	r2, r3
 800858a:	2380      	movs	r3, #128	; 0x80
 800858c:	029b      	lsls	r3, r3, #10
 800858e:	429a      	cmp	r2, r3
 8008590:	d101      	bne.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8008592:	2301      	movs	r3, #1
 8008594:	e0df      	b.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8008596:	4b72      	ldr	r3, [pc, #456]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008598:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800859a:	23c0      	movs	r3, #192	; 0xc0
 800859c:	029b      	lsls	r3, r3, #10
 800859e:	4013      	ands	r3, r2
 80085a0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d03b      	beq.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	685a      	ldr	r2, [r3, #4]
 80085ac:	23c0      	movs	r3, #192	; 0xc0
 80085ae:	029b      	lsls	r3, r3, #10
 80085b0:	4013      	ands	r3, r2
 80085b2:	68fa      	ldr	r2, [r7, #12]
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d033      	beq.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	2220      	movs	r2, #32
 80085be:	4013      	ands	r3, r2
 80085c0:	d02e      	beq.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80085c2:	4b67      	ldr	r3, [pc, #412]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80085c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085c6:	4a68      	ldr	r2, [pc, #416]	; (8008768 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80085c8:	4013      	ands	r3, r2
 80085ca:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80085cc:	4b64      	ldr	r3, [pc, #400]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80085ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80085d0:	4b63      	ldr	r3, [pc, #396]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80085d2:	2180      	movs	r1, #128	; 0x80
 80085d4:	0309      	lsls	r1, r1, #12
 80085d6:	430a      	orrs	r2, r1
 80085d8:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80085da:	4b61      	ldr	r3, [pc, #388]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80085dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80085de:	4b60      	ldr	r3, [pc, #384]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80085e0:	4962      	ldr	r1, [pc, #392]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80085e2:	400a      	ands	r2, r1
 80085e4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80085e6:	4b5e      	ldr	r3, [pc, #376]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80085ec:	68fa      	ldr	r2, [r7, #12]
 80085ee:	2380      	movs	r3, #128	; 0x80
 80085f0:	005b      	lsls	r3, r3, #1
 80085f2:	4013      	ands	r3, r2
 80085f4:	d014      	beq.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085f6:	f7fd fa5b 	bl	8005ab0 <HAL_GetTick>
 80085fa:	0003      	movs	r3, r0
 80085fc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80085fe:	e009      	b.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008600:	f7fd fa56 	bl	8005ab0 <HAL_GetTick>
 8008604:	0002      	movs	r2, r0
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	4a59      	ldr	r2, [pc, #356]	; (8008770 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d901      	bls.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8008610:	2303      	movs	r3, #3
 8008612:	e0a0      	b.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008614:	4b52      	ldr	r3, [pc, #328]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008616:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008618:	2380      	movs	r3, #128	; 0x80
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	4013      	ands	r3, r2
 800861e:	d0ef      	beq.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2220      	movs	r2, #32
 8008626:	4013      	ands	r3, r2
 8008628:	d01f      	beq.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	685a      	ldr	r2, [r3, #4]
 800862e:	23c0      	movs	r3, #192	; 0xc0
 8008630:	029b      	lsls	r3, r3, #10
 8008632:	401a      	ands	r2, r3
 8008634:	23c0      	movs	r3, #192	; 0xc0
 8008636:	029b      	lsls	r3, r3, #10
 8008638:	429a      	cmp	r2, r3
 800863a:	d10c      	bne.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800863c:	4b48      	ldr	r3, [pc, #288]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a4c      	ldr	r2, [pc, #304]	; (8008774 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8008642:	4013      	ands	r3, r2
 8008644:	0019      	movs	r1, r3
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	685a      	ldr	r2, [r3, #4]
 800864a:	23c0      	movs	r3, #192	; 0xc0
 800864c:	039b      	lsls	r3, r3, #14
 800864e:	401a      	ands	r2, r3
 8008650:	4b43      	ldr	r3, [pc, #268]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008652:	430a      	orrs	r2, r1
 8008654:	601a      	str	r2, [r3, #0]
 8008656:	4b42      	ldr	r3, [pc, #264]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008658:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	685a      	ldr	r2, [r3, #4]
 800865e:	23c0      	movs	r3, #192	; 0xc0
 8008660:	029b      	lsls	r3, r3, #10
 8008662:	401a      	ands	r2, r3
 8008664:	4b3e      	ldr	r3, [pc, #248]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008666:	430a      	orrs	r2, r1
 8008668:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800866a:	2317      	movs	r3, #23
 800866c:	18fb      	adds	r3, r7, r3
 800866e:	781b      	ldrb	r3, [r3, #0]
 8008670:	2b01      	cmp	r3, #1
 8008672:	d105      	bne.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008674:	4b3a      	ldr	r3, [pc, #232]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008676:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008678:	4b39      	ldr	r3, [pc, #228]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800867a:	493f      	ldr	r1, [pc, #252]	; (8008778 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800867c:	400a      	ands	r2, r1
 800867e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2201      	movs	r2, #1
 8008686:	4013      	ands	r3, r2
 8008688:	d009      	beq.n	800869e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800868a:	4b35      	ldr	r3, [pc, #212]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800868c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800868e:	2203      	movs	r2, #3
 8008690:	4393      	bics	r3, r2
 8008692:	0019      	movs	r1, r3
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	689a      	ldr	r2, [r3, #8]
 8008698:	4b31      	ldr	r3, [pc, #196]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800869a:	430a      	orrs	r2, r1
 800869c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2202      	movs	r2, #2
 80086a4:	4013      	ands	r3, r2
 80086a6:	d009      	beq.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80086a8:	4b2d      	ldr	r3, [pc, #180]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80086aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086ac:	220c      	movs	r2, #12
 80086ae:	4393      	bics	r3, r2
 80086b0:	0019      	movs	r1, r3
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	68da      	ldr	r2, [r3, #12]
 80086b6:	4b2a      	ldr	r3, [pc, #168]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80086b8:	430a      	orrs	r2, r1
 80086ba:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2204      	movs	r2, #4
 80086c2:	4013      	ands	r3, r2
 80086c4:	d009      	beq.n	80086da <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80086c6:	4b26      	ldr	r3, [pc, #152]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80086c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086ca:	4a2c      	ldr	r2, [pc, #176]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80086cc:	4013      	ands	r3, r2
 80086ce:	0019      	movs	r1, r3
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	691a      	ldr	r2, [r3, #16]
 80086d4:	4b22      	ldr	r3, [pc, #136]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80086d6:	430a      	orrs	r2, r1
 80086d8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	2208      	movs	r2, #8
 80086e0:	4013      	ands	r3, r2
 80086e2:	d009      	beq.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80086e4:	4b1e      	ldr	r3, [pc, #120]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80086e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086e8:	4a25      	ldr	r2, [pc, #148]	; (8008780 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80086ea:	4013      	ands	r3, r2
 80086ec:	0019      	movs	r1, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	695a      	ldr	r2, [r3, #20]
 80086f2:	4b1b      	ldr	r3, [pc, #108]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80086f4:	430a      	orrs	r2, r1
 80086f6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	2380      	movs	r3, #128	; 0x80
 80086fe:	005b      	lsls	r3, r3, #1
 8008700:	4013      	ands	r3, r2
 8008702:	d009      	beq.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008704:	4b16      	ldr	r3, [pc, #88]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008706:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008708:	4a17      	ldr	r2, [pc, #92]	; (8008768 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800870a:	4013      	ands	r3, r2
 800870c:	0019      	movs	r1, r3
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	699a      	ldr	r2, [r3, #24]
 8008712:	4b13      	ldr	r3, [pc, #76]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008714:	430a      	orrs	r2, r1
 8008716:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2240      	movs	r2, #64	; 0x40
 800871e:	4013      	ands	r3, r2
 8008720:	d009      	beq.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008722:	4b0f      	ldr	r3, [pc, #60]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008726:	4a17      	ldr	r2, [pc, #92]	; (8008784 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8008728:	4013      	ands	r3, r2
 800872a:	0019      	movs	r1, r3
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6a1a      	ldr	r2, [r3, #32]
 8008730:	4b0b      	ldr	r3, [pc, #44]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008732:	430a      	orrs	r2, r1
 8008734:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2280      	movs	r2, #128	; 0x80
 800873c:	4013      	ands	r3, r2
 800873e:	d009      	beq.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8008740:	4b07      	ldr	r3, [pc, #28]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008742:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008744:	4a10      	ldr	r2, [pc, #64]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8008746:	4013      	ands	r3, r2
 8008748:	0019      	movs	r1, r3
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	69da      	ldr	r2, [r3, #28]
 800874e:	4b04      	ldr	r3, [pc, #16]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8008750:	430a      	orrs	r2, r1
 8008752:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	0018      	movs	r0, r3
 8008758:	46bd      	mov	sp, r7
 800875a:	b006      	add	sp, #24
 800875c:	bd80      	pop	{r7, pc}
 800875e:	46c0      	nop			; (mov r8, r8)
 8008760:	40021000 	.word	0x40021000
 8008764:	40007000 	.word	0x40007000
 8008768:	fffcffff 	.word	0xfffcffff
 800876c:	fff7ffff 	.word	0xfff7ffff
 8008770:	00001388 	.word	0x00001388
 8008774:	ffcfffff 	.word	0xffcfffff
 8008778:	efffffff 	.word	0xefffffff
 800877c:	fffff3ff 	.word	0xfffff3ff
 8008780:	ffffcfff 	.word	0xffffcfff
 8008784:	fbffffff 	.word	0xfbffffff
 8008788:	fff3ffff 	.word	0xfff3ffff

0800878c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b082      	sub	sp, #8
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d101      	bne.n	800879e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	e083      	b.n	80088a6 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d109      	bne.n	80087ba <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	685a      	ldr	r2, [r3, #4]
 80087aa:	2382      	movs	r3, #130	; 0x82
 80087ac:	005b      	lsls	r3, r3, #1
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d009      	beq.n	80087c6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2200      	movs	r2, #0
 80087b6:	61da      	str	r2, [r3, #28]
 80087b8:	e005      	b.n	80087c6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2200      	movs	r2, #0
 80087ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2251      	movs	r2, #81	; 0x51
 80087d0:	5c9b      	ldrb	r3, [r3, r2]
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d107      	bne.n	80087e8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2250      	movs	r2, #80	; 0x50
 80087dc:	2100      	movs	r1, #0
 80087de:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	0018      	movs	r0, r3
 80087e4:	f7fc f982 	bl	8004aec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2251      	movs	r2, #81	; 0x51
 80087ec:	2102      	movs	r1, #2
 80087ee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2140      	movs	r1, #64	; 0x40
 80087fc:	438a      	bics	r2, r1
 80087fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	685a      	ldr	r2, [r3, #4]
 8008804:	2382      	movs	r3, #130	; 0x82
 8008806:	005b      	lsls	r3, r3, #1
 8008808:	401a      	ands	r2, r3
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6899      	ldr	r1, [r3, #8]
 800880e:	2384      	movs	r3, #132	; 0x84
 8008810:	021b      	lsls	r3, r3, #8
 8008812:	400b      	ands	r3, r1
 8008814:	431a      	orrs	r2, r3
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	68d9      	ldr	r1, [r3, #12]
 800881a:	2380      	movs	r3, #128	; 0x80
 800881c:	011b      	lsls	r3, r3, #4
 800881e:	400b      	ands	r3, r1
 8008820:	431a      	orrs	r2, r3
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	2102      	movs	r1, #2
 8008828:	400b      	ands	r3, r1
 800882a:	431a      	orrs	r2, r3
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	695b      	ldr	r3, [r3, #20]
 8008830:	2101      	movs	r1, #1
 8008832:	400b      	ands	r3, r1
 8008834:	431a      	orrs	r2, r3
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6999      	ldr	r1, [r3, #24]
 800883a:	2380      	movs	r3, #128	; 0x80
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	400b      	ands	r3, r1
 8008840:	431a      	orrs	r2, r3
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	69db      	ldr	r3, [r3, #28]
 8008846:	2138      	movs	r1, #56	; 0x38
 8008848:	400b      	ands	r3, r1
 800884a:	431a      	orrs	r2, r3
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6a1b      	ldr	r3, [r3, #32]
 8008850:	2180      	movs	r1, #128	; 0x80
 8008852:	400b      	ands	r3, r1
 8008854:	431a      	orrs	r2, r3
 8008856:	0011      	movs	r1, r2
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800885c:	2380      	movs	r3, #128	; 0x80
 800885e:	019b      	lsls	r3, r3, #6
 8008860:	401a      	ands	r2, r3
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	430a      	orrs	r2, r1
 8008868:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	699b      	ldr	r3, [r3, #24]
 800886e:	0c1b      	lsrs	r3, r3, #16
 8008870:	2204      	movs	r2, #4
 8008872:	4013      	ands	r3, r2
 8008874:	0019      	movs	r1, r3
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800887a:	2210      	movs	r2, #16
 800887c:	401a      	ands	r2, r3
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	430a      	orrs	r2, r1
 8008884:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	69da      	ldr	r2, [r3, #28]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4907      	ldr	r1, [pc, #28]	; (80088b0 <HAL_SPI_Init+0x124>)
 8008892:	400a      	ands	r2, r1
 8008894:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2200      	movs	r2, #0
 800889a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2251      	movs	r2, #81	; 0x51
 80088a0:	2101      	movs	r1, #1
 80088a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80088a4:	2300      	movs	r3, #0
}
 80088a6:	0018      	movs	r0, r3
 80088a8:	46bd      	mov	sp, r7
 80088aa:	b002      	add	sp, #8
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	46c0      	nop			; (mov r8, r8)
 80088b0:	fffff7ff 	.word	0xfffff7ff

080088b4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b088      	sub	sp, #32
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	60f8      	str	r0, [r7, #12]
 80088bc:	60b9      	str	r1, [r7, #8]
 80088be:	603b      	str	r3, [r7, #0]
 80088c0:	1dbb      	adds	r3, r7, #6
 80088c2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80088c4:	231f      	movs	r3, #31
 80088c6:	18fb      	adds	r3, r7, r3
 80088c8:	2200      	movs	r2, #0
 80088ca:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2250      	movs	r2, #80	; 0x50
 80088d0:	5c9b      	ldrb	r3, [r3, r2]
 80088d2:	2b01      	cmp	r3, #1
 80088d4:	d101      	bne.n	80088da <HAL_SPI_Transmit+0x26>
 80088d6:	2302      	movs	r3, #2
 80088d8:	e145      	b.n	8008b66 <HAL_SPI_Transmit+0x2b2>
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2250      	movs	r2, #80	; 0x50
 80088de:	2101      	movs	r1, #1
 80088e0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088e2:	f7fd f8e5 	bl	8005ab0 <HAL_GetTick>
 80088e6:	0003      	movs	r3, r0
 80088e8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80088ea:	2316      	movs	r3, #22
 80088ec:	18fb      	adds	r3, r7, r3
 80088ee:	1dba      	adds	r2, r7, #6
 80088f0:	8812      	ldrh	r2, [r2, #0]
 80088f2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2251      	movs	r2, #81	; 0x51
 80088f8:	5c9b      	ldrb	r3, [r3, r2]
 80088fa:	b2db      	uxtb	r3, r3
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d004      	beq.n	800890a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8008900:	231f      	movs	r3, #31
 8008902:	18fb      	adds	r3, r7, r3
 8008904:	2202      	movs	r2, #2
 8008906:	701a      	strb	r2, [r3, #0]
    goto error;
 8008908:	e126      	b.n	8008b58 <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d003      	beq.n	8008918 <HAL_SPI_Transmit+0x64>
 8008910:	1dbb      	adds	r3, r7, #6
 8008912:	881b      	ldrh	r3, [r3, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d104      	bne.n	8008922 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8008918:	231f      	movs	r3, #31
 800891a:	18fb      	adds	r3, r7, r3
 800891c:	2201      	movs	r2, #1
 800891e:	701a      	strb	r2, [r3, #0]
    goto error;
 8008920:	e11a      	b.n	8008b58 <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2251      	movs	r2, #81	; 0x51
 8008926:	2103      	movs	r1, #3
 8008928:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2200      	movs	r2, #0
 800892e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	1dba      	adds	r2, r7, #6
 800893a:	8812      	ldrh	r2, [r2, #0]
 800893c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	1dba      	adds	r2, r7, #6
 8008942:	8812      	ldrh	r2, [r2, #0]
 8008944:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2200      	movs	r2, #0
 800894a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2200      	movs	r2, #0
 8008950:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2200      	movs	r2, #0
 8008956:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2200      	movs	r2, #0
 800895c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2200      	movs	r2, #0
 8008962:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	689a      	ldr	r2, [r3, #8]
 8008968:	2380      	movs	r3, #128	; 0x80
 800896a:	021b      	lsls	r3, r3, #8
 800896c:	429a      	cmp	r2, r3
 800896e:	d110      	bne.n	8008992 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	2140      	movs	r1, #64	; 0x40
 800897c:	438a      	bics	r2, r1
 800897e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2180      	movs	r1, #128	; 0x80
 800898c:	01c9      	lsls	r1, r1, #7
 800898e:	430a      	orrs	r2, r1
 8008990:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2240      	movs	r2, #64	; 0x40
 800899a:	4013      	ands	r3, r2
 800899c:	2b40      	cmp	r3, #64	; 0x40
 800899e:	d007      	beq.n	80089b0 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	2140      	movs	r1, #64	; 0x40
 80089ac:	430a      	orrs	r2, r1
 80089ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	68da      	ldr	r2, [r3, #12]
 80089b4:	2380      	movs	r3, #128	; 0x80
 80089b6:	011b      	lsls	r3, r3, #4
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d152      	bne.n	8008a62 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d004      	beq.n	80089ce <HAL_SPI_Transmit+0x11a>
 80089c4:	2316      	movs	r3, #22
 80089c6:	18fb      	adds	r3, r7, r3
 80089c8:	881b      	ldrh	r3, [r3, #0]
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d143      	bne.n	8008a56 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089d2:	881a      	ldrh	r2, [r3, #0]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089de:	1c9a      	adds	r2, r3, #2
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	3b01      	subs	r3, #1
 80089ec:	b29a      	uxth	r2, r3
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80089f2:	e030      	b.n	8008a56 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	2202      	movs	r2, #2
 80089fc:	4013      	ands	r3, r2
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	d112      	bne.n	8008a28 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a06:	881a      	ldrh	r2, [r3, #0]
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a12:	1c9a      	adds	r2, r3, #2
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	b29a      	uxth	r2, r3
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	86da      	strh	r2, [r3, #54]	; 0x36
 8008a26:	e016      	b.n	8008a56 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a28:	f7fd f842 	bl	8005ab0 <HAL_GetTick>
 8008a2c:	0002      	movs	r2, r0
 8008a2e:	69bb      	ldr	r3, [r7, #24]
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d802      	bhi.n	8008a3e <HAL_SPI_Transmit+0x18a>
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	d102      	bne.n	8008a44 <HAL_SPI_Transmit+0x190>
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d108      	bne.n	8008a56 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 8008a44:	231f      	movs	r3, #31
 8008a46:	18fb      	adds	r3, r7, r3
 8008a48:	2203      	movs	r2, #3
 8008a4a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2251      	movs	r2, #81	; 0x51
 8008a50:	2101      	movs	r1, #1
 8008a52:	5499      	strb	r1, [r3, r2]
          goto error;
 8008a54:	e080      	b.n	8008b58 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a5a:	b29b      	uxth	r3, r3
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d1c9      	bne.n	80089f4 <HAL_SPI_Transmit+0x140>
 8008a60:	e053      	b.n	8008b0a <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d004      	beq.n	8008a74 <HAL_SPI_Transmit+0x1c0>
 8008a6a:	2316      	movs	r3, #22
 8008a6c:	18fb      	adds	r3, r7, r3
 8008a6e:	881b      	ldrh	r3, [r3, #0]
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d145      	bne.n	8008b00 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	330c      	adds	r3, #12
 8008a7e:	7812      	ldrb	r2, [r2, #0]
 8008a80:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a86:	1c5a      	adds	r2, r3, #1
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	3b01      	subs	r3, #1
 8008a94:	b29a      	uxth	r2, r3
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008a9a:	e031      	b.n	8008b00 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	4013      	ands	r3, r2
 8008aa6:	2b02      	cmp	r3, #2
 8008aa8:	d113      	bne.n	8008ad2 <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	330c      	adds	r3, #12
 8008ab4:	7812      	ldrb	r2, [r2, #0]
 8008ab6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008abc:	1c5a      	adds	r2, r3, #1
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	3b01      	subs	r3, #1
 8008aca:	b29a      	uxth	r2, r3
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	86da      	strh	r2, [r3, #54]	; 0x36
 8008ad0:	e016      	b.n	8008b00 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ad2:	f7fc ffed 	bl	8005ab0 <HAL_GetTick>
 8008ad6:	0002      	movs	r2, r0
 8008ad8:	69bb      	ldr	r3, [r7, #24]
 8008ada:	1ad3      	subs	r3, r2, r3
 8008adc:	683a      	ldr	r2, [r7, #0]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d802      	bhi.n	8008ae8 <HAL_SPI_Transmit+0x234>
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	d102      	bne.n	8008aee <HAL_SPI_Transmit+0x23a>
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d108      	bne.n	8008b00 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8008aee:	231f      	movs	r3, #31
 8008af0:	18fb      	adds	r3, r7, r3
 8008af2:	2203      	movs	r2, #3
 8008af4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2251      	movs	r2, #81	; 0x51
 8008afa:	2101      	movs	r1, #1
 8008afc:	5499      	strb	r1, [r3, r2]
          goto error;
 8008afe:	e02b      	b.n	8008b58 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d1c8      	bne.n	8008a9c <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b0a:	69ba      	ldr	r2, [r7, #24]
 8008b0c:	6839      	ldr	r1, [r7, #0]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	0018      	movs	r0, r3
 8008b12:	f000 fa85 	bl	8009020 <SPI_EndRxTxTransaction>
 8008b16:	1e03      	subs	r3, r0, #0
 8008b18:	d002      	beq.n	8008b20 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2220      	movs	r2, #32
 8008b1e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d10a      	bne.n	8008b3e <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b28:	2300      	movs	r3, #0
 8008b2a:	613b      	str	r3, [r7, #16]
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	613b      	str	r3, [r7, #16]
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	613b      	str	r3, [r7, #16]
 8008b3c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d004      	beq.n	8008b50 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 8008b46:	231f      	movs	r3, #31
 8008b48:	18fb      	adds	r3, r7, r3
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	701a      	strb	r2, [r3, #0]
 8008b4e:	e003      	b.n	8008b58 <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2251      	movs	r2, #81	; 0x51
 8008b54:	2101      	movs	r1, #1
 8008b56:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2250      	movs	r2, #80	; 0x50
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008b60:	231f      	movs	r3, #31
 8008b62:	18fb      	adds	r3, r7, r3
 8008b64:	781b      	ldrb	r3, [r3, #0]
}
 8008b66:	0018      	movs	r0, r3
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	b008      	add	sp, #32
 8008b6c:	bd80      	pop	{r7, pc}

08008b6e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008b6e:	b580      	push	{r7, lr}
 8008b70:	b08c      	sub	sp, #48	; 0x30
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	60f8      	str	r0, [r7, #12]
 8008b76:	60b9      	str	r1, [r7, #8]
 8008b78:	607a      	str	r2, [r7, #4]
 8008b7a:	001a      	movs	r2, r3
 8008b7c:	1cbb      	adds	r3, r7, #2
 8008b7e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008b80:	2301      	movs	r3, #1
 8008b82:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008b84:	232b      	movs	r3, #43	; 0x2b
 8008b86:	18fb      	adds	r3, r7, r3
 8008b88:	2200      	movs	r2, #0
 8008b8a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2250      	movs	r2, #80	; 0x50
 8008b90:	5c9b      	ldrb	r3, [r3, r2]
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d101      	bne.n	8008b9a <HAL_SPI_TransmitReceive+0x2c>
 8008b96:	2302      	movs	r3, #2
 8008b98:	e1b0      	b.n	8008efc <HAL_SPI_TransmitReceive+0x38e>
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2250      	movs	r2, #80	; 0x50
 8008b9e:	2101      	movs	r1, #1
 8008ba0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ba2:	f7fc ff85 	bl	8005ab0 <HAL_GetTick>
 8008ba6:	0003      	movs	r3, r0
 8008ba8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008baa:	2023      	movs	r0, #35	; 0x23
 8008bac:	183b      	adds	r3, r7, r0
 8008bae:	68fa      	ldr	r2, [r7, #12]
 8008bb0:	2151      	movs	r1, #81	; 0x51
 8008bb2:	5c52      	ldrb	r2, [r2, r1]
 8008bb4:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008bbc:	231a      	movs	r3, #26
 8008bbe:	18fb      	adds	r3, r7, r3
 8008bc0:	1cba      	adds	r2, r7, #2
 8008bc2:	8812      	ldrh	r2, [r2, #0]
 8008bc4:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008bc6:	183b      	adds	r3, r7, r0
 8008bc8:	781b      	ldrb	r3, [r3, #0]
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d011      	beq.n	8008bf2 <HAL_SPI_TransmitReceive+0x84>
 8008bce:	69fa      	ldr	r2, [r7, #28]
 8008bd0:	2382      	movs	r3, #130	; 0x82
 8008bd2:	005b      	lsls	r3, r3, #1
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d107      	bne.n	8008be8 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	689b      	ldr	r3, [r3, #8]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d103      	bne.n	8008be8 <HAL_SPI_TransmitReceive+0x7a>
 8008be0:	183b      	adds	r3, r7, r0
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	2b04      	cmp	r3, #4
 8008be6:	d004      	beq.n	8008bf2 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8008be8:	232b      	movs	r3, #43	; 0x2b
 8008bea:	18fb      	adds	r3, r7, r3
 8008bec:	2202      	movs	r2, #2
 8008bee:	701a      	strb	r2, [r3, #0]
    goto error;
 8008bf0:	e17d      	b.n	8008eee <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d006      	beq.n	8008c06 <HAL_SPI_TransmitReceive+0x98>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d003      	beq.n	8008c06 <HAL_SPI_TransmitReceive+0x98>
 8008bfe:	1cbb      	adds	r3, r7, #2
 8008c00:	881b      	ldrh	r3, [r3, #0]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d104      	bne.n	8008c10 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8008c06:	232b      	movs	r3, #43	; 0x2b
 8008c08:	18fb      	adds	r3, r7, r3
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	701a      	strb	r2, [r3, #0]
    goto error;
 8008c0e:	e16e      	b.n	8008eee <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	2251      	movs	r2, #81	; 0x51
 8008c14:	5c9b      	ldrb	r3, [r3, r2]
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	2b04      	cmp	r3, #4
 8008c1a:	d003      	beq.n	8008c24 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2251      	movs	r2, #81	; 0x51
 8008c20:	2105      	movs	r1, #5
 8008c22:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2200      	movs	r2, #0
 8008c28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	1cba      	adds	r2, r7, #2
 8008c34:	8812      	ldrh	r2, [r2, #0]
 8008c36:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	1cba      	adds	r2, r7, #2
 8008c3c:	8812      	ldrh	r2, [r2, #0]
 8008c3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	68ba      	ldr	r2, [r7, #8]
 8008c44:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	1cba      	adds	r2, r7, #2
 8008c4a:	8812      	ldrh	r2, [r2, #0]
 8008c4c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	1cba      	adds	r2, r7, #2
 8008c52:	8812      	ldrh	r2, [r2, #0]
 8008c54:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	2240      	movs	r2, #64	; 0x40
 8008c6a:	4013      	ands	r3, r2
 8008c6c:	2b40      	cmp	r3, #64	; 0x40
 8008c6e:	d007      	beq.n	8008c80 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2140      	movs	r1, #64	; 0x40
 8008c7c:	430a      	orrs	r2, r1
 8008c7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	68da      	ldr	r2, [r3, #12]
 8008c84:	2380      	movs	r3, #128	; 0x80
 8008c86:	011b      	lsls	r3, r3, #4
 8008c88:	429a      	cmp	r2, r3
 8008c8a:	d000      	beq.n	8008c8e <HAL_SPI_TransmitReceive+0x120>
 8008c8c:	e07f      	b.n	8008d8e <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d005      	beq.n	8008ca2 <HAL_SPI_TransmitReceive+0x134>
 8008c96:	231a      	movs	r3, #26
 8008c98:	18fb      	adds	r3, r7, r3
 8008c9a:	881b      	ldrh	r3, [r3, #0]
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d000      	beq.n	8008ca2 <HAL_SPI_TransmitReceive+0x134>
 8008ca0:	e06a      	b.n	8008d78 <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ca6:	881a      	ldrh	r2, [r3, #0]
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cb2:	1c9a      	adds	r2, r3, #2
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	3b01      	subs	r3, #1
 8008cc0:	b29a      	uxth	r2, r3
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008cc6:	e057      	b.n	8008d78 <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	2202      	movs	r2, #2
 8008cd0:	4013      	ands	r3, r2
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	d11b      	bne.n	8008d0e <HAL_SPI_TransmitReceive+0x1a0>
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cda:	b29b      	uxth	r3, r3
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d016      	beq.n	8008d0e <HAL_SPI_TransmitReceive+0x1a0>
 8008ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d113      	bne.n	8008d0e <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cea:	881a      	ldrh	r2, [r3, #0]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cf6:	1c9a      	adds	r2, r3, #2
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	3b01      	subs	r3, #1
 8008d04:	b29a      	uxth	r2, r3
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	2201      	movs	r2, #1
 8008d16:	4013      	ands	r3, r2
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d119      	bne.n	8008d50 <HAL_SPI_TransmitReceive+0x1e2>
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d014      	beq.n	8008d50 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	68da      	ldr	r2, [r3, #12]
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d30:	b292      	uxth	r2, r2
 8008d32:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d38:	1c9a      	adds	r2, r3, #2
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d42:	b29b      	uxth	r3, r3
 8008d44:	3b01      	subs	r3, #1
 8008d46:	b29a      	uxth	r2, r3
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008d50:	f7fc feae 	bl	8005ab0 <HAL_GetTick>
 8008d54:	0002      	movs	r2, r0
 8008d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d58:	1ad3      	subs	r3, r2, r3
 8008d5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d80b      	bhi.n	8008d78 <HAL_SPI_TransmitReceive+0x20a>
 8008d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d62:	3301      	adds	r3, #1
 8008d64:	d008      	beq.n	8008d78 <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 8008d66:	232b      	movs	r3, #43	; 0x2b
 8008d68:	18fb      	adds	r3, r7, r3
 8008d6a:	2203      	movs	r2, #3
 8008d6c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2251      	movs	r2, #81	; 0x51
 8008d72:	2101      	movs	r1, #1
 8008d74:	5499      	strb	r1, [r3, r2]
        goto error;
 8008d76:	e0ba      	b.n	8008eee <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d1a2      	bne.n	8008cc8 <HAL_SPI_TransmitReceive+0x15a>
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d86:	b29b      	uxth	r3, r3
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d19d      	bne.n	8008cc8 <HAL_SPI_TransmitReceive+0x15a>
 8008d8c:	e083      	b.n	8008e96 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d005      	beq.n	8008da2 <HAL_SPI_TransmitReceive+0x234>
 8008d96:	231a      	movs	r3, #26
 8008d98:	18fb      	adds	r3, r7, r3
 8008d9a:	881b      	ldrh	r3, [r3, #0]
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d000      	beq.n	8008da2 <HAL_SPI_TransmitReceive+0x234>
 8008da0:	e06f      	b.n	8008e82 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	330c      	adds	r3, #12
 8008dac:	7812      	ldrb	r2, [r2, #0]
 8008dae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008db4:	1c5a      	adds	r2, r3, #1
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	b29a      	uxth	r2, r3
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008dc8:	e05b      	b.n	8008e82 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	2202      	movs	r2, #2
 8008dd2:	4013      	ands	r3, r2
 8008dd4:	2b02      	cmp	r3, #2
 8008dd6:	d11c      	bne.n	8008e12 <HAL_SPI_TransmitReceive+0x2a4>
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d017      	beq.n	8008e12 <HAL_SPI_TransmitReceive+0x2a4>
 8008de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d114      	bne.n	8008e12 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	330c      	adds	r3, #12
 8008df2:	7812      	ldrb	r2, [r2, #0]
 8008df4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dfa:	1c5a      	adds	r2, r3, #1
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e04:	b29b      	uxth	r3, r3
 8008e06:	3b01      	subs	r3, #1
 8008e08:	b29a      	uxth	r2, r3
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	689b      	ldr	r3, [r3, #8]
 8008e18:	2201      	movs	r2, #1
 8008e1a:	4013      	ands	r3, r2
 8008e1c:	2b01      	cmp	r3, #1
 8008e1e:	d119      	bne.n	8008e54 <HAL_SPI_TransmitReceive+0x2e6>
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d014      	beq.n	8008e54 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	68da      	ldr	r2, [r3, #12]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e34:	b2d2      	uxtb	r2, r2
 8008e36:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e3c:	1c5a      	adds	r2, r3, #1
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	3b01      	subs	r3, #1
 8008e4a:	b29a      	uxth	r2, r3
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e50:	2301      	movs	r3, #1
 8008e52:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e54:	f7fc fe2c 	bl	8005ab0 <HAL_GetTick>
 8008e58:	0002      	movs	r2, r0
 8008e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e5c:	1ad3      	subs	r3, r2, r3
 8008e5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d802      	bhi.n	8008e6a <HAL_SPI_TransmitReceive+0x2fc>
 8008e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e66:	3301      	adds	r3, #1
 8008e68:	d102      	bne.n	8008e70 <HAL_SPI_TransmitReceive+0x302>
 8008e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d108      	bne.n	8008e82 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8008e70:	232b      	movs	r3, #43	; 0x2b
 8008e72:	18fb      	adds	r3, r7, r3
 8008e74:	2203      	movs	r2, #3
 8008e76:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2251      	movs	r2, #81	; 0x51
 8008e7c:	2101      	movs	r1, #1
 8008e7e:	5499      	strb	r1, [r3, r2]
        goto error;
 8008e80:	e035      	b.n	8008eee <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d19e      	bne.n	8008dca <HAL_SPI_TransmitReceive+0x25c>
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d199      	bne.n	8008dca <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008e96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e98:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	0018      	movs	r0, r3
 8008e9e:	f000 f8bf 	bl	8009020 <SPI_EndRxTxTransaction>
 8008ea2:	1e03      	subs	r3, r0, #0
 8008ea4:	d007      	beq.n	8008eb6 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 8008ea6:	232b      	movs	r3, #43	; 0x2b
 8008ea8:	18fb      	adds	r3, r7, r3
 8008eaa:	2201      	movs	r2, #1
 8008eac:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2220      	movs	r2, #32
 8008eb2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008eb4:	e01b      	b.n	8008eee <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d10a      	bne.n	8008ed4 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	617b      	str	r3, [r7, #20]
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	68db      	ldr	r3, [r3, #12]
 8008ec8:	617b      	str	r3, [r7, #20]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	689b      	ldr	r3, [r3, #8]
 8008ed0:	617b      	str	r3, [r7, #20]
 8008ed2:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d004      	beq.n	8008ee6 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 8008edc:	232b      	movs	r3, #43	; 0x2b
 8008ede:	18fb      	adds	r3, r7, r3
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	701a      	strb	r2, [r3, #0]
 8008ee4:	e003      	b.n	8008eee <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2251      	movs	r2, #81	; 0x51
 8008eea:	2101      	movs	r1, #1
 8008eec:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2250      	movs	r2, #80	; 0x50
 8008ef2:	2100      	movs	r1, #0
 8008ef4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008ef6:	232b      	movs	r3, #43	; 0x2b
 8008ef8:	18fb      	adds	r3, r7, r3
 8008efa:	781b      	ldrb	r3, [r3, #0]
}
 8008efc:	0018      	movs	r0, r3
 8008efe:	46bd      	mov	sp, r7
 8008f00:	b00c      	add	sp, #48	; 0x30
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b088      	sub	sp, #32
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	60f8      	str	r0, [r7, #12]
 8008f0c:	60b9      	str	r1, [r7, #8]
 8008f0e:	603b      	str	r3, [r7, #0]
 8008f10:	1dfb      	adds	r3, r7, #7
 8008f12:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008f14:	f7fc fdcc 	bl	8005ab0 <HAL_GetTick>
 8008f18:	0002      	movs	r2, r0
 8008f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f1c:	1a9b      	subs	r3, r3, r2
 8008f1e:	683a      	ldr	r2, [r7, #0]
 8008f20:	18d3      	adds	r3, r2, r3
 8008f22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008f24:	f7fc fdc4 	bl	8005ab0 <HAL_GetTick>
 8008f28:	0003      	movs	r3, r0
 8008f2a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008f2c:	4b3a      	ldr	r3, [pc, #232]	; (8009018 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	015b      	lsls	r3, r3, #5
 8008f32:	0d1b      	lsrs	r3, r3, #20
 8008f34:	69fa      	ldr	r2, [r7, #28]
 8008f36:	4353      	muls	r3, r2
 8008f38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f3a:	e058      	b.n	8008fee <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	3301      	adds	r3, #1
 8008f40:	d055      	beq.n	8008fee <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f42:	f7fc fdb5 	bl	8005ab0 <HAL_GetTick>
 8008f46:	0002      	movs	r2, r0
 8008f48:	69bb      	ldr	r3, [r7, #24]
 8008f4a:	1ad3      	subs	r3, r2, r3
 8008f4c:	69fa      	ldr	r2, [r7, #28]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d902      	bls.n	8008f58 <SPI_WaitFlagStateUntilTimeout+0x54>
 8008f52:	69fb      	ldr	r3, [r7, #28]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d142      	bne.n	8008fde <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	21e0      	movs	r1, #224	; 0xe0
 8008f64:	438a      	bics	r2, r1
 8008f66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	685a      	ldr	r2, [r3, #4]
 8008f6c:	2382      	movs	r3, #130	; 0x82
 8008f6e:	005b      	lsls	r3, r3, #1
 8008f70:	429a      	cmp	r2, r3
 8008f72:	d113      	bne.n	8008f9c <SPI_WaitFlagStateUntilTimeout+0x98>
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	689a      	ldr	r2, [r3, #8]
 8008f78:	2380      	movs	r3, #128	; 0x80
 8008f7a:	021b      	lsls	r3, r3, #8
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d005      	beq.n	8008f8c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	689a      	ldr	r2, [r3, #8]
 8008f84:	2380      	movs	r3, #128	; 0x80
 8008f86:	00db      	lsls	r3, r3, #3
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d107      	bne.n	8008f9c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	681a      	ldr	r2, [r3, #0]
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2140      	movs	r1, #64	; 0x40
 8008f98:	438a      	bics	r2, r1
 8008f9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008fa0:	2380      	movs	r3, #128	; 0x80
 8008fa2:	019b      	lsls	r3, r3, #6
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d110      	bne.n	8008fca <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	681a      	ldr	r2, [r3, #0]
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	491a      	ldr	r1, [pc, #104]	; (800901c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8008fb4:	400a      	ands	r2, r1
 8008fb6:	601a      	str	r2, [r3, #0]
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	2180      	movs	r1, #128	; 0x80
 8008fc4:	0189      	lsls	r1, r1, #6
 8008fc6:	430a      	orrs	r2, r1
 8008fc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2251      	movs	r2, #81	; 0x51
 8008fce:	2101      	movs	r1, #1
 8008fd0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2250      	movs	r2, #80	; 0x50
 8008fd6:	2100      	movs	r1, #0
 8008fd8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008fda:	2303      	movs	r3, #3
 8008fdc:	e017      	b.n	800900e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d101      	bne.n	8008fe8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	3b01      	subs	r3, #1
 8008fec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	689b      	ldr	r3, [r3, #8]
 8008ff4:	68ba      	ldr	r2, [r7, #8]
 8008ff6:	4013      	ands	r3, r2
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	1ad3      	subs	r3, r2, r3
 8008ffc:	425a      	negs	r2, r3
 8008ffe:	4153      	adcs	r3, r2
 8009000:	b2db      	uxtb	r3, r3
 8009002:	001a      	movs	r2, r3
 8009004:	1dfb      	adds	r3, r7, #7
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	429a      	cmp	r2, r3
 800900a:	d197      	bne.n	8008f3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800900c:	2300      	movs	r3, #0
}
 800900e:	0018      	movs	r0, r3
 8009010:	46bd      	mov	sp, r7
 8009012:	b008      	add	sp, #32
 8009014:	bd80      	pop	{r7, pc}
 8009016:	46c0      	nop			; (mov r8, r8)
 8009018:	20000038 	.word	0x20000038
 800901c:	ffffdfff 	.word	0xffffdfff

08009020 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b088      	sub	sp, #32
 8009024:	af02      	add	r7, sp, #8
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	60b9      	str	r1, [r7, #8]
 800902a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800902c:	4b1d      	ldr	r3, [pc, #116]	; (80090a4 <SPI_EndRxTxTransaction+0x84>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	491d      	ldr	r1, [pc, #116]	; (80090a8 <SPI_EndRxTxTransaction+0x88>)
 8009032:	0018      	movs	r0, r3
 8009034:	f7f7 f88e 	bl	8000154 <__udivsi3>
 8009038:	0003      	movs	r3, r0
 800903a:	001a      	movs	r2, r3
 800903c:	0013      	movs	r3, r2
 800903e:	015b      	lsls	r3, r3, #5
 8009040:	1a9b      	subs	r3, r3, r2
 8009042:	009b      	lsls	r3, r3, #2
 8009044:	189b      	adds	r3, r3, r2
 8009046:	00db      	lsls	r3, r3, #3
 8009048:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	685a      	ldr	r2, [r3, #4]
 800904e:	2382      	movs	r3, #130	; 0x82
 8009050:	005b      	lsls	r3, r3, #1
 8009052:	429a      	cmp	r2, r3
 8009054:	d112      	bne.n	800907c <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009056:	68ba      	ldr	r2, [r7, #8]
 8009058:	68f8      	ldr	r0, [r7, #12]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	9300      	str	r3, [sp, #0]
 800905e:	0013      	movs	r3, r2
 8009060:	2200      	movs	r2, #0
 8009062:	2180      	movs	r1, #128	; 0x80
 8009064:	f7ff ff4e 	bl	8008f04 <SPI_WaitFlagStateUntilTimeout>
 8009068:	1e03      	subs	r3, r0, #0
 800906a:	d016      	beq.n	800909a <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009070:	2220      	movs	r2, #32
 8009072:	431a      	orrs	r2, r3
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009078:	2303      	movs	r3, #3
 800907a:	e00f      	b.n	800909c <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d00a      	beq.n	8009098 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	3b01      	subs	r3, #1
 8009086:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	689b      	ldr	r3, [r3, #8]
 800908e:	2280      	movs	r2, #128	; 0x80
 8009090:	4013      	ands	r3, r2
 8009092:	2b80      	cmp	r3, #128	; 0x80
 8009094:	d0f2      	beq.n	800907c <SPI_EndRxTxTransaction+0x5c>
 8009096:	e000      	b.n	800909a <SPI_EndRxTxTransaction+0x7a>
        break;
 8009098:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 800909a:	2300      	movs	r3, #0
}
 800909c:	0018      	movs	r0, r3
 800909e:	46bd      	mov	sp, r7
 80090a0:	b006      	add	sp, #24
 80090a2:	bd80      	pop	{r7, pc}
 80090a4:	20000038 	.word	0x20000038
 80090a8:	016e3600 	.word	0x016e3600

080090ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b082      	sub	sp, #8
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d101      	bne.n	80090be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80090ba:	2301      	movs	r3, #1
 80090bc:	e032      	b.n	8009124 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2239      	movs	r2, #57	; 0x39
 80090c2:	5c9b      	ldrb	r3, [r3, r2]
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d107      	bne.n	80090da <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2238      	movs	r2, #56	; 0x38
 80090ce:	2100      	movs	r1, #0
 80090d0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	0018      	movs	r0, r3
 80090d6:	f7fb fd4d 	bl	8004b74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2239      	movs	r2, #57	; 0x39
 80090de:	2102      	movs	r1, #2
 80090e0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681a      	ldr	r2, [r3, #0]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	3304      	adds	r3, #4
 80090ea:	0019      	movs	r1, r3
 80090ec:	0010      	movs	r0, r2
 80090ee:	f000 f977 	bl	80093e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	223e      	movs	r2, #62	; 0x3e
 80090f6:	2101      	movs	r1, #1
 80090f8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	223a      	movs	r2, #58	; 0x3a
 80090fe:	2101      	movs	r1, #1
 8009100:	5499      	strb	r1, [r3, r2]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	223b      	movs	r2, #59	; 0x3b
 8009106:	2101      	movs	r1, #1
 8009108:	5499      	strb	r1, [r3, r2]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	223c      	movs	r2, #60	; 0x3c
 800910e:	2101      	movs	r1, #1
 8009110:	5499      	strb	r1, [r3, r2]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	223d      	movs	r2, #61	; 0x3d
 8009116:	2101      	movs	r1, #1
 8009118:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2239      	movs	r2, #57	; 0x39
 800911e:	2101      	movs	r1, #1
 8009120:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009122:	2300      	movs	r3, #0
}
 8009124:	0018      	movs	r0, r3
 8009126:	46bd      	mov	sp, r7
 8009128:	b002      	add	sp, #8
 800912a:	bd80      	pop	{r7, pc}

0800912c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b084      	sub	sp, #16
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2239      	movs	r2, #57	; 0x39
 8009138:	5c9b      	ldrb	r3, [r3, r2]
 800913a:	b2db      	uxtb	r3, r3
 800913c:	2b01      	cmp	r3, #1
 800913e:	d001      	beq.n	8009144 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009140:	2301      	movs	r3, #1
 8009142:	e03b      	b.n	80091bc <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2239      	movs	r2, #57	; 0x39
 8009148:	2102      	movs	r1, #2
 800914a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	68da      	ldr	r2, [r3, #12]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	2101      	movs	r1, #1
 8009158:	430a      	orrs	r2, r1
 800915a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	2380      	movs	r3, #128	; 0x80
 8009162:	05db      	lsls	r3, r3, #23
 8009164:	429a      	cmp	r2, r3
 8009166:	d00e      	beq.n	8009186 <HAL_TIM_Base_Start_IT+0x5a>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a15      	ldr	r2, [pc, #84]	; (80091c4 <HAL_TIM_Base_Start_IT+0x98>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d009      	beq.n	8009186 <HAL_TIM_Base_Start_IT+0x5a>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a14      	ldr	r2, [pc, #80]	; (80091c8 <HAL_TIM_Base_Start_IT+0x9c>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d004      	beq.n	8009186 <HAL_TIM_Base_Start_IT+0x5a>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a12      	ldr	r2, [pc, #72]	; (80091cc <HAL_TIM_Base_Start_IT+0xa0>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d111      	bne.n	80091aa <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	689b      	ldr	r3, [r3, #8]
 800918c:	2207      	movs	r2, #7
 800918e:	4013      	ands	r3, r2
 8009190:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2b06      	cmp	r3, #6
 8009196:	d010      	beq.n	80091ba <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	681a      	ldr	r2, [r3, #0]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	2101      	movs	r1, #1
 80091a4:	430a      	orrs	r2, r1
 80091a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091a8:	e007      	b.n	80091ba <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	2101      	movs	r1, #1
 80091b6:	430a      	orrs	r2, r1
 80091b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80091ba:	2300      	movs	r3, #0
}
 80091bc:	0018      	movs	r0, r3
 80091be:	46bd      	mov	sp, r7
 80091c0:	b004      	add	sp, #16
 80091c2:	bd80      	pop	{r7, pc}
 80091c4:	40000400 	.word	0x40000400
 80091c8:	40010800 	.word	0x40010800
 80091cc:	40011400 	.word	0x40011400

080091d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b082      	sub	sp, #8
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	691b      	ldr	r3, [r3, #16]
 80091de:	2202      	movs	r2, #2
 80091e0:	4013      	ands	r3, r2
 80091e2:	2b02      	cmp	r3, #2
 80091e4:	d124      	bne.n	8009230 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	2202      	movs	r2, #2
 80091ee:	4013      	ands	r3, r2
 80091f0:	2b02      	cmp	r3, #2
 80091f2:	d11d      	bne.n	8009230 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	2203      	movs	r2, #3
 80091fa:	4252      	negs	r2, r2
 80091fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2201      	movs	r2, #1
 8009202:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	699b      	ldr	r3, [r3, #24]
 800920a:	2203      	movs	r2, #3
 800920c:	4013      	ands	r3, r2
 800920e:	d004      	beq.n	800921a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	0018      	movs	r0, r3
 8009214:	f000 f8cc 	bl	80093b0 <HAL_TIM_IC_CaptureCallback>
 8009218:	e007      	b.n	800922a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	0018      	movs	r0, r3
 800921e:	f000 f8bf 	bl	80093a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	0018      	movs	r0, r3
 8009226:	f000 f8cb 	bl	80093c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2200      	movs	r2, #0
 800922e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	691b      	ldr	r3, [r3, #16]
 8009236:	2204      	movs	r2, #4
 8009238:	4013      	ands	r3, r2
 800923a:	2b04      	cmp	r3, #4
 800923c:	d125      	bne.n	800928a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	68db      	ldr	r3, [r3, #12]
 8009244:	2204      	movs	r2, #4
 8009246:	4013      	ands	r3, r2
 8009248:	2b04      	cmp	r3, #4
 800924a:	d11e      	bne.n	800928a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	2205      	movs	r2, #5
 8009252:	4252      	negs	r2, r2
 8009254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2202      	movs	r2, #2
 800925a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	699a      	ldr	r2, [r3, #24]
 8009262:	23c0      	movs	r3, #192	; 0xc0
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	4013      	ands	r3, r2
 8009268:	d004      	beq.n	8009274 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	0018      	movs	r0, r3
 800926e:	f000 f89f 	bl	80093b0 <HAL_TIM_IC_CaptureCallback>
 8009272:	e007      	b.n	8009284 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	0018      	movs	r0, r3
 8009278:	f000 f892 	bl	80093a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	0018      	movs	r0, r3
 8009280:	f000 f89e 	bl	80093c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	691b      	ldr	r3, [r3, #16]
 8009290:	2208      	movs	r2, #8
 8009292:	4013      	ands	r3, r2
 8009294:	2b08      	cmp	r3, #8
 8009296:	d124      	bne.n	80092e2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	68db      	ldr	r3, [r3, #12]
 800929e:	2208      	movs	r2, #8
 80092a0:	4013      	ands	r3, r2
 80092a2:	2b08      	cmp	r3, #8
 80092a4:	d11d      	bne.n	80092e2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2209      	movs	r2, #9
 80092ac:	4252      	negs	r2, r2
 80092ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2204      	movs	r2, #4
 80092b4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	69db      	ldr	r3, [r3, #28]
 80092bc:	2203      	movs	r2, #3
 80092be:	4013      	ands	r3, r2
 80092c0:	d004      	beq.n	80092cc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	0018      	movs	r0, r3
 80092c6:	f000 f873 	bl	80093b0 <HAL_TIM_IC_CaptureCallback>
 80092ca:	e007      	b.n	80092dc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	0018      	movs	r0, r3
 80092d0:	f000 f866 	bl	80093a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	0018      	movs	r0, r3
 80092d8:	f000 f872 	bl	80093c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2200      	movs	r2, #0
 80092e0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	691b      	ldr	r3, [r3, #16]
 80092e8:	2210      	movs	r2, #16
 80092ea:	4013      	ands	r3, r2
 80092ec:	2b10      	cmp	r3, #16
 80092ee:	d125      	bne.n	800933c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	68db      	ldr	r3, [r3, #12]
 80092f6:	2210      	movs	r2, #16
 80092f8:	4013      	ands	r3, r2
 80092fa:	2b10      	cmp	r3, #16
 80092fc:	d11e      	bne.n	800933c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	2211      	movs	r2, #17
 8009304:	4252      	negs	r2, r2
 8009306:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2208      	movs	r2, #8
 800930c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	69da      	ldr	r2, [r3, #28]
 8009314:	23c0      	movs	r3, #192	; 0xc0
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	4013      	ands	r3, r2
 800931a:	d004      	beq.n	8009326 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	0018      	movs	r0, r3
 8009320:	f000 f846 	bl	80093b0 <HAL_TIM_IC_CaptureCallback>
 8009324:	e007      	b.n	8009336 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	0018      	movs	r0, r3
 800932a:	f000 f839 	bl	80093a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	0018      	movs	r0, r3
 8009332:	f000 f845 	bl	80093c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2200      	movs	r2, #0
 800933a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	691b      	ldr	r3, [r3, #16]
 8009342:	2201      	movs	r2, #1
 8009344:	4013      	ands	r3, r2
 8009346:	2b01      	cmp	r3, #1
 8009348:	d10f      	bne.n	800936a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	2201      	movs	r2, #1
 8009352:	4013      	ands	r3, r2
 8009354:	2b01      	cmp	r3, #1
 8009356:	d108      	bne.n	800936a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2202      	movs	r2, #2
 800935e:	4252      	negs	r2, r2
 8009360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	0018      	movs	r0, r3
 8009366:	f7fa faff 	bl	8003968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	691b      	ldr	r3, [r3, #16]
 8009370:	2240      	movs	r2, #64	; 0x40
 8009372:	4013      	ands	r3, r2
 8009374:	2b40      	cmp	r3, #64	; 0x40
 8009376:	d10f      	bne.n	8009398 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	68db      	ldr	r3, [r3, #12]
 800937e:	2240      	movs	r2, #64	; 0x40
 8009380:	4013      	ands	r3, r2
 8009382:	2b40      	cmp	r3, #64	; 0x40
 8009384:	d108      	bne.n	8009398 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	2241      	movs	r2, #65	; 0x41
 800938c:	4252      	negs	r2, r2
 800938e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	0018      	movs	r0, r3
 8009394:	f000 f81c 	bl	80093d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009398:	46c0      	nop			; (mov r8, r8)
 800939a:	46bd      	mov	sp, r7
 800939c:	b002      	add	sp, #8
 800939e:	bd80      	pop	{r7, pc}

080093a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b082      	sub	sp, #8
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80093a8:	46c0      	nop			; (mov r8, r8)
 80093aa:	46bd      	mov	sp, r7
 80093ac:	b002      	add	sp, #8
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80093b8:	46c0      	nop			; (mov r8, r8)
 80093ba:	46bd      	mov	sp, r7
 80093bc:	b002      	add	sp, #8
 80093be:	bd80      	pop	{r7, pc}

080093c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b082      	sub	sp, #8
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80093c8:	46c0      	nop			; (mov r8, r8)
 80093ca:	46bd      	mov	sp, r7
 80093cc:	b002      	add	sp, #8
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093d8:	46c0      	nop			; (mov r8, r8)
 80093da:	46bd      	mov	sp, r7
 80093dc:	b002      	add	sp, #8
 80093de:	bd80      	pop	{r7, pc}

080093e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	2380      	movs	r3, #128	; 0x80
 80093f4:	05db      	lsls	r3, r3, #23
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d00b      	beq.n	8009412 <TIM_Base_SetConfig+0x32>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a23      	ldr	r2, [pc, #140]	; (800948c <TIM_Base_SetConfig+0xac>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d007      	beq.n	8009412 <TIM_Base_SetConfig+0x32>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a22      	ldr	r2, [pc, #136]	; (8009490 <TIM_Base_SetConfig+0xb0>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d003      	beq.n	8009412 <TIM_Base_SetConfig+0x32>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	4a21      	ldr	r2, [pc, #132]	; (8009494 <TIM_Base_SetConfig+0xb4>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d108      	bne.n	8009424 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2270      	movs	r2, #112	; 0x70
 8009416:	4393      	bics	r3, r2
 8009418:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	68fa      	ldr	r2, [r7, #12]
 8009420:	4313      	orrs	r3, r2
 8009422:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	2380      	movs	r3, #128	; 0x80
 8009428:	05db      	lsls	r3, r3, #23
 800942a:	429a      	cmp	r2, r3
 800942c:	d00b      	beq.n	8009446 <TIM_Base_SetConfig+0x66>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a16      	ldr	r2, [pc, #88]	; (800948c <TIM_Base_SetConfig+0xac>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d007      	beq.n	8009446 <TIM_Base_SetConfig+0x66>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	4a15      	ldr	r2, [pc, #84]	; (8009490 <TIM_Base_SetConfig+0xb0>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d003      	beq.n	8009446 <TIM_Base_SetConfig+0x66>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	4a14      	ldr	r2, [pc, #80]	; (8009494 <TIM_Base_SetConfig+0xb4>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d108      	bne.n	8009458 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	4a13      	ldr	r2, [pc, #76]	; (8009498 <TIM_Base_SetConfig+0xb8>)
 800944a:	4013      	ands	r3, r2
 800944c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	68fa      	ldr	r2, [r7, #12]
 8009454:	4313      	orrs	r3, r2
 8009456:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2280      	movs	r2, #128	; 0x80
 800945c:	4393      	bics	r3, r2
 800945e:	001a      	movs	r2, r3
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	691b      	ldr	r3, [r3, #16]
 8009464:	4313      	orrs	r3, r2
 8009466:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	68fa      	ldr	r2, [r7, #12]
 800946c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	689a      	ldr	r2, [r3, #8]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2201      	movs	r2, #1
 8009482:	615a      	str	r2, [r3, #20]
}
 8009484:	46c0      	nop			; (mov r8, r8)
 8009486:	46bd      	mov	sp, r7
 8009488:	b004      	add	sp, #16
 800948a:	bd80      	pop	{r7, pc}
 800948c:	40000400 	.word	0x40000400
 8009490:	40010800 	.word	0x40010800
 8009494:	40011400 	.word	0x40011400
 8009498:	fffffcff 	.word	0xfffffcff

0800949c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b084      	sub	sp, #16
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2238      	movs	r2, #56	; 0x38
 80094aa:	5c9b      	ldrb	r3, [r3, r2]
 80094ac:	2b01      	cmp	r3, #1
 80094ae:	d101      	bne.n	80094b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80094b0:	2302      	movs	r3, #2
 80094b2:	e047      	b.n	8009544 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2238      	movs	r2, #56	; 0x38
 80094b8:	2101      	movs	r1, #1
 80094ba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2239      	movs	r2, #57	; 0x39
 80094c0:	2102      	movs	r1, #2
 80094c2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	685b      	ldr	r3, [r3, #4]
 80094ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2270      	movs	r2, #112	; 0x70
 80094d8:	4393      	bics	r3, r2
 80094da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	68fa      	ldr	r2, [r7, #12]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	68fa      	ldr	r2, [r7, #12]
 80094ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	2380      	movs	r3, #128	; 0x80
 80094f4:	05db      	lsls	r3, r3, #23
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d00e      	beq.n	8009518 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	4a13      	ldr	r2, [pc, #76]	; (800954c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d009      	beq.n	8009518 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	4a11      	ldr	r2, [pc, #68]	; (8009550 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d004      	beq.n	8009518 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4a10      	ldr	r2, [pc, #64]	; (8009554 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d10c      	bne.n	8009532 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	2280      	movs	r2, #128	; 0x80
 800951c:	4393      	bics	r3, r2
 800951e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	68ba      	ldr	r2, [r7, #8]
 8009526:	4313      	orrs	r3, r2
 8009528:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	68ba      	ldr	r2, [r7, #8]
 8009530:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2239      	movs	r2, #57	; 0x39
 8009536:	2101      	movs	r1, #1
 8009538:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2238      	movs	r2, #56	; 0x38
 800953e:	2100      	movs	r1, #0
 8009540:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009542:	2300      	movs	r3, #0
}
 8009544:	0018      	movs	r0, r3
 8009546:	46bd      	mov	sp, r7
 8009548:	b004      	add	sp, #16
 800954a:	bd80      	pop	{r7, pc}
 800954c:	40000400 	.word	0x40000400
 8009550:	40010800 	.word	0x40010800
 8009554:	40011400 	.word	0x40011400

08009558 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b082      	sub	sp, #8
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d101      	bne.n	800956a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009566:	2301      	movs	r3, #1
 8009568:	e044      	b.n	80095f4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800956e:	2b00      	cmp	r3, #0
 8009570:	d107      	bne.n	8009582 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2278      	movs	r2, #120	; 0x78
 8009576:	2100      	movs	r1, #0
 8009578:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	0018      	movs	r0, r3
 800957e:	f7fb fb19 	bl	8004bb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2224      	movs	r2, #36	; 0x24
 8009586:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	2101      	movs	r1, #1
 8009594:	438a      	bics	r2, r1
 8009596:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	0018      	movs	r0, r3
 800959c:	f000 f952 	bl	8009844 <UART_SetConfig>
 80095a0:	0003      	movs	r3, r0
 80095a2:	2b01      	cmp	r3, #1
 80095a4:	d101      	bne.n	80095aa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80095a6:	2301      	movs	r3, #1
 80095a8:	e024      	b.n	80095f4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d003      	beq.n	80095ba <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	0018      	movs	r0, r3
 80095b6:	f000 fbe3 	bl	8009d80 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	685a      	ldr	r2, [r3, #4]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	490d      	ldr	r1, [pc, #52]	; (80095fc <HAL_UART_Init+0xa4>)
 80095c6:	400a      	ands	r2, r1
 80095c8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	689a      	ldr	r2, [r3, #8]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	212a      	movs	r1, #42	; 0x2a
 80095d6:	438a      	bics	r2, r1
 80095d8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	681a      	ldr	r2, [r3, #0]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	2101      	movs	r1, #1
 80095e6:	430a      	orrs	r2, r1
 80095e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	0018      	movs	r0, r3
 80095ee:	f000 fc7b 	bl	8009ee8 <UART_CheckIdleState>
 80095f2:	0003      	movs	r3, r0
}
 80095f4:	0018      	movs	r0, r3
 80095f6:	46bd      	mov	sp, r7
 80095f8:	b002      	add	sp, #8
 80095fa:	bd80      	pop	{r7, pc}
 80095fc:	ffffb7ff 	.word	0xffffb7ff

08009600 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b08a      	sub	sp, #40	; 0x28
 8009604:	af02      	add	r7, sp, #8
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	60b9      	str	r1, [r7, #8]
 800960a:	603b      	str	r3, [r7, #0]
 800960c:	1dbb      	adds	r3, r7, #6
 800960e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009614:	2b20      	cmp	r3, #32
 8009616:	d000      	beq.n	800961a <HAL_UART_Transmit+0x1a>
 8009618:	e08c      	b.n	8009734 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d003      	beq.n	8009628 <HAL_UART_Transmit+0x28>
 8009620:	1dbb      	adds	r3, r7, #6
 8009622:	881b      	ldrh	r3, [r3, #0]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d101      	bne.n	800962c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009628:	2301      	movs	r3, #1
 800962a:	e084      	b.n	8009736 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	689a      	ldr	r2, [r3, #8]
 8009630:	2380      	movs	r3, #128	; 0x80
 8009632:	015b      	lsls	r3, r3, #5
 8009634:	429a      	cmp	r2, r3
 8009636:	d109      	bne.n	800964c <HAL_UART_Transmit+0x4c>
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	691b      	ldr	r3, [r3, #16]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d105      	bne.n	800964c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	2201      	movs	r2, #1
 8009644:	4013      	ands	r3, r2
 8009646:	d001      	beq.n	800964c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8009648:	2301      	movs	r3, #1
 800964a:	e074      	b.n	8009736 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2284      	movs	r2, #132	; 0x84
 8009650:	2100      	movs	r1, #0
 8009652:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2221      	movs	r2, #33	; 0x21
 8009658:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800965a:	f7fc fa29 	bl	8005ab0 <HAL_GetTick>
 800965e:	0003      	movs	r3, r0
 8009660:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	1dba      	adds	r2, r7, #6
 8009666:	2150      	movs	r1, #80	; 0x50
 8009668:	8812      	ldrh	r2, [r2, #0]
 800966a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	1dba      	adds	r2, r7, #6
 8009670:	2152      	movs	r1, #82	; 0x52
 8009672:	8812      	ldrh	r2, [r2, #0]
 8009674:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	689a      	ldr	r2, [r3, #8]
 800967a:	2380      	movs	r3, #128	; 0x80
 800967c:	015b      	lsls	r3, r3, #5
 800967e:	429a      	cmp	r2, r3
 8009680:	d108      	bne.n	8009694 <HAL_UART_Transmit+0x94>
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	691b      	ldr	r3, [r3, #16]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d104      	bne.n	8009694 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800968a:	2300      	movs	r3, #0
 800968c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	61bb      	str	r3, [r7, #24]
 8009692:	e003      	b.n	800969c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009698:	2300      	movs	r3, #0
 800969a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800969c:	e02f      	b.n	80096fe <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800969e:	697a      	ldr	r2, [r7, #20]
 80096a0:	68f8      	ldr	r0, [r7, #12]
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	9300      	str	r3, [sp, #0]
 80096a6:	0013      	movs	r3, r2
 80096a8:	2200      	movs	r2, #0
 80096aa:	2180      	movs	r1, #128	; 0x80
 80096ac:	f000 fcc4 	bl	800a038 <UART_WaitOnFlagUntilTimeout>
 80096b0:	1e03      	subs	r3, r0, #0
 80096b2:	d004      	beq.n	80096be <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2220      	movs	r2, #32
 80096b8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80096ba:	2303      	movs	r3, #3
 80096bc:	e03b      	b.n	8009736 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80096be:	69fb      	ldr	r3, [r7, #28]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d10b      	bne.n	80096dc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80096c4:	69bb      	ldr	r3, [r7, #24]
 80096c6:	881b      	ldrh	r3, [r3, #0]
 80096c8:	001a      	movs	r2, r3
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	05d2      	lsls	r2, r2, #23
 80096d0:	0dd2      	lsrs	r2, r2, #23
 80096d2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80096d4:	69bb      	ldr	r3, [r7, #24]
 80096d6:	3302      	adds	r3, #2
 80096d8:	61bb      	str	r3, [r7, #24]
 80096da:	e007      	b.n	80096ec <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80096dc:	69fb      	ldr	r3, [r7, #28]
 80096de:	781a      	ldrb	r2, [r3, #0]
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80096e6:	69fb      	ldr	r3, [r7, #28]
 80096e8:	3301      	adds	r3, #1
 80096ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2252      	movs	r2, #82	; 0x52
 80096f0:	5a9b      	ldrh	r3, [r3, r2]
 80096f2:	b29b      	uxth	r3, r3
 80096f4:	3b01      	subs	r3, #1
 80096f6:	b299      	uxth	r1, r3
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2252      	movs	r2, #82	; 0x52
 80096fc:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2252      	movs	r2, #82	; 0x52
 8009702:	5a9b      	ldrh	r3, [r3, r2]
 8009704:	b29b      	uxth	r3, r3
 8009706:	2b00      	cmp	r3, #0
 8009708:	d1c9      	bne.n	800969e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800970a:	697a      	ldr	r2, [r7, #20]
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	9300      	str	r3, [sp, #0]
 8009712:	0013      	movs	r3, r2
 8009714:	2200      	movs	r2, #0
 8009716:	2140      	movs	r1, #64	; 0x40
 8009718:	f000 fc8e 	bl	800a038 <UART_WaitOnFlagUntilTimeout>
 800971c:	1e03      	subs	r3, r0, #0
 800971e:	d004      	beq.n	800972a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	2220      	movs	r2, #32
 8009724:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8009726:	2303      	movs	r3, #3
 8009728:	e005      	b.n	8009736 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	2220      	movs	r2, #32
 800972e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8009730:	2300      	movs	r3, #0
 8009732:	e000      	b.n	8009736 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8009734:	2302      	movs	r3, #2
  }
}
 8009736:	0018      	movs	r0, r3
 8009738:	46bd      	mov	sp, r7
 800973a:	b008      	add	sp, #32
 800973c:	bd80      	pop	{r7, pc}
	...

08009740 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b088      	sub	sp, #32
 8009744:	af00      	add	r7, sp, #0
 8009746:	60f8      	str	r0, [r7, #12]
 8009748:	60b9      	str	r1, [r7, #8]
 800974a:	1dbb      	adds	r3, r7, #6
 800974c:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2280      	movs	r2, #128	; 0x80
 8009752:	589b      	ldr	r3, [r3, r2]
 8009754:	2b20      	cmp	r3, #32
 8009756:	d14a      	bne.n	80097ee <HAL_UART_Receive_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d003      	beq.n	8009766 <HAL_UART_Receive_DMA+0x26>
 800975e:	1dbb      	adds	r3, r7, #6
 8009760:	881b      	ldrh	r3, [r3, #0]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d101      	bne.n	800976a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009766:	2301      	movs	r3, #1
 8009768:	e042      	b.n	80097f0 <HAL_UART_Receive_DMA+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	689a      	ldr	r2, [r3, #8]
 800976e:	2380      	movs	r3, #128	; 0x80
 8009770:	015b      	lsls	r3, r3, #5
 8009772:	429a      	cmp	r2, r3
 8009774:	d109      	bne.n	800978a <HAL_UART_Receive_DMA+0x4a>
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	691b      	ldr	r3, [r3, #16]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d105      	bne.n	800978a <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	2201      	movs	r2, #1
 8009782:	4013      	ands	r3, r2
 8009784:	d001      	beq.n	800978a <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	e032      	b.n	80097f0 <HAL_UART_Receive_DMA+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2200      	movs	r2, #0
 800978e:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a18      	ldr	r2, [pc, #96]	; (80097f8 <HAL_UART_Receive_DMA+0xb8>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d020      	beq.n	80097dc <HAL_UART_Receive_DMA+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	685a      	ldr	r2, [r3, #4]
 80097a0:	2380      	movs	r3, #128	; 0x80
 80097a2:	041b      	lsls	r3, r3, #16
 80097a4:	4013      	ands	r3, r2
 80097a6:	d019      	beq.n	80097dc <HAL_UART_Receive_DMA+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097a8:	f3ef 8310 	mrs	r3, PRIMASK
 80097ac:	613b      	str	r3, [r7, #16]
  return(result);
 80097ae:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80097b0:	61fb      	str	r3, [r7, #28]
 80097b2:	2301      	movs	r3, #1
 80097b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	f383 8810 	msr	PRIMASK, r3
}
 80097bc:	46c0      	nop			; (mov r8, r8)
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	2180      	movs	r1, #128	; 0x80
 80097ca:	04c9      	lsls	r1, r1, #19
 80097cc:	430a      	orrs	r2, r1
 80097ce:	601a      	str	r2, [r3, #0]
 80097d0:	69fb      	ldr	r3, [r7, #28]
 80097d2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	f383 8810 	msr	PRIMASK, r3
}
 80097da:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80097dc:	1dbb      	adds	r3, r7, #6
 80097de:	881a      	ldrh	r2, [r3, #0]
 80097e0:	68b9      	ldr	r1, [r7, #8]
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	0018      	movs	r0, r3
 80097e6:	f000 fc91 	bl	800a10c <UART_Start_Receive_DMA>
 80097ea:	0003      	movs	r3, r0
 80097ec:	e000      	b.n	80097f0 <HAL_UART_Receive_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 80097ee:	2302      	movs	r3, #2
  }
}
 80097f0:	0018      	movs	r0, r3
 80097f2:	46bd      	mov	sp, r7
 80097f4:	b008      	add	sp, #32
 80097f6:	bd80      	pop	{r7, pc}
 80097f8:	40004800 	.word	0x40004800

080097fc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b082      	sub	sp, #8
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009804:	46c0      	nop			; (mov r8, r8)
 8009806:	46bd      	mov	sp, r7
 8009808:	b002      	add	sp, #8
 800980a:	bd80      	pop	{r7, pc}

0800980c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b082      	sub	sp, #8
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009814:	46c0      	nop			; (mov r8, r8)
 8009816:	46bd      	mov	sp, r7
 8009818:	b002      	add	sp, #8
 800981a:	bd80      	pop	{r7, pc}

0800981c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b082      	sub	sp, #8
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009824:	46c0      	nop			; (mov r8, r8)
 8009826:	46bd      	mov	sp, r7
 8009828:	b002      	add	sp, #8
 800982a:	bd80      	pop	{r7, pc}

0800982c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b082      	sub	sp, #8
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	000a      	movs	r2, r1
 8009836:	1cbb      	adds	r3, r7, #2
 8009838:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800983a:	46c0      	nop			; (mov r8, r8)
 800983c:	46bd      	mov	sp, r7
 800983e:	b002      	add	sp, #8
 8009840:	bd80      	pop	{r7, pc}
	...

08009844 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009844:	b5b0      	push	{r4, r5, r7, lr}
 8009846:	b08e      	sub	sp, #56	; 0x38
 8009848:	af00      	add	r7, sp, #0
 800984a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800984c:	231a      	movs	r3, #26
 800984e:	2218      	movs	r2, #24
 8009850:	189b      	adds	r3, r3, r2
 8009852:	19db      	adds	r3, r3, r7
 8009854:	2200      	movs	r2, #0
 8009856:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009858:	69fb      	ldr	r3, [r7, #28]
 800985a:	689a      	ldr	r2, [r3, #8]
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	691b      	ldr	r3, [r3, #16]
 8009860:	431a      	orrs	r2, r3
 8009862:	69fb      	ldr	r3, [r7, #28]
 8009864:	695b      	ldr	r3, [r3, #20]
 8009866:	431a      	orrs	r2, r3
 8009868:	69fb      	ldr	r3, [r7, #28]
 800986a:	69db      	ldr	r3, [r3, #28]
 800986c:	4313      	orrs	r3, r2
 800986e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009870:	69fb      	ldr	r3, [r7, #28]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4ac3      	ldr	r2, [pc, #780]	; (8009b84 <UART_SetConfig+0x340>)
 8009878:	4013      	ands	r3, r2
 800987a:	0019      	movs	r1, r3
 800987c:	69fb      	ldr	r3, [r7, #28]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009882:	430a      	orrs	r2, r1
 8009884:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009886:	69fb      	ldr	r3, [r7, #28]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	4abe      	ldr	r2, [pc, #760]	; (8009b88 <UART_SetConfig+0x344>)
 800988e:	4013      	ands	r3, r2
 8009890:	0019      	movs	r1, r3
 8009892:	69fb      	ldr	r3, [r7, #28]
 8009894:	68da      	ldr	r2, [r3, #12]
 8009896:	69fb      	ldr	r3, [r7, #28]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	430a      	orrs	r2, r1
 800989c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800989e:	69fb      	ldr	r3, [r7, #28]
 80098a0:	699b      	ldr	r3, [r3, #24]
 80098a2:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80098a4:	69fb      	ldr	r3, [r7, #28]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4ab8      	ldr	r2, [pc, #736]	; (8009b8c <UART_SetConfig+0x348>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d004      	beq.n	80098b8 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80098ae:	69fb      	ldr	r3, [r7, #28]
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80098b4:	4313      	orrs	r3, r2
 80098b6:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80098b8:	69fb      	ldr	r3, [r7, #28]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	689b      	ldr	r3, [r3, #8]
 80098be:	4ab4      	ldr	r2, [pc, #720]	; (8009b90 <UART_SetConfig+0x34c>)
 80098c0:	4013      	ands	r3, r2
 80098c2:	0019      	movs	r1, r3
 80098c4:	69fb      	ldr	r3, [r7, #28]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80098ca:	430a      	orrs	r2, r1
 80098cc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80098ce:	69fb      	ldr	r3, [r7, #28]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4ab0      	ldr	r2, [pc, #704]	; (8009b94 <UART_SetConfig+0x350>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d131      	bne.n	800993c <UART_SetConfig+0xf8>
 80098d8:	4baf      	ldr	r3, [pc, #700]	; (8009b98 <UART_SetConfig+0x354>)
 80098da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098dc:	2203      	movs	r2, #3
 80098de:	4013      	ands	r3, r2
 80098e0:	2b03      	cmp	r3, #3
 80098e2:	d01d      	beq.n	8009920 <UART_SetConfig+0xdc>
 80098e4:	d823      	bhi.n	800992e <UART_SetConfig+0xea>
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d00c      	beq.n	8009904 <UART_SetConfig+0xc0>
 80098ea:	d820      	bhi.n	800992e <UART_SetConfig+0xea>
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d002      	beq.n	80098f6 <UART_SetConfig+0xb2>
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	d00e      	beq.n	8009912 <UART_SetConfig+0xce>
 80098f4:	e01b      	b.n	800992e <UART_SetConfig+0xea>
 80098f6:	231b      	movs	r3, #27
 80098f8:	2218      	movs	r2, #24
 80098fa:	189b      	adds	r3, r3, r2
 80098fc:	19db      	adds	r3, r3, r7
 80098fe:	2201      	movs	r2, #1
 8009900:	701a      	strb	r2, [r3, #0]
 8009902:	e0b4      	b.n	8009a6e <UART_SetConfig+0x22a>
 8009904:	231b      	movs	r3, #27
 8009906:	2218      	movs	r2, #24
 8009908:	189b      	adds	r3, r3, r2
 800990a:	19db      	adds	r3, r3, r7
 800990c:	2202      	movs	r2, #2
 800990e:	701a      	strb	r2, [r3, #0]
 8009910:	e0ad      	b.n	8009a6e <UART_SetConfig+0x22a>
 8009912:	231b      	movs	r3, #27
 8009914:	2218      	movs	r2, #24
 8009916:	189b      	adds	r3, r3, r2
 8009918:	19db      	adds	r3, r3, r7
 800991a:	2204      	movs	r2, #4
 800991c:	701a      	strb	r2, [r3, #0]
 800991e:	e0a6      	b.n	8009a6e <UART_SetConfig+0x22a>
 8009920:	231b      	movs	r3, #27
 8009922:	2218      	movs	r2, #24
 8009924:	189b      	adds	r3, r3, r2
 8009926:	19db      	adds	r3, r3, r7
 8009928:	2208      	movs	r2, #8
 800992a:	701a      	strb	r2, [r3, #0]
 800992c:	e09f      	b.n	8009a6e <UART_SetConfig+0x22a>
 800992e:	231b      	movs	r3, #27
 8009930:	2218      	movs	r2, #24
 8009932:	189b      	adds	r3, r3, r2
 8009934:	19db      	adds	r3, r3, r7
 8009936:	2210      	movs	r2, #16
 8009938:	701a      	strb	r2, [r3, #0]
 800993a:	e098      	b.n	8009a6e <UART_SetConfig+0x22a>
 800993c:	69fb      	ldr	r3, [r7, #28]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a96      	ldr	r2, [pc, #600]	; (8009b9c <UART_SetConfig+0x358>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d131      	bne.n	80099aa <UART_SetConfig+0x166>
 8009946:	4b94      	ldr	r3, [pc, #592]	; (8009b98 <UART_SetConfig+0x354>)
 8009948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800994a:	220c      	movs	r2, #12
 800994c:	4013      	ands	r3, r2
 800994e:	2b0c      	cmp	r3, #12
 8009950:	d01d      	beq.n	800998e <UART_SetConfig+0x14a>
 8009952:	d823      	bhi.n	800999c <UART_SetConfig+0x158>
 8009954:	2b08      	cmp	r3, #8
 8009956:	d00c      	beq.n	8009972 <UART_SetConfig+0x12e>
 8009958:	d820      	bhi.n	800999c <UART_SetConfig+0x158>
 800995a:	2b00      	cmp	r3, #0
 800995c:	d002      	beq.n	8009964 <UART_SetConfig+0x120>
 800995e:	2b04      	cmp	r3, #4
 8009960:	d00e      	beq.n	8009980 <UART_SetConfig+0x13c>
 8009962:	e01b      	b.n	800999c <UART_SetConfig+0x158>
 8009964:	231b      	movs	r3, #27
 8009966:	2218      	movs	r2, #24
 8009968:	189b      	adds	r3, r3, r2
 800996a:	19db      	adds	r3, r3, r7
 800996c:	2200      	movs	r2, #0
 800996e:	701a      	strb	r2, [r3, #0]
 8009970:	e07d      	b.n	8009a6e <UART_SetConfig+0x22a>
 8009972:	231b      	movs	r3, #27
 8009974:	2218      	movs	r2, #24
 8009976:	189b      	adds	r3, r3, r2
 8009978:	19db      	adds	r3, r3, r7
 800997a:	2202      	movs	r2, #2
 800997c:	701a      	strb	r2, [r3, #0]
 800997e:	e076      	b.n	8009a6e <UART_SetConfig+0x22a>
 8009980:	231b      	movs	r3, #27
 8009982:	2218      	movs	r2, #24
 8009984:	189b      	adds	r3, r3, r2
 8009986:	19db      	adds	r3, r3, r7
 8009988:	2204      	movs	r2, #4
 800998a:	701a      	strb	r2, [r3, #0]
 800998c:	e06f      	b.n	8009a6e <UART_SetConfig+0x22a>
 800998e:	231b      	movs	r3, #27
 8009990:	2218      	movs	r2, #24
 8009992:	189b      	adds	r3, r3, r2
 8009994:	19db      	adds	r3, r3, r7
 8009996:	2208      	movs	r2, #8
 8009998:	701a      	strb	r2, [r3, #0]
 800999a:	e068      	b.n	8009a6e <UART_SetConfig+0x22a>
 800999c:	231b      	movs	r3, #27
 800999e:	2218      	movs	r2, #24
 80099a0:	189b      	adds	r3, r3, r2
 80099a2:	19db      	adds	r3, r3, r7
 80099a4:	2210      	movs	r2, #16
 80099a6:	701a      	strb	r2, [r3, #0]
 80099a8:	e061      	b.n	8009a6e <UART_SetConfig+0x22a>
 80099aa:	69fb      	ldr	r3, [r7, #28]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a7c      	ldr	r2, [pc, #496]	; (8009ba0 <UART_SetConfig+0x35c>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d106      	bne.n	80099c2 <UART_SetConfig+0x17e>
 80099b4:	231b      	movs	r3, #27
 80099b6:	2218      	movs	r2, #24
 80099b8:	189b      	adds	r3, r3, r2
 80099ba:	19db      	adds	r3, r3, r7
 80099bc:	2200      	movs	r2, #0
 80099be:	701a      	strb	r2, [r3, #0]
 80099c0:	e055      	b.n	8009a6e <UART_SetConfig+0x22a>
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a77      	ldr	r2, [pc, #476]	; (8009ba4 <UART_SetConfig+0x360>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d106      	bne.n	80099da <UART_SetConfig+0x196>
 80099cc:	231b      	movs	r3, #27
 80099ce:	2218      	movs	r2, #24
 80099d0:	189b      	adds	r3, r3, r2
 80099d2:	19db      	adds	r3, r3, r7
 80099d4:	2200      	movs	r2, #0
 80099d6:	701a      	strb	r2, [r3, #0]
 80099d8:	e049      	b.n	8009a6e <UART_SetConfig+0x22a>
 80099da:	69fb      	ldr	r3, [r7, #28]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a6b      	ldr	r2, [pc, #428]	; (8009b8c <UART_SetConfig+0x348>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d13e      	bne.n	8009a62 <UART_SetConfig+0x21e>
 80099e4:	4b6c      	ldr	r3, [pc, #432]	; (8009b98 <UART_SetConfig+0x354>)
 80099e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80099e8:	23c0      	movs	r3, #192	; 0xc0
 80099ea:	011b      	lsls	r3, r3, #4
 80099ec:	4013      	ands	r3, r2
 80099ee:	22c0      	movs	r2, #192	; 0xc0
 80099f0:	0112      	lsls	r2, r2, #4
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d027      	beq.n	8009a46 <UART_SetConfig+0x202>
 80099f6:	22c0      	movs	r2, #192	; 0xc0
 80099f8:	0112      	lsls	r2, r2, #4
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d82a      	bhi.n	8009a54 <UART_SetConfig+0x210>
 80099fe:	2280      	movs	r2, #128	; 0x80
 8009a00:	0112      	lsls	r2, r2, #4
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d011      	beq.n	8009a2a <UART_SetConfig+0x1e6>
 8009a06:	2280      	movs	r2, #128	; 0x80
 8009a08:	0112      	lsls	r2, r2, #4
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d822      	bhi.n	8009a54 <UART_SetConfig+0x210>
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d004      	beq.n	8009a1c <UART_SetConfig+0x1d8>
 8009a12:	2280      	movs	r2, #128	; 0x80
 8009a14:	00d2      	lsls	r2, r2, #3
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d00e      	beq.n	8009a38 <UART_SetConfig+0x1f4>
 8009a1a:	e01b      	b.n	8009a54 <UART_SetConfig+0x210>
 8009a1c:	231b      	movs	r3, #27
 8009a1e:	2218      	movs	r2, #24
 8009a20:	189b      	adds	r3, r3, r2
 8009a22:	19db      	adds	r3, r3, r7
 8009a24:	2200      	movs	r2, #0
 8009a26:	701a      	strb	r2, [r3, #0]
 8009a28:	e021      	b.n	8009a6e <UART_SetConfig+0x22a>
 8009a2a:	231b      	movs	r3, #27
 8009a2c:	2218      	movs	r2, #24
 8009a2e:	189b      	adds	r3, r3, r2
 8009a30:	19db      	adds	r3, r3, r7
 8009a32:	2202      	movs	r2, #2
 8009a34:	701a      	strb	r2, [r3, #0]
 8009a36:	e01a      	b.n	8009a6e <UART_SetConfig+0x22a>
 8009a38:	231b      	movs	r3, #27
 8009a3a:	2218      	movs	r2, #24
 8009a3c:	189b      	adds	r3, r3, r2
 8009a3e:	19db      	adds	r3, r3, r7
 8009a40:	2204      	movs	r2, #4
 8009a42:	701a      	strb	r2, [r3, #0]
 8009a44:	e013      	b.n	8009a6e <UART_SetConfig+0x22a>
 8009a46:	231b      	movs	r3, #27
 8009a48:	2218      	movs	r2, #24
 8009a4a:	189b      	adds	r3, r3, r2
 8009a4c:	19db      	adds	r3, r3, r7
 8009a4e:	2208      	movs	r2, #8
 8009a50:	701a      	strb	r2, [r3, #0]
 8009a52:	e00c      	b.n	8009a6e <UART_SetConfig+0x22a>
 8009a54:	231b      	movs	r3, #27
 8009a56:	2218      	movs	r2, #24
 8009a58:	189b      	adds	r3, r3, r2
 8009a5a:	19db      	adds	r3, r3, r7
 8009a5c:	2210      	movs	r2, #16
 8009a5e:	701a      	strb	r2, [r3, #0]
 8009a60:	e005      	b.n	8009a6e <UART_SetConfig+0x22a>
 8009a62:	231b      	movs	r3, #27
 8009a64:	2218      	movs	r2, #24
 8009a66:	189b      	adds	r3, r3, r2
 8009a68:	19db      	adds	r3, r3, r7
 8009a6a:	2210      	movs	r2, #16
 8009a6c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a6e:	69fb      	ldr	r3, [r7, #28]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4a46      	ldr	r2, [pc, #280]	; (8009b8c <UART_SetConfig+0x348>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d000      	beq.n	8009a7a <UART_SetConfig+0x236>
 8009a78:	e09a      	b.n	8009bb0 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009a7a:	231b      	movs	r3, #27
 8009a7c:	2218      	movs	r2, #24
 8009a7e:	189b      	adds	r3, r3, r2
 8009a80:	19db      	adds	r3, r3, r7
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	2b08      	cmp	r3, #8
 8009a86:	d01d      	beq.n	8009ac4 <UART_SetConfig+0x280>
 8009a88:	dc20      	bgt.n	8009acc <UART_SetConfig+0x288>
 8009a8a:	2b04      	cmp	r3, #4
 8009a8c:	d015      	beq.n	8009aba <UART_SetConfig+0x276>
 8009a8e:	dc1d      	bgt.n	8009acc <UART_SetConfig+0x288>
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d002      	beq.n	8009a9a <UART_SetConfig+0x256>
 8009a94:	2b02      	cmp	r3, #2
 8009a96:	d005      	beq.n	8009aa4 <UART_SetConfig+0x260>
 8009a98:	e018      	b.n	8009acc <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a9a:	f7fe fcef 	bl	800847c <HAL_RCC_GetPCLK1Freq>
 8009a9e:	0003      	movs	r3, r0
 8009aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009aa2:	e01c      	b.n	8009ade <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009aa4:	4b3c      	ldr	r3, [pc, #240]	; (8009b98 <UART_SetConfig+0x354>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	2210      	movs	r2, #16
 8009aaa:	4013      	ands	r3, r2
 8009aac:	d002      	beq.n	8009ab4 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009aae:	4b3e      	ldr	r3, [pc, #248]	; (8009ba8 <UART_SetConfig+0x364>)
 8009ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009ab2:	e014      	b.n	8009ade <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8009ab4:	4b3d      	ldr	r3, [pc, #244]	; (8009bac <UART_SetConfig+0x368>)
 8009ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ab8:	e011      	b.n	8009ade <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009aba:	f7fe fc2f 	bl	800831c <HAL_RCC_GetSysClockFreq>
 8009abe:	0003      	movs	r3, r0
 8009ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ac2:	e00c      	b.n	8009ade <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ac4:	2380      	movs	r3, #128	; 0x80
 8009ac6:	021b      	lsls	r3, r3, #8
 8009ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009aca:	e008      	b.n	8009ade <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8009acc:	2300      	movs	r3, #0
 8009ace:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009ad0:	231a      	movs	r3, #26
 8009ad2:	2218      	movs	r2, #24
 8009ad4:	189b      	adds	r3, r3, r2
 8009ad6:	19db      	adds	r3, r3, r7
 8009ad8:	2201      	movs	r2, #1
 8009ada:	701a      	strb	r2, [r3, #0]
        break;
 8009adc:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d100      	bne.n	8009ae6 <UART_SetConfig+0x2a2>
 8009ae4:	e133      	b.n	8009d4e <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009ae6:	69fb      	ldr	r3, [r7, #28]
 8009ae8:	685a      	ldr	r2, [r3, #4]
 8009aea:	0013      	movs	r3, r2
 8009aec:	005b      	lsls	r3, r3, #1
 8009aee:	189b      	adds	r3, r3, r2
 8009af0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d305      	bcc.n	8009b02 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009af6:	69fb      	ldr	r3, [r7, #28]
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009afc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009afe:	429a      	cmp	r2, r3
 8009b00:	d906      	bls.n	8009b10 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8009b02:	231a      	movs	r3, #26
 8009b04:	2218      	movs	r2, #24
 8009b06:	189b      	adds	r3, r3, r2
 8009b08:	19db      	adds	r3, r3, r7
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	701a      	strb	r2, [r3, #0]
 8009b0e:	e11e      	b.n	8009d4e <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b12:	613b      	str	r3, [r7, #16]
 8009b14:	2300      	movs	r3, #0
 8009b16:	617b      	str	r3, [r7, #20]
 8009b18:	6939      	ldr	r1, [r7, #16]
 8009b1a:	697a      	ldr	r2, [r7, #20]
 8009b1c:	000b      	movs	r3, r1
 8009b1e:	0e1b      	lsrs	r3, r3, #24
 8009b20:	0010      	movs	r0, r2
 8009b22:	0205      	lsls	r5, r0, #8
 8009b24:	431d      	orrs	r5, r3
 8009b26:	000b      	movs	r3, r1
 8009b28:	021c      	lsls	r4, r3, #8
 8009b2a:	69fb      	ldr	r3, [r7, #28]
 8009b2c:	685b      	ldr	r3, [r3, #4]
 8009b2e:	085b      	lsrs	r3, r3, #1
 8009b30:	60bb      	str	r3, [r7, #8]
 8009b32:	2300      	movs	r3, #0
 8009b34:	60fb      	str	r3, [r7, #12]
 8009b36:	68b8      	ldr	r0, [r7, #8]
 8009b38:	68f9      	ldr	r1, [r7, #12]
 8009b3a:	1900      	adds	r0, r0, r4
 8009b3c:	4169      	adcs	r1, r5
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	685b      	ldr	r3, [r3, #4]
 8009b42:	603b      	str	r3, [r7, #0]
 8009b44:	2300      	movs	r3, #0
 8009b46:	607b      	str	r3, [r7, #4]
 8009b48:	683a      	ldr	r2, [r7, #0]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f7f6 fcf0 	bl	8000530 <__aeabi_uldivmod>
 8009b50:	0002      	movs	r2, r0
 8009b52:	000b      	movs	r3, r1
 8009b54:	0013      	movs	r3, r2
 8009b56:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b5a:	23c0      	movs	r3, #192	; 0xc0
 8009b5c:	009b      	lsls	r3, r3, #2
 8009b5e:	429a      	cmp	r2, r3
 8009b60:	d309      	bcc.n	8009b76 <UART_SetConfig+0x332>
 8009b62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b64:	2380      	movs	r3, #128	; 0x80
 8009b66:	035b      	lsls	r3, r3, #13
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d204      	bcs.n	8009b76 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8009b6c:	69fb      	ldr	r3, [r7, #28]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b72:	60da      	str	r2, [r3, #12]
 8009b74:	e0eb      	b.n	8009d4e <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8009b76:	231a      	movs	r3, #26
 8009b78:	2218      	movs	r2, #24
 8009b7a:	189b      	adds	r3, r3, r2
 8009b7c:	19db      	adds	r3, r3, r7
 8009b7e:	2201      	movs	r2, #1
 8009b80:	701a      	strb	r2, [r3, #0]
 8009b82:	e0e4      	b.n	8009d4e <UART_SetConfig+0x50a>
 8009b84:	efff69f3 	.word	0xefff69f3
 8009b88:	ffffcfff 	.word	0xffffcfff
 8009b8c:	40004800 	.word	0x40004800
 8009b90:	fffff4ff 	.word	0xfffff4ff
 8009b94:	40013800 	.word	0x40013800
 8009b98:	40021000 	.word	0x40021000
 8009b9c:	40004400 	.word	0x40004400
 8009ba0:	40004c00 	.word	0x40004c00
 8009ba4:	40005000 	.word	0x40005000
 8009ba8:	003d0900 	.word	0x003d0900
 8009bac:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	69da      	ldr	r2, [r3, #28]
 8009bb4:	2380      	movs	r3, #128	; 0x80
 8009bb6:	021b      	lsls	r3, r3, #8
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d000      	beq.n	8009bbe <UART_SetConfig+0x37a>
 8009bbc:	e070      	b.n	8009ca0 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8009bbe:	231b      	movs	r3, #27
 8009bc0:	2218      	movs	r2, #24
 8009bc2:	189b      	adds	r3, r3, r2
 8009bc4:	19db      	adds	r3, r3, r7
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	2b08      	cmp	r3, #8
 8009bca:	d822      	bhi.n	8009c12 <UART_SetConfig+0x3ce>
 8009bcc:	009a      	lsls	r2, r3, #2
 8009bce:	4b67      	ldr	r3, [pc, #412]	; (8009d6c <UART_SetConfig+0x528>)
 8009bd0:	18d3      	adds	r3, r2, r3
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bd6:	f7fe fc51 	bl	800847c <HAL_RCC_GetPCLK1Freq>
 8009bda:	0003      	movs	r3, r0
 8009bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009bde:	e021      	b.n	8009c24 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009be0:	f7fe fc62 	bl	80084a8 <HAL_RCC_GetPCLK2Freq>
 8009be4:	0003      	movs	r3, r0
 8009be6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009be8:	e01c      	b.n	8009c24 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009bea:	4b61      	ldr	r3, [pc, #388]	; (8009d70 <UART_SetConfig+0x52c>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	2210      	movs	r2, #16
 8009bf0:	4013      	ands	r3, r2
 8009bf2:	d002      	beq.n	8009bfa <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009bf4:	4b5f      	ldr	r3, [pc, #380]	; (8009d74 <UART_SetConfig+0x530>)
 8009bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009bf8:	e014      	b.n	8009c24 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8009bfa:	4b5f      	ldr	r3, [pc, #380]	; (8009d78 <UART_SetConfig+0x534>)
 8009bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009bfe:	e011      	b.n	8009c24 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c00:	f7fe fb8c 	bl	800831c <HAL_RCC_GetSysClockFreq>
 8009c04:	0003      	movs	r3, r0
 8009c06:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009c08:	e00c      	b.n	8009c24 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c0a:	2380      	movs	r3, #128	; 0x80
 8009c0c:	021b      	lsls	r3, r3, #8
 8009c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009c10:	e008      	b.n	8009c24 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8009c12:	2300      	movs	r3, #0
 8009c14:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009c16:	231a      	movs	r3, #26
 8009c18:	2218      	movs	r2, #24
 8009c1a:	189b      	adds	r3, r3, r2
 8009c1c:	19db      	adds	r3, r3, r7
 8009c1e:	2201      	movs	r2, #1
 8009c20:	701a      	strb	r2, [r3, #0]
        break;
 8009c22:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d100      	bne.n	8009c2c <UART_SetConfig+0x3e8>
 8009c2a:	e090      	b.n	8009d4e <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c2e:	005a      	lsls	r2, r3, #1
 8009c30:	69fb      	ldr	r3, [r7, #28]
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	085b      	lsrs	r3, r3, #1
 8009c36:	18d2      	adds	r2, r2, r3
 8009c38:	69fb      	ldr	r3, [r7, #28]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	0019      	movs	r1, r3
 8009c3e:	0010      	movs	r0, r2
 8009c40:	f7f6 fa88 	bl	8000154 <__udivsi3>
 8009c44:	0003      	movs	r3, r0
 8009c46:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c4a:	2b0f      	cmp	r3, #15
 8009c4c:	d921      	bls.n	8009c92 <UART_SetConfig+0x44e>
 8009c4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009c50:	2380      	movs	r3, #128	; 0x80
 8009c52:	025b      	lsls	r3, r3, #9
 8009c54:	429a      	cmp	r2, r3
 8009c56:	d21c      	bcs.n	8009c92 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c5a:	b29a      	uxth	r2, r3
 8009c5c:	200e      	movs	r0, #14
 8009c5e:	2418      	movs	r4, #24
 8009c60:	1903      	adds	r3, r0, r4
 8009c62:	19db      	adds	r3, r3, r7
 8009c64:	210f      	movs	r1, #15
 8009c66:	438a      	bics	r2, r1
 8009c68:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c6c:	085b      	lsrs	r3, r3, #1
 8009c6e:	b29b      	uxth	r3, r3
 8009c70:	2207      	movs	r2, #7
 8009c72:	4013      	ands	r3, r2
 8009c74:	b299      	uxth	r1, r3
 8009c76:	1903      	adds	r3, r0, r4
 8009c78:	19db      	adds	r3, r3, r7
 8009c7a:	1902      	adds	r2, r0, r4
 8009c7c:	19d2      	adds	r2, r2, r7
 8009c7e:	8812      	ldrh	r2, [r2, #0]
 8009c80:	430a      	orrs	r2, r1
 8009c82:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009c84:	69fb      	ldr	r3, [r7, #28]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	1902      	adds	r2, r0, r4
 8009c8a:	19d2      	adds	r2, r2, r7
 8009c8c:	8812      	ldrh	r2, [r2, #0]
 8009c8e:	60da      	str	r2, [r3, #12]
 8009c90:	e05d      	b.n	8009d4e <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8009c92:	231a      	movs	r3, #26
 8009c94:	2218      	movs	r2, #24
 8009c96:	189b      	adds	r3, r3, r2
 8009c98:	19db      	adds	r3, r3, r7
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	701a      	strb	r2, [r3, #0]
 8009c9e:	e056      	b.n	8009d4e <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009ca0:	231b      	movs	r3, #27
 8009ca2:	2218      	movs	r2, #24
 8009ca4:	189b      	adds	r3, r3, r2
 8009ca6:	19db      	adds	r3, r3, r7
 8009ca8:	781b      	ldrb	r3, [r3, #0]
 8009caa:	2b08      	cmp	r3, #8
 8009cac:	d822      	bhi.n	8009cf4 <UART_SetConfig+0x4b0>
 8009cae:	009a      	lsls	r2, r3, #2
 8009cb0:	4b32      	ldr	r3, [pc, #200]	; (8009d7c <UART_SetConfig+0x538>)
 8009cb2:	18d3      	adds	r3, r2, r3
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009cb8:	f7fe fbe0 	bl	800847c <HAL_RCC_GetPCLK1Freq>
 8009cbc:	0003      	movs	r3, r0
 8009cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009cc0:	e021      	b.n	8009d06 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009cc2:	f7fe fbf1 	bl	80084a8 <HAL_RCC_GetPCLK2Freq>
 8009cc6:	0003      	movs	r3, r0
 8009cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009cca:	e01c      	b.n	8009d06 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ccc:	4b28      	ldr	r3, [pc, #160]	; (8009d70 <UART_SetConfig+0x52c>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	2210      	movs	r2, #16
 8009cd2:	4013      	ands	r3, r2
 8009cd4:	d002      	beq.n	8009cdc <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009cd6:	4b27      	ldr	r3, [pc, #156]	; (8009d74 <UART_SetConfig+0x530>)
 8009cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009cda:	e014      	b.n	8009d06 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8009cdc:	4b26      	ldr	r3, [pc, #152]	; (8009d78 <UART_SetConfig+0x534>)
 8009cde:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ce0:	e011      	b.n	8009d06 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ce2:	f7fe fb1b 	bl	800831c <HAL_RCC_GetSysClockFreq>
 8009ce6:	0003      	movs	r3, r0
 8009ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009cea:	e00c      	b.n	8009d06 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009cec:	2380      	movs	r3, #128	; 0x80
 8009cee:	021b      	lsls	r3, r3, #8
 8009cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009cf2:	e008      	b.n	8009d06 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009cf8:	231a      	movs	r3, #26
 8009cfa:	2218      	movs	r2, #24
 8009cfc:	189b      	adds	r3, r3, r2
 8009cfe:	19db      	adds	r3, r3, r7
 8009d00:	2201      	movs	r2, #1
 8009d02:	701a      	strb	r2, [r3, #0]
        break;
 8009d04:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8009d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d020      	beq.n	8009d4e <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009d0c:	69fb      	ldr	r3, [r7, #28]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	085a      	lsrs	r2, r3, #1
 8009d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d14:	18d2      	adds	r2, r2, r3
 8009d16:	69fb      	ldr	r3, [r7, #28]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	0019      	movs	r1, r3
 8009d1c:	0010      	movs	r0, r2
 8009d1e:	f7f6 fa19 	bl	8000154 <__udivsi3>
 8009d22:	0003      	movs	r3, r0
 8009d24:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d28:	2b0f      	cmp	r3, #15
 8009d2a:	d90a      	bls.n	8009d42 <UART_SetConfig+0x4fe>
 8009d2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d2e:	2380      	movs	r3, #128	; 0x80
 8009d30:	025b      	lsls	r3, r3, #9
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d205      	bcs.n	8009d42 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d38:	b29a      	uxth	r2, r3
 8009d3a:	69fb      	ldr	r3, [r7, #28]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	60da      	str	r2, [r3, #12]
 8009d40:	e005      	b.n	8009d4e <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8009d42:	231a      	movs	r3, #26
 8009d44:	2218      	movs	r2, #24
 8009d46:	189b      	adds	r3, r3, r2
 8009d48:	19db      	adds	r3, r3, r7
 8009d4a:	2201      	movs	r2, #1
 8009d4c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009d4e:	69fb      	ldr	r3, [r7, #28]
 8009d50:	2200      	movs	r2, #0
 8009d52:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8009d54:	69fb      	ldr	r3, [r7, #28]
 8009d56:	2200      	movs	r2, #0
 8009d58:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8009d5a:	231a      	movs	r3, #26
 8009d5c:	2218      	movs	r2, #24
 8009d5e:	189b      	adds	r3, r3, r2
 8009d60:	19db      	adds	r3, r3, r7
 8009d62:	781b      	ldrb	r3, [r3, #0]
}
 8009d64:	0018      	movs	r0, r3
 8009d66:	46bd      	mov	sp, r7
 8009d68:	b00e      	add	sp, #56	; 0x38
 8009d6a:	bdb0      	pop	{r4, r5, r7, pc}
 8009d6c:	08013200 	.word	0x08013200
 8009d70:	40021000 	.word	0x40021000
 8009d74:	003d0900 	.word	0x003d0900
 8009d78:	00f42400 	.word	0x00f42400
 8009d7c:	08013224 	.word	0x08013224

08009d80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	4013      	ands	r3, r2
 8009d90:	d00b      	beq.n	8009daa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	685b      	ldr	r3, [r3, #4]
 8009d98:	4a4a      	ldr	r2, [pc, #296]	; (8009ec4 <UART_AdvFeatureConfig+0x144>)
 8009d9a:	4013      	ands	r3, r2
 8009d9c:	0019      	movs	r1, r3
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	430a      	orrs	r2, r1
 8009da8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dae:	2202      	movs	r2, #2
 8009db0:	4013      	ands	r3, r2
 8009db2:	d00b      	beq.n	8009dcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	685b      	ldr	r3, [r3, #4]
 8009dba:	4a43      	ldr	r2, [pc, #268]	; (8009ec8 <UART_AdvFeatureConfig+0x148>)
 8009dbc:	4013      	ands	r3, r2
 8009dbe:	0019      	movs	r1, r3
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	430a      	orrs	r2, r1
 8009dca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dd0:	2204      	movs	r2, #4
 8009dd2:	4013      	ands	r3, r2
 8009dd4:	d00b      	beq.n	8009dee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	4a3b      	ldr	r2, [pc, #236]	; (8009ecc <UART_AdvFeatureConfig+0x14c>)
 8009dde:	4013      	ands	r3, r2
 8009de0:	0019      	movs	r1, r3
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	430a      	orrs	r2, r1
 8009dec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df2:	2208      	movs	r2, #8
 8009df4:	4013      	ands	r3, r2
 8009df6:	d00b      	beq.n	8009e10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	685b      	ldr	r3, [r3, #4]
 8009dfe:	4a34      	ldr	r2, [pc, #208]	; (8009ed0 <UART_AdvFeatureConfig+0x150>)
 8009e00:	4013      	ands	r3, r2
 8009e02:	0019      	movs	r1, r3
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	430a      	orrs	r2, r1
 8009e0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e14:	2210      	movs	r2, #16
 8009e16:	4013      	ands	r3, r2
 8009e18:	d00b      	beq.n	8009e32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	4a2c      	ldr	r2, [pc, #176]	; (8009ed4 <UART_AdvFeatureConfig+0x154>)
 8009e22:	4013      	ands	r3, r2
 8009e24:	0019      	movs	r1, r3
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	430a      	orrs	r2, r1
 8009e30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e36:	2220      	movs	r2, #32
 8009e38:	4013      	ands	r3, r2
 8009e3a:	d00b      	beq.n	8009e54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	689b      	ldr	r3, [r3, #8]
 8009e42:	4a25      	ldr	r2, [pc, #148]	; (8009ed8 <UART_AdvFeatureConfig+0x158>)
 8009e44:	4013      	ands	r3, r2
 8009e46:	0019      	movs	r1, r3
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	430a      	orrs	r2, r1
 8009e52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e58:	2240      	movs	r2, #64	; 0x40
 8009e5a:	4013      	ands	r3, r2
 8009e5c:	d01d      	beq.n	8009e9a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	4a1d      	ldr	r2, [pc, #116]	; (8009edc <UART_AdvFeatureConfig+0x15c>)
 8009e66:	4013      	ands	r3, r2
 8009e68:	0019      	movs	r1, r3
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	430a      	orrs	r2, r1
 8009e74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009e7a:	2380      	movs	r3, #128	; 0x80
 8009e7c:	035b      	lsls	r3, r3, #13
 8009e7e:	429a      	cmp	r2, r3
 8009e80:	d10b      	bne.n	8009e9a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	4a15      	ldr	r2, [pc, #84]	; (8009ee0 <UART_AdvFeatureConfig+0x160>)
 8009e8a:	4013      	ands	r3, r2
 8009e8c:	0019      	movs	r1, r3
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	430a      	orrs	r2, r1
 8009e98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e9e:	2280      	movs	r2, #128	; 0x80
 8009ea0:	4013      	ands	r3, r2
 8009ea2:	d00b      	beq.n	8009ebc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	685b      	ldr	r3, [r3, #4]
 8009eaa:	4a0e      	ldr	r2, [pc, #56]	; (8009ee4 <UART_AdvFeatureConfig+0x164>)
 8009eac:	4013      	ands	r3, r2
 8009eae:	0019      	movs	r1, r3
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	430a      	orrs	r2, r1
 8009eba:	605a      	str	r2, [r3, #4]
  }
}
 8009ebc:	46c0      	nop			; (mov r8, r8)
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	b002      	add	sp, #8
 8009ec2:	bd80      	pop	{r7, pc}
 8009ec4:	fffdffff 	.word	0xfffdffff
 8009ec8:	fffeffff 	.word	0xfffeffff
 8009ecc:	fffbffff 	.word	0xfffbffff
 8009ed0:	ffff7fff 	.word	0xffff7fff
 8009ed4:	ffffefff 	.word	0xffffefff
 8009ed8:	ffffdfff 	.word	0xffffdfff
 8009edc:	ffefffff 	.word	0xffefffff
 8009ee0:	ff9fffff 	.word	0xff9fffff
 8009ee4:	fff7ffff 	.word	0xfff7ffff

08009ee8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b092      	sub	sp, #72	; 0x48
 8009eec:	af02      	add	r7, sp, #8
 8009eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2284      	movs	r2, #132	; 0x84
 8009ef4:	2100      	movs	r1, #0
 8009ef6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009ef8:	f7fb fdda 	bl	8005ab0 <HAL_GetTick>
 8009efc:	0003      	movs	r3, r0
 8009efe:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	2208      	movs	r2, #8
 8009f08:	4013      	ands	r3, r2
 8009f0a:	2b08      	cmp	r3, #8
 8009f0c:	d12c      	bne.n	8009f68 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f10:	2280      	movs	r2, #128	; 0x80
 8009f12:	0391      	lsls	r1, r2, #14
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	4a46      	ldr	r2, [pc, #280]	; (800a030 <UART_CheckIdleState+0x148>)
 8009f18:	9200      	str	r2, [sp, #0]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f000 f88c 	bl	800a038 <UART_WaitOnFlagUntilTimeout>
 8009f20:	1e03      	subs	r3, r0, #0
 8009f22:	d021      	beq.n	8009f68 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f24:	f3ef 8310 	mrs	r3, PRIMASK
 8009f28:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8009f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009f2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8009f2e:	2301      	movs	r3, #1
 8009f30:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f34:	f383 8810 	msr	PRIMASK, r3
}
 8009f38:	46c0      	nop			; (mov r8, r8)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	681a      	ldr	r2, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2180      	movs	r1, #128	; 0x80
 8009f46:	438a      	bics	r2, r1
 8009f48:	601a      	str	r2, [r3, #0]
 8009f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f50:	f383 8810 	msr	PRIMASK, r3
}
 8009f54:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2220      	movs	r2, #32
 8009f5a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2278      	movs	r2, #120	; 0x78
 8009f60:	2100      	movs	r1, #0
 8009f62:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f64:	2303      	movs	r3, #3
 8009f66:	e05f      	b.n	800a028 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	2204      	movs	r2, #4
 8009f70:	4013      	ands	r3, r2
 8009f72:	2b04      	cmp	r3, #4
 8009f74:	d146      	bne.n	800a004 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f78:	2280      	movs	r2, #128	; 0x80
 8009f7a:	03d1      	lsls	r1, r2, #15
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	4a2c      	ldr	r2, [pc, #176]	; (800a030 <UART_CheckIdleState+0x148>)
 8009f80:	9200      	str	r2, [sp, #0]
 8009f82:	2200      	movs	r2, #0
 8009f84:	f000 f858 	bl	800a038 <UART_WaitOnFlagUntilTimeout>
 8009f88:	1e03      	subs	r3, r0, #0
 8009f8a:	d03b      	beq.n	800a004 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f8c:	f3ef 8310 	mrs	r3, PRIMASK
 8009f90:	60fb      	str	r3, [r7, #12]
  return(result);
 8009f92:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f94:	637b      	str	r3, [r7, #52]	; 0x34
 8009f96:	2301      	movs	r3, #1
 8009f98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	f383 8810 	msr	PRIMASK, r3
}
 8009fa0:	46c0      	nop			; (mov r8, r8)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	681a      	ldr	r2, [r3, #0]
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	4921      	ldr	r1, [pc, #132]	; (800a034 <UART_CheckIdleState+0x14c>)
 8009fae:	400a      	ands	r2, r1
 8009fb0:	601a      	str	r2, [r3, #0]
 8009fb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fb4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fb6:	697b      	ldr	r3, [r7, #20]
 8009fb8:	f383 8810 	msr	PRIMASK, r3
}
 8009fbc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009fbe:	f3ef 8310 	mrs	r3, PRIMASK
 8009fc2:	61bb      	str	r3, [r7, #24]
  return(result);
 8009fc4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fc6:	633b      	str	r3, [r7, #48]	; 0x30
 8009fc8:	2301      	movs	r3, #1
 8009fca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fcc:	69fb      	ldr	r3, [r7, #28]
 8009fce:	f383 8810 	msr	PRIMASK, r3
}
 8009fd2:	46c0      	nop			; (mov r8, r8)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	689a      	ldr	r2, [r3, #8]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	2101      	movs	r1, #1
 8009fe0:	438a      	bics	r2, r1
 8009fe2:	609a      	str	r2, [r3, #8]
 8009fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fe6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fe8:	6a3b      	ldr	r3, [r7, #32]
 8009fea:	f383 8810 	msr	PRIMASK, r3
}
 8009fee:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2280      	movs	r2, #128	; 0x80
 8009ff4:	2120      	movs	r1, #32
 8009ff6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2278      	movs	r2, #120	; 0x78
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a000:	2303      	movs	r3, #3
 800a002:	e011      	b.n	800a028 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2220      	movs	r2, #32
 800a008:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2280      	movs	r2, #128	; 0x80
 800a00e:	2120      	movs	r1, #32
 800a010:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2200      	movs	r2, #0
 800a016:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2278      	movs	r2, #120	; 0x78
 800a022:	2100      	movs	r1, #0
 800a024:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a026:	2300      	movs	r3, #0
}
 800a028:	0018      	movs	r0, r3
 800a02a:	46bd      	mov	sp, r7
 800a02c:	b010      	add	sp, #64	; 0x40
 800a02e:	bd80      	pop	{r7, pc}
 800a030:	01ffffff 	.word	0x01ffffff
 800a034:	fffffedf 	.word	0xfffffedf

0800a038 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	60f8      	str	r0, [r7, #12]
 800a040:	60b9      	str	r1, [r7, #8]
 800a042:	603b      	str	r3, [r7, #0]
 800a044:	1dfb      	adds	r3, r7, #7
 800a046:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a048:	e04b      	b.n	800a0e2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a04a:	69bb      	ldr	r3, [r7, #24]
 800a04c:	3301      	adds	r3, #1
 800a04e:	d048      	beq.n	800a0e2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a050:	f7fb fd2e 	bl	8005ab0 <HAL_GetTick>
 800a054:	0002      	movs	r2, r0
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	1ad3      	subs	r3, r2, r3
 800a05a:	69ba      	ldr	r2, [r7, #24]
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d302      	bcc.n	800a066 <UART_WaitOnFlagUntilTimeout+0x2e>
 800a060:	69bb      	ldr	r3, [r7, #24]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d101      	bne.n	800a06a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800a066:	2303      	movs	r3, #3
 800a068:	e04b      	b.n	800a102 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2204      	movs	r2, #4
 800a072:	4013      	ands	r3, r2
 800a074:	d035      	beq.n	800a0e2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	69db      	ldr	r3, [r3, #28]
 800a07c:	2208      	movs	r2, #8
 800a07e:	4013      	ands	r3, r2
 800a080:	2b08      	cmp	r3, #8
 800a082:	d111      	bne.n	800a0a8 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2208      	movs	r2, #8
 800a08a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	0018      	movs	r0, r3
 800a090:	f000 f900 	bl	800a294 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2284      	movs	r2, #132	; 0x84
 800a098:	2108      	movs	r1, #8
 800a09a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2278      	movs	r2, #120	; 0x78
 800a0a0:	2100      	movs	r1, #0
 800a0a2:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	e02c      	b.n	800a102 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	69da      	ldr	r2, [r3, #28]
 800a0ae:	2380      	movs	r3, #128	; 0x80
 800a0b0:	011b      	lsls	r3, r3, #4
 800a0b2:	401a      	ands	r2, r3
 800a0b4:	2380      	movs	r3, #128	; 0x80
 800a0b6:	011b      	lsls	r3, r3, #4
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d112      	bne.n	800a0e2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	2280      	movs	r2, #128	; 0x80
 800a0c2:	0112      	lsls	r2, r2, #4
 800a0c4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	0018      	movs	r0, r3
 800a0ca:	f000 f8e3 	bl	800a294 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	2284      	movs	r2, #132	; 0x84
 800a0d2:	2120      	movs	r1, #32
 800a0d4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	2278      	movs	r2, #120	; 0x78
 800a0da:	2100      	movs	r1, #0
 800a0dc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800a0de:	2303      	movs	r3, #3
 800a0e0:	e00f      	b.n	800a102 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	69db      	ldr	r3, [r3, #28]
 800a0e8:	68ba      	ldr	r2, [r7, #8]
 800a0ea:	4013      	ands	r3, r2
 800a0ec:	68ba      	ldr	r2, [r7, #8]
 800a0ee:	1ad3      	subs	r3, r2, r3
 800a0f0:	425a      	negs	r2, r3
 800a0f2:	4153      	adcs	r3, r2
 800a0f4:	b2db      	uxtb	r3, r3
 800a0f6:	001a      	movs	r2, r3
 800a0f8:	1dfb      	adds	r3, r7, #7
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d0a4      	beq.n	800a04a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a100:	2300      	movs	r3, #0
}
 800a102:	0018      	movs	r0, r3
 800a104:	46bd      	mov	sp, r7
 800a106:	b004      	add	sp, #16
 800a108:	bd80      	pop	{r7, pc}
	...

0800a10c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b090      	sub	sp, #64	; 0x40
 800a110:	af00      	add	r7, sp, #0
 800a112:	60f8      	str	r0, [r7, #12]
 800a114:	60b9      	str	r1, [r7, #8]
 800a116:	1dbb      	adds	r3, r7, #6
 800a118:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	68ba      	ldr	r2, [r7, #8]
 800a11e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	1dba      	adds	r2, r7, #6
 800a124:	2158      	movs	r1, #88	; 0x58
 800a126:	8812      	ldrh	r2, [r2, #0]
 800a128:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	2284      	movs	r2, #132	; 0x84
 800a12e:	2100      	movs	r1, #0
 800a130:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	2280      	movs	r2, #128	; 0x80
 800a136:	2122      	movs	r1, #34	; 0x22
 800a138:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d028      	beq.n	800a194 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a146:	4a3e      	ldr	r2, [pc, #248]	; (800a240 <UART_Start_Receive_DMA+0x134>)
 800a148:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a14e:	4a3d      	ldr	r2, [pc, #244]	; (800a244 <UART_Start_Receive_DMA+0x138>)
 800a150:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a156:	4a3c      	ldr	r2, [pc, #240]	; (800a248 <UART_Start_Receive_DMA+0x13c>)
 800a158:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a15e:	2200      	movs	r2, #0
 800a160:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	3324      	adds	r3, #36	; 0x24
 800a16c:	0019      	movs	r1, r3
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a172:	001a      	movs	r2, r3
 800a174:	1dbb      	adds	r3, r7, #6
 800a176:	881b      	ldrh	r3, [r3, #0]
 800a178:	f7fc f9b8 	bl	80064ec <HAL_DMA_Start_IT>
 800a17c:	1e03      	subs	r3, r0, #0
 800a17e:	d009      	beq.n	800a194 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2284      	movs	r2, #132	; 0x84
 800a184:	2110      	movs	r1, #16
 800a186:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2280      	movs	r2, #128	; 0x80
 800a18c:	2120      	movs	r1, #32
 800a18e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	e050      	b.n	800a236 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d019      	beq.n	800a1d0 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a19c:	f3ef 8310 	mrs	r3, PRIMASK
 800a1a0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800a1a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a1a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ac:	f383 8810 	msr	PRIMASK, r3
}
 800a1b0:	46c0      	nop			; (mov r8, r8)
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	2180      	movs	r1, #128	; 0x80
 800a1be:	0049      	lsls	r1, r1, #1
 800a1c0:	430a      	orrs	r2, r1
 800a1c2:	601a      	str	r2, [r3, #0]
 800a1c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1c6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ca:	f383 8810 	msr	PRIMASK, r3
}
 800a1ce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a1d0:	f3ef 8310 	mrs	r3, PRIMASK
 800a1d4:	613b      	str	r3, [r7, #16]
  return(result);
 800a1d6:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1d8:	63bb      	str	r3, [r7, #56]	; 0x38
 800a1da:	2301      	movs	r3, #1
 800a1dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	f383 8810 	msr	PRIMASK, r3
}
 800a1e4:	46c0      	nop			; (mov r8, r8)
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	689a      	ldr	r2, [r3, #8]
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2101      	movs	r1, #1
 800a1f2:	430a      	orrs	r2, r1
 800a1f4:	609a      	str	r2, [r3, #8]
 800a1f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1f8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1fa:	69bb      	ldr	r3, [r7, #24]
 800a1fc:	f383 8810 	msr	PRIMASK, r3
}
 800a200:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a202:	f3ef 8310 	mrs	r3, PRIMASK
 800a206:	61fb      	str	r3, [r7, #28]
  return(result);
 800a208:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a20a:	637b      	str	r3, [r7, #52]	; 0x34
 800a20c:	2301      	movs	r3, #1
 800a20e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a210:	6a3b      	ldr	r3, [r7, #32]
 800a212:	f383 8810 	msr	PRIMASK, r3
}
 800a216:	46c0      	nop			; (mov r8, r8)
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	689a      	ldr	r2, [r3, #8]
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	2140      	movs	r1, #64	; 0x40
 800a224:	430a      	orrs	r2, r1
 800a226:	609a      	str	r2, [r3, #8]
 800a228:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a22a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a22e:	f383 8810 	msr	PRIMASK, r3
}
 800a232:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 800a234:	2300      	movs	r3, #0
}
 800a236:	0018      	movs	r0, r3
 800a238:	46bd      	mov	sp, r7
 800a23a:	b010      	add	sp, #64	; 0x40
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	46c0      	nop			; (mov r8, r8)
 800a240:	0800a35d 	.word	0x0800a35d
 800a244:	0800a48d 	.word	0x0800a48d
 800a248:	0800a4cf 	.word	0x0800a4cf

0800a24c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b086      	sub	sp, #24
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a254:	f3ef 8310 	mrs	r3, PRIMASK
 800a258:	60bb      	str	r3, [r7, #8]
  return(result);
 800a25a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a25c:	617b      	str	r3, [r7, #20]
 800a25e:	2301      	movs	r3, #1
 800a260:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	f383 8810 	msr	PRIMASK, r3
}
 800a268:	46c0      	nop			; (mov r8, r8)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	21c0      	movs	r1, #192	; 0xc0
 800a276:	438a      	bics	r2, r1
 800a278:	601a      	str	r2, [r3, #0]
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	f383 8810 	msr	PRIMASK, r3
}
 800a284:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2220      	movs	r2, #32
 800a28a:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800a28c:	46c0      	nop			; (mov r8, r8)
 800a28e:	46bd      	mov	sp, r7
 800a290:	b006      	add	sp, #24
 800a292:	bd80      	pop	{r7, pc}

0800a294 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b08e      	sub	sp, #56	; 0x38
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a29c:	f3ef 8310 	mrs	r3, PRIMASK
 800a2a0:	617b      	str	r3, [r7, #20]
  return(result);
 800a2a2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2a4:	637b      	str	r3, [r7, #52]	; 0x34
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2aa:	69bb      	ldr	r3, [r7, #24]
 800a2ac:	f383 8810 	msr	PRIMASK, r3
}
 800a2b0:	46c0      	nop			; (mov r8, r8)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	681a      	ldr	r2, [r3, #0]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	4926      	ldr	r1, [pc, #152]	; (800a358 <UART_EndRxTransfer+0xc4>)
 800a2be:	400a      	ands	r2, r1
 800a2c0:	601a      	str	r2, [r3, #0]
 800a2c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2c6:	69fb      	ldr	r3, [r7, #28]
 800a2c8:	f383 8810 	msr	PRIMASK, r3
}
 800a2cc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a2ce:	f3ef 8310 	mrs	r3, PRIMASK
 800a2d2:	623b      	str	r3, [r7, #32]
  return(result);
 800a2d4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2d6:	633b      	str	r3, [r7, #48]	; 0x30
 800a2d8:	2301      	movs	r3, #1
 800a2da:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2de:	f383 8810 	msr	PRIMASK, r3
}
 800a2e2:	46c0      	nop			; (mov r8, r8)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	689a      	ldr	r2, [r3, #8]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	2101      	movs	r1, #1
 800a2f0:	438a      	bics	r2, r1
 800a2f2:	609a      	str	r2, [r3, #8]
 800a2f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2f6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2fa:	f383 8810 	msr	PRIMASK, r3
}
 800a2fe:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a304:	2b01      	cmp	r3, #1
 800a306:	d118      	bne.n	800a33a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a308:	f3ef 8310 	mrs	r3, PRIMASK
 800a30c:	60bb      	str	r3, [r7, #8]
  return(result);
 800a30e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a310:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a312:	2301      	movs	r3, #1
 800a314:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f383 8810 	msr	PRIMASK, r3
}
 800a31c:	46c0      	nop			; (mov r8, r8)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	681a      	ldr	r2, [r3, #0]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	2110      	movs	r1, #16
 800a32a:	438a      	bics	r2, r1
 800a32c:	601a      	str	r2, [r3, #0]
 800a32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a330:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	f383 8810 	msr	PRIMASK, r3
}
 800a338:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2280      	movs	r2, #128	; 0x80
 800a33e:	2120      	movs	r1, #32
 800a340:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2200      	movs	r2, #0
 800a346:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2200      	movs	r2, #0
 800a34c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800a34e:	46c0      	nop			; (mov r8, r8)
 800a350:	46bd      	mov	sp, r7
 800a352:	b00e      	add	sp, #56	; 0x38
 800a354:	bd80      	pop	{r7, pc}
 800a356:	46c0      	nop			; (mov r8, r8)
 800a358:	fffffedf 	.word	0xfffffedf

0800a35c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b094      	sub	sp, #80	; 0x50
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a368:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2220      	movs	r2, #32
 800a372:	4013      	ands	r3, r2
 800a374:	d16f      	bne.n	800a456 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800a376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a378:	225a      	movs	r2, #90	; 0x5a
 800a37a:	2100      	movs	r1, #0
 800a37c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a37e:	f3ef 8310 	mrs	r3, PRIMASK
 800a382:	61bb      	str	r3, [r7, #24]
  return(result);
 800a384:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a386:	64bb      	str	r3, [r7, #72]	; 0x48
 800a388:	2301      	movs	r3, #1
 800a38a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a38c:	69fb      	ldr	r3, [r7, #28]
 800a38e:	f383 8810 	msr	PRIMASK, r3
}
 800a392:	46c0      	nop			; (mov r8, r8)
 800a394:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	681a      	ldr	r2, [r3, #0]
 800a39a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	493a      	ldr	r1, [pc, #232]	; (800a488 <UART_DMAReceiveCplt+0x12c>)
 800a3a0:	400a      	ands	r2, r1
 800a3a2:	601a      	str	r2, [r3, #0]
 800a3a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3a6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3a8:	6a3b      	ldr	r3, [r7, #32]
 800a3aa:	f383 8810 	msr	PRIMASK, r3
}
 800a3ae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3b0:	f3ef 8310 	mrs	r3, PRIMASK
 800a3b4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800a3b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3b8:	647b      	str	r3, [r7, #68]	; 0x44
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c0:	f383 8810 	msr	PRIMASK, r3
}
 800a3c4:	46c0      	nop			; (mov r8, r8)
 800a3c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	689a      	ldr	r2, [r3, #8]
 800a3cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	2101      	movs	r1, #1
 800a3d2:	438a      	bics	r2, r1
 800a3d4:	609a      	str	r2, [r3, #8]
 800a3d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a3d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3dc:	f383 8810 	msr	PRIMASK, r3
}
 800a3e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3e2:	f3ef 8310 	mrs	r3, PRIMASK
 800a3e6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800a3e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3ea:	643b      	str	r3, [r7, #64]	; 0x40
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3f2:	f383 8810 	msr	PRIMASK, r3
}
 800a3f6:	46c0      	nop			; (mov r8, r8)
 800a3f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	689a      	ldr	r2, [r3, #8]
 800a3fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	2140      	movs	r1, #64	; 0x40
 800a404:	438a      	bics	r2, r1
 800a406:	609a      	str	r2, [r3, #8]
 800a408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a40a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a40c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a40e:	f383 8810 	msr	PRIMASK, r3
}
 800a412:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a414:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a416:	2280      	movs	r2, #128	; 0x80
 800a418:	2120      	movs	r1, #32
 800a41a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a41c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a41e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a420:	2b01      	cmp	r3, #1
 800a422:	d118      	bne.n	800a456 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a424:	f3ef 8310 	mrs	r3, PRIMASK
 800a428:	60fb      	str	r3, [r7, #12]
  return(result);
 800a42a:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a42c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a42e:	2301      	movs	r3, #1
 800a430:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	f383 8810 	msr	PRIMASK, r3
}
 800a438:	46c0      	nop			; (mov r8, r8)
 800a43a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	681a      	ldr	r2, [r3, #0]
 800a440:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	2110      	movs	r1, #16
 800a446:	438a      	bics	r2, r1
 800a448:	601a      	str	r2, [r3, #0]
 800a44a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a44c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	f383 8810 	msr	PRIMASK, r3
}
 800a454:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a456:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a458:	2200      	movs	r2, #0
 800a45a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a45c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a45e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a460:	2b01      	cmp	r3, #1
 800a462:	d108      	bne.n	800a476 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a464:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a466:	2258      	movs	r2, #88	; 0x58
 800a468:	5a9a      	ldrh	r2, [r3, r2]
 800a46a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a46c:	0011      	movs	r1, r2
 800a46e:	0018      	movs	r0, r3
 800a470:	f7ff f9dc 	bl	800982c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a474:	e003      	b.n	800a47e <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800a476:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a478:	0018      	movs	r0, r3
 800a47a:	f7ff f9bf 	bl	80097fc <HAL_UART_RxCpltCallback>
}
 800a47e:	46c0      	nop			; (mov r8, r8)
 800a480:	46bd      	mov	sp, r7
 800a482:	b014      	add	sp, #80	; 0x50
 800a484:	bd80      	pop	{r7, pc}
 800a486:	46c0      	nop			; (mov r8, r8)
 800a488:	fffffeff 	.word	0xfffffeff

0800a48c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b084      	sub	sp, #16
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a498:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	2201      	movs	r2, #1
 800a49e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	d10a      	bne.n	800a4be <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	2258      	movs	r2, #88	; 0x58
 800a4ac:	5a9b      	ldrh	r3, [r3, r2]
 800a4ae:	085b      	lsrs	r3, r3, #1
 800a4b0:	b29a      	uxth	r2, r3
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	0011      	movs	r1, r2
 800a4b6:	0018      	movs	r0, r3
 800a4b8:	f7ff f9b8 	bl	800982c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a4bc:	e003      	b.n	800a4c6 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	0018      	movs	r0, r3
 800a4c2:	f7ff f9a3 	bl	800980c <HAL_UART_RxHalfCpltCallback>
}
 800a4c6:	46c0      	nop			; (mov r8, r8)
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	b004      	add	sp, #16
 800a4cc:	bd80      	pop	{r7, pc}

0800a4ce <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	b086      	sub	sp, #24
 800a4d2:	af00      	add	r7, sp, #0
 800a4d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4da:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a4e0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	2280      	movs	r2, #128	; 0x80
 800a4e6:	589b      	ldr	r3, [r3, r2]
 800a4e8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	2280      	movs	r2, #128	; 0x80
 800a4f2:	4013      	ands	r3, r2
 800a4f4:	2b80      	cmp	r3, #128	; 0x80
 800a4f6:	d10a      	bne.n	800a50e <UART_DMAError+0x40>
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	2b21      	cmp	r3, #33	; 0x21
 800a4fc:	d107      	bne.n	800a50e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	2252      	movs	r2, #82	; 0x52
 800a502:	2100      	movs	r1, #0
 800a504:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	0018      	movs	r0, r3
 800a50a:	f7ff fe9f 	bl	800a24c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a50e:	697b      	ldr	r3, [r7, #20]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	689b      	ldr	r3, [r3, #8]
 800a514:	2240      	movs	r2, #64	; 0x40
 800a516:	4013      	ands	r3, r2
 800a518:	2b40      	cmp	r3, #64	; 0x40
 800a51a:	d10a      	bne.n	800a532 <UART_DMAError+0x64>
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2b22      	cmp	r3, #34	; 0x22
 800a520:	d107      	bne.n	800a532 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	225a      	movs	r2, #90	; 0x5a
 800a526:	2100      	movs	r1, #0
 800a528:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	0018      	movs	r0, r3
 800a52e:	f7ff feb1 	bl	800a294 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	2284      	movs	r2, #132	; 0x84
 800a536:	589b      	ldr	r3, [r3, r2]
 800a538:	2210      	movs	r2, #16
 800a53a:	431a      	orrs	r2, r3
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	2184      	movs	r1, #132	; 0x84
 800a540:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	0018      	movs	r0, r3
 800a546:	f7ff f969 	bl	800981c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a54a:	46c0      	nop			; (mov r8, r8)
 800a54c:	46bd      	mov	sp, r7
 800a54e:	b006      	add	sp, #24
 800a550:	bd80      	pop	{r7, pc}
	...

0800a554 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a558:	4a06      	ldr	r2, [pc, #24]	; (800a574 <MX_FATFS_Init+0x20>)
 800a55a:	4b07      	ldr	r3, [pc, #28]	; (800a578 <MX_FATFS_Init+0x24>)
 800a55c:	0011      	movs	r1, r2
 800a55e:	0018      	movs	r0, r3
 800a560:	f003 f982 	bl	800d868 <FATFS_LinkDriver>
 800a564:	0003      	movs	r3, r0
 800a566:	001a      	movs	r2, r3
 800a568:	4b04      	ldr	r3, [pc, #16]	; (800a57c <MX_FATFS_Init+0x28>)
 800a56a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a56c:	46c0      	nop			; (mov r8, r8)
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}
 800a572:	46c0      	nop			; (mov r8, r8)
 800a574:	200044a0 	.word	0x200044a0
 800a578:	20000044 	.word	0x20000044
 800a57c:	2000449c 	.word	0x2000449c

0800a580 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a584:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a586:	0018      	movs	r0, r3
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b082      	sub	sp, #8
 800a590:	af00      	add	r7, sp, #0
 800a592:	0002      	movs	r2, r0
 800a594:	1dfb      	adds	r3, r7, #7
 800a596:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
  return SD_disk_initialize(pdrv);
 800a598:	1dfb      	adds	r3, r7, #7
 800a59a:	781b      	ldrb	r3, [r3, #0]
 800a59c:	0018      	movs	r0, r3
 800a59e:	f7f8 fe37 	bl	8003210 <SD_disk_initialize>
 800a5a2:	0003      	movs	r3, r0
  /* USER CODE END INIT */
}
 800a5a4:	0018      	movs	r0, r3
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	b002      	add	sp, #8
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b082      	sub	sp, #8
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	0002      	movs	r2, r0
 800a5b4:	1dfb      	adds	r3, r7, #7
 800a5b6:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
  return SD_disk_status(pdrv);
 800a5b8:	1dfb      	adds	r3, r7, #7
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	0018      	movs	r0, r3
 800a5be:	f7f8 ff31 	bl	8003424 <SD_disk_status>
 800a5c2:	0003      	movs	r3, r0
  /* USER CODE END STATUS */
}
 800a5c4:	0018      	movs	r0, r3
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	b002      	add	sp, #8
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a5cc:	b5b0      	push	{r4, r5, r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	60b9      	str	r1, [r7, #8]
 800a5d4:	607a      	str	r2, [r7, #4]
 800a5d6:	603b      	str	r3, [r7, #0]
 800a5d8:	250f      	movs	r5, #15
 800a5da:	197b      	adds	r3, r7, r5
 800a5dc:	1c02      	adds	r2, r0, #0
 800a5de:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
  return SD_disk_read(pdrv, buff, sector, count);
 800a5e0:	683c      	ldr	r4, [r7, #0]
 800a5e2:	687a      	ldr	r2, [r7, #4]
 800a5e4:	68b9      	ldr	r1, [r7, #8]
 800a5e6:	197b      	adds	r3, r7, r5
 800a5e8:	7818      	ldrb	r0, [r3, #0]
 800a5ea:	0023      	movs	r3, r4
 800a5ec:	f7f8 ff30 	bl	8003450 <SD_disk_read>
 800a5f0:	0003      	movs	r3, r0
  /* USER CODE END READ */
}
 800a5f2:	0018      	movs	r0, r3
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	b004      	add	sp, #16
 800a5f8:	bdb0      	pop	{r4, r5, r7, pc}

0800a5fa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a5fa:	b5b0      	push	{r4, r5, r7, lr}
 800a5fc:	b084      	sub	sp, #16
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	60b9      	str	r1, [r7, #8]
 800a602:	607a      	str	r2, [r7, #4]
 800a604:	603b      	str	r3, [r7, #0]
 800a606:	250f      	movs	r5, #15
 800a608:	197b      	adds	r3, r7, r5
 800a60a:	1c02      	adds	r2, r0, #0
 800a60c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
  return SD_disk_write(pdrv, buff, sector, count);
 800a60e:	683c      	ldr	r4, [r7, #0]
 800a610:	687a      	ldr	r2, [r7, #4]
 800a612:	68b9      	ldr	r1, [r7, #8]
 800a614:	197b      	adds	r3, r7, r5
 800a616:	7818      	ldrb	r0, [r3, #0]
 800a618:	0023      	movs	r3, r4
 800a61a:	f7f8 ff89 	bl	8003530 <SD_disk_write>
 800a61e:	0003      	movs	r3, r0
  /* USER CODE END WRITE */
}
 800a620:	0018      	movs	r0, r3
 800a622:	46bd      	mov	sp, r7
 800a624:	b004      	add	sp, #16
 800a626:	bdb0      	pop	{r4, r5, r7, pc}

0800a628 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	603a      	str	r2, [r7, #0]
 800a630:	1dfb      	adds	r3, r7, #7
 800a632:	1c02      	adds	r2, r0, #0
 800a634:	701a      	strb	r2, [r3, #0]
 800a636:	1dbb      	adds	r3, r7, #6
 800a638:	1c0a      	adds	r2, r1, #0
 800a63a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
  return SD_disk_ioctl(pdrv, cmd, buff);
 800a63c:	683a      	ldr	r2, [r7, #0]
 800a63e:	1dbb      	adds	r3, r7, #6
 800a640:	7819      	ldrb	r1, [r3, #0]
 800a642:	1dfb      	adds	r3, r7, #7
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	0018      	movs	r0, r3
 800a648:	f7f8 fffa 	bl	8003640 <SD_disk_ioctl>
 800a64c:	0003      	movs	r3, r0
  /* USER CODE END IOCTL */
}
 800a64e:	0018      	movs	r0, r3
 800a650:	46bd      	mov	sp, r7
 800a652:	b002      	add	sp, #8
 800a654:	bd80      	pop	{r7, pc}
	...

0800a658 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a658:	b5b0      	push	{r4, r5, r7, lr}
 800a65a:	b084      	sub	sp, #16
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	0002      	movs	r2, r0
 800a660:	1dfb      	adds	r3, r7, #7
 800a662:	701a      	strb	r2, [r3, #0]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a664:	1dfb      	adds	r3, r7, #7
 800a666:	781b      	ldrb	r3, [r3, #0]
 800a668:	4a0b      	ldr	r2, [pc, #44]	; (800a698 <disk_status+0x40>)
 800a66a:	009b      	lsls	r3, r3, #2
 800a66c:	18d3      	adds	r3, r2, r3
 800a66e:	3304      	adds	r3, #4
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	685b      	ldr	r3, [r3, #4]
 800a674:	1dfa      	adds	r2, r7, #7
 800a676:	7812      	ldrb	r2, [r2, #0]
 800a678:	4907      	ldr	r1, [pc, #28]	; (800a698 <disk_status+0x40>)
 800a67a:	188a      	adds	r2, r1, r2
 800a67c:	7a12      	ldrb	r2, [r2, #8]
 800a67e:	250f      	movs	r5, #15
 800a680:	197c      	adds	r4, r7, r5
 800a682:	0010      	movs	r0, r2
 800a684:	4798      	blx	r3
 800a686:	0003      	movs	r3, r0
 800a688:	7023      	strb	r3, [r4, #0]
  return stat;
 800a68a:	197b      	adds	r3, r7, r5
 800a68c:	781b      	ldrb	r3, [r3, #0]
}
 800a68e:	0018      	movs	r0, r3
 800a690:	46bd      	mov	sp, r7
 800a692:	b004      	add	sp, #16
 800a694:	bdb0      	pop	{r4, r5, r7, pc}
 800a696:	46c0      	nop			; (mov r8, r8)
 800a698:	200046cc 	.word	0x200046cc

0800a69c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a69c:	b590      	push	{r4, r7, lr}
 800a69e:	b085      	sub	sp, #20
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	0002      	movs	r2, r0
 800a6a4:	1dfb      	adds	r3, r7, #7
 800a6a6:	701a      	strb	r2, [r3, #0]
  DSTATUS stat = RES_OK;
 800a6a8:	200f      	movs	r0, #15
 800a6aa:	183b      	adds	r3, r7, r0
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	701a      	strb	r2, [r3, #0]

  if(disk.is_initialized[pdrv] == 0)
 800a6b0:	1dfb      	adds	r3, r7, #7
 800a6b2:	781b      	ldrb	r3, [r3, #0]
 800a6b4:	4a10      	ldr	r2, [pc, #64]	; (800a6f8 <disk_initialize+0x5c>)
 800a6b6:	5cd3      	ldrb	r3, [r2, r3]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d116      	bne.n	800a6ea <disk_initialize+0x4e>
  {
    disk.is_initialized[pdrv] = 1;
 800a6bc:	1dfb      	adds	r3, r7, #7
 800a6be:	781b      	ldrb	r3, [r3, #0]
 800a6c0:	4a0d      	ldr	r2, [pc, #52]	; (800a6f8 <disk_initialize+0x5c>)
 800a6c2:	2101      	movs	r1, #1
 800a6c4:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a6c6:	1dfb      	adds	r3, r7, #7
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	4a0b      	ldr	r2, [pc, #44]	; (800a6f8 <disk_initialize+0x5c>)
 800a6cc:	009b      	lsls	r3, r3, #2
 800a6ce:	18d3      	adds	r3, r2, r3
 800a6d0:	3304      	adds	r3, #4
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	1dfa      	adds	r2, r7, #7
 800a6d8:	7812      	ldrb	r2, [r2, #0]
 800a6da:	4907      	ldr	r1, [pc, #28]	; (800a6f8 <disk_initialize+0x5c>)
 800a6dc:	188a      	adds	r2, r1, r2
 800a6de:	7a12      	ldrb	r2, [r2, #8]
 800a6e0:	183c      	adds	r4, r7, r0
 800a6e2:	0010      	movs	r0, r2
 800a6e4:	4798      	blx	r3
 800a6e6:	0003      	movs	r3, r0
 800a6e8:	7023      	strb	r3, [r4, #0]
  }
  return stat;
 800a6ea:	230f      	movs	r3, #15
 800a6ec:	18fb      	adds	r3, r7, r3
 800a6ee:	781b      	ldrb	r3, [r3, #0]
}
 800a6f0:	0018      	movs	r0, r3
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	b005      	add	sp, #20
 800a6f6:	bd90      	pop	{r4, r7, pc}
 800a6f8:	200046cc 	.word	0x200046cc

0800a6fc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a6fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6fe:	b087      	sub	sp, #28
 800a700:	af00      	add	r7, sp, #0
 800a702:	60b9      	str	r1, [r7, #8]
 800a704:	607a      	str	r2, [r7, #4]
 800a706:	603b      	str	r3, [r7, #0]
 800a708:	210f      	movs	r1, #15
 800a70a:	187b      	adds	r3, r7, r1
 800a70c:	1c02      	adds	r2, r0, #0
 800a70e:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a710:	187b      	adds	r3, r7, r1
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	4a0c      	ldr	r2, [pc, #48]	; (800a748 <disk_read+0x4c>)
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	18d3      	adds	r3, r2, r3
 800a71a:	3304      	adds	r3, #4
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	689d      	ldr	r5, [r3, #8]
 800a720:	187b      	adds	r3, r7, r1
 800a722:	781b      	ldrb	r3, [r3, #0]
 800a724:	4a08      	ldr	r2, [pc, #32]	; (800a748 <disk_read+0x4c>)
 800a726:	18d3      	adds	r3, r2, r3
 800a728:	7a18      	ldrb	r0, [r3, #8]
 800a72a:	2617      	movs	r6, #23
 800a72c:	19bc      	adds	r4, r7, r6
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	68b9      	ldr	r1, [r7, #8]
 800a734:	47a8      	blx	r5
 800a736:	0003      	movs	r3, r0
 800a738:	7023      	strb	r3, [r4, #0]
  return res;
 800a73a:	19bb      	adds	r3, r7, r6
 800a73c:	781b      	ldrb	r3, [r3, #0]
}
 800a73e:	0018      	movs	r0, r3
 800a740:	46bd      	mov	sp, r7
 800a742:	b007      	add	sp, #28
 800a744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a746:	46c0      	nop			; (mov r8, r8)
 800a748:	200046cc 	.word	0x200046cc

0800a74c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a74c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a74e:	b087      	sub	sp, #28
 800a750:	af00      	add	r7, sp, #0
 800a752:	60b9      	str	r1, [r7, #8]
 800a754:	607a      	str	r2, [r7, #4]
 800a756:	603b      	str	r3, [r7, #0]
 800a758:	210f      	movs	r1, #15
 800a75a:	187b      	adds	r3, r7, r1
 800a75c:	1c02      	adds	r2, r0, #0
 800a75e:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a760:	187b      	adds	r3, r7, r1
 800a762:	781b      	ldrb	r3, [r3, #0]
 800a764:	4a0c      	ldr	r2, [pc, #48]	; (800a798 <disk_write+0x4c>)
 800a766:	009b      	lsls	r3, r3, #2
 800a768:	18d3      	adds	r3, r2, r3
 800a76a:	3304      	adds	r3, #4
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	68dd      	ldr	r5, [r3, #12]
 800a770:	187b      	adds	r3, r7, r1
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	4a08      	ldr	r2, [pc, #32]	; (800a798 <disk_write+0x4c>)
 800a776:	18d3      	adds	r3, r2, r3
 800a778:	7a18      	ldrb	r0, [r3, #8]
 800a77a:	2617      	movs	r6, #23
 800a77c:	19bc      	adds	r4, r7, r6
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	68b9      	ldr	r1, [r7, #8]
 800a784:	47a8      	blx	r5
 800a786:	0003      	movs	r3, r0
 800a788:	7023      	strb	r3, [r4, #0]
  return res;
 800a78a:	19bb      	adds	r3, r7, r6
 800a78c:	781b      	ldrb	r3, [r3, #0]
}
 800a78e:	0018      	movs	r0, r3
 800a790:	46bd      	mov	sp, r7
 800a792:	b007      	add	sp, #28
 800a794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a796:	46c0      	nop			; (mov r8, r8)
 800a798:	200046cc 	.word	0x200046cc

0800a79c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a79c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a79e:	b085      	sub	sp, #20
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	603a      	str	r2, [r7, #0]
 800a7a4:	1dfb      	adds	r3, r7, #7
 800a7a6:	1c02      	adds	r2, r0, #0
 800a7a8:	701a      	strb	r2, [r3, #0]
 800a7aa:	1dbb      	adds	r3, r7, #6
 800a7ac:	1c0a      	adds	r2, r1, #0
 800a7ae:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a7b0:	1dfb      	adds	r3, r7, #7
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	4a0c      	ldr	r2, [pc, #48]	; (800a7e8 <disk_ioctl+0x4c>)
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	18d3      	adds	r3, r2, r3
 800a7ba:	3304      	adds	r3, #4
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	691b      	ldr	r3, [r3, #16]
 800a7c0:	1dfa      	adds	r2, r7, #7
 800a7c2:	7812      	ldrb	r2, [r2, #0]
 800a7c4:	4908      	ldr	r1, [pc, #32]	; (800a7e8 <disk_ioctl+0x4c>)
 800a7c6:	188a      	adds	r2, r1, r2
 800a7c8:	7a10      	ldrb	r0, [r2, #8]
 800a7ca:	260f      	movs	r6, #15
 800a7cc:	19bc      	adds	r4, r7, r6
 800a7ce:	683d      	ldr	r5, [r7, #0]
 800a7d0:	1dba      	adds	r2, r7, #6
 800a7d2:	7811      	ldrb	r1, [r2, #0]
 800a7d4:	002a      	movs	r2, r5
 800a7d6:	4798      	blx	r3
 800a7d8:	0003      	movs	r3, r0
 800a7da:	7023      	strb	r3, [r4, #0]
  return res;
 800a7dc:	19bb      	adds	r3, r7, r6
 800a7de:	781b      	ldrb	r3, [r3, #0]
}
 800a7e0:	0018      	movs	r0, r3
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	b005      	add	sp, #20
 800a7e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7e8:	200046cc 	.word	0x200046cc

0800a7ec <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b084      	sub	sp, #16
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	781a      	ldrb	r2, [r3, #0]
 800a7fa:	210e      	movs	r1, #14
 800a7fc:	187b      	adds	r3, r7, r1
 800a7fe:	801a      	strh	r2, [r3, #0]
	rv = rv << 8 | ptr[0];
 800a800:	187b      	adds	r3, r7, r1
 800a802:	881b      	ldrh	r3, [r3, #0]
 800a804:	021b      	lsls	r3, r3, #8
 800a806:	b21a      	sxth	r2, r3
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	781b      	ldrb	r3, [r3, #0]
 800a80c:	b21b      	sxth	r3, r3
 800a80e:	4313      	orrs	r3, r2
 800a810:	b21a      	sxth	r2, r3
 800a812:	187b      	adds	r3, r7, r1
 800a814:	801a      	strh	r2, [r3, #0]
	return rv;
 800a816:	187b      	adds	r3, r7, r1
 800a818:	881b      	ldrh	r3, [r3, #0]
}
 800a81a:	0018      	movs	r0, r3
 800a81c:	46bd      	mov	sp, r7
 800a81e:	b004      	add	sp, #16
 800a820:	bd80      	pop	{r7, pc}

0800a822 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a822:	b580      	push	{r7, lr}
 800a824:	b084      	sub	sp, #16
 800a826:	af00      	add	r7, sp, #0
 800a828:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	3303      	adds	r3, #3
 800a82e:	781b      	ldrb	r3, [r3, #0]
 800a830:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	021b      	lsls	r3, r3, #8
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	3202      	adds	r2, #2
 800a83a:	7812      	ldrb	r2, [r2, #0]
 800a83c:	4313      	orrs	r3, r2
 800a83e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	021b      	lsls	r3, r3, #8
 800a844:	687a      	ldr	r2, [r7, #4]
 800a846:	3201      	adds	r2, #1
 800a848:	7812      	ldrb	r2, [r2, #0]
 800a84a:	4313      	orrs	r3, r2
 800a84c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	021b      	lsls	r3, r3, #8
 800a852:	687a      	ldr	r2, [r7, #4]
 800a854:	7812      	ldrb	r2, [r2, #0]
 800a856:	4313      	orrs	r3, r2
 800a858:	60fb      	str	r3, [r7, #12]
	return rv;
 800a85a:	68fb      	ldr	r3, [r7, #12]
}
 800a85c:	0018      	movs	r0, r3
 800a85e:	46bd      	mov	sp, r7
 800a860:	b004      	add	sp, #16
 800a862:	bd80      	pop	{r7, pc}

0800a864 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	000a      	movs	r2, r1
 800a86e:	1cbb      	adds	r3, r7, #2
 800a870:	801a      	strh	r2, [r3, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	1c5a      	adds	r2, r3, #1
 800a876:	607a      	str	r2, [r7, #4]
 800a878:	1cba      	adds	r2, r7, #2
 800a87a:	8812      	ldrh	r2, [r2, #0]
 800a87c:	b2d2      	uxtb	r2, r2
 800a87e:	701a      	strb	r2, [r3, #0]
 800a880:	1cbb      	adds	r3, r7, #2
 800a882:	1cba      	adds	r2, r7, #2
 800a884:	8812      	ldrh	r2, [r2, #0]
 800a886:	0a12      	lsrs	r2, r2, #8
 800a888:	801a      	strh	r2, [r3, #0]
	*ptr++ = (BYTE)val;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	1c5a      	adds	r2, r3, #1
 800a88e:	607a      	str	r2, [r7, #4]
 800a890:	1cba      	adds	r2, r7, #2
 800a892:	8812      	ldrh	r2, [r2, #0]
 800a894:	b2d2      	uxtb	r2, r2
 800a896:	701a      	strb	r2, [r3, #0]
}
 800a898:	46c0      	nop			; (mov r8, r8)
 800a89a:	46bd      	mov	sp, r7
 800a89c:	b002      	add	sp, #8
 800a89e:	bd80      	pop	{r7, pc}

0800a8a0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	1c5a      	adds	r2, r3, #1
 800a8ae:	607a      	str	r2, [r7, #4]
 800a8b0:	683a      	ldr	r2, [r7, #0]
 800a8b2:	b2d2      	uxtb	r2, r2
 800a8b4:	701a      	strb	r2, [r3, #0]
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	0a1b      	lsrs	r3, r3, #8
 800a8ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	1c5a      	adds	r2, r3, #1
 800a8c0:	607a      	str	r2, [r7, #4]
 800a8c2:	683a      	ldr	r2, [r7, #0]
 800a8c4:	b2d2      	uxtb	r2, r2
 800a8c6:	701a      	strb	r2, [r3, #0]
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	0a1b      	lsrs	r3, r3, #8
 800a8cc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	1c5a      	adds	r2, r3, #1
 800a8d2:	607a      	str	r2, [r7, #4]
 800a8d4:	683a      	ldr	r2, [r7, #0]
 800a8d6:	b2d2      	uxtb	r2, r2
 800a8d8:	701a      	strb	r2, [r3, #0]
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	0a1b      	lsrs	r3, r3, #8
 800a8de:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	1c5a      	adds	r2, r3, #1
 800a8e4:	607a      	str	r2, [r7, #4]
 800a8e6:	683a      	ldr	r2, [r7, #0]
 800a8e8:	b2d2      	uxtb	r2, r2
 800a8ea:	701a      	strb	r2, [r3, #0]
}
 800a8ec:	46c0      	nop			; (mov r8, r8)
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	b002      	add	sp, #8
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b086      	sub	sp, #24
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	60f8      	str	r0, [r7, #12]
 800a8fc:	60b9      	str	r1, [r7, #8]
 800a8fe:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d00d      	beq.n	800a92a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a90e:	693a      	ldr	r2, [r7, #16]
 800a910:	1c53      	adds	r3, r2, #1
 800a912:	613b      	str	r3, [r7, #16]
 800a914:	697b      	ldr	r3, [r7, #20]
 800a916:	1c59      	adds	r1, r3, #1
 800a918:	6179      	str	r1, [r7, #20]
 800a91a:	7812      	ldrb	r2, [r2, #0]
 800a91c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	3b01      	subs	r3, #1
 800a922:	607b      	str	r3, [r7, #4]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d1f1      	bne.n	800a90e <mem_cpy+0x1a>
	}
}
 800a92a:	46c0      	nop			; (mov r8, r8)
 800a92c:	46bd      	mov	sp, r7
 800a92e:	b006      	add	sp, #24
 800a930:	bd80      	pop	{r7, pc}

0800a932 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a932:	b580      	push	{r7, lr}
 800a934:	b086      	sub	sp, #24
 800a936:	af00      	add	r7, sp, #0
 800a938:	60f8      	str	r0, [r7, #12]
 800a93a:	60b9      	str	r1, [r7, #8]
 800a93c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a942:	697b      	ldr	r3, [r7, #20]
 800a944:	1c5a      	adds	r2, r3, #1
 800a946:	617a      	str	r2, [r7, #20]
 800a948:	68ba      	ldr	r2, [r7, #8]
 800a94a:	b2d2      	uxtb	r2, r2
 800a94c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	3b01      	subs	r3, #1
 800a952:	607b      	str	r3, [r7, #4]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d1f3      	bne.n	800a942 <mem_set+0x10>
}
 800a95a:	46c0      	nop			; (mov r8, r8)
 800a95c:	46c0      	nop			; (mov r8, r8)
 800a95e:	46bd      	mov	sp, r7
 800a960:	b006      	add	sp, #24
 800a962:	bd80      	pop	{r7, pc}

0800a964 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a964:	b580      	push	{r7, lr}
 800a966:	b088      	sub	sp, #32
 800a968:	af00      	add	r7, sp, #0
 800a96a:	60f8      	str	r0, [r7, #12]
 800a96c:	60b9      	str	r1, [r7, #8]
 800a96e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	61fb      	str	r3, [r7, #28]
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a978:	2300      	movs	r3, #0
 800a97a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a97c:	69fb      	ldr	r3, [r7, #28]
 800a97e:	1c5a      	adds	r2, r3, #1
 800a980:	61fa      	str	r2, [r7, #28]
 800a982:	781b      	ldrb	r3, [r3, #0]
 800a984:	0019      	movs	r1, r3
 800a986:	69bb      	ldr	r3, [r7, #24]
 800a988:	1c5a      	adds	r2, r3, #1
 800a98a:	61ba      	str	r2, [r7, #24]
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	1acb      	subs	r3, r1, r3
 800a990:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	3b01      	subs	r3, #1
 800a996:	607b      	str	r3, [r7, #4]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d002      	beq.n	800a9a4 <mem_cmp+0x40>
 800a99e:	697b      	ldr	r3, [r7, #20]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d0eb      	beq.n	800a97c <mem_cmp+0x18>

	return r;
 800a9a4:	697b      	ldr	r3, [r7, #20]
}
 800a9a6:	0018      	movs	r0, r3
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	b008      	add	sp, #32
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b082      	sub	sp, #8
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	6078      	str	r0, [r7, #4]
 800a9b6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a9b8:	e002      	b.n	800a9c0 <chk_chr+0x12>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	3301      	adds	r3, #1
 800a9be:	607b      	str	r3, [r7, #4]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d005      	beq.n	800a9d4 <chk_chr+0x26>
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	781b      	ldrb	r3, [r3, #0]
 800a9cc:	001a      	movs	r2, r3
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d1f2      	bne.n	800a9ba <chk_chr+0xc>
	return *str;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	781b      	ldrb	r3, [r3, #0]
}
 800a9d8:	0018      	movs	r0, r3
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	b002      	add	sp, #8
 800a9de:	bd80      	pop	{r7, pc}

0800a9e0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b084      	sub	sp, #16
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
 800a9e8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	60bb      	str	r3, [r7, #8]
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	60fb      	str	r3, [r7, #12]
 800a9f2:	e027      	b.n	800aa44 <chk_lock+0x64>
		if (Files[i].fs) {	/* Existing entry */
 800a9f4:	4b25      	ldr	r3, [pc, #148]	; (800aa8c <chk_lock+0xac>)
 800a9f6:	68fa      	ldr	r2, [r7, #12]
 800a9f8:	0112      	lsls	r2, r2, #4
 800a9fa:	58d3      	ldr	r3, [r2, r3]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d01c      	beq.n	800aa3a <chk_lock+0x5a>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800aa00:	4b22      	ldr	r3, [pc, #136]	; (800aa8c <chk_lock+0xac>)
 800aa02:	68fa      	ldr	r2, [r7, #12]
 800aa04:	0112      	lsls	r2, r2, #4
 800aa06:	58d2      	ldr	r2, [r2, r3]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	d116      	bne.n	800aa3e <chk_lock+0x5e>
				Files[i].clu == dp->obj.sclust &&
 800aa10:	4a1e      	ldr	r2, [pc, #120]	; (800aa8c <chk_lock+0xac>)
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	011b      	lsls	r3, r3, #4
 800aa16:	18d3      	adds	r3, r2, r3
 800aa18:	3304      	adds	r3, #4
 800aa1a:	681a      	ldr	r2, [r3, #0]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d10c      	bne.n	800aa3e <chk_lock+0x5e>
				Files[i].ofs == dp->dptr) break;
 800aa24:	4a19      	ldr	r2, [pc, #100]	; (800aa8c <chk_lock+0xac>)
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	011b      	lsls	r3, r3, #4
 800aa2a:	18d3      	adds	r3, r2, r3
 800aa2c:	3308      	adds	r3, #8
 800aa2e:	681a      	ldr	r2, [r3, #0]
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800aa34:	429a      	cmp	r2, r3
 800aa36:	d102      	bne.n	800aa3e <chk_lock+0x5e>
				Files[i].ofs == dp->dptr) break;
 800aa38:	e007      	b.n	800aa4a <chk_lock+0x6a>
		} else {			/* Blank entry */
			be = 1;
 800aa3a:	2301      	movs	r3, #1
 800aa3c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	3301      	adds	r3, #1
 800aa42:	60fb      	str	r3, [r7, #12]
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	d9d4      	bls.n	800a9f4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2b02      	cmp	r3, #2
 800aa4e:	d109      	bne.n	800aa64 <chk_lock+0x84>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d102      	bne.n	800aa5c <chk_lock+0x7c>
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	2b02      	cmp	r3, #2
 800aa5a:	d101      	bne.n	800aa60 <chk_lock+0x80>
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	e011      	b.n	800aa84 <chk_lock+0xa4>
 800aa60:	2312      	movs	r3, #18
 800aa62:	e00f      	b.n	800aa84 <chk_lock+0xa4>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d109      	bne.n	800aa7e <chk_lock+0x9e>
 800aa6a:	4a08      	ldr	r2, [pc, #32]	; (800aa8c <chk_lock+0xac>)
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	011b      	lsls	r3, r3, #4
 800aa70:	18d3      	adds	r3, r2, r3
 800aa72:	330c      	adds	r3, #12
 800aa74:	881a      	ldrh	r2, [r3, #0]
 800aa76:	2380      	movs	r3, #128	; 0x80
 800aa78:	005b      	lsls	r3, r3, #1
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d101      	bne.n	800aa82 <chk_lock+0xa2>
 800aa7e:	2310      	movs	r3, #16
 800aa80:	e000      	b.n	800aa84 <chk_lock+0xa4>
 800aa82:	2300      	movs	r3, #0
}
 800aa84:	0018      	movs	r0, r3
 800aa86:	46bd      	mov	sp, r7
 800aa88:	b004      	add	sp, #16
 800aa8a:	bd80      	pop	{r7, pc}
 800aa8c:	200044ac 	.word	0x200044ac

0800aa90 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800aa96:	2300      	movs	r3, #0
 800aa98:	607b      	str	r3, [r7, #4]
 800aa9a:	e002      	b.n	800aaa2 <enq_lock+0x12>
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	3301      	adds	r3, #1
 800aaa0:	607b      	str	r3, [r7, #4]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d805      	bhi.n	800aab4 <enq_lock+0x24>
 800aaa8:	4b07      	ldr	r3, [pc, #28]	; (800aac8 <enq_lock+0x38>)
 800aaaa:	687a      	ldr	r2, [r7, #4]
 800aaac:	0112      	lsls	r2, r2, #4
 800aaae:	58d3      	ldr	r3, [r2, r3]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d1f3      	bne.n	800aa9c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	3b02      	subs	r3, #2
 800aab8:	1e5a      	subs	r2, r3, #1
 800aaba:	4193      	sbcs	r3, r2
 800aabc:	b2db      	uxtb	r3, r3
}
 800aabe:	0018      	movs	r0, r3
 800aac0:	46bd      	mov	sp, r7
 800aac2:	b002      	add	sp, #8
 800aac4:	bd80      	pop	{r7, pc}
 800aac6:	46c0      	nop			; (mov r8, r8)
 800aac8:	200044ac 	.word	0x200044ac

0800aacc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b084      	sub	sp, #16
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
 800aad4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800aad6:	2300      	movs	r3, #0
 800aad8:	60fb      	str	r3, [r7, #12]
 800aada:	e01e      	b.n	800ab1a <inc_lock+0x4e>
		if (Files[i].fs == dp->obj.fs &&
 800aadc:	4b3f      	ldr	r3, [pc, #252]	; (800abdc <inc_lock+0x110>)
 800aade:	68fa      	ldr	r2, [r7, #12]
 800aae0:	0112      	lsls	r2, r2, #4
 800aae2:	58d2      	ldr	r2, [r2, r3]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	429a      	cmp	r2, r3
 800aaea:	d113      	bne.n	800ab14 <inc_lock+0x48>
			Files[i].clu == dp->obj.sclust &&
 800aaec:	4a3b      	ldr	r2, [pc, #236]	; (800abdc <inc_lock+0x110>)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	011b      	lsls	r3, r3, #4
 800aaf2:	18d3      	adds	r3, r2, r3
 800aaf4:	3304      	adds	r3, #4
 800aaf6:	681a      	ldr	r2, [r3, #0]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d109      	bne.n	800ab14 <inc_lock+0x48>
			Files[i].ofs == dp->dptr) break;
 800ab00:	4a36      	ldr	r2, [pc, #216]	; (800abdc <inc_lock+0x110>)
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	011b      	lsls	r3, r3, #4
 800ab06:	18d3      	adds	r3, r2, r3
 800ab08:	3308      	adds	r3, #8
 800ab0a:	681a      	ldr	r2, [r3, #0]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ab10:	429a      	cmp	r2, r3
 800ab12:	d006      	beq.n	800ab22 <inc_lock+0x56>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	3301      	adds	r3, #1
 800ab18:	60fb      	str	r3, [r7, #12]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d9dd      	bls.n	800aadc <inc_lock+0x10>
 800ab20:	e000      	b.n	800ab24 <inc_lock+0x58>
			Files[i].ofs == dp->dptr) break;
 800ab22:	46c0      	nop			; (mov r8, r8)
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	2b02      	cmp	r3, #2
 800ab28:	d130      	bne.n	800ab8c <inc_lock+0xc0>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	60fb      	str	r3, [r7, #12]
 800ab2e:	e002      	b.n	800ab36 <inc_lock+0x6a>
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	3301      	adds	r3, #1
 800ab34:	60fb      	str	r3, [r7, #12]
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	d805      	bhi.n	800ab48 <inc_lock+0x7c>
 800ab3c:	4b27      	ldr	r3, [pc, #156]	; (800abdc <inc_lock+0x110>)
 800ab3e:	68fa      	ldr	r2, [r7, #12]
 800ab40:	0112      	lsls	r2, r2, #4
 800ab42:	58d3      	ldr	r3, [r2, r3]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d1f3      	bne.n	800ab30 <inc_lock+0x64>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	2b02      	cmp	r3, #2
 800ab4c:	d101      	bne.n	800ab52 <inc_lock+0x86>
 800ab4e:	2300      	movs	r3, #0
 800ab50:	e03f      	b.n	800abd2 <inc_lock+0x106>
		Files[i].fs = dp->obj.fs;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6819      	ldr	r1, [r3, #0]
 800ab56:	4b21      	ldr	r3, [pc, #132]	; (800abdc <inc_lock+0x110>)
 800ab58:	68fa      	ldr	r2, [r7, #12]
 800ab5a:	0112      	lsls	r2, r2, #4
 800ab5c:	50d1      	str	r1, [r2, r3]
		Files[i].clu = dp->obj.sclust;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	689a      	ldr	r2, [r3, #8]
 800ab62:	491e      	ldr	r1, [pc, #120]	; (800abdc <inc_lock+0x110>)
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	011b      	lsls	r3, r3, #4
 800ab68:	18cb      	adds	r3, r1, r3
 800ab6a:	3304      	adds	r3, #4
 800ab6c:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	695a      	ldr	r2, [r3, #20]
 800ab72:	491a      	ldr	r1, [pc, #104]	; (800abdc <inc_lock+0x110>)
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	011b      	lsls	r3, r3, #4
 800ab78:	18cb      	adds	r3, r1, r3
 800ab7a:	3308      	adds	r3, #8
 800ab7c:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ab7e:	4a17      	ldr	r2, [pc, #92]	; (800abdc <inc_lock+0x110>)
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	011b      	lsls	r3, r3, #4
 800ab84:	18d3      	adds	r3, r2, r3
 800ab86:	330c      	adds	r3, #12
 800ab88:	2200      	movs	r2, #0
 800ab8a:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d009      	beq.n	800aba6 <inc_lock+0xda>
 800ab92:	4a12      	ldr	r2, [pc, #72]	; (800abdc <inc_lock+0x110>)
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	011b      	lsls	r3, r3, #4
 800ab98:	18d3      	adds	r3, r2, r3
 800ab9a:	330c      	adds	r3, #12
 800ab9c:	881b      	ldrh	r3, [r3, #0]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d001      	beq.n	800aba6 <inc_lock+0xda>
 800aba2:	2300      	movs	r3, #0
 800aba4:	e015      	b.n	800abd2 <inc_lock+0x106>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d108      	bne.n	800abbe <inc_lock+0xf2>
 800abac:	4a0b      	ldr	r2, [pc, #44]	; (800abdc <inc_lock+0x110>)
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	011b      	lsls	r3, r3, #4
 800abb2:	18d3      	adds	r3, r2, r3
 800abb4:	330c      	adds	r3, #12
 800abb6:	881b      	ldrh	r3, [r3, #0]
 800abb8:	3301      	adds	r3, #1
 800abba:	b29b      	uxth	r3, r3
 800abbc:	e001      	b.n	800abc2 <inc_lock+0xf6>
 800abbe:	2380      	movs	r3, #128	; 0x80
 800abc0:	005b      	lsls	r3, r3, #1
 800abc2:	4906      	ldr	r1, [pc, #24]	; (800abdc <inc_lock+0x110>)
 800abc4:	68fa      	ldr	r2, [r7, #12]
 800abc6:	0112      	lsls	r2, r2, #4
 800abc8:	188a      	adds	r2, r1, r2
 800abca:	320c      	adds	r2, #12
 800abcc:	8013      	strh	r3, [r2, #0]

	return i + 1;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	3301      	adds	r3, #1
}
 800abd2:	0018      	movs	r0, r3
 800abd4:	46bd      	mov	sp, r7
 800abd6:	b004      	add	sp, #16
 800abd8:	bd80      	pop	{r7, pc}
 800abda:	46c0      	nop			; (mov r8, r8)
 800abdc:	200044ac 	.word	0x200044ac

0800abe0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	3b01      	subs	r3, #1
 800abec:	607b      	str	r3, [r7, #4]
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2b01      	cmp	r3, #1
 800abf2:	d832      	bhi.n	800ac5a <dec_lock+0x7a>
		n = Files[i].ctr;
 800abf4:	200e      	movs	r0, #14
 800abf6:	183b      	adds	r3, r7, r0
 800abf8:	491d      	ldr	r1, [pc, #116]	; (800ac70 <dec_lock+0x90>)
 800abfa:	687a      	ldr	r2, [r7, #4]
 800abfc:	0112      	lsls	r2, r2, #4
 800abfe:	188a      	adds	r2, r1, r2
 800ac00:	320c      	adds	r2, #12
 800ac02:	8812      	ldrh	r2, [r2, #0]
 800ac04:	801a      	strh	r2, [r3, #0]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ac06:	183b      	adds	r3, r7, r0
 800ac08:	881a      	ldrh	r2, [r3, #0]
 800ac0a:	2380      	movs	r3, #128	; 0x80
 800ac0c:	005b      	lsls	r3, r3, #1
 800ac0e:	429a      	cmp	r2, r3
 800ac10:	d102      	bne.n	800ac18 <dec_lock+0x38>
 800ac12:	183b      	adds	r3, r7, r0
 800ac14:	2200      	movs	r2, #0
 800ac16:	801a      	strh	r2, [r3, #0]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ac18:	210e      	movs	r1, #14
 800ac1a:	187b      	adds	r3, r7, r1
 800ac1c:	881b      	ldrh	r3, [r3, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d004      	beq.n	800ac2c <dec_lock+0x4c>
 800ac22:	187b      	adds	r3, r7, r1
 800ac24:	881a      	ldrh	r2, [r3, #0]
 800ac26:	187b      	adds	r3, r7, r1
 800ac28:	3a01      	subs	r2, #1
 800ac2a:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = n;
 800ac2c:	4a10      	ldr	r2, [pc, #64]	; (800ac70 <dec_lock+0x90>)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	011b      	lsls	r3, r3, #4
 800ac32:	18d3      	adds	r3, r2, r3
 800ac34:	330c      	adds	r3, #12
 800ac36:	210e      	movs	r1, #14
 800ac38:	187a      	adds	r2, r7, r1
 800ac3a:	8812      	ldrh	r2, [r2, #0]
 800ac3c:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ac3e:	187b      	adds	r3, r7, r1
 800ac40:	881b      	ldrh	r3, [r3, #0]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d104      	bne.n	800ac50 <dec_lock+0x70>
 800ac46:	4b0a      	ldr	r3, [pc, #40]	; (800ac70 <dec_lock+0x90>)
 800ac48:	687a      	ldr	r2, [r7, #4]
 800ac4a:	0112      	lsls	r2, r2, #4
 800ac4c:	2100      	movs	r1, #0
 800ac4e:	50d1      	str	r1, [r2, r3]
		res = FR_OK;
 800ac50:	230d      	movs	r3, #13
 800ac52:	18fb      	adds	r3, r7, r3
 800ac54:	2200      	movs	r2, #0
 800ac56:	701a      	strb	r2, [r3, #0]
 800ac58:	e003      	b.n	800ac62 <dec_lock+0x82>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ac5a:	230d      	movs	r3, #13
 800ac5c:	18fb      	adds	r3, r7, r3
 800ac5e:	2202      	movs	r2, #2
 800ac60:	701a      	strb	r2, [r3, #0]
	}
	return res;
 800ac62:	230d      	movs	r3, #13
 800ac64:	18fb      	adds	r3, r7, r3
 800ac66:	781b      	ldrb	r3, [r3, #0]
}
 800ac68:	0018      	movs	r0, r3
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	b004      	add	sp, #16
 800ac6e:	bd80      	pop	{r7, pc}
 800ac70:	200044ac 	.word	0x200044ac

0800ac74 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b084      	sub	sp, #16
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	60fb      	str	r3, [r7, #12]
 800ac80:	e00e      	b.n	800aca0 <clear_lock+0x2c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ac82:	4b0b      	ldr	r3, [pc, #44]	; (800acb0 <clear_lock+0x3c>)
 800ac84:	68fa      	ldr	r2, [r7, #12]
 800ac86:	0112      	lsls	r2, r2, #4
 800ac88:	58d3      	ldr	r3, [r2, r3]
 800ac8a:	687a      	ldr	r2, [r7, #4]
 800ac8c:	429a      	cmp	r2, r3
 800ac8e:	d104      	bne.n	800ac9a <clear_lock+0x26>
 800ac90:	4b07      	ldr	r3, [pc, #28]	; (800acb0 <clear_lock+0x3c>)
 800ac92:	68fa      	ldr	r2, [r7, #12]
 800ac94:	0112      	lsls	r2, r2, #4
 800ac96:	2100      	movs	r1, #0
 800ac98:	50d1      	str	r1, [r2, r3]
	for (i = 0; i < _FS_LOCK; i++) {
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	3301      	adds	r3, #1
 800ac9e:	60fb      	str	r3, [r7, #12]
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	2b01      	cmp	r3, #1
 800aca4:	d9ed      	bls.n	800ac82 <clear_lock+0xe>
	}
}
 800aca6:	46c0      	nop			; (mov r8, r8)
 800aca8:	46c0      	nop			; (mov r8, r8)
 800acaa:	46bd      	mov	sp, r7
 800acac:	b004      	add	sp, #16
 800acae:	bd80      	pop	{r7, pc}
 800acb0:	200044ac 	.word	0x200044ac

0800acb4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800acb4:	b590      	push	{r4, r7, lr}
 800acb6:	b087      	sub	sp, #28
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800acbc:	240f      	movs	r4, #15
 800acbe:	193b      	adds	r3, r7, r4
 800acc0:	2200      	movs	r2, #0
 800acc2:	701a      	strb	r2, [r3, #0]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	78db      	ldrb	r3, [r3, #3]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d034      	beq.n	800ad36 <sync_window+0x82>
		wsect = fs->winsect;	/* Current sector number */
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acd0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	7858      	ldrb	r0, [r3, #1]
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	3338      	adds	r3, #56	; 0x38
 800acda:	0019      	movs	r1, r3
 800acdc:	697a      	ldr	r2, [r7, #20]
 800acde:	2301      	movs	r3, #1
 800ace0:	f7ff fd34 	bl	800a74c <disk_write>
 800ace4:	1e03      	subs	r3, r0, #0
 800ace6:	d003      	beq.n	800acf0 <sync_window+0x3c>
			res = FR_DISK_ERR;
 800ace8:	193b      	adds	r3, r7, r4
 800acea:	2201      	movs	r2, #1
 800acec:	701a      	strb	r2, [r3, #0]
 800acee:	e022      	b.n	800ad36 <sync_window+0x82>
		} else {
			fs->wflag = 0;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2200      	movs	r2, #0
 800acf4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acfa:	697a      	ldr	r2, [r7, #20]
 800acfc:	1ad2      	subs	r2, r2, r3
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a1b      	ldr	r3, [r3, #32]
 800ad02:	429a      	cmp	r2, r3
 800ad04:	d217      	bcs.n	800ad36 <sync_window+0x82>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	789b      	ldrb	r3, [r3, #2]
 800ad0a:	613b      	str	r3, [r7, #16]
 800ad0c:	e010      	b.n	800ad30 <sync_window+0x7c>
					wsect += fs->fsize;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6a1b      	ldr	r3, [r3, #32]
 800ad12:	697a      	ldr	r2, [r7, #20]
 800ad14:	18d3      	adds	r3, r2, r3
 800ad16:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	7858      	ldrb	r0, [r3, #1]
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	3338      	adds	r3, #56	; 0x38
 800ad20:	0019      	movs	r1, r3
 800ad22:	697a      	ldr	r2, [r7, #20]
 800ad24:	2301      	movs	r3, #1
 800ad26:	f7ff fd11 	bl	800a74c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	3b01      	subs	r3, #1
 800ad2e:	613b      	str	r3, [r7, #16]
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	2b01      	cmp	r3, #1
 800ad34:	d8eb      	bhi.n	800ad0e <sync_window+0x5a>
				}
			}
		}
	}
	return res;
 800ad36:	230f      	movs	r3, #15
 800ad38:	18fb      	adds	r3, r7, r3
 800ad3a:	781b      	ldrb	r3, [r3, #0]
}
 800ad3c:	0018      	movs	r0, r3
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	b007      	add	sp, #28
 800ad42:	bd90      	pop	{r4, r7, pc}

0800ad44 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ad44:	b5b0      	push	{r4, r5, r7, lr}
 800ad46:	b084      	sub	sp, #16
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
 800ad4c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ad4e:	250f      	movs	r5, #15
 800ad50:	197b      	adds	r3, r7, r5
 800ad52:	2200      	movs	r2, #0
 800ad54:	701a      	strb	r2, [r3, #0]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad5a:	683a      	ldr	r2, [r7, #0]
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d01f      	beq.n	800ada0 <move_window+0x5c>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ad60:	197c      	adds	r4, r7, r5
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	0018      	movs	r0, r3
 800ad66:	f7ff ffa5 	bl	800acb4 <sync_window>
 800ad6a:	0003      	movs	r3, r0
 800ad6c:	7023      	strb	r3, [r4, #0]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ad6e:	002c      	movs	r4, r5
 800ad70:	193b      	adds	r3, r7, r4
 800ad72:	781b      	ldrb	r3, [r3, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d113      	bne.n	800ada0 <move_window+0x5c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	7858      	ldrb	r0, [r3, #1]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	3338      	adds	r3, #56	; 0x38
 800ad80:	0019      	movs	r1, r3
 800ad82:	683a      	ldr	r2, [r7, #0]
 800ad84:	2301      	movs	r3, #1
 800ad86:	f7ff fcb9 	bl	800a6fc <disk_read>
 800ad8a:	1e03      	subs	r3, r0, #0
 800ad8c:	d005      	beq.n	800ad9a <move_window+0x56>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ad8e:	2301      	movs	r3, #1
 800ad90:	425b      	negs	r3, r3
 800ad92:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ad94:	193b      	adds	r3, r7, r4
 800ad96:	2201      	movs	r2, #1
 800ad98:	701a      	strb	r2, [r3, #0]
			}
			fs->winsect = sector;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	683a      	ldr	r2, [r7, #0]
 800ad9e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800ada0:	230f      	movs	r3, #15
 800ada2:	18fb      	adds	r3, r7, r3
 800ada4:	781b      	ldrb	r3, [r3, #0]
}
 800ada6:	0018      	movs	r0, r3
 800ada8:	46bd      	mov	sp, r7
 800adaa:	b004      	add	sp, #16
 800adac:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800adb0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800adb0:	b5b0      	push	{r4, r5, r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800adb8:	250f      	movs	r5, #15
 800adba:	197c      	adds	r4, r7, r5
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	0018      	movs	r0, r3
 800adc0:	f7ff ff78 	bl	800acb4 <sync_window>
 800adc4:	0003      	movs	r3, r0
 800adc6:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800adc8:	197b      	adds	r3, r7, r5
 800adca:	781b      	ldrb	r3, [r3, #0]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d15e      	bne.n	800ae8e <sync_fs+0xde>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	781b      	ldrb	r3, [r3, #0]
 800add4:	2b03      	cmp	r3, #3
 800add6:	d14d      	bne.n	800ae74 <sync_fs+0xc4>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	791b      	ldrb	r3, [r3, #4]
 800addc:	2b01      	cmp	r3, #1
 800adde:	d149      	bne.n	800ae74 <sync_fs+0xc4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	3338      	adds	r3, #56	; 0x38
 800ade4:	0018      	movs	r0, r3
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	899b      	ldrh	r3, [r3, #12]
 800adea:	001a      	movs	r2, r3
 800adec:	2100      	movs	r1, #0
 800adee:	f7ff fda0 	bl	800a932 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	3338      	adds	r3, #56	; 0x38
 800adf6:	33ff      	adds	r3, #255	; 0xff
 800adf8:	33ff      	adds	r3, #255	; 0xff
 800adfa:	4a28      	ldr	r2, [pc, #160]	; (800ae9c <sync_fs+0xec>)
 800adfc:	0011      	movs	r1, r2
 800adfe:	0018      	movs	r0, r3
 800ae00:	f7ff fd30 	bl	800a864 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	3338      	adds	r3, #56	; 0x38
 800ae08:	4a25      	ldr	r2, [pc, #148]	; (800aea0 <sync_fs+0xf0>)
 800ae0a:	0011      	movs	r1, r2
 800ae0c:	0018      	movs	r0, r3
 800ae0e:	f7ff fd47 	bl	800a8a0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	3338      	adds	r3, #56	; 0x38
 800ae16:	33e5      	adds	r3, #229	; 0xe5
 800ae18:	33ff      	adds	r3, #255	; 0xff
 800ae1a:	4a22      	ldr	r2, [pc, #136]	; (800aea4 <sync_fs+0xf4>)
 800ae1c:	0011      	movs	r1, r2
 800ae1e:	0018      	movs	r0, r3
 800ae20:	f7ff fd3e 	bl	800a8a0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	3338      	adds	r3, #56	; 0x38
 800ae28:	33e9      	adds	r3, #233	; 0xe9
 800ae2a:	33ff      	adds	r3, #255	; 0xff
 800ae2c:	001a      	movs	r2, r3
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	699b      	ldr	r3, [r3, #24]
 800ae32:	0019      	movs	r1, r3
 800ae34:	0010      	movs	r0, r2
 800ae36:	f7ff fd33 	bl	800a8a0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	3338      	adds	r3, #56	; 0x38
 800ae3e:	33ed      	adds	r3, #237	; 0xed
 800ae40:	33ff      	adds	r3, #255	; 0xff
 800ae42:	001a      	movs	r2, r3
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	695b      	ldr	r3, [r3, #20]
 800ae48:	0019      	movs	r1, r3
 800ae4a:	0010      	movs	r0, r2
 800ae4c:	f7ff fd28 	bl	800a8a0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae54:	1c5a      	adds	r2, r3, #1
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	7858      	ldrb	r0, [r3, #1]
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	3338      	adds	r3, #56	; 0x38
 800ae62:	0019      	movs	r1, r3
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ae68:	2301      	movs	r3, #1
 800ae6a:	f7ff fc6f 	bl	800a74c <disk_write>
			fs->fsi_flag = 0;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2200      	movs	r2, #0
 800ae72:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	785b      	ldrb	r3, [r3, #1]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	2100      	movs	r1, #0
 800ae7c:	0018      	movs	r0, r3
 800ae7e:	f7ff fc8d 	bl	800a79c <disk_ioctl>
 800ae82:	1e03      	subs	r3, r0, #0
 800ae84:	d003      	beq.n	800ae8e <sync_fs+0xde>
 800ae86:	230f      	movs	r3, #15
 800ae88:	18fb      	adds	r3, r7, r3
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	701a      	strb	r2, [r3, #0]
	}

	return res;
 800ae8e:	230f      	movs	r3, #15
 800ae90:	18fb      	adds	r3, r7, r3
 800ae92:	781b      	ldrb	r3, [r3, #0]
}
 800ae94:	0018      	movs	r0, r3
 800ae96:	46bd      	mov	sp, r7
 800ae98:	b004      	add	sp, #16
 800ae9a:	bdb0      	pop	{r4, r5, r7, pc}
 800ae9c:	0000aa55 	.word	0x0000aa55
 800aea0:	41615252 	.word	0x41615252
 800aea4:	61417272 	.word	0x61417272

0800aea8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b082      	sub	sp, #8
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
 800aeb0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	3b02      	subs	r3, #2
 800aeb6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	69db      	ldr	r3, [r3, #28]
 800aebc:	3b02      	subs	r3, #2
 800aebe:	683a      	ldr	r2, [r7, #0]
 800aec0:	429a      	cmp	r2, r3
 800aec2:	d301      	bcc.n	800aec8 <clust2sect+0x20>
 800aec4:	2300      	movs	r3, #0
 800aec6:	e007      	b.n	800aed8 <clust2sect+0x30>
	return clst * fs->csize + fs->database;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	895b      	ldrh	r3, [r3, #10]
 800aecc:	001a      	movs	r2, r3
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	435a      	muls	r2, r3
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aed6:	18d3      	adds	r3, r2, r3
}
 800aed8:	0018      	movs	r0, r3
 800aeda:	46bd      	mov	sp, r7
 800aedc:	b002      	add	sp, #8
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800aee0:	b590      	push	{r4, r7, lr}
 800aee2:	b087      	sub	sp, #28
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
 800aee8:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	2b01      	cmp	r3, #1
 800aef4:	d904      	bls.n	800af00 <get_fat+0x20>
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	69db      	ldr	r3, [r3, #28]
 800aefa:	683a      	ldr	r2, [r7, #0]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d302      	bcc.n	800af06 <get_fat+0x26>
		val = 1;	/* Internal error */
 800af00:	2301      	movs	r3, #1
 800af02:	617b      	str	r3, [r7, #20]
 800af04:	e0c2      	b.n	800b08c <get_fat+0x1ac>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800af06:	2301      	movs	r3, #1
 800af08:	425b      	negs	r3, r3
 800af0a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	781b      	ldrb	r3, [r3, #0]
 800af10:	2b03      	cmp	r3, #3
 800af12:	d100      	bne.n	800af16 <get_fat+0x36>
 800af14:	e088      	b.n	800b028 <get_fat+0x148>
 800af16:	dd00      	ble.n	800af1a <get_fat+0x3a>
 800af18:	e0ae      	b.n	800b078 <get_fat+0x198>
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d002      	beq.n	800af24 <get_fat+0x44>
 800af1e:	2b02      	cmp	r3, #2
 800af20:	d05c      	beq.n	800afdc <get_fat+0xfc>
 800af22:	e0a9      	b.n	800b078 <get_fat+0x198>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	60fb      	str	r3, [r7, #12]
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	085b      	lsrs	r3, r3, #1
 800af2c:	68fa      	ldr	r2, [r7, #12]
 800af2e:	18d3      	adds	r3, r2, r3
 800af30:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	899b      	ldrh	r3, [r3, #12]
 800af3a:	0019      	movs	r1, r3
 800af3c:	68f8      	ldr	r0, [r7, #12]
 800af3e:	f7f5 f909 	bl	8000154 <__udivsi3>
 800af42:	0003      	movs	r3, r0
 800af44:	18e2      	adds	r2, r4, r3
 800af46:	693b      	ldr	r3, [r7, #16]
 800af48:	0011      	movs	r1, r2
 800af4a:	0018      	movs	r0, r3
 800af4c:	f7ff fefa 	bl	800ad44 <move_window>
 800af50:	1e03      	subs	r3, r0, #0
 800af52:	d000      	beq.n	800af56 <get_fat+0x76>
 800af54:	e093      	b.n	800b07e <get_fat+0x19e>
			wc = fs->win[bc++ % SS(fs)];
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	1c5a      	adds	r2, r3, #1
 800af5a:	60fa      	str	r2, [r7, #12]
 800af5c:	693a      	ldr	r2, [r7, #16]
 800af5e:	8992      	ldrh	r2, [r2, #12]
 800af60:	0011      	movs	r1, r2
 800af62:	0018      	movs	r0, r3
 800af64:	f7f5 f97c 	bl	8000260 <__aeabi_uidivmod>
 800af68:	000b      	movs	r3, r1
 800af6a:	0019      	movs	r1, r3
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	2238      	movs	r2, #56	; 0x38
 800af70:	185b      	adds	r3, r3, r1
 800af72:	189b      	adds	r3, r3, r2
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800af78:	693b      	ldr	r3, [r7, #16]
 800af7a:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800af7c:	693b      	ldr	r3, [r7, #16]
 800af7e:	899b      	ldrh	r3, [r3, #12]
 800af80:	0019      	movs	r1, r3
 800af82:	68f8      	ldr	r0, [r7, #12]
 800af84:	f7f5 f8e6 	bl	8000154 <__udivsi3>
 800af88:	0003      	movs	r3, r0
 800af8a:	18e2      	adds	r2, r4, r3
 800af8c:	693b      	ldr	r3, [r7, #16]
 800af8e:	0011      	movs	r1, r2
 800af90:	0018      	movs	r0, r3
 800af92:	f7ff fed7 	bl	800ad44 <move_window>
 800af96:	1e03      	subs	r3, r0, #0
 800af98:	d000      	beq.n	800af9c <get_fat+0xbc>
 800af9a:	e072      	b.n	800b082 <get_fat+0x1a2>
			wc |= fs->win[bc % SS(fs)] << 8;
 800af9c:	693b      	ldr	r3, [r7, #16]
 800af9e:	899b      	ldrh	r3, [r3, #12]
 800afa0:	001a      	movs	r2, r3
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	0011      	movs	r1, r2
 800afa6:	0018      	movs	r0, r3
 800afa8:	f7f5 f95a 	bl	8000260 <__aeabi_uidivmod>
 800afac:	000b      	movs	r3, r1
 800afae:	0019      	movs	r1, r3
 800afb0:	693b      	ldr	r3, [r7, #16]
 800afb2:	2238      	movs	r2, #56	; 0x38
 800afb4:	185b      	adds	r3, r3, r1
 800afb6:	189b      	adds	r3, r3, r2
 800afb8:	781b      	ldrb	r3, [r3, #0]
 800afba:	021b      	lsls	r3, r3, #8
 800afbc:	001a      	movs	r2, r3
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	4313      	orrs	r3, r2
 800afc2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	2201      	movs	r2, #1
 800afc8:	4013      	ands	r3, r2
 800afca:	d002      	beq.n	800afd2 <get_fat+0xf2>
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	091b      	lsrs	r3, r3, #4
 800afd0:	e002      	b.n	800afd8 <get_fat+0xf8>
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	051b      	lsls	r3, r3, #20
 800afd6:	0d1b      	lsrs	r3, r3, #20
 800afd8:	617b      	str	r3, [r7, #20]
			break;
 800afda:	e057      	b.n	800b08c <get_fat+0x1ac>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800afdc:	693b      	ldr	r3, [r7, #16]
 800afde:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800afe0:	693b      	ldr	r3, [r7, #16]
 800afe2:	899b      	ldrh	r3, [r3, #12]
 800afe4:	085b      	lsrs	r3, r3, #1
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	0019      	movs	r1, r3
 800afea:	6838      	ldr	r0, [r7, #0]
 800afec:	f7f5 f8b2 	bl	8000154 <__udivsi3>
 800aff0:	0003      	movs	r3, r0
 800aff2:	18e2      	adds	r2, r4, r3
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	0011      	movs	r1, r2
 800aff8:	0018      	movs	r0, r3
 800affa:	f7ff fea3 	bl	800ad44 <move_window>
 800affe:	1e03      	subs	r3, r0, #0
 800b000:	d141      	bne.n	800b086 <get_fat+0x1a6>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	3338      	adds	r3, #56	; 0x38
 800b006:	001c      	movs	r4, r3
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	005a      	lsls	r2, r3, #1
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	899b      	ldrh	r3, [r3, #12]
 800b010:	0019      	movs	r1, r3
 800b012:	0010      	movs	r0, r2
 800b014:	f7f5 f924 	bl	8000260 <__aeabi_uidivmod>
 800b018:	000b      	movs	r3, r1
 800b01a:	18e3      	adds	r3, r4, r3
 800b01c:	0018      	movs	r0, r3
 800b01e:	f7ff fbe5 	bl	800a7ec <ld_word>
 800b022:	0003      	movs	r3, r0
 800b024:	617b      	str	r3, [r7, #20]
			break;
 800b026:	e031      	b.n	800b08c <get_fat+0x1ac>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b028:	693b      	ldr	r3, [r7, #16]
 800b02a:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	899b      	ldrh	r3, [r3, #12]
 800b030:	089b      	lsrs	r3, r3, #2
 800b032:	b29b      	uxth	r3, r3
 800b034:	0019      	movs	r1, r3
 800b036:	6838      	ldr	r0, [r7, #0]
 800b038:	f7f5 f88c 	bl	8000154 <__udivsi3>
 800b03c:	0003      	movs	r3, r0
 800b03e:	18e2      	adds	r2, r4, r3
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	0011      	movs	r1, r2
 800b044:	0018      	movs	r0, r3
 800b046:	f7ff fe7d 	bl	800ad44 <move_window>
 800b04a:	1e03      	subs	r3, r0, #0
 800b04c:	d11d      	bne.n	800b08a <get_fat+0x1aa>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	3338      	adds	r3, #56	; 0x38
 800b052:	001c      	movs	r4, r3
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	009a      	lsls	r2, r3, #2
 800b058:	693b      	ldr	r3, [r7, #16]
 800b05a:	899b      	ldrh	r3, [r3, #12]
 800b05c:	0019      	movs	r1, r3
 800b05e:	0010      	movs	r0, r2
 800b060:	f7f5 f8fe 	bl	8000260 <__aeabi_uidivmod>
 800b064:	000b      	movs	r3, r1
 800b066:	18e3      	adds	r3, r4, r3
 800b068:	0018      	movs	r0, r3
 800b06a:	f7ff fbda 	bl	800a822 <ld_dword>
 800b06e:	0003      	movs	r3, r0
 800b070:	011b      	lsls	r3, r3, #4
 800b072:	091b      	lsrs	r3, r3, #4
 800b074:	617b      	str	r3, [r7, #20]
			break;
 800b076:	e009      	b.n	800b08c <get_fat+0x1ac>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b078:	2301      	movs	r3, #1
 800b07a:	617b      	str	r3, [r7, #20]
 800b07c:	e006      	b.n	800b08c <get_fat+0x1ac>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b07e:	46c0      	nop			; (mov r8, r8)
 800b080:	e004      	b.n	800b08c <get_fat+0x1ac>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b082:	46c0      	nop			; (mov r8, r8)
 800b084:	e002      	b.n	800b08c <get_fat+0x1ac>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b086:	46c0      	nop			; (mov r8, r8)
 800b088:	e000      	b.n	800b08c <get_fat+0x1ac>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b08a:	46c0      	nop			; (mov r8, r8)
		}
	}

	return val;
 800b08c:	697b      	ldr	r3, [r7, #20]
}
 800b08e:	0018      	movs	r0, r3
 800b090:	46bd      	mov	sp, r7
 800b092:	b007      	add	sp, #28
 800b094:	bd90      	pop	{r4, r7, pc}

0800b096 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b096:	b5b0      	push	{r4, r5, r7, lr}
 800b098:	b088      	sub	sp, #32
 800b09a:	af00      	add	r7, sp, #0
 800b09c:	60f8      	str	r0, [r7, #12]
 800b09e:	60b9      	str	r1, [r7, #8]
 800b0a0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b0a2:	231f      	movs	r3, #31
 800b0a4:	18fb      	adds	r3, r7, r3
 800b0a6:	2202      	movs	r2, #2
 800b0a8:	701a      	strb	r2, [r3, #0]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	2b01      	cmp	r3, #1
 800b0ae:	d800      	bhi.n	800b0b2 <put_fat+0x1c>
 800b0b0:	e11a      	b.n	800b2e8 <put_fat+0x252>
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	69db      	ldr	r3, [r3, #28]
 800b0b6:	68ba      	ldr	r2, [r7, #8]
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	d300      	bcc.n	800b0be <put_fat+0x28>
 800b0bc:	e114      	b.n	800b2e8 <put_fat+0x252>
		switch (fs->fs_type) {
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	2b03      	cmp	r3, #3
 800b0c4:	d100      	bne.n	800b0c8 <put_fat+0x32>
 800b0c6:	e0c1      	b.n	800b24c <put_fat+0x1b6>
 800b0c8:	dd00      	ble.n	800b0cc <put_fat+0x36>
 800b0ca:	e10d      	b.n	800b2e8 <put_fat+0x252>
 800b0cc:	2b01      	cmp	r3, #1
 800b0ce:	d003      	beq.n	800b0d8 <put_fat+0x42>
 800b0d0:	2b02      	cmp	r3, #2
 800b0d2:	d100      	bne.n	800b0d6 <put_fat+0x40>
 800b0d4:	e08a      	b.n	800b1ec <put_fat+0x156>
 800b0d6:	e107      	b.n	800b2e8 <put_fat+0x252>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	61bb      	str	r3, [r7, #24]
 800b0dc:	69bb      	ldr	r3, [r7, #24]
 800b0de:	085b      	lsrs	r3, r3, #1
 800b0e0:	69ba      	ldr	r2, [r7, #24]
 800b0e2:	18d3      	adds	r3, r2, r3
 800b0e4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	899b      	ldrh	r3, [r3, #12]
 800b0ee:	0019      	movs	r1, r3
 800b0f0:	69b8      	ldr	r0, [r7, #24]
 800b0f2:	f7f5 f82f 	bl	8000154 <__udivsi3>
 800b0f6:	0003      	movs	r3, r0
 800b0f8:	18e2      	adds	r2, r4, r3
 800b0fa:	251f      	movs	r5, #31
 800b0fc:	197c      	adds	r4, r7, r5
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	0011      	movs	r1, r2
 800b102:	0018      	movs	r0, r3
 800b104:	f7ff fe1e 	bl	800ad44 <move_window>
 800b108:	0003      	movs	r3, r0
 800b10a:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800b10c:	197b      	adds	r3, r7, r5
 800b10e:	781b      	ldrb	r3, [r3, #0]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d000      	beq.n	800b116 <put_fat+0x80>
 800b114:	e0e1      	b.n	800b2da <put_fat+0x244>
			p = fs->win + bc++ % SS(fs);
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	3338      	adds	r3, #56	; 0x38
 800b11a:	001c      	movs	r4, r3
 800b11c:	69bb      	ldr	r3, [r7, #24]
 800b11e:	1c5a      	adds	r2, r3, #1
 800b120:	61ba      	str	r2, [r7, #24]
 800b122:	68fa      	ldr	r2, [r7, #12]
 800b124:	8992      	ldrh	r2, [r2, #12]
 800b126:	0011      	movs	r1, r2
 800b128:	0018      	movs	r0, r3
 800b12a:	f7f5 f899 	bl	8000260 <__aeabi_uidivmod>
 800b12e:	000b      	movs	r3, r1
 800b130:	18e3      	adds	r3, r4, r3
 800b132:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	2201      	movs	r2, #1
 800b138:	4013      	ands	r3, r2
 800b13a:	d00d      	beq.n	800b158 <put_fat+0xc2>
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	781b      	ldrb	r3, [r3, #0]
 800b140:	b25b      	sxtb	r3, r3
 800b142:	220f      	movs	r2, #15
 800b144:	4013      	ands	r3, r2
 800b146:	b25a      	sxtb	r2, r3
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	b2db      	uxtb	r3, r3
 800b14c:	011b      	lsls	r3, r3, #4
 800b14e:	b25b      	sxtb	r3, r3
 800b150:	4313      	orrs	r3, r2
 800b152:	b25b      	sxtb	r3, r3
 800b154:	b2db      	uxtb	r3, r3
 800b156:	e001      	b.n	800b15c <put_fat+0xc6>
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	697a      	ldr	r2, [r7, #20]
 800b15e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	2201      	movs	r2, #1
 800b164:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	899b      	ldrh	r3, [r3, #12]
 800b16e:	0019      	movs	r1, r3
 800b170:	69b8      	ldr	r0, [r7, #24]
 800b172:	f7f4 ffef 	bl	8000154 <__udivsi3>
 800b176:	0003      	movs	r3, r0
 800b178:	18e2      	adds	r2, r4, r3
 800b17a:	251f      	movs	r5, #31
 800b17c:	197c      	adds	r4, r7, r5
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	0011      	movs	r1, r2
 800b182:	0018      	movs	r0, r3
 800b184:	f7ff fdde 	bl	800ad44 <move_window>
 800b188:	0003      	movs	r3, r0
 800b18a:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800b18c:	197b      	adds	r3, r7, r5
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d000      	beq.n	800b196 <put_fat+0x100>
 800b194:	e0a3      	b.n	800b2de <put_fat+0x248>
			p = fs->win + bc % SS(fs);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	3338      	adds	r3, #56	; 0x38
 800b19a:	001c      	movs	r4, r3
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	899b      	ldrh	r3, [r3, #12]
 800b1a0:	001a      	movs	r2, r3
 800b1a2:	69bb      	ldr	r3, [r7, #24]
 800b1a4:	0011      	movs	r1, r2
 800b1a6:	0018      	movs	r0, r3
 800b1a8:	f7f5 f85a 	bl	8000260 <__aeabi_uidivmod>
 800b1ac:	000b      	movs	r3, r1
 800b1ae:	18e3      	adds	r3, r4, r3
 800b1b0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	2201      	movs	r2, #1
 800b1b6:	4013      	ands	r3, r2
 800b1b8:	d003      	beq.n	800b1c2 <put_fat+0x12c>
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	091b      	lsrs	r3, r3, #4
 800b1be:	b2db      	uxtb	r3, r3
 800b1c0:	e00e      	b.n	800b1e0 <put_fat+0x14a>
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	781b      	ldrb	r3, [r3, #0]
 800b1c6:	b25b      	sxtb	r3, r3
 800b1c8:	220f      	movs	r2, #15
 800b1ca:	4393      	bics	r3, r2
 800b1cc:	b25a      	sxtb	r2, r3
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	0a1b      	lsrs	r3, r3, #8
 800b1d2:	b25b      	sxtb	r3, r3
 800b1d4:	210f      	movs	r1, #15
 800b1d6:	400b      	ands	r3, r1
 800b1d8:	b25b      	sxtb	r3, r3
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	b25b      	sxtb	r3, r3
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	697a      	ldr	r2, [r7, #20]
 800b1e2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	2201      	movs	r2, #1
 800b1e8:	70da      	strb	r2, [r3, #3]
			break;
 800b1ea:	e07d      	b.n	800b2e8 <put_fat+0x252>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	899b      	ldrh	r3, [r3, #12]
 800b1f4:	085b      	lsrs	r3, r3, #1
 800b1f6:	b29b      	uxth	r3, r3
 800b1f8:	0019      	movs	r1, r3
 800b1fa:	68b8      	ldr	r0, [r7, #8]
 800b1fc:	f7f4 ffaa 	bl	8000154 <__udivsi3>
 800b200:	0003      	movs	r3, r0
 800b202:	18e2      	adds	r2, r4, r3
 800b204:	251f      	movs	r5, #31
 800b206:	197c      	adds	r4, r7, r5
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	0011      	movs	r1, r2
 800b20c:	0018      	movs	r0, r3
 800b20e:	f7ff fd99 	bl	800ad44 <move_window>
 800b212:	0003      	movs	r3, r0
 800b214:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800b216:	197b      	adds	r3, r7, r5
 800b218:	781b      	ldrb	r3, [r3, #0]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d161      	bne.n	800b2e2 <put_fat+0x24c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	3338      	adds	r3, #56	; 0x38
 800b222:	001c      	movs	r4, r3
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	005a      	lsls	r2, r3, #1
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	899b      	ldrh	r3, [r3, #12]
 800b22c:	0019      	movs	r1, r3
 800b22e:	0010      	movs	r0, r2
 800b230:	f7f5 f816 	bl	8000260 <__aeabi_uidivmod>
 800b234:	000b      	movs	r3, r1
 800b236:	18e3      	adds	r3, r4, r3
 800b238:	687a      	ldr	r2, [r7, #4]
 800b23a:	b292      	uxth	r2, r2
 800b23c:	0011      	movs	r1, r2
 800b23e:	0018      	movs	r0, r3
 800b240:	f7ff fb10 	bl	800a864 <st_word>
			fs->wflag = 1;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	2201      	movs	r2, #1
 800b248:	70da      	strb	r2, [r3, #3]
			break;
 800b24a:	e04d      	b.n	800b2e8 <put_fat+0x252>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	899b      	ldrh	r3, [r3, #12]
 800b254:	089b      	lsrs	r3, r3, #2
 800b256:	b29b      	uxth	r3, r3
 800b258:	0019      	movs	r1, r3
 800b25a:	68b8      	ldr	r0, [r7, #8]
 800b25c:	f7f4 ff7a 	bl	8000154 <__udivsi3>
 800b260:	0003      	movs	r3, r0
 800b262:	18e2      	adds	r2, r4, r3
 800b264:	251f      	movs	r5, #31
 800b266:	197c      	adds	r4, r7, r5
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	0011      	movs	r1, r2
 800b26c:	0018      	movs	r0, r3
 800b26e:	f7ff fd69 	bl	800ad44 <move_window>
 800b272:	0003      	movs	r3, r0
 800b274:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800b276:	197b      	adds	r3, r7, r5
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d133      	bne.n	800b2e6 <put_fat+0x250>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	011b      	lsls	r3, r3, #4
 800b282:	091c      	lsrs	r4, r3, #4
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	3338      	adds	r3, #56	; 0x38
 800b288:	001d      	movs	r5, r3
 800b28a:	68bb      	ldr	r3, [r7, #8]
 800b28c:	009a      	lsls	r2, r3, #2
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	899b      	ldrh	r3, [r3, #12]
 800b292:	0019      	movs	r1, r3
 800b294:	0010      	movs	r0, r2
 800b296:	f7f4 ffe3 	bl	8000260 <__aeabi_uidivmod>
 800b29a:	000b      	movs	r3, r1
 800b29c:	18eb      	adds	r3, r5, r3
 800b29e:	0018      	movs	r0, r3
 800b2a0:	f7ff fabf 	bl	800a822 <ld_dword>
 800b2a4:	0003      	movs	r3, r0
 800b2a6:	0f1b      	lsrs	r3, r3, #28
 800b2a8:	071b      	lsls	r3, r3, #28
 800b2aa:	4323      	orrs	r3, r4
 800b2ac:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	3338      	adds	r3, #56	; 0x38
 800b2b2:	001c      	movs	r4, r3
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	009a      	lsls	r2, r3, #2
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	899b      	ldrh	r3, [r3, #12]
 800b2bc:	0019      	movs	r1, r3
 800b2be:	0010      	movs	r0, r2
 800b2c0:	f7f4 ffce 	bl	8000260 <__aeabi_uidivmod>
 800b2c4:	000b      	movs	r3, r1
 800b2c6:	18e3      	adds	r3, r4, r3
 800b2c8:	687a      	ldr	r2, [r7, #4]
 800b2ca:	0011      	movs	r1, r2
 800b2cc:	0018      	movs	r0, r3
 800b2ce:	f7ff fae7 	bl	800a8a0 <st_dword>
			fs->wflag = 1;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	2201      	movs	r2, #1
 800b2d6:	70da      	strb	r2, [r3, #3]
			break;
 800b2d8:	e006      	b.n	800b2e8 <put_fat+0x252>
			if (res != FR_OK) break;
 800b2da:	46c0      	nop			; (mov r8, r8)
 800b2dc:	e004      	b.n	800b2e8 <put_fat+0x252>
			if (res != FR_OK) break;
 800b2de:	46c0      	nop			; (mov r8, r8)
 800b2e0:	e002      	b.n	800b2e8 <put_fat+0x252>
			if (res != FR_OK) break;
 800b2e2:	46c0      	nop			; (mov r8, r8)
 800b2e4:	e000      	b.n	800b2e8 <put_fat+0x252>
			if (res != FR_OK) break;
 800b2e6:	46c0      	nop			; (mov r8, r8)
		}
	}
	return res;
 800b2e8:	231f      	movs	r3, #31
 800b2ea:	18fb      	adds	r3, r7, r3
 800b2ec:	781b      	ldrb	r3, [r3, #0]
}
 800b2ee:	0018      	movs	r0, r3
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	b008      	add	sp, #32
 800b2f4:	bdb0      	pop	{r4, r5, r7, pc}

0800b2f6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b2f6:	b5b0      	push	{r4, r5, r7, lr}
 800b2f8:	b088      	sub	sp, #32
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	60f8      	str	r0, [r7, #12]
 800b2fe:	60b9      	str	r1, [r7, #8]
 800b300:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b302:	231f      	movs	r3, #31
 800b304:	18fb      	adds	r3, r7, r3
 800b306:	2200      	movs	r2, #0
 800b308:	701a      	strb	r2, [r3, #0]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	2b01      	cmp	r3, #1
 800b314:	d904      	bls.n	800b320 <remove_chain+0x2a>
 800b316:	69bb      	ldr	r3, [r7, #24]
 800b318:	69db      	ldr	r3, [r3, #28]
 800b31a:	68ba      	ldr	r2, [r7, #8]
 800b31c:	429a      	cmp	r2, r3
 800b31e:	d301      	bcc.n	800b324 <remove_chain+0x2e>
 800b320:	2302      	movs	r3, #2
 800b322:	e057      	b.n	800b3d4 <remove_chain+0xde>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d011      	beq.n	800b34e <remove_chain+0x58>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b32a:	251f      	movs	r5, #31
 800b32c:	197c      	adds	r4, r7, r5
 800b32e:	2301      	movs	r3, #1
 800b330:	425a      	negs	r2, r3
 800b332:	6879      	ldr	r1, [r7, #4]
 800b334:	69bb      	ldr	r3, [r7, #24]
 800b336:	0018      	movs	r0, r3
 800b338:	f7ff fead 	bl	800b096 <put_fat>
 800b33c:	0003      	movs	r3, r0
 800b33e:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) return res;
 800b340:	197b      	adds	r3, r7, r5
 800b342:	781b      	ldrb	r3, [r3, #0]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d002      	beq.n	800b34e <remove_chain+0x58>
 800b348:	197b      	adds	r3, r7, r5
 800b34a:	781b      	ldrb	r3, [r3, #0]
 800b34c:	e042      	b.n	800b3d4 <remove_chain+0xde>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b34e:	68ba      	ldr	r2, [r7, #8]
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	0011      	movs	r1, r2
 800b354:	0018      	movs	r0, r3
 800b356:	f7ff fdc3 	bl	800aee0 <get_fat>
 800b35a:	0003      	movs	r3, r0
 800b35c:	617b      	str	r3, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d035      	beq.n	800b3d0 <remove_chain+0xda>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b364:	697b      	ldr	r3, [r7, #20]
 800b366:	2b01      	cmp	r3, #1
 800b368:	d101      	bne.n	800b36e <remove_chain+0x78>
 800b36a:	2302      	movs	r3, #2
 800b36c:	e032      	b.n	800b3d4 <remove_chain+0xde>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b36e:	697b      	ldr	r3, [r7, #20]
 800b370:	3301      	adds	r3, #1
 800b372:	d101      	bne.n	800b378 <remove_chain+0x82>
 800b374:	2301      	movs	r3, #1
 800b376:	e02d      	b.n	800b3d4 <remove_chain+0xde>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b378:	251f      	movs	r5, #31
 800b37a:	197c      	adds	r4, r7, r5
 800b37c:	68b9      	ldr	r1, [r7, #8]
 800b37e:	69bb      	ldr	r3, [r7, #24]
 800b380:	2200      	movs	r2, #0
 800b382:	0018      	movs	r0, r3
 800b384:	f7ff fe87 	bl	800b096 <put_fat>
 800b388:	0003      	movs	r3, r0
 800b38a:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) return res;
 800b38c:	197b      	adds	r3, r7, r5
 800b38e:	781b      	ldrb	r3, [r3, #0]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d002      	beq.n	800b39a <remove_chain+0xa4>
 800b394:	197b      	adds	r3, r7, r5
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	e01c      	b.n	800b3d4 <remove_chain+0xde>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b39a:	69bb      	ldr	r3, [r7, #24]
 800b39c:	699a      	ldr	r2, [r3, #24]
 800b39e:	69bb      	ldr	r3, [r7, #24]
 800b3a0:	69db      	ldr	r3, [r3, #28]
 800b3a2:	3b02      	subs	r3, #2
 800b3a4:	429a      	cmp	r2, r3
 800b3a6:	d20b      	bcs.n	800b3c0 <remove_chain+0xca>
			fs->free_clst++;
 800b3a8:	69bb      	ldr	r3, [r7, #24]
 800b3aa:	699b      	ldr	r3, [r3, #24]
 800b3ac:	1c5a      	adds	r2, r3, #1
 800b3ae:	69bb      	ldr	r3, [r7, #24]
 800b3b0:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800b3b2:	69bb      	ldr	r3, [r7, #24]
 800b3b4:	791b      	ldrb	r3, [r3, #4]
 800b3b6:	2201      	movs	r2, #1
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	b2da      	uxtb	r2, r3
 800b3bc:	69bb      	ldr	r3, [r7, #24]
 800b3be:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b3c0:	697b      	ldr	r3, [r7, #20]
 800b3c2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b3c4:	69bb      	ldr	r3, [r7, #24]
 800b3c6:	69db      	ldr	r3, [r3, #28]
 800b3c8:	68ba      	ldr	r2, [r7, #8]
 800b3ca:	429a      	cmp	r2, r3
 800b3cc:	d3bf      	bcc.n	800b34e <remove_chain+0x58>
 800b3ce:	e000      	b.n	800b3d2 <remove_chain+0xdc>
		if (nxt == 0) break;				/* Empty cluster? */
 800b3d0:	46c0      	nop			; (mov r8, r8)
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b3d2:	2300      	movs	r3, #0
}
 800b3d4:	0018      	movs	r0, r3
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	b008      	add	sp, #32
 800b3da:	bdb0      	pop	{r4, r5, r7, pc}

0800b3dc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b3dc:	b5b0      	push	{r4, r5, r7, lr}
 800b3de:	b088      	sub	sp, #32
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
 800b3e4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d10d      	bne.n	800b40e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	695b      	ldr	r3, [r3, #20]
 800b3f6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b3f8:	69bb      	ldr	r3, [r7, #24]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d004      	beq.n	800b408 <create_chain+0x2c>
 800b3fe:	693b      	ldr	r3, [r7, #16]
 800b400:	69db      	ldr	r3, [r3, #28]
 800b402:	69ba      	ldr	r2, [r7, #24]
 800b404:	429a      	cmp	r2, r3
 800b406:	d31d      	bcc.n	800b444 <create_chain+0x68>
 800b408:	2301      	movs	r3, #1
 800b40a:	61bb      	str	r3, [r7, #24]
 800b40c:	e01a      	b.n	800b444 <create_chain+0x68>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b40e:	683a      	ldr	r2, [r7, #0]
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	0011      	movs	r1, r2
 800b414:	0018      	movs	r0, r3
 800b416:	f7ff fd63 	bl	800aee0 <get_fat>
 800b41a:	0003      	movs	r3, r0
 800b41c:	60fb      	str	r3, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	2b01      	cmp	r3, #1
 800b422:	d801      	bhi.n	800b428 <create_chain+0x4c>
 800b424:	2301      	movs	r3, #1
 800b426:	e07b      	b.n	800b520 <create_chain+0x144>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	3301      	adds	r3, #1
 800b42c:	d101      	bne.n	800b432 <create_chain+0x56>
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	e076      	b.n	800b520 <create_chain+0x144>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	69db      	ldr	r3, [r3, #28]
 800b436:	68fa      	ldr	r2, [r7, #12]
 800b438:	429a      	cmp	r2, r3
 800b43a:	d201      	bcs.n	800b440 <create_chain+0x64>
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	e06f      	b.n	800b520 <create_chain+0x144>
		scl = clst;
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b444:	69bb      	ldr	r3, [r7, #24]
 800b446:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b448:	69fb      	ldr	r3, [r7, #28]
 800b44a:	3301      	adds	r3, #1
 800b44c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b44e:	693b      	ldr	r3, [r7, #16]
 800b450:	69db      	ldr	r3, [r3, #28]
 800b452:	69fa      	ldr	r2, [r7, #28]
 800b454:	429a      	cmp	r2, r3
 800b456:	d307      	bcc.n	800b468 <create_chain+0x8c>
				ncl = 2;
 800b458:	2302      	movs	r3, #2
 800b45a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b45c:	69fa      	ldr	r2, [r7, #28]
 800b45e:	69bb      	ldr	r3, [r7, #24]
 800b460:	429a      	cmp	r2, r3
 800b462:	d901      	bls.n	800b468 <create_chain+0x8c>
 800b464:	2300      	movs	r3, #0
 800b466:	e05b      	b.n	800b520 <create_chain+0x144>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b468:	69fa      	ldr	r2, [r7, #28]
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	0011      	movs	r1, r2
 800b46e:	0018      	movs	r0, r3
 800b470:	f7ff fd36 	bl	800aee0 <get_fat>
 800b474:	0003      	movs	r3, r0
 800b476:	60fb      	str	r3, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d00d      	beq.n	800b49a <create_chain+0xbe>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	2b01      	cmp	r3, #1
 800b482:	d002      	beq.n	800b48a <create_chain+0xae>
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	3301      	adds	r3, #1
 800b488:	d101      	bne.n	800b48e <create_chain+0xb2>
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	e048      	b.n	800b520 <create_chain+0x144>
			if (ncl == scl) return 0;		/* No free cluster */
 800b48e:	69fa      	ldr	r2, [r7, #28]
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	429a      	cmp	r2, r3
 800b494:	d1d8      	bne.n	800b448 <create_chain+0x6c>
 800b496:	2300      	movs	r3, #0
 800b498:	e042      	b.n	800b520 <create_chain+0x144>
			if (cs == 0) break;				/* Found a free cluster */
 800b49a:	46c0      	nop			; (mov r8, r8)
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b49c:	2517      	movs	r5, #23
 800b49e:	197c      	adds	r4, r7, r5
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	425a      	negs	r2, r3
 800b4a4:	69f9      	ldr	r1, [r7, #28]
 800b4a6:	693b      	ldr	r3, [r7, #16]
 800b4a8:	0018      	movs	r0, r3
 800b4aa:	f7ff fdf4 	bl	800b096 <put_fat>
 800b4ae:	0003      	movs	r3, r0
 800b4b0:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK && clst != 0) {
 800b4b2:	197b      	adds	r3, r7, r5
 800b4b4:	781b      	ldrb	r3, [r3, #0]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d10b      	bne.n	800b4d2 <create_chain+0xf6>
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d008      	beq.n	800b4d2 <create_chain+0xf6>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b4c0:	197c      	adds	r4, r7, r5
 800b4c2:	69fa      	ldr	r2, [r7, #28]
 800b4c4:	6839      	ldr	r1, [r7, #0]
 800b4c6:	693b      	ldr	r3, [r7, #16]
 800b4c8:	0018      	movs	r0, r3
 800b4ca:	f7ff fde4 	bl	800b096 <put_fat>
 800b4ce:	0003      	movs	r3, r0
 800b4d0:	7023      	strb	r3, [r4, #0]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b4d2:	2317      	movs	r3, #23
 800b4d4:	18fb      	adds	r3, r7, r3
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d116      	bne.n	800b50a <create_chain+0x12e>
		fs->last_clst = ncl;
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	69fa      	ldr	r2, [r7, #28]
 800b4e0:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	699a      	ldr	r2, [r3, #24]
 800b4e6:	693b      	ldr	r3, [r7, #16]
 800b4e8:	69db      	ldr	r3, [r3, #28]
 800b4ea:	3b02      	subs	r3, #2
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d804      	bhi.n	800b4fa <create_chain+0x11e>
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	699b      	ldr	r3, [r3, #24]
 800b4f4:	1e5a      	subs	r2, r3, #1
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	791b      	ldrb	r3, [r3, #4]
 800b4fe:	2201      	movs	r2, #1
 800b500:	4313      	orrs	r3, r2
 800b502:	b2da      	uxtb	r2, r3
 800b504:	693b      	ldr	r3, [r7, #16]
 800b506:	711a      	strb	r2, [r3, #4]
 800b508:	e009      	b.n	800b51e <create_chain+0x142>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b50a:	2317      	movs	r3, #23
 800b50c:	18fb      	adds	r3, r7, r3
 800b50e:	781b      	ldrb	r3, [r3, #0]
 800b510:	2b01      	cmp	r3, #1
 800b512:	d102      	bne.n	800b51a <create_chain+0x13e>
 800b514:	2301      	movs	r3, #1
 800b516:	425b      	negs	r3, r3
 800b518:	e000      	b.n	800b51c <create_chain+0x140>
 800b51a:	2301      	movs	r3, #1
 800b51c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b51e:	69fb      	ldr	r3, [r7, #28]
}
 800b520:	0018      	movs	r0, r3
 800b522:	46bd      	mov	sp, r7
 800b524:	b008      	add	sp, #32
 800b526:	bdb0      	pop	{r4, r5, r7, pc}

0800b528 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b086      	sub	sp, #24
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
 800b530:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b53c:	3304      	adds	r3, #4
 800b53e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	899b      	ldrh	r3, [r3, #12]
 800b544:	0019      	movs	r1, r3
 800b546:	6838      	ldr	r0, [r7, #0]
 800b548:	f7f4 fe04 	bl	8000154 <__udivsi3>
 800b54c:	0003      	movs	r3, r0
 800b54e:	001a      	movs	r2, r3
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	895b      	ldrh	r3, [r3, #10]
 800b554:	0019      	movs	r1, r3
 800b556:	0010      	movs	r0, r2
 800b558:	f7f4 fdfc 	bl	8000154 <__udivsi3>
 800b55c:	0003      	movs	r3, r0
 800b55e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b560:	693b      	ldr	r3, [r7, #16]
 800b562:	1d1a      	adds	r2, r3, #4
 800b564:	613a      	str	r2, [r7, #16]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d101      	bne.n	800b574 <clmt_clust+0x4c>
 800b570:	2300      	movs	r3, #0
 800b572:	e010      	b.n	800b596 <clmt_clust+0x6e>
		if (cl < ncl) break;	/* In this fragment? */
 800b574:	697a      	ldr	r2, [r7, #20]
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	429a      	cmp	r2, r3
 800b57a:	d307      	bcc.n	800b58c <clmt_clust+0x64>
		cl -= ncl; tbl++;		/* Next fragment */
 800b57c:	697a      	ldr	r2, [r7, #20]
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	1ad3      	subs	r3, r2, r3
 800b582:	617b      	str	r3, [r7, #20]
 800b584:	693b      	ldr	r3, [r7, #16]
 800b586:	3304      	adds	r3, #4
 800b588:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b58a:	e7e9      	b.n	800b560 <clmt_clust+0x38>
		if (cl < ncl) break;	/* In this fragment? */
 800b58c:	46c0      	nop			; (mov r8, r8)
	}
	return cl + *tbl;	/* Return the cluster number */
 800b58e:	693b      	ldr	r3, [r7, #16]
 800b590:	681a      	ldr	r2, [r3, #0]
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	18d3      	adds	r3, r2, r3
}
 800b596:	0018      	movs	r0, r3
 800b598:	46bd      	mov	sp, r7
 800b59a:	b006      	add	sp, #24
 800b59c:	bd80      	pop	{r7, pc}

0800b59e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b59e:	b590      	push	{r4, r7, lr}
 800b5a0:	b087      	sub	sp, #28
 800b5a2:	af00      	add	r7, sp, #0
 800b5a4:	6078      	str	r0, [r7, #4]
 800b5a6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b5ae:	683a      	ldr	r2, [r7, #0]
 800b5b0:	2380      	movs	r3, #128	; 0x80
 800b5b2:	039b      	lsls	r3, r3, #14
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d203      	bcs.n	800b5c0 <dir_sdi+0x22>
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	221f      	movs	r2, #31
 800b5bc:	4013      	ands	r3, r2
 800b5be:	d001      	beq.n	800b5c4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800b5c0:	2302      	movs	r3, #2
 800b5c2:	e074      	b.n	800b6ae <dir_sdi+0x110>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	683a      	ldr	r2, [r7, #0]
 800b5c8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	689b      	ldr	r3, [r3, #8]
 800b5ce:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b5d0:	697b      	ldr	r3, [r7, #20]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d106      	bne.n	800b5e4 <dir_sdi+0x46>
 800b5d6:	693b      	ldr	r3, [r7, #16]
 800b5d8:	781b      	ldrb	r3, [r3, #0]
 800b5da:	2b02      	cmp	r3, #2
 800b5dc:	d902      	bls.n	800b5e4 <dir_sdi+0x46>
		clst = fs->dirbase;
 800b5de:	693b      	ldr	r3, [r7, #16]
 800b5e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5e2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b5e4:	697b      	ldr	r3, [r7, #20]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d10c      	bne.n	800b604 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	095b      	lsrs	r3, r3, #5
 800b5ee:	693a      	ldr	r2, [r7, #16]
 800b5f0:	8912      	ldrh	r2, [r2, #8]
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	d301      	bcc.n	800b5fa <dir_sdi+0x5c>
 800b5f6:	2302      	movs	r3, #2
 800b5f8:	e059      	b.n	800b6ae <dir_sdi+0x110>
		dp->sect = fs->dirbase;
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	61da      	str	r2, [r3, #28]
 800b602:	e02f      	b.n	800b664 <dir_sdi+0xc6>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b604:	693b      	ldr	r3, [r7, #16]
 800b606:	895b      	ldrh	r3, [r3, #10]
 800b608:	001a      	movs	r2, r3
 800b60a:	693b      	ldr	r3, [r7, #16]
 800b60c:	899b      	ldrh	r3, [r3, #12]
 800b60e:	4353      	muls	r3, r2
 800b610:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b612:	e01a      	b.n	800b64a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	697a      	ldr	r2, [r7, #20]
 800b618:	0011      	movs	r1, r2
 800b61a:	0018      	movs	r0, r3
 800b61c:	f7ff fc60 	bl	800aee0 <get_fat>
 800b620:	0003      	movs	r3, r0
 800b622:	617b      	str	r3, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b624:	697b      	ldr	r3, [r7, #20]
 800b626:	3301      	adds	r3, #1
 800b628:	d101      	bne.n	800b62e <dir_sdi+0x90>
 800b62a:	2301      	movs	r3, #1
 800b62c:	e03f      	b.n	800b6ae <dir_sdi+0x110>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	2b01      	cmp	r3, #1
 800b632:	d904      	bls.n	800b63e <dir_sdi+0xa0>
 800b634:	693b      	ldr	r3, [r7, #16]
 800b636:	69db      	ldr	r3, [r3, #28]
 800b638:	697a      	ldr	r2, [r7, #20]
 800b63a:	429a      	cmp	r2, r3
 800b63c:	d301      	bcc.n	800b642 <dir_sdi+0xa4>
 800b63e:	2302      	movs	r3, #2
 800b640:	e035      	b.n	800b6ae <dir_sdi+0x110>
			ofs -= csz;
 800b642:	683a      	ldr	r2, [r7, #0]
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	1ad3      	subs	r3, r2, r3
 800b648:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b64a:	683a      	ldr	r2, [r7, #0]
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	429a      	cmp	r2, r3
 800b650:	d2e0      	bcs.n	800b614 <dir_sdi+0x76>
		}
		dp->sect = clust2sect(fs, clst);
 800b652:	697a      	ldr	r2, [r7, #20]
 800b654:	693b      	ldr	r3, [r7, #16]
 800b656:	0011      	movs	r1, r2
 800b658:	0018      	movs	r0, r3
 800b65a:	f7ff fc25 	bl	800aea8 <clust2sect>
 800b65e:	0002      	movs	r2, r0
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	697a      	ldr	r2, [r7, #20]
 800b668:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	69db      	ldr	r3, [r3, #28]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d101      	bne.n	800b676 <dir_sdi+0xd8>
 800b672:	2302      	movs	r3, #2
 800b674:	e01b      	b.n	800b6ae <dir_sdi+0x110>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	69dc      	ldr	r4, [r3, #28]
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	899b      	ldrh	r3, [r3, #12]
 800b67e:	0019      	movs	r1, r3
 800b680:	6838      	ldr	r0, [r7, #0]
 800b682:	f7f4 fd67 	bl	8000154 <__udivsi3>
 800b686:	0003      	movs	r3, r0
 800b688:	18e2      	adds	r2, r4, r3
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b68e:	693b      	ldr	r3, [r7, #16]
 800b690:	3338      	adds	r3, #56	; 0x38
 800b692:	001c      	movs	r4, r3
 800b694:	693b      	ldr	r3, [r7, #16]
 800b696:	899b      	ldrh	r3, [r3, #12]
 800b698:	001a      	movs	r2, r3
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	0011      	movs	r1, r2
 800b69e:	0018      	movs	r0, r3
 800b6a0:	f7f4 fdde 	bl	8000260 <__aeabi_uidivmod>
 800b6a4:	000b      	movs	r3, r1
 800b6a6:	18e2      	adds	r2, r4, r3
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b6ac:	2300      	movs	r3, #0
}
 800b6ae:	0018      	movs	r0, r3
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	b007      	add	sp, #28
 800b6b4:	bd90      	pop	{r4, r7, pc}

0800b6b6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b6b6:	b590      	push	{r4, r7, lr}
 800b6b8:	b087      	sub	sp, #28
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	6078      	str	r0, [r7, #4]
 800b6be:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	695b      	ldr	r3, [r3, #20]
 800b6ca:	3320      	adds	r3, #32
 800b6cc:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	69db      	ldr	r3, [r3, #28]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d004      	beq.n	800b6e0 <dir_next+0x2a>
 800b6d6:	68ba      	ldr	r2, [r7, #8]
 800b6d8:	2380      	movs	r3, #128	; 0x80
 800b6da:	039b      	lsls	r3, r3, #14
 800b6dc:	429a      	cmp	r2, r3
 800b6de:	d301      	bcc.n	800b6e4 <dir_next+0x2e>
 800b6e0:	2304      	movs	r3, #4
 800b6e2:	e0c0      	b.n	800b866 <dir_next+0x1b0>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	899b      	ldrh	r3, [r3, #12]
 800b6e8:	001a      	movs	r2, r3
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	0011      	movs	r1, r2
 800b6ee:	0018      	movs	r0, r3
 800b6f0:	f7f4 fdb6 	bl	8000260 <__aeabi_uidivmod>
 800b6f4:	1e0b      	subs	r3, r1, #0
 800b6f6:	d000      	beq.n	800b6fa <dir_next+0x44>
 800b6f8:	e0a2      	b.n	800b840 <dir_next+0x18a>
		dp->sect++;				/* Next sector */
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	69db      	ldr	r3, [r3, #28]
 800b6fe:	1c5a      	adds	r2, r3, #1
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	699b      	ldr	r3, [r3, #24]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d10b      	bne.n	800b724 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	095b      	lsrs	r3, r3, #5
 800b710:	68fa      	ldr	r2, [r7, #12]
 800b712:	8912      	ldrh	r2, [r2, #8]
 800b714:	4293      	cmp	r3, r2
 800b716:	d200      	bcs.n	800b71a <dir_next+0x64>
 800b718:	e092      	b.n	800b840 <dir_next+0x18a>
				dp->sect = 0; return FR_NO_FILE;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2200      	movs	r2, #0
 800b71e:	61da      	str	r2, [r3, #28]
 800b720:	2304      	movs	r3, #4
 800b722:	e0a0      	b.n	800b866 <dir_next+0x1b0>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	899b      	ldrh	r3, [r3, #12]
 800b728:	0019      	movs	r1, r3
 800b72a:	68b8      	ldr	r0, [r7, #8]
 800b72c:	f7f4 fd12 	bl	8000154 <__udivsi3>
 800b730:	0003      	movs	r3, r0
 800b732:	001a      	movs	r2, r3
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	895b      	ldrh	r3, [r3, #10]
 800b738:	3b01      	subs	r3, #1
 800b73a:	4013      	ands	r3, r2
 800b73c:	d000      	beq.n	800b740 <dir_next+0x8a>
 800b73e:	e07f      	b.n	800b840 <dir_next+0x18a>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b740:	687a      	ldr	r2, [r7, #4]
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	699b      	ldr	r3, [r3, #24]
 800b746:	0019      	movs	r1, r3
 800b748:	0010      	movs	r0, r2
 800b74a:	f7ff fbc9 	bl	800aee0 <get_fat>
 800b74e:	0003      	movs	r3, r0
 800b750:	617b      	str	r3, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	2b01      	cmp	r3, #1
 800b756:	d801      	bhi.n	800b75c <dir_next+0xa6>
 800b758:	2302      	movs	r3, #2
 800b75a:	e084      	b.n	800b866 <dir_next+0x1b0>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b75c:	697b      	ldr	r3, [r7, #20]
 800b75e:	3301      	adds	r3, #1
 800b760:	d101      	bne.n	800b766 <dir_next+0xb0>
 800b762:	2301      	movs	r3, #1
 800b764:	e07f      	b.n	800b866 <dir_next+0x1b0>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	69db      	ldr	r3, [r3, #28]
 800b76a:	697a      	ldr	r2, [r7, #20]
 800b76c:	429a      	cmp	r2, r3
 800b76e:	d35b      	bcc.n	800b828 <dir_next+0x172>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d104      	bne.n	800b780 <dir_next+0xca>
						dp->sect = 0; return FR_NO_FILE;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2200      	movs	r2, #0
 800b77a:	61da      	str	r2, [r3, #28]
 800b77c:	2304      	movs	r3, #4
 800b77e:	e072      	b.n	800b866 <dir_next+0x1b0>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b780:	687a      	ldr	r2, [r7, #4]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	699b      	ldr	r3, [r3, #24]
 800b786:	0019      	movs	r1, r3
 800b788:	0010      	movs	r0, r2
 800b78a:	f7ff fe27 	bl	800b3dc <create_chain>
 800b78e:	0003      	movs	r3, r0
 800b790:	617b      	str	r3, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d101      	bne.n	800b79c <dir_next+0xe6>
 800b798:	2307      	movs	r3, #7
 800b79a:	e064      	b.n	800b866 <dir_next+0x1b0>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	2b01      	cmp	r3, #1
 800b7a0:	d101      	bne.n	800b7a6 <dir_next+0xf0>
 800b7a2:	2302      	movs	r3, #2
 800b7a4:	e05f      	b.n	800b866 <dir_next+0x1b0>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	3301      	adds	r3, #1
 800b7aa:	d101      	bne.n	800b7b0 <dir_next+0xfa>
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	e05a      	b.n	800b866 <dir_next+0x1b0>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	0018      	movs	r0, r3
 800b7b4:	f7ff fa7e 	bl	800acb4 <sync_window>
 800b7b8:	1e03      	subs	r3, r0, #0
 800b7ba:	d001      	beq.n	800b7c0 <dir_next+0x10a>
 800b7bc:	2301      	movs	r3, #1
 800b7be:	e052      	b.n	800b866 <dir_next+0x1b0>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	3338      	adds	r3, #56	; 0x38
 800b7c4:	0018      	movs	r0, r3
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	899b      	ldrh	r3, [r3, #12]
 800b7ca:	001a      	movs	r2, r3
 800b7cc:	2100      	movs	r1, #0
 800b7ce:	f7ff f8b0 	bl	800a932 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	613b      	str	r3, [r7, #16]
 800b7d6:	697a      	ldr	r2, [r7, #20]
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	0011      	movs	r1, r2
 800b7dc:	0018      	movs	r0, r3
 800b7de:	f7ff fb63 	bl	800aea8 <clust2sect>
 800b7e2:	0002      	movs	r2, r0
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	635a      	str	r2, [r3, #52]	; 0x34
 800b7e8:	e012      	b.n	800b810 <dir_next+0x15a>
						fs->wflag = 1;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	0018      	movs	r0, r3
 800b7f4:	f7ff fa5e 	bl	800acb4 <sync_window>
 800b7f8:	1e03      	subs	r3, r0, #0
 800b7fa:	d001      	beq.n	800b800 <dir_next+0x14a>
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	e032      	b.n	800b866 <dir_next+0x1b0>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	3301      	adds	r3, #1
 800b804:	613b      	str	r3, [r7, #16]
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b80a:	1c5a      	adds	r2, r3, #1
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	635a      	str	r2, [r3, #52]	; 0x34
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	895b      	ldrh	r3, [r3, #10]
 800b814:	001a      	movs	r2, r3
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	4293      	cmp	r3, r2
 800b81a:	d3e6      	bcc.n	800b7ea <dir_next+0x134>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	1ad2      	subs	r2, r2, r3
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	697a      	ldr	r2, [r7, #20]
 800b82c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b82e:	697a      	ldr	r2, [r7, #20]
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	0011      	movs	r1, r2
 800b834:	0018      	movs	r0, r3
 800b836:	f7ff fb37 	bl	800aea8 <clust2sect>
 800b83a:	0002      	movs	r2, r0
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	68ba      	ldr	r2, [r7, #8]
 800b844:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	3338      	adds	r3, #56	; 0x38
 800b84a:	001c      	movs	r4, r3
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	899b      	ldrh	r3, [r3, #12]
 800b850:	001a      	movs	r2, r3
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	0011      	movs	r1, r2
 800b856:	0018      	movs	r0, r3
 800b858:	f7f4 fd02 	bl	8000260 <__aeabi_uidivmod>
 800b85c:	000b      	movs	r3, r1
 800b85e:	18e2      	adds	r2, r4, r3
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b864:	2300      	movs	r3, #0
}
 800b866:	0018      	movs	r0, r3
 800b868:	46bd      	mov	sp, r7
 800b86a:	b007      	add	sp, #28
 800b86c:	bd90      	pop	{r4, r7, pc}

0800b86e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b86e:	b5b0      	push	{r4, r5, r7, lr}
 800b870:	b086      	sub	sp, #24
 800b872:	af00      	add	r7, sp, #0
 800b874:	6078      	str	r0, [r7, #4]
 800b876:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b87e:	2517      	movs	r5, #23
 800b880:	197c      	adds	r4, r7, r5
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	2100      	movs	r1, #0
 800b886:	0018      	movs	r0, r3
 800b888:	f7ff fe89 	bl	800b59e <dir_sdi>
 800b88c:	0003      	movs	r3, r0
 800b88e:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800b890:	197b      	adds	r3, r7, r5
 800b892:	781b      	ldrb	r3, [r3, #0]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d133      	bne.n	800b900 <dir_alloc+0x92>
		n = 0;
 800b898:	2300      	movs	r3, #0
 800b89a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	69da      	ldr	r2, [r3, #28]
 800b8a0:	2517      	movs	r5, #23
 800b8a2:	197c      	adds	r4, r7, r5
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	0011      	movs	r1, r2
 800b8a8:	0018      	movs	r0, r3
 800b8aa:	f7ff fa4b 	bl	800ad44 <move_window>
 800b8ae:	0003      	movs	r3, r0
 800b8b0:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800b8b2:	197b      	adds	r3, r7, r5
 800b8b4:	781b      	ldrb	r3, [r3, #0]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d121      	bne.n	800b8fe <dir_alloc+0x90>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	6a1b      	ldr	r3, [r3, #32]
 800b8be:	781b      	ldrb	r3, [r3, #0]
 800b8c0:	2be5      	cmp	r3, #229	; 0xe5
 800b8c2:	d004      	beq.n	800b8ce <dir_alloc+0x60>
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6a1b      	ldr	r3, [r3, #32]
 800b8c8:	781b      	ldrb	r3, [r3, #0]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d107      	bne.n	800b8de <dir_alloc+0x70>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b8ce:	693b      	ldr	r3, [r7, #16]
 800b8d0:	3301      	adds	r3, #1
 800b8d2:	613b      	str	r3, [r7, #16]
 800b8d4:	693a      	ldr	r2, [r7, #16]
 800b8d6:	683b      	ldr	r3, [r7, #0]
 800b8d8:	429a      	cmp	r2, r3
 800b8da:	d102      	bne.n	800b8e2 <dir_alloc+0x74>
 800b8dc:	e010      	b.n	800b900 <dir_alloc+0x92>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b8de:	2300      	movs	r3, #0
 800b8e0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b8e2:	2517      	movs	r5, #23
 800b8e4:	197c      	adds	r4, r7, r5
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2101      	movs	r1, #1
 800b8ea:	0018      	movs	r0, r3
 800b8ec:	f7ff fee3 	bl	800b6b6 <dir_next>
 800b8f0:	0003      	movs	r3, r0
 800b8f2:	7023      	strb	r3, [r4, #0]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b8f4:	197b      	adds	r3, r7, r5
 800b8f6:	781b      	ldrb	r3, [r3, #0]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d0cf      	beq.n	800b89c <dir_alloc+0x2e>
 800b8fc:	e000      	b.n	800b900 <dir_alloc+0x92>
			if (res != FR_OK) break;
 800b8fe:	46c0      	nop			; (mov r8, r8)
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b900:	2217      	movs	r2, #23
 800b902:	18bb      	adds	r3, r7, r2
 800b904:	781b      	ldrb	r3, [r3, #0]
 800b906:	2b04      	cmp	r3, #4
 800b908:	d102      	bne.n	800b910 <dir_alloc+0xa2>
 800b90a:	18bb      	adds	r3, r7, r2
 800b90c:	2207      	movs	r2, #7
 800b90e:	701a      	strb	r2, [r3, #0]
	return res;
 800b910:	2317      	movs	r3, #23
 800b912:	18fb      	adds	r3, r7, r3
 800b914:	781b      	ldrb	r3, [r3, #0]
}
 800b916:	0018      	movs	r0, r3
 800b918:	46bd      	mov	sp, r7
 800b91a:	b006      	add	sp, #24
 800b91c:	bdb0      	pop	{r4, r5, r7, pc}

0800b91e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b91e:	b580      	push	{r7, lr}
 800b920:	b084      	sub	sp, #16
 800b922:	af00      	add	r7, sp, #0
 800b924:	6078      	str	r0, [r7, #4]
 800b926:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	331a      	adds	r3, #26
 800b92c:	0018      	movs	r0, r3
 800b92e:	f7fe ff5d 	bl	800a7ec <ld_word>
 800b932:	0003      	movs	r3, r0
 800b934:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	781b      	ldrb	r3, [r3, #0]
 800b93a:	2b03      	cmp	r3, #3
 800b93c:	d109      	bne.n	800b952 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	3314      	adds	r3, #20
 800b942:	0018      	movs	r0, r3
 800b944:	f7fe ff52 	bl	800a7ec <ld_word>
 800b948:	0003      	movs	r3, r0
 800b94a:	041b      	lsls	r3, r3, #16
 800b94c:	68fa      	ldr	r2, [r7, #12]
 800b94e:	4313      	orrs	r3, r2
 800b950:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b952:	68fb      	ldr	r3, [r7, #12]
}
 800b954:	0018      	movs	r0, r3
 800b956:	46bd      	mov	sp, r7
 800b958:	b004      	add	sp, #16
 800b95a:	bd80      	pop	{r7, pc}

0800b95c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b084      	sub	sp, #16
 800b960:	af00      	add	r7, sp, #0
 800b962:	60f8      	str	r0, [r7, #12]
 800b964:	60b9      	str	r1, [r7, #8]
 800b966:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b968:	68bb      	ldr	r3, [r7, #8]
 800b96a:	331a      	adds	r3, #26
 800b96c:	687a      	ldr	r2, [r7, #4]
 800b96e:	b292      	uxth	r2, r2
 800b970:	0011      	movs	r1, r2
 800b972:	0018      	movs	r0, r3
 800b974:	f7fe ff76 	bl	800a864 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	2b03      	cmp	r3, #3
 800b97e:	d109      	bne.n	800b994 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b980:	68bb      	ldr	r3, [r7, #8]
 800b982:	3314      	adds	r3, #20
 800b984:	001a      	movs	r2, r3
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	0c1b      	lsrs	r3, r3, #16
 800b98a:	b29b      	uxth	r3, r3
 800b98c:	0019      	movs	r1, r3
 800b98e:	0010      	movs	r0, r2
 800b990:	f7fe ff68 	bl	800a864 <st_word>
	}
}
 800b994:	46c0      	nop			; (mov r8, r8)
 800b996:	46bd      	mov	sp, r7
 800b998:	b004      	add	sp, #16
 800b99a:	bd80      	pop	{r7, pc}

0800b99c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800b99c:	b5b0      	push	{r4, r5, r7, lr}
 800b99e:	b086      	sub	sp, #24
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
 800b9a4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	331a      	adds	r3, #26
 800b9aa:	0018      	movs	r0, r3
 800b9ac:	f7fe ff1e 	bl	800a7ec <ld_word>
 800b9b0:	1e03      	subs	r3, r0, #0
 800b9b2:	d001      	beq.n	800b9b8 <cmp_lfn+0x1c>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	e068      	b.n	800ba8a <cmp_lfn+0xee>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	781b      	ldrb	r3, [r3, #0]
 800b9bc:	001a      	movs	r2, r3
 800b9be:	233f      	movs	r3, #63	; 0x3f
 800b9c0:	4013      	ands	r3, r2
 800b9c2:	1e5a      	subs	r2, r3, #1
 800b9c4:	0013      	movs	r3, r2
 800b9c6:	005b      	lsls	r3, r3, #1
 800b9c8:	189b      	adds	r3, r3, r2
 800b9ca:	009b      	lsls	r3, r3, #2
 800b9cc:	189b      	adds	r3, r3, r2
 800b9ce:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b9d0:	230e      	movs	r3, #14
 800b9d2:	18fb      	adds	r3, r7, r3
 800b9d4:	2201      	movs	r2, #1
 800b9d6:	801a      	strh	r2, [r3, #0]
 800b9d8:	2300      	movs	r3, #0
 800b9da:	613b      	str	r3, [r7, #16]
 800b9dc:	e03d      	b.n	800ba5a <cmp_lfn+0xbe>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800b9de:	4a2d      	ldr	r2, [pc, #180]	; (800ba94 <cmp_lfn+0xf8>)
 800b9e0:	693b      	ldr	r3, [r7, #16]
 800b9e2:	18d3      	adds	r3, r2, r3
 800b9e4:	781b      	ldrb	r3, [r3, #0]
 800b9e6:	001a      	movs	r2, r3
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	189b      	adds	r3, r3, r2
 800b9ec:	250c      	movs	r5, #12
 800b9ee:	197c      	adds	r4, r7, r5
 800b9f0:	0018      	movs	r0, r3
 800b9f2:	f7fe fefb 	bl	800a7ec <ld_word>
 800b9f6:	0003      	movs	r3, r0
 800b9f8:	8023      	strh	r3, [r4, #0]
		if (wc) {
 800b9fa:	230e      	movs	r3, #14
 800b9fc:	18fb      	adds	r3, r7, r3
 800b9fe:	881b      	ldrh	r3, [r3, #0]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d01f      	beq.n	800ba44 <cmp_lfn+0xa8>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	2bfe      	cmp	r3, #254	; 0xfe
 800ba08:	d813      	bhi.n	800ba32 <cmp_lfn+0x96>
 800ba0a:	197b      	adds	r3, r7, r5
 800ba0c:	881b      	ldrh	r3, [r3, #0]
 800ba0e:	0018      	movs	r0, r3
 800ba10:	f001 ff8c 	bl	800d92c <ff_wtoupper>
 800ba14:	0003      	movs	r3, r0
 800ba16:	001c      	movs	r4, r3
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	1c5a      	adds	r2, r3, #1
 800ba1c:	617a      	str	r2, [r7, #20]
 800ba1e:	005b      	lsls	r3, r3, #1
 800ba20:	687a      	ldr	r2, [r7, #4]
 800ba22:	18d3      	adds	r3, r2, r3
 800ba24:	881b      	ldrh	r3, [r3, #0]
 800ba26:	0018      	movs	r0, r3
 800ba28:	f001 ff80 	bl	800d92c <ff_wtoupper>
 800ba2c:	0003      	movs	r3, r0
 800ba2e:	429c      	cmp	r4, r3
 800ba30:	d001      	beq.n	800ba36 <cmp_lfn+0x9a>
				return 0;					/* Not matched */
 800ba32:	2300      	movs	r3, #0
 800ba34:	e029      	b.n	800ba8a <cmp_lfn+0xee>
			}
			wc = uc;
 800ba36:	230e      	movs	r3, #14
 800ba38:	18fb      	adds	r3, r7, r3
 800ba3a:	220c      	movs	r2, #12
 800ba3c:	18ba      	adds	r2, r7, r2
 800ba3e:	8812      	ldrh	r2, [r2, #0]
 800ba40:	801a      	strh	r2, [r3, #0]
 800ba42:	e007      	b.n	800ba54 <cmp_lfn+0xb8>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ba44:	230c      	movs	r3, #12
 800ba46:	18fb      	adds	r3, r7, r3
 800ba48:	881b      	ldrh	r3, [r3, #0]
 800ba4a:	4a13      	ldr	r2, [pc, #76]	; (800ba98 <cmp_lfn+0xfc>)
 800ba4c:	4293      	cmp	r3, r2
 800ba4e:	d001      	beq.n	800ba54 <cmp_lfn+0xb8>
 800ba50:	2300      	movs	r3, #0
 800ba52:	e01a      	b.n	800ba8a <cmp_lfn+0xee>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	3301      	adds	r3, #1
 800ba58:	613b      	str	r3, [r7, #16]
 800ba5a:	693b      	ldr	r3, [r7, #16]
 800ba5c:	2b0c      	cmp	r3, #12
 800ba5e:	d9be      	bls.n	800b9de <cmp_lfn+0x42>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	781b      	ldrb	r3, [r3, #0]
 800ba64:	001a      	movs	r2, r3
 800ba66:	2340      	movs	r3, #64	; 0x40
 800ba68:	4013      	ands	r3, r2
 800ba6a:	d00d      	beq.n	800ba88 <cmp_lfn+0xec>
 800ba6c:	230e      	movs	r3, #14
 800ba6e:	18fb      	adds	r3, r7, r3
 800ba70:	881b      	ldrh	r3, [r3, #0]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d008      	beq.n	800ba88 <cmp_lfn+0xec>
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	005b      	lsls	r3, r3, #1
 800ba7a:	687a      	ldr	r2, [r7, #4]
 800ba7c:	18d3      	adds	r3, r2, r3
 800ba7e:	881b      	ldrh	r3, [r3, #0]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d001      	beq.n	800ba88 <cmp_lfn+0xec>
 800ba84:	2300      	movs	r3, #0
 800ba86:	e000      	b.n	800ba8a <cmp_lfn+0xee>

	return 1;		/* The part of LFN matched */
 800ba88:	2301      	movs	r3, #1
}
 800ba8a:	0018      	movs	r0, r3
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	b006      	add	sp, #24
 800ba90:	bdb0      	pop	{r4, r5, r7, pc}
 800ba92:	46c0      	nop			; (mov r8, r8)
 800ba94:	080132c8 	.word	0x080132c8
 800ba98:	0000ffff 	.word	0x0000ffff

0800ba9c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ba9c:	b590      	push	{r4, r7, lr}
 800ba9e:	b089      	sub	sp, #36	; 0x24
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	60f8      	str	r0, [r7, #12]
 800baa4:	60b9      	str	r1, [r7, #8]
 800baa6:	0019      	movs	r1, r3
 800baa8:	1dfb      	adds	r3, r7, #7
 800baaa:	701a      	strb	r2, [r3, #0]
 800baac:	1dbb      	adds	r3, r7, #6
 800baae:	1c0a      	adds	r2, r1, #0
 800bab0:	701a      	strb	r2, [r3, #0]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	330d      	adds	r3, #13
 800bab6:	1dba      	adds	r2, r7, #6
 800bab8:	7812      	ldrb	r2, [r2, #0]
 800baba:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	330b      	adds	r3, #11
 800bac0:	220f      	movs	r2, #15
 800bac2:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	330c      	adds	r3, #12
 800bac8:	2200      	movs	r2, #0
 800baca:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	331a      	adds	r3, #26
 800bad0:	2100      	movs	r1, #0
 800bad2:	0018      	movs	r0, r3
 800bad4:	f7fe fec6 	bl	800a864 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800bad8:	1dfb      	adds	r3, r7, #7
 800bada:	781b      	ldrb	r3, [r3, #0]
 800badc:	1e5a      	subs	r2, r3, #1
 800bade:	0013      	movs	r3, r2
 800bae0:	005b      	lsls	r3, r3, #1
 800bae2:	189b      	adds	r3, r3, r2
 800bae4:	009b      	lsls	r3, r3, #2
 800bae6:	189b      	adds	r3, r3, r2
 800bae8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800baea:	2316      	movs	r3, #22
 800baec:	18fb      	adds	r3, r7, r3
 800baee:	2200      	movs	r2, #0
 800baf0:	801a      	strh	r2, [r3, #0]
 800baf2:	2300      	movs	r3, #0
 800baf4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800baf6:	2116      	movs	r1, #22
 800baf8:	187b      	adds	r3, r7, r1
 800bafa:	881b      	ldrh	r3, [r3, #0]
 800bafc:	4a21      	ldr	r2, [pc, #132]	; (800bb84 <put_lfn+0xe8>)
 800bafe:	4293      	cmp	r3, r2
 800bb00:	d008      	beq.n	800bb14 <put_lfn+0x78>
 800bb02:	69fb      	ldr	r3, [r7, #28]
 800bb04:	1c5a      	adds	r2, r3, #1
 800bb06:	61fa      	str	r2, [r7, #28]
 800bb08:	005b      	lsls	r3, r3, #1
 800bb0a:	68fa      	ldr	r2, [r7, #12]
 800bb0c:	18d2      	adds	r2, r2, r3
 800bb0e:	187b      	adds	r3, r7, r1
 800bb10:	8812      	ldrh	r2, [r2, #0]
 800bb12:	801a      	strh	r2, [r3, #0]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800bb14:	4a1c      	ldr	r2, [pc, #112]	; (800bb88 <put_lfn+0xec>)
 800bb16:	69bb      	ldr	r3, [r7, #24]
 800bb18:	18d3      	adds	r3, r2, r3
 800bb1a:	781b      	ldrb	r3, [r3, #0]
 800bb1c:	001a      	movs	r2, r3
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	189a      	adds	r2, r3, r2
 800bb22:	2416      	movs	r4, #22
 800bb24:	193b      	adds	r3, r7, r4
 800bb26:	881b      	ldrh	r3, [r3, #0]
 800bb28:	0019      	movs	r1, r3
 800bb2a:	0010      	movs	r0, r2
 800bb2c:	f7fe fe9a 	bl	800a864 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800bb30:	0022      	movs	r2, r4
 800bb32:	18bb      	adds	r3, r7, r2
 800bb34:	881b      	ldrh	r3, [r3, #0]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d103      	bne.n	800bb42 <put_lfn+0xa6>
 800bb3a:	18bb      	adds	r3, r7, r2
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	4252      	negs	r2, r2
 800bb40:	801a      	strh	r2, [r3, #0]
	} while (++s < 13);
 800bb42:	69bb      	ldr	r3, [r7, #24]
 800bb44:	3301      	adds	r3, #1
 800bb46:	61bb      	str	r3, [r7, #24]
 800bb48:	69bb      	ldr	r3, [r7, #24]
 800bb4a:	2b0c      	cmp	r3, #12
 800bb4c:	d9d3      	bls.n	800baf6 <put_lfn+0x5a>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800bb4e:	2316      	movs	r3, #22
 800bb50:	18fb      	adds	r3, r7, r3
 800bb52:	881b      	ldrh	r3, [r3, #0]
 800bb54:	4a0b      	ldr	r2, [pc, #44]	; (800bb84 <put_lfn+0xe8>)
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d006      	beq.n	800bb68 <put_lfn+0xcc>
 800bb5a:	69fb      	ldr	r3, [r7, #28]
 800bb5c:	005b      	lsls	r3, r3, #1
 800bb5e:	68fa      	ldr	r2, [r7, #12]
 800bb60:	18d3      	adds	r3, r2, r3
 800bb62:	881b      	ldrh	r3, [r3, #0]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d105      	bne.n	800bb74 <put_lfn+0xd8>
 800bb68:	1dfb      	adds	r3, r7, #7
 800bb6a:	1dfa      	adds	r2, r7, #7
 800bb6c:	7812      	ldrb	r2, [r2, #0]
 800bb6e:	2140      	movs	r1, #64	; 0x40
 800bb70:	430a      	orrs	r2, r1
 800bb72:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	1dfa      	adds	r2, r7, #7
 800bb78:	7812      	ldrb	r2, [r2, #0]
 800bb7a:	701a      	strb	r2, [r3, #0]
}
 800bb7c:	46c0      	nop			; (mov r8, r8)
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	b009      	add	sp, #36	; 0x24
 800bb82:	bd90      	pop	{r4, r7, pc}
 800bb84:	0000ffff 	.word	0x0000ffff
 800bb88:	080132c8 	.word	0x080132c8

0800bb8c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b08c      	sub	sp, #48	; 0x30
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	60f8      	str	r0, [r7, #12]
 800bb94:	60b9      	str	r1, [r7, #8]
 800bb96:	607a      	str	r2, [r7, #4]
 800bb98:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800bb9a:	68b9      	ldr	r1, [r7, #8]
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	220b      	movs	r2, #11
 800bba0:	0018      	movs	r0, r3
 800bba2:	f7fe fea7 	bl	800a8f4 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	2b05      	cmp	r3, #5
 800bbaa:	d92f      	bls.n	800bc0c <gen_numname+0x80>
		sr = seq;
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800bbb0:	e026      	b.n	800bc00 <gen_numname+0x74>
			wc = *lfn++;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	1c9a      	adds	r2, r3, #2
 800bbb6:	607a      	str	r2, [r7, #4]
 800bbb8:	2222      	movs	r2, #34	; 0x22
 800bbba:	18ba      	adds	r2, r7, r2
 800bbbc:	881b      	ldrh	r3, [r3, #0]
 800bbbe:	8013      	strh	r3, [r2, #0]
			for (i = 0; i < 16; i++) {
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	62bb      	str	r3, [r7, #40]	; 0x28
 800bbc4:	e019      	b.n	800bbfa <gen_numname+0x6e>
				sr = (sr << 1) + (wc & 1);
 800bbc6:	69fb      	ldr	r3, [r7, #28]
 800bbc8:	005a      	lsls	r2, r3, #1
 800bbca:	2022      	movs	r0, #34	; 0x22
 800bbcc:	183b      	adds	r3, r7, r0
 800bbce:	881b      	ldrh	r3, [r3, #0]
 800bbd0:	2101      	movs	r1, #1
 800bbd2:	400b      	ands	r3, r1
 800bbd4:	18d3      	adds	r3, r2, r3
 800bbd6:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800bbd8:	183b      	adds	r3, r7, r0
 800bbda:	183a      	adds	r2, r7, r0
 800bbdc:	8812      	ldrh	r2, [r2, #0]
 800bbde:	0852      	lsrs	r2, r2, #1
 800bbe0:	801a      	strh	r2, [r3, #0]
				if (sr & 0x10000) sr ^= 0x11021;
 800bbe2:	69fa      	ldr	r2, [r7, #28]
 800bbe4:	2380      	movs	r3, #128	; 0x80
 800bbe6:	025b      	lsls	r3, r3, #9
 800bbe8:	4013      	ands	r3, r2
 800bbea:	d003      	beq.n	800bbf4 <gen_numname+0x68>
 800bbec:	69fb      	ldr	r3, [r7, #28]
 800bbee:	4a30      	ldr	r2, [pc, #192]	; (800bcb0 <gen_numname+0x124>)
 800bbf0:	4053      	eors	r3, r2
 800bbf2:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800bbf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbf6:	3301      	adds	r3, #1
 800bbf8:	62bb      	str	r3, [r7, #40]	; 0x28
 800bbfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbfc:	2b0f      	cmp	r3, #15
 800bbfe:	d9e2      	bls.n	800bbc6 <gen_numname+0x3a>
		while (*lfn) {	/* Create a CRC */
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	881b      	ldrh	r3, [r3, #0]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d1d4      	bne.n	800bbb2 <gen_numname+0x26>
			}
		}
		seq = (UINT)sr;
 800bc08:	69fb      	ldr	r3, [r7, #28]
 800bc0a:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800bc0c:	2307      	movs	r3, #7
 800bc0e:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	b2db      	uxtb	r3, r3
 800bc14:	220f      	movs	r2, #15
 800bc16:	4013      	ands	r3, r2
 800bc18:	b2da      	uxtb	r2, r3
 800bc1a:	212f      	movs	r1, #47	; 0x2f
 800bc1c:	187b      	adds	r3, r7, r1
 800bc1e:	3230      	adds	r2, #48	; 0x30
 800bc20:	701a      	strb	r2, [r3, #0]
		if (c > '9') c += 7;
 800bc22:	187b      	adds	r3, r7, r1
 800bc24:	781b      	ldrb	r3, [r3, #0]
 800bc26:	2b39      	cmp	r3, #57	; 0x39
 800bc28:	d904      	bls.n	800bc34 <gen_numname+0xa8>
 800bc2a:	187b      	adds	r3, r7, r1
 800bc2c:	187a      	adds	r2, r7, r1
 800bc2e:	7812      	ldrb	r2, [r2, #0]
 800bc30:	3207      	adds	r2, #7
 800bc32:	701a      	strb	r2, [r3, #0]
		ns[i--] = c;
 800bc34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc36:	1e5a      	subs	r2, r3, #1
 800bc38:	62ba      	str	r2, [r7, #40]	; 0x28
 800bc3a:	2014      	movs	r0, #20
 800bc3c:	183a      	adds	r2, r7, r0
 800bc3e:	212f      	movs	r1, #47	; 0x2f
 800bc40:	1879      	adds	r1, r7, r1
 800bc42:	7809      	ldrb	r1, [r1, #0]
 800bc44:	54d1      	strb	r1, [r2, r3]
		seq /= 16;
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	091b      	lsrs	r3, r3, #4
 800bc4a:	603b      	str	r3, [r7, #0]
	} while (seq);
 800bc4c:	683b      	ldr	r3, [r7, #0]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d1de      	bne.n	800bc10 <gen_numname+0x84>
	ns[i] = '~';
 800bc52:	183a      	adds	r2, r7, r0
 800bc54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc56:	18d3      	adds	r3, r2, r3
 800bc58:	227e      	movs	r2, #126	; 0x7e
 800bc5a:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	627b      	str	r3, [r7, #36]	; 0x24
 800bc60:	e002      	b.n	800bc68 <gen_numname+0xdc>
 800bc62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc64:	3301      	adds	r3, #1
 800bc66:	627b      	str	r3, [r7, #36]	; 0x24
 800bc68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc6c:	429a      	cmp	r2, r3
 800bc6e:	d205      	bcs.n	800bc7c <gen_numname+0xf0>
 800bc70:	68fa      	ldr	r2, [r7, #12]
 800bc72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc74:	18d3      	adds	r3, r2, r3
 800bc76:	781b      	ldrb	r3, [r3, #0]
 800bc78:	2b20      	cmp	r3, #32
 800bc7a:	d1f2      	bne.n	800bc62 <gen_numname+0xd6>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800bc7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc7e:	2b07      	cmp	r3, #7
 800bc80:	d806      	bhi.n	800bc90 <gen_numname+0x104>
 800bc82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc84:	1c5a      	adds	r2, r3, #1
 800bc86:	62ba      	str	r2, [r7, #40]	; 0x28
 800bc88:	2214      	movs	r2, #20
 800bc8a:	18ba      	adds	r2, r7, r2
 800bc8c:	5cd1      	ldrb	r1, [r2, r3]
 800bc8e:	e000      	b.n	800bc92 <gen_numname+0x106>
 800bc90:	2120      	movs	r1, #32
 800bc92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc94:	1c5a      	adds	r2, r3, #1
 800bc96:	627a      	str	r2, [r7, #36]	; 0x24
 800bc98:	68fa      	ldr	r2, [r7, #12]
 800bc9a:	18d3      	adds	r3, r2, r3
 800bc9c:	1c0a      	adds	r2, r1, #0
 800bc9e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800bca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bca2:	2b07      	cmp	r3, #7
 800bca4:	d9ea      	bls.n	800bc7c <gen_numname+0xf0>
}
 800bca6:	46c0      	nop			; (mov r8, r8)
 800bca8:	46c0      	nop			; (mov r8, r8)
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	b00c      	add	sp, #48	; 0x30
 800bcae:	bd80      	pop	{r7, pc}
 800bcb0:	00011021 	.word	0x00011021

0800bcb4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b084      	sub	sp, #16
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800bcbc:	230f      	movs	r3, #15
 800bcbe:	18fb      	adds	r3, r7, r3
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	701a      	strb	r2, [r3, #0]
	UINT n = 11;
 800bcc4:	230b      	movs	r3, #11
 800bcc6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800bcc8:	200f      	movs	r0, #15
 800bcca:	183b      	adds	r3, r7, r0
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	b2da      	uxtb	r2, r3
 800bcd0:	0852      	lsrs	r2, r2, #1
 800bcd2:	01db      	lsls	r3, r3, #7
 800bcd4:	4313      	orrs	r3, r2
 800bcd6:	b2d9      	uxtb	r1, r3
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	1c5a      	adds	r2, r3, #1
 800bcdc:	607a      	str	r2, [r7, #4]
 800bcde:	781a      	ldrb	r2, [r3, #0]
 800bce0:	183b      	adds	r3, r7, r0
 800bce2:	188a      	adds	r2, r1, r2
 800bce4:	701a      	strb	r2, [r3, #0]
	} while (--n);
 800bce6:	68bb      	ldr	r3, [r7, #8]
 800bce8:	3b01      	subs	r3, #1
 800bcea:	60bb      	str	r3, [r7, #8]
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d1ea      	bne.n	800bcc8 <sum_sfn+0x14>
	return sum;
 800bcf2:	183b      	adds	r3, r7, r0
 800bcf4:	781b      	ldrb	r3, [r3, #0]
}
 800bcf6:	0018      	movs	r0, r3
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	b004      	add	sp, #16
 800bcfc:	bd80      	pop	{r7, pc}

0800bcfe <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bcfe:	b5b0      	push	{r4, r5, r7, lr}
 800bd00:	b086      	sub	sp, #24
 800bd02:	af00      	add	r7, sp, #0
 800bd04:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bd0c:	2517      	movs	r5, #23
 800bd0e:	197c      	adds	r4, r7, r5
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2100      	movs	r1, #0
 800bd14:	0018      	movs	r0, r3
 800bd16:	f7ff fc42 	bl	800b59e <dir_sdi>
 800bd1a:	0003      	movs	r3, r0
 800bd1c:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK) return res;
 800bd1e:	197b      	adds	r3, r7, r5
 800bd20:	781b      	ldrb	r3, [r3, #0]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d002      	beq.n	800bd2c <dir_find+0x2e>
 800bd26:	197b      	adds	r3, r7, r5
 800bd28:	781b      	ldrb	r3, [r3, #0]
 800bd2a:	e0df      	b.n	800beec <dir_find+0x1ee>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bd2c:	2114      	movs	r1, #20
 800bd2e:	187b      	adds	r3, r7, r1
 800bd30:	22ff      	movs	r2, #255	; 0xff
 800bd32:	701a      	strb	r2, [r3, #0]
 800bd34:	2315      	movs	r3, #21
 800bd36:	18fb      	adds	r3, r7, r3
 800bd38:	187a      	adds	r2, r7, r1
 800bd3a:	7812      	ldrb	r2, [r2, #0]
 800bd3c:	701a      	strb	r2, [r3, #0]
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	2201      	movs	r2, #1
 800bd42:	4252      	negs	r2, r2
 800bd44:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	69da      	ldr	r2, [r3, #28]
 800bd4a:	2517      	movs	r5, #23
 800bd4c:	197c      	adds	r4, r7, r5
 800bd4e:	693b      	ldr	r3, [r7, #16]
 800bd50:	0011      	movs	r1, r2
 800bd52:	0018      	movs	r0, r3
 800bd54:	f7fe fff6 	bl	800ad44 <move_window>
 800bd58:	0003      	movs	r3, r0
 800bd5a:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) break;
 800bd5c:	0029      	movs	r1, r5
 800bd5e:	187b      	adds	r3, r7, r1
 800bd60:	781b      	ldrb	r3, [r3, #0]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d000      	beq.n	800bd68 <dir_find+0x6a>
 800bd66:	e0b9      	b.n	800bedc <dir_find+0x1de>
		c = dp->dir[DIR_Name];
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	6a1a      	ldr	r2, [r3, #32]
 800bd6c:	2016      	movs	r0, #22
 800bd6e:	183b      	adds	r3, r7, r0
 800bd70:	7812      	ldrb	r2, [r2, #0]
 800bd72:	701a      	strb	r2, [r3, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bd74:	183b      	adds	r3, r7, r0
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d103      	bne.n	800bd84 <dir_find+0x86>
 800bd7c:	187b      	adds	r3, r7, r1
 800bd7e:	2204      	movs	r2, #4
 800bd80:	701a      	strb	r2, [r3, #0]
 800bd82:	e0b0      	b.n	800bee6 <dir_find+0x1e8>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	6a1b      	ldr	r3, [r3, #32]
 800bd88:	330b      	adds	r3, #11
 800bd8a:	781a      	ldrb	r2, [r3, #0]
 800bd8c:	200f      	movs	r0, #15
 800bd8e:	183b      	adds	r3, r7, r0
 800bd90:	213f      	movs	r1, #63	; 0x3f
 800bd92:	400a      	ands	r2, r1
 800bd94:	701a      	strb	r2, [r3, #0]
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	0001      	movs	r1, r0
 800bd9a:	187a      	adds	r2, r7, r1
 800bd9c:	7812      	ldrb	r2, [r2, #0]
 800bd9e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800bda0:	2316      	movs	r3, #22
 800bda2:	18fb      	adds	r3, r7, r3
 800bda4:	781b      	ldrb	r3, [r3, #0]
 800bda6:	2be5      	cmp	r3, #229	; 0xe5
 800bda8:	d008      	beq.n	800bdbc <dir_find+0xbe>
 800bdaa:	187b      	adds	r3, r7, r1
 800bdac:	781b      	ldrb	r3, [r3, #0]
 800bdae:	2208      	movs	r2, #8
 800bdb0:	4013      	ands	r3, r2
 800bdb2:	d00c      	beq.n	800bdce <dir_find+0xd0>
 800bdb4:	187b      	adds	r3, r7, r1
 800bdb6:	781b      	ldrb	r3, [r3, #0]
 800bdb8:	2b0f      	cmp	r3, #15
 800bdba:	d008      	beq.n	800bdce <dir_find+0xd0>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bdbc:	2315      	movs	r3, #21
 800bdbe:	18fb      	adds	r3, r7, r3
 800bdc0:	22ff      	movs	r2, #255	; 0xff
 800bdc2:	701a      	strb	r2, [r3, #0]
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	4252      	negs	r2, r2
 800bdca:	631a      	str	r2, [r3, #48]	; 0x30
 800bdcc:	e077      	b.n	800bebe <dir_find+0x1c0>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800bdce:	230f      	movs	r3, #15
 800bdd0:	18fb      	adds	r3, r7, r3
 800bdd2:	781b      	ldrb	r3, [r3, #0]
 800bdd4:	2b0f      	cmp	r3, #15
 800bdd6:	d148      	bne.n	800be6a <dir_find+0x16c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	222f      	movs	r2, #47	; 0x2f
 800bddc:	5c9b      	ldrb	r3, [r3, r2]
 800bdde:	001a      	movs	r2, r3
 800bde0:	2340      	movs	r3, #64	; 0x40
 800bde2:	4013      	ands	r3, r2
 800bde4:	d000      	beq.n	800bde8 <dir_find+0xea>
 800bde6:	e06a      	b.n	800bebe <dir_find+0x1c0>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800bde8:	2116      	movs	r1, #22
 800bdea:	187b      	adds	r3, r7, r1
 800bdec:	781b      	ldrb	r3, [r3, #0]
 800bdee:	2240      	movs	r2, #64	; 0x40
 800bdf0:	4013      	ands	r3, r2
 800bdf2:	d015      	beq.n	800be20 <dir_find+0x122>
						sum = dp->dir[LDIR_Chksum];
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	6a1a      	ldr	r2, [r3, #32]
 800bdf8:	2314      	movs	r3, #20
 800bdfa:	18fb      	adds	r3, r7, r3
 800bdfc:	7b52      	ldrb	r2, [r2, #13]
 800bdfe:	701a      	strb	r2, [r3, #0]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800be00:	187b      	adds	r3, r7, r1
 800be02:	0008      	movs	r0, r1
 800be04:	187a      	adds	r2, r7, r1
 800be06:	7812      	ldrb	r2, [r2, #0]
 800be08:	2140      	movs	r1, #64	; 0x40
 800be0a:	438a      	bics	r2, r1
 800be0c:	701a      	strb	r2, [r3, #0]
 800be0e:	2315      	movs	r3, #21
 800be10:	18fb      	adds	r3, r7, r3
 800be12:	183a      	adds	r2, r7, r0
 800be14:	7812      	ldrb	r2, [r2, #0]
 800be16:	701a      	strb	r2, [r3, #0]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	695a      	ldr	r2, [r3, #20]
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800be20:	2316      	movs	r3, #22
 800be22:	18fa      	adds	r2, r7, r3
 800be24:	2415      	movs	r4, #21
 800be26:	193b      	adds	r3, r7, r4
 800be28:	7812      	ldrb	r2, [r2, #0]
 800be2a:	781b      	ldrb	r3, [r3, #0]
 800be2c:	429a      	cmp	r2, r3
 800be2e:	d117      	bne.n	800be60 <dir_find+0x162>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	6a1b      	ldr	r3, [r3, #32]
 800be34:	330d      	adds	r3, #13
 800be36:	781b      	ldrb	r3, [r3, #0]
 800be38:	2214      	movs	r2, #20
 800be3a:	18ba      	adds	r2, r7, r2
 800be3c:	7812      	ldrb	r2, [r2, #0]
 800be3e:	429a      	cmp	r2, r3
 800be40:	d10e      	bne.n	800be60 <dir_find+0x162>
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	691a      	ldr	r2, [r3, #16]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6a1b      	ldr	r3, [r3, #32]
 800be4a:	0019      	movs	r1, r3
 800be4c:	0010      	movs	r0, r2
 800be4e:	f7ff fda5 	bl	800b99c <cmp_lfn>
 800be52:	1e03      	subs	r3, r0, #0
 800be54:	d004      	beq.n	800be60 <dir_find+0x162>
 800be56:	193b      	adds	r3, r7, r4
 800be58:	781b      	ldrb	r3, [r3, #0]
 800be5a:	3b01      	subs	r3, #1
 800be5c:	b2da      	uxtb	r2, r3
 800be5e:	e000      	b.n	800be62 <dir_find+0x164>
 800be60:	22ff      	movs	r2, #255	; 0xff
 800be62:	2315      	movs	r3, #21
 800be64:	18fb      	adds	r3, r7, r3
 800be66:	701a      	strb	r2, [r3, #0]
 800be68:	e029      	b.n	800bebe <dir_find+0x1c0>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800be6a:	2315      	movs	r3, #21
 800be6c:	18fb      	adds	r3, r7, r3
 800be6e:	781b      	ldrb	r3, [r3, #0]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d10b      	bne.n	800be8c <dir_find+0x18e>
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	6a1b      	ldr	r3, [r3, #32]
 800be78:	0018      	movs	r0, r3
 800be7a:	f7ff ff1b 	bl	800bcb4 <sum_sfn>
 800be7e:	0003      	movs	r3, r0
 800be80:	001a      	movs	r2, r3
 800be82:	2314      	movs	r3, #20
 800be84:	18fb      	adds	r3, r7, r3
 800be86:	781b      	ldrb	r3, [r3, #0]
 800be88:	4293      	cmp	r3, r2
 800be8a:	d029      	beq.n	800bee0 <dir_find+0x1e2>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	222f      	movs	r2, #47	; 0x2f
 800be90:	5c9b      	ldrb	r3, [r3, r2]
 800be92:	001a      	movs	r2, r3
 800be94:	2301      	movs	r3, #1
 800be96:	4013      	ands	r3, r2
 800be98:	d109      	bne.n	800beae <dir_find+0x1b0>
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6a18      	ldr	r0, [r3, #32]
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	3324      	adds	r3, #36	; 0x24
 800bea2:	220b      	movs	r2, #11
 800bea4:	0019      	movs	r1, r3
 800bea6:	f7fe fd5d 	bl	800a964 <mem_cmp>
 800beaa:	1e03      	subs	r3, r0, #0
 800beac:	d01a      	beq.n	800bee4 <dir_find+0x1e6>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800beae:	2315      	movs	r3, #21
 800beb0:	18fb      	adds	r3, r7, r3
 800beb2:	22ff      	movs	r2, #255	; 0xff
 800beb4:	701a      	strb	r2, [r3, #0]
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2201      	movs	r2, #1
 800beba:	4252      	negs	r2, r2
 800bebc:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bebe:	2517      	movs	r5, #23
 800bec0:	197c      	adds	r4, r7, r5
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2100      	movs	r1, #0
 800bec6:	0018      	movs	r0, r3
 800bec8:	f7ff fbf5 	bl	800b6b6 <dir_next>
 800becc:	0003      	movs	r3, r0
 800bece:	7023      	strb	r3, [r4, #0]
	} while (res == FR_OK);
 800bed0:	197b      	adds	r3, r7, r5
 800bed2:	781b      	ldrb	r3, [r3, #0]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d100      	bne.n	800beda <dir_find+0x1dc>
 800bed8:	e735      	b.n	800bd46 <dir_find+0x48>
 800beda:	e004      	b.n	800bee6 <dir_find+0x1e8>
		if (res != FR_OK) break;
 800bedc:	46c0      	nop			; (mov r8, r8)
 800bede:	e002      	b.n	800bee6 <dir_find+0x1e8>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bee0:	46c0      	nop			; (mov r8, r8)
 800bee2:	e000      	b.n	800bee6 <dir_find+0x1e8>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bee4:	46c0      	nop			; (mov r8, r8)

	return res;
 800bee6:	2317      	movs	r3, #23
 800bee8:	18fb      	adds	r3, r7, r3
 800beea:	781b      	ldrb	r3, [r3, #0]
}
 800beec:	0018      	movs	r0, r3
 800beee:	46bd      	mov	sp, r7
 800bef0:	b006      	add	sp, #24
 800bef2:	bdb0      	pop	{r4, r5, r7, pc}

0800bef4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bef4:	b5b0      	push	{r4, r5, r7, lr}
 800bef6:	b08c      	sub	sp, #48	; 0x30
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	222f      	movs	r2, #47	; 0x2f
 800bf06:	5c9b      	ldrb	r3, [r3, r2]
 800bf08:	001a      	movs	r2, r3
 800bf0a:	23a0      	movs	r3, #160	; 0xa0
 800bf0c:	4013      	ands	r3, r2
 800bf0e:	d001      	beq.n	800bf14 <dir_register+0x20>
 800bf10:	2306      	movs	r3, #6
 800bf12:	e0fb      	b.n	800c10c <dir_register+0x218>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800bf14:	2300      	movs	r3, #0
 800bf16:	627b      	str	r3, [r7, #36]	; 0x24
 800bf18:	e002      	b.n	800bf20 <dir_register+0x2c>
 800bf1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf1c:	3301      	adds	r3, #1
 800bf1e:	627b      	str	r3, [r7, #36]	; 0x24
 800bf20:	69fb      	ldr	r3, [r7, #28]
 800bf22:	691a      	ldr	r2, [r3, #16]
 800bf24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf26:	005b      	lsls	r3, r3, #1
 800bf28:	18d3      	adds	r3, r2, r3
 800bf2a:	881b      	ldrh	r3, [r3, #0]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d1f4      	bne.n	800bf1a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	3324      	adds	r3, #36	; 0x24
 800bf34:	0019      	movs	r1, r3
 800bf36:	240c      	movs	r4, #12
 800bf38:	193b      	adds	r3, r7, r4
 800bf3a:	220c      	movs	r2, #12
 800bf3c:	0018      	movs	r0, r3
 800bf3e:	f7fe fcd9 	bl	800a8f4 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800bf42:	193b      	adds	r3, r7, r4
 800bf44:	7adb      	ldrb	r3, [r3, #11]
 800bf46:	001a      	movs	r2, r3
 800bf48:	2301      	movs	r3, #1
 800bf4a:	4013      	ands	r3, r2
 800bf4c:	d037      	beq.n	800bfbe <dir_register+0xca>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	222f      	movs	r2, #47	; 0x2f
 800bf52:	2140      	movs	r1, #64	; 0x40
 800bf54:	5499      	strb	r1, [r3, r2]
		for (n = 1; n < 100; n++) {
 800bf56:	2301      	movs	r3, #1
 800bf58:	62bb      	str	r3, [r7, #40]	; 0x28
 800bf5a:	e018      	b.n	800bf8e <dir_register+0x9a>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	3324      	adds	r3, #36	; 0x24
 800bf60:	0018      	movs	r0, r3
 800bf62:	69fb      	ldr	r3, [r7, #28]
 800bf64:	691a      	ldr	r2, [r3, #16]
 800bf66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf68:	210c      	movs	r1, #12
 800bf6a:	1879      	adds	r1, r7, r1
 800bf6c:	f7ff fe0e 	bl	800bb8c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800bf70:	252f      	movs	r5, #47	; 0x2f
 800bf72:	197c      	adds	r4, r7, r5
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	0018      	movs	r0, r3
 800bf78:	f7ff fec1 	bl	800bcfe <dir_find>
 800bf7c:	0003      	movs	r3, r0
 800bf7e:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800bf80:	197b      	adds	r3, r7, r5
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d106      	bne.n	800bf96 <dir_register+0xa2>
		for (n = 1; n < 100; n++) {
 800bf88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	62bb      	str	r3, [r7, #40]	; 0x28
 800bf8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf90:	2b63      	cmp	r3, #99	; 0x63
 800bf92:	d9e3      	bls.n	800bf5c <dir_register+0x68>
 800bf94:	e000      	b.n	800bf98 <dir_register+0xa4>
			if (res != FR_OK) break;
 800bf96:	46c0      	nop			; (mov r8, r8)
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800bf98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf9a:	2b64      	cmp	r3, #100	; 0x64
 800bf9c:	d101      	bne.n	800bfa2 <dir_register+0xae>
 800bf9e:	2307      	movs	r3, #7
 800bfa0:	e0b4      	b.n	800c10c <dir_register+0x218>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800bfa2:	222f      	movs	r2, #47	; 0x2f
 800bfa4:	18bb      	adds	r3, r7, r2
 800bfa6:	781b      	ldrb	r3, [r3, #0]
 800bfa8:	2b04      	cmp	r3, #4
 800bfaa:	d002      	beq.n	800bfb2 <dir_register+0xbe>
 800bfac:	18bb      	adds	r3, r7, r2
 800bfae:	781b      	ldrb	r3, [r3, #0]
 800bfb0:	e0ac      	b.n	800c10c <dir_register+0x218>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800bfb2:	230c      	movs	r3, #12
 800bfb4:	18fb      	adds	r3, r7, r3
 800bfb6:	7ad9      	ldrb	r1, [r3, #11]
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	222f      	movs	r2, #47	; 0x2f
 800bfbc:	5499      	strb	r1, [r3, r2]
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800bfbe:	230c      	movs	r3, #12
 800bfc0:	18fb      	adds	r3, r7, r3
 800bfc2:	7adb      	ldrb	r3, [r3, #11]
 800bfc4:	001a      	movs	r2, r3
 800bfc6:	2302      	movs	r3, #2
 800bfc8:	4013      	ands	r3, r2
 800bfca:	d008      	beq.n	800bfde <dir_register+0xea>
 800bfcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfce:	330c      	adds	r3, #12
 800bfd0:	210d      	movs	r1, #13
 800bfd2:	0018      	movs	r0, r3
 800bfd4:	f7f4 f8be 	bl	8000154 <__udivsi3>
 800bfd8:	0003      	movs	r3, r0
 800bfda:	3301      	adds	r3, #1
 800bfdc:	e000      	b.n	800bfe0 <dir_register+0xec>
 800bfde:	2301      	movs	r3, #1
 800bfe0:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800bfe2:	252f      	movs	r5, #47	; 0x2f
 800bfe4:	197c      	adds	r4, r7, r5
 800bfe6:	6a3a      	ldr	r2, [r7, #32]
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	0011      	movs	r1, r2
 800bfec:	0018      	movs	r0, r3
 800bfee:	f7ff fc3e 	bl	800b86e <dir_alloc>
 800bff2:	0003      	movs	r3, r0
 800bff4:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800bff6:	0029      	movs	r1, r5
 800bff8:	187b      	adds	r3, r7, r1
 800bffa:	781b      	ldrb	r3, [r3, #0]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d153      	bne.n	800c0a8 <dir_register+0x1b4>
 800c000:	6a3b      	ldr	r3, [r7, #32]
 800c002:	3b01      	subs	r3, #1
 800c004:	623b      	str	r3, [r7, #32]
 800c006:	6a3b      	ldr	r3, [r7, #32]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d04d      	beq.n	800c0a8 <dir_register+0x1b4>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	695a      	ldr	r2, [r3, #20]
 800c010:	6a3b      	ldr	r3, [r7, #32]
 800c012:	015b      	lsls	r3, r3, #5
 800c014:	1ad2      	subs	r2, r2, r3
 800c016:	000d      	movs	r5, r1
 800c018:	187c      	adds	r4, r7, r1
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	0011      	movs	r1, r2
 800c01e:	0018      	movs	r0, r3
 800c020:	f7ff fabd 	bl	800b59e <dir_sdi>
 800c024:	0003      	movs	r3, r0
 800c026:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 800c028:	197b      	adds	r3, r7, r5
 800c02a:	781b      	ldrb	r3, [r3, #0]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d13b      	bne.n	800c0a8 <dir_register+0x1b4>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	3324      	adds	r3, #36	; 0x24
 800c034:	221b      	movs	r2, #27
 800c036:	18bc      	adds	r4, r7, r2
 800c038:	0018      	movs	r0, r3
 800c03a:	f7ff fe3b 	bl	800bcb4 <sum_sfn>
 800c03e:	0003      	movs	r3, r0
 800c040:	7023      	strb	r3, [r4, #0]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	69da      	ldr	r2, [r3, #28]
 800c046:	252f      	movs	r5, #47	; 0x2f
 800c048:	197c      	adds	r4, r7, r5
 800c04a:	69fb      	ldr	r3, [r7, #28]
 800c04c:	0011      	movs	r1, r2
 800c04e:	0018      	movs	r0, r3
 800c050:	f7fe fe78 	bl	800ad44 <move_window>
 800c054:	0003      	movs	r3, r0
 800c056:	7023      	strb	r3, [r4, #0]
				if (res != FR_OK) break;
 800c058:	002c      	movs	r4, r5
 800c05a:	193b      	adds	r3, r7, r4
 800c05c:	781b      	ldrb	r3, [r3, #0]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d121      	bne.n	800c0a6 <dir_register+0x1b2>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800c062:	69fb      	ldr	r3, [r7, #28]
 800c064:	6918      	ldr	r0, [r3, #16]
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	6a19      	ldr	r1, [r3, #32]
 800c06a:	6a3b      	ldr	r3, [r7, #32]
 800c06c:	b2da      	uxtb	r2, r3
 800c06e:	231b      	movs	r3, #27
 800c070:	18fb      	adds	r3, r7, r3
 800c072:	781b      	ldrb	r3, [r3, #0]
 800c074:	f7ff fd12 	bl	800ba9c <put_lfn>
				fs->wflag = 1;
 800c078:	69fb      	ldr	r3, [r7, #28]
 800c07a:	2201      	movs	r2, #1
 800c07c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800c07e:	0025      	movs	r5, r4
 800c080:	193c      	adds	r4, r7, r4
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	2100      	movs	r1, #0
 800c086:	0018      	movs	r0, r3
 800c088:	f7ff fb15 	bl	800b6b6 <dir_next>
 800c08c:	0003      	movs	r3, r0
 800c08e:	7023      	strb	r3, [r4, #0]
			} while (res == FR_OK && --nent);
 800c090:	197b      	adds	r3, r7, r5
 800c092:	781b      	ldrb	r3, [r3, #0]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d107      	bne.n	800c0a8 <dir_register+0x1b4>
 800c098:	6a3b      	ldr	r3, [r7, #32]
 800c09a:	3b01      	subs	r3, #1
 800c09c:	623b      	str	r3, [r7, #32]
 800c09e:	6a3b      	ldr	r3, [r7, #32]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d1ce      	bne.n	800c042 <dir_register+0x14e>
 800c0a4:	e000      	b.n	800c0a8 <dir_register+0x1b4>
				if (res != FR_OK) break;
 800c0a6:	46c0      	nop			; (mov r8, r8)
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c0a8:	252f      	movs	r5, #47	; 0x2f
 800c0aa:	197b      	adds	r3, r7, r5
 800c0ac:	781b      	ldrb	r3, [r3, #0]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d129      	bne.n	800c106 <dir_register+0x212>
		res = move_window(fs, dp->sect);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	69da      	ldr	r2, [r3, #28]
 800c0b6:	197c      	adds	r4, r7, r5
 800c0b8:	69fb      	ldr	r3, [r7, #28]
 800c0ba:	0011      	movs	r1, r2
 800c0bc:	0018      	movs	r0, r3
 800c0be:	f7fe fe41 	bl	800ad44 <move_window>
 800c0c2:	0003      	movs	r3, r0
 800c0c4:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 800c0c6:	197b      	adds	r3, r7, r5
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d11b      	bne.n	800c106 <dir_register+0x212>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	6a1b      	ldr	r3, [r3, #32]
 800c0d2:	2220      	movs	r2, #32
 800c0d4:	2100      	movs	r1, #0
 800c0d6:	0018      	movs	r0, r3
 800c0d8:	f7fe fc2b 	bl	800a932 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	6a18      	ldr	r0, [r3, #32]
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	3324      	adds	r3, #36	; 0x24
 800c0e4:	220b      	movs	r2, #11
 800c0e6:	0019      	movs	r1, r3
 800c0e8:	f7fe fc04 	bl	800a8f4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	222f      	movs	r2, #47	; 0x2f
 800c0f0:	5c9a      	ldrb	r2, [r3, r2]
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6a1b      	ldr	r3, [r3, #32]
 800c0f6:	330c      	adds	r3, #12
 800c0f8:	2118      	movs	r1, #24
 800c0fa:	400a      	ands	r2, r1
 800c0fc:	b2d2      	uxtb	r2, r2
 800c0fe:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800c100:	69fb      	ldr	r3, [r7, #28]
 800c102:	2201      	movs	r2, #1
 800c104:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c106:	232f      	movs	r3, #47	; 0x2f
 800c108:	18fb      	adds	r3, r7, r3
 800c10a:	781b      	ldrb	r3, [r3, #0]
}
 800c10c:	0018      	movs	r0, r3
 800c10e:	46bd      	mov	sp, r7
 800c110:	b00c      	add	sp, #48	; 0x30
 800c112:	bdb0      	pop	{r4, r5, r7, pc}

0800c114 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c114:	b5b0      	push	{r4, r5, r7, lr}
 800c116:	b08a      	sub	sp, #40	; 0x28
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
 800c11c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	613b      	str	r3, [r7, #16]
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	691b      	ldr	r3, [r3, #16]
 800c12a:	60fb      	str	r3, [r7, #12]
 800c12c:	2300      	movs	r3, #0
 800c12e:	617b      	str	r3, [r7, #20]
 800c130:	697b      	ldr	r3, [r7, #20]
 800c132:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800c134:	69bb      	ldr	r3, [r7, #24]
 800c136:	1c5a      	adds	r2, r3, #1
 800c138:	61ba      	str	r2, [r7, #24]
 800c13a:	693a      	ldr	r2, [r7, #16]
 800c13c:	18d3      	adds	r3, r2, r3
 800c13e:	781a      	ldrb	r2, [r3, #0]
 800c140:	2124      	movs	r1, #36	; 0x24
 800c142:	187b      	adds	r3, r7, r1
 800c144:	801a      	strh	r2, [r3, #0]
		if (w < ' ') break;				/* Break if end of the path name */
 800c146:	000a      	movs	r2, r1
 800c148:	18bb      	adds	r3, r7, r2
 800c14a:	881b      	ldrh	r3, [r3, #0]
 800c14c:	2b1f      	cmp	r3, #31
 800c14e:	d94e      	bls.n	800c1ee <create_name+0xda>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800c150:	18bb      	adds	r3, r7, r2
 800c152:	881b      	ldrh	r3, [r3, #0]
 800c154:	2b2f      	cmp	r3, #47	; 0x2f
 800c156:	d007      	beq.n	800c168 <create_name+0x54>
 800c158:	18bb      	adds	r3, r7, r2
 800c15a:	881b      	ldrh	r3, [r3, #0]
 800c15c:	2b5c      	cmp	r3, #92	; 0x5c
 800c15e:	d110      	bne.n	800c182 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c160:	e002      	b.n	800c168 <create_name+0x54>
 800c162:	69bb      	ldr	r3, [r7, #24]
 800c164:	3301      	adds	r3, #1
 800c166:	61bb      	str	r3, [r7, #24]
 800c168:	693a      	ldr	r2, [r7, #16]
 800c16a:	69bb      	ldr	r3, [r7, #24]
 800c16c:	18d3      	adds	r3, r2, r3
 800c16e:	781b      	ldrb	r3, [r3, #0]
 800c170:	2b2f      	cmp	r3, #47	; 0x2f
 800c172:	d0f6      	beq.n	800c162 <create_name+0x4e>
 800c174:	693a      	ldr	r2, [r7, #16]
 800c176:	69bb      	ldr	r3, [r7, #24]
 800c178:	18d3      	adds	r3, r2, r3
 800c17a:	781b      	ldrb	r3, [r3, #0]
 800c17c:	2b5c      	cmp	r3, #92	; 0x5c
 800c17e:	d0f0      	beq.n	800c162 <create_name+0x4e>
			break;
 800c180:	e036      	b.n	800c1f0 <create_name+0xdc>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800c182:	697b      	ldr	r3, [r7, #20]
 800c184:	2bfe      	cmp	r3, #254	; 0xfe
 800c186:	d901      	bls.n	800c18c <create_name+0x78>
 800c188:	2306      	movs	r3, #6
 800c18a:	e1c2      	b.n	800c512 <create_name+0x3fe>
#if !_LFN_UNICODE
		w &= 0xFF;
 800c18c:	2524      	movs	r5, #36	; 0x24
 800c18e:	197b      	adds	r3, r7, r5
 800c190:	197a      	adds	r2, r7, r5
 800c192:	8812      	ldrh	r2, [r2, #0]
 800c194:	21ff      	movs	r1, #255	; 0xff
 800c196:	400a      	ands	r2, r1
 800c198:	801a      	strh	r2, [r3, #0]
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800c19a:	197c      	adds	r4, r7, r5
 800c19c:	197b      	adds	r3, r7, r5
 800c19e:	881b      	ldrh	r3, [r3, #0]
 800c1a0:	2101      	movs	r1, #1
 800c1a2:	0018      	movs	r0, r3
 800c1a4:	f001 fb70 	bl	800d888 <ff_convert>
 800c1a8:	0003      	movs	r3, r0
 800c1aa:	8023      	strh	r3, [r4, #0]
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800c1ac:	197b      	adds	r3, r7, r5
 800c1ae:	881b      	ldrh	r3, [r3, #0]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d101      	bne.n	800c1b8 <create_name+0xa4>
 800c1b4:	2306      	movs	r3, #6
 800c1b6:	e1ac      	b.n	800c512 <create_name+0x3fe>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800c1b8:	2224      	movs	r2, #36	; 0x24
 800c1ba:	18bb      	adds	r3, r7, r2
 800c1bc:	881b      	ldrh	r3, [r3, #0]
 800c1be:	2b7f      	cmp	r3, #127	; 0x7f
 800c1c0:	d80a      	bhi.n	800c1d8 <create_name+0xc4>
 800c1c2:	18bb      	adds	r3, r7, r2
 800c1c4:	881a      	ldrh	r2, [r3, #0]
 800c1c6:	4ba7      	ldr	r3, [pc, #668]	; (800c464 <create_name+0x350>)
 800c1c8:	0011      	movs	r1, r2
 800c1ca:	0018      	movs	r0, r3
 800c1cc:	f7fe fbef 	bl	800a9ae <chk_chr>
 800c1d0:	1e03      	subs	r3, r0, #0
 800c1d2:	d001      	beq.n	800c1d8 <create_name+0xc4>
 800c1d4:	2306      	movs	r3, #6
 800c1d6:	e19c      	b.n	800c512 <create_name+0x3fe>
		lfn[di++] = w;					/* Store the Unicode character */
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	1c5a      	adds	r2, r3, #1
 800c1dc:	617a      	str	r2, [r7, #20]
 800c1de:	005b      	lsls	r3, r3, #1
 800c1e0:	68fa      	ldr	r2, [r7, #12]
 800c1e2:	18d3      	adds	r3, r2, r3
 800c1e4:	2224      	movs	r2, #36	; 0x24
 800c1e6:	18ba      	adds	r2, r7, r2
 800c1e8:	8812      	ldrh	r2, [r2, #0]
 800c1ea:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c1ec:	e7a2      	b.n	800c134 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c1ee:	46c0      	nop			; (mov r8, r8)
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c1f0:	693a      	ldr	r2, [r7, #16]
 800c1f2:	69bb      	ldr	r3, [r7, #24]
 800c1f4:	18d2      	adds	r2, r2, r3
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c1fa:	2324      	movs	r3, #36	; 0x24
 800c1fc:	18fb      	adds	r3, r7, r3
 800c1fe:	881b      	ldrh	r3, [r3, #0]
 800c200:	2b1f      	cmp	r3, #31
 800c202:	d801      	bhi.n	800c208 <create_name+0xf4>
 800c204:	2204      	movs	r2, #4
 800c206:	e000      	b.n	800c20a <create_name+0xf6>
 800c208:	2200      	movs	r2, #0
 800c20a:	2327      	movs	r3, #39	; 0x27
 800c20c:	18fb      	adds	r3, r7, r3
 800c20e:	701a      	strb	r2, [r3, #0]
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c210:	e016      	b.n	800c240 <create_name+0x12c>
		w = lfn[di - 1];
 800c212:	697b      	ldr	r3, [r7, #20]
 800c214:	4a94      	ldr	r2, [pc, #592]	; (800c468 <create_name+0x354>)
 800c216:	4694      	mov	ip, r2
 800c218:	4463      	add	r3, ip
 800c21a:	005b      	lsls	r3, r3, #1
 800c21c:	68fa      	ldr	r2, [r7, #12]
 800c21e:	18d2      	adds	r2, r2, r3
 800c220:	2124      	movs	r1, #36	; 0x24
 800c222:	187b      	adds	r3, r7, r1
 800c224:	8812      	ldrh	r2, [r2, #0]
 800c226:	801a      	strh	r2, [r3, #0]
		if (w != ' ' && w != '.') break;
 800c228:	000a      	movs	r2, r1
 800c22a:	18bb      	adds	r3, r7, r2
 800c22c:	881b      	ldrh	r3, [r3, #0]
 800c22e:	2b20      	cmp	r3, #32
 800c230:	d003      	beq.n	800c23a <create_name+0x126>
 800c232:	18bb      	adds	r3, r7, r2
 800c234:	881b      	ldrh	r3, [r3, #0]
 800c236:	2b2e      	cmp	r3, #46	; 0x2e
 800c238:	d106      	bne.n	800c248 <create_name+0x134>
		di--;
 800c23a:	697b      	ldr	r3, [r7, #20]
 800c23c:	3b01      	subs	r3, #1
 800c23e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c240:	697b      	ldr	r3, [r7, #20]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d1e5      	bne.n	800c212 <create_name+0xfe>
 800c246:	e000      	b.n	800c24a <create_name+0x136>
		if (w != ' ' && w != '.') break;
 800c248:	46c0      	nop			; (mov r8, r8)
	}
	lfn[di] = 0;						/* LFN is created */
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	005b      	lsls	r3, r3, #1
 800c24e:	68fa      	ldr	r2, [r7, #12]
 800c250:	18d3      	adds	r3, r2, r3
 800c252:	2200      	movs	r2, #0
 800c254:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d101      	bne.n	800c260 <create_name+0x14c>
 800c25c:	2306      	movs	r3, #6
 800c25e:	e158      	b.n	800c512 <create_name+0x3fe>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	3324      	adds	r3, #36	; 0x24
 800c264:	220b      	movs	r2, #11
 800c266:	2120      	movs	r1, #32
 800c268:	0018      	movs	r0, r3
 800c26a:	f7fe fb62 	bl	800a932 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c26e:	2300      	movs	r3, #0
 800c270:	61bb      	str	r3, [r7, #24]
 800c272:	e002      	b.n	800c27a <create_name+0x166>
 800c274:	69bb      	ldr	r3, [r7, #24]
 800c276:	3301      	adds	r3, #1
 800c278:	61bb      	str	r3, [r7, #24]
 800c27a:	69bb      	ldr	r3, [r7, #24]
 800c27c:	005b      	lsls	r3, r3, #1
 800c27e:	68fa      	ldr	r2, [r7, #12]
 800c280:	18d3      	adds	r3, r2, r3
 800c282:	881b      	ldrh	r3, [r3, #0]
 800c284:	2b20      	cmp	r3, #32
 800c286:	d0f5      	beq.n	800c274 <create_name+0x160>
 800c288:	69bb      	ldr	r3, [r7, #24]
 800c28a:	005b      	lsls	r3, r3, #1
 800c28c:	68fa      	ldr	r2, [r7, #12]
 800c28e:	18d3      	adds	r3, r2, r3
 800c290:	881b      	ldrh	r3, [r3, #0]
 800c292:	2b2e      	cmp	r3, #46	; 0x2e
 800c294:	d0ee      	beq.n	800c274 <create_name+0x160>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c296:	69bb      	ldr	r3, [r7, #24]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d00a      	beq.n	800c2b2 <create_name+0x19e>
 800c29c:	2227      	movs	r2, #39	; 0x27
 800c29e:	18bb      	adds	r3, r7, r2
 800c2a0:	18ba      	adds	r2, r7, r2
 800c2a2:	7812      	ldrb	r2, [r2, #0]
 800c2a4:	2103      	movs	r1, #3
 800c2a6:	430a      	orrs	r2, r1
 800c2a8:	701a      	strb	r2, [r3, #0]
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c2aa:	e002      	b.n	800c2b2 <create_name+0x19e>
 800c2ac:	697b      	ldr	r3, [r7, #20]
 800c2ae:	3b01      	subs	r3, #1
 800c2b0:	617b      	str	r3, [r7, #20]
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d009      	beq.n	800c2cc <create_name+0x1b8>
 800c2b8:	697b      	ldr	r3, [r7, #20]
 800c2ba:	4a6b      	ldr	r2, [pc, #428]	; (800c468 <create_name+0x354>)
 800c2bc:	4694      	mov	ip, r2
 800c2be:	4463      	add	r3, ip
 800c2c0:	005b      	lsls	r3, r3, #1
 800c2c2:	68fa      	ldr	r2, [r7, #12]
 800c2c4:	18d3      	adds	r3, r2, r3
 800c2c6:	881b      	ldrh	r3, [r3, #0]
 800c2c8:	2b2e      	cmp	r3, #46	; 0x2e
 800c2ca:	d1ef      	bne.n	800c2ac <create_name+0x198>

	i = b = 0; ni = 8;
 800c2cc:	2326      	movs	r3, #38	; 0x26
 800c2ce:	18fb      	adds	r3, r7, r3
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	701a      	strb	r2, [r3, #0]
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	623b      	str	r3, [r7, #32]
 800c2d8:	2308      	movs	r3, #8
 800c2da:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c2dc:	69bb      	ldr	r3, [r7, #24]
 800c2de:	1c5a      	adds	r2, r3, #1
 800c2e0:	61ba      	str	r2, [r7, #24]
 800c2e2:	005b      	lsls	r3, r3, #1
 800c2e4:	68fa      	ldr	r2, [r7, #12]
 800c2e6:	18d2      	adds	r2, r2, r3
 800c2e8:	2124      	movs	r1, #36	; 0x24
 800c2ea:	187b      	adds	r3, r7, r1
 800c2ec:	8812      	ldrh	r2, [r2, #0]
 800c2ee:	801a      	strh	r2, [r3, #0]
		if (!w) break;					/* Break on end of the LFN */
 800c2f0:	000a      	movs	r2, r1
 800c2f2:	18bb      	adds	r3, r7, r2
 800c2f4:	881b      	ldrh	r3, [r3, #0]
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d100      	bne.n	800c2fc <create_name+0x1e8>
 800c2fa:	e0b1      	b.n	800c460 <create_name+0x34c>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c2fc:	18bb      	adds	r3, r7, r2
 800c2fe:	881b      	ldrh	r3, [r3, #0]
 800c300:	2b20      	cmp	r3, #32
 800c302:	d007      	beq.n	800c314 <create_name+0x200>
 800c304:	18bb      	adds	r3, r7, r2
 800c306:	881b      	ldrh	r3, [r3, #0]
 800c308:	2b2e      	cmp	r3, #46	; 0x2e
 800c30a:	d10b      	bne.n	800c324 <create_name+0x210>
 800c30c:	69ba      	ldr	r2, [r7, #24]
 800c30e:	697b      	ldr	r3, [r7, #20]
 800c310:	429a      	cmp	r2, r3
 800c312:	d007      	beq.n	800c324 <create_name+0x210>
			cf |= NS_LOSS | NS_LFN; continue;
 800c314:	2227      	movs	r2, #39	; 0x27
 800c316:	18bb      	adds	r3, r7, r2
 800c318:	18ba      	adds	r2, r7, r2
 800c31a:	7812      	ldrb	r2, [r2, #0]
 800c31c:	2103      	movs	r1, #3
 800c31e:	430a      	orrs	r2, r1
 800c320:	701a      	strb	r2, [r3, #0]
 800c322:	e09c      	b.n	800c45e <create_name+0x34a>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c324:	6a3a      	ldr	r2, [r7, #32]
 800c326:	69fb      	ldr	r3, [r7, #28]
 800c328:	429a      	cmp	r2, r3
 800c32a:	d203      	bcs.n	800c334 <create_name+0x220>
 800c32c:	69ba      	ldr	r2, [r7, #24]
 800c32e:	697b      	ldr	r3, [r7, #20]
 800c330:	429a      	cmp	r2, r3
 800c332:	d127      	bne.n	800c384 <create_name+0x270>
			if (ni == 11) {				/* Long extension */
 800c334:	69fb      	ldr	r3, [r7, #28]
 800c336:	2b0b      	cmp	r3, #11
 800c338:	d107      	bne.n	800c34a <create_name+0x236>
				cf |= NS_LOSS | NS_LFN; break;
 800c33a:	2227      	movs	r2, #39	; 0x27
 800c33c:	18bb      	adds	r3, r7, r2
 800c33e:	18ba      	adds	r2, r7, r2
 800c340:	7812      	ldrb	r2, [r2, #0]
 800c342:	2103      	movs	r1, #3
 800c344:	430a      	orrs	r2, r1
 800c346:	701a      	strb	r2, [r3, #0]
 800c348:	e095      	b.n	800c476 <create_name+0x362>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c34a:	69ba      	ldr	r2, [r7, #24]
 800c34c:	697b      	ldr	r3, [r7, #20]
 800c34e:	429a      	cmp	r2, r3
 800c350:	d006      	beq.n	800c360 <create_name+0x24c>
 800c352:	2227      	movs	r2, #39	; 0x27
 800c354:	18bb      	adds	r3, r7, r2
 800c356:	18ba      	adds	r2, r7, r2
 800c358:	7812      	ldrb	r2, [r2, #0]
 800c35a:	2103      	movs	r1, #3
 800c35c:	430a      	orrs	r2, r1
 800c35e:	701a      	strb	r2, [r3, #0]
			if (si > di) break;			/* No extension */
 800c360:	69ba      	ldr	r2, [r7, #24]
 800c362:	697b      	ldr	r3, [r7, #20]
 800c364:	429a      	cmp	r2, r3
 800c366:	d900      	bls.n	800c36a <create_name+0x256>
 800c368:	e084      	b.n	800c474 <create_name+0x360>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c36a:	697b      	ldr	r3, [r7, #20]
 800c36c:	61bb      	str	r3, [r7, #24]
 800c36e:	2308      	movs	r3, #8
 800c370:	623b      	str	r3, [r7, #32]
 800c372:	230b      	movs	r3, #11
 800c374:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c376:	2226      	movs	r2, #38	; 0x26
 800c378:	18bb      	adds	r3, r7, r2
 800c37a:	18ba      	adds	r2, r7, r2
 800c37c:	7812      	ldrb	r2, [r2, #0]
 800c37e:	0092      	lsls	r2, r2, #2
 800c380:	701a      	strb	r2, [r3, #0]
 800c382:	e06c      	b.n	800c45e <create_name+0x34a>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c384:	2524      	movs	r5, #36	; 0x24
 800c386:	197b      	adds	r3, r7, r5
 800c388:	881b      	ldrh	r3, [r3, #0]
 800c38a:	2b7f      	cmp	r3, #127	; 0x7f
 800c38c:	d91a      	bls.n	800c3c4 <create_name+0x2b0>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800c38e:	197c      	adds	r4, r7, r5
 800c390:	197b      	adds	r3, r7, r5
 800c392:	881b      	ldrh	r3, [r3, #0]
 800c394:	2100      	movs	r1, #0
 800c396:	0018      	movs	r0, r3
 800c398:	f001 fa76 	bl	800d888 <ff_convert>
 800c39c:	0003      	movs	r3, r0
 800c39e:	8023      	strh	r3, [r4, #0]
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800c3a0:	197b      	adds	r3, r7, r5
 800c3a2:	881b      	ldrh	r3, [r3, #0]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d006      	beq.n	800c3b6 <create_name+0x2a2>
 800c3a8:	197b      	adds	r3, r7, r5
 800c3aa:	881b      	ldrh	r3, [r3, #0]
 800c3ac:	3b80      	subs	r3, #128	; 0x80
 800c3ae:	4a2f      	ldr	r2, [pc, #188]	; (800c46c <create_name+0x358>)
 800c3b0:	5cd2      	ldrb	r2, [r2, r3]
 800c3b2:	197b      	adds	r3, r7, r5
 800c3b4:	801a      	strh	r2, [r3, #0]
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c3b6:	2227      	movs	r2, #39	; 0x27
 800c3b8:	18bb      	adds	r3, r7, r2
 800c3ba:	18ba      	adds	r2, r7, r2
 800c3bc:	7812      	ldrb	r2, [r2, #0]
 800c3be:	2102      	movs	r1, #2
 800c3c0:	430a      	orrs	r2, r1
 800c3c2:	701a      	strb	r2, [r3, #0]
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c3c4:	2224      	movs	r2, #36	; 0x24
 800c3c6:	18bb      	adds	r3, r7, r2
 800c3c8:	881b      	ldrh	r3, [r3, #0]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d008      	beq.n	800c3e0 <create_name+0x2cc>
 800c3ce:	18bb      	adds	r3, r7, r2
 800c3d0:	881a      	ldrh	r2, [r3, #0]
 800c3d2:	4b27      	ldr	r3, [pc, #156]	; (800c470 <create_name+0x35c>)
 800c3d4:	0011      	movs	r1, r2
 800c3d6:	0018      	movs	r0, r3
 800c3d8:	f7fe fae9 	bl	800a9ae <chk_chr>
 800c3dc:	1e03      	subs	r3, r0, #0
 800c3de:	d00b      	beq.n	800c3f8 <create_name+0x2e4>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c3e0:	2324      	movs	r3, #36	; 0x24
 800c3e2:	18fb      	adds	r3, r7, r3
 800c3e4:	225f      	movs	r2, #95	; 0x5f
 800c3e6:	801a      	strh	r2, [r3, #0]
 800c3e8:	2227      	movs	r2, #39	; 0x27
 800c3ea:	18bb      	adds	r3, r7, r2
 800c3ec:	18ba      	adds	r2, r7, r2
 800c3ee:	7812      	ldrb	r2, [r2, #0]
 800c3f0:	2103      	movs	r1, #3
 800c3f2:	430a      	orrs	r2, r1
 800c3f4:	701a      	strb	r2, [r3, #0]
 800c3f6:	e025      	b.n	800c444 <create_name+0x330>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c3f8:	2224      	movs	r2, #36	; 0x24
 800c3fa:	18bb      	adds	r3, r7, r2
 800c3fc:	881b      	ldrh	r3, [r3, #0]
 800c3fe:	2b40      	cmp	r3, #64	; 0x40
 800c400:	d90b      	bls.n	800c41a <create_name+0x306>
 800c402:	18bb      	adds	r3, r7, r2
 800c404:	881b      	ldrh	r3, [r3, #0]
 800c406:	2b5a      	cmp	r3, #90	; 0x5a
 800c408:	d807      	bhi.n	800c41a <create_name+0x306>
					b |= 2;
 800c40a:	2226      	movs	r2, #38	; 0x26
 800c40c:	18bb      	adds	r3, r7, r2
 800c40e:	18ba      	adds	r2, r7, r2
 800c410:	7812      	ldrb	r2, [r2, #0]
 800c412:	2102      	movs	r1, #2
 800c414:	430a      	orrs	r2, r1
 800c416:	701a      	strb	r2, [r3, #0]
 800c418:	e014      	b.n	800c444 <create_name+0x330>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c41a:	2024      	movs	r0, #36	; 0x24
 800c41c:	183b      	adds	r3, r7, r0
 800c41e:	881b      	ldrh	r3, [r3, #0]
 800c420:	2b60      	cmp	r3, #96	; 0x60
 800c422:	d90f      	bls.n	800c444 <create_name+0x330>
 800c424:	183b      	adds	r3, r7, r0
 800c426:	881b      	ldrh	r3, [r3, #0]
 800c428:	2b7a      	cmp	r3, #122	; 0x7a
 800c42a:	d80b      	bhi.n	800c444 <create_name+0x330>
						b |= 1; w -= 0x20;
 800c42c:	2226      	movs	r2, #38	; 0x26
 800c42e:	18bb      	adds	r3, r7, r2
 800c430:	18ba      	adds	r2, r7, r2
 800c432:	7812      	ldrb	r2, [r2, #0]
 800c434:	2101      	movs	r1, #1
 800c436:	430a      	orrs	r2, r1
 800c438:	701a      	strb	r2, [r3, #0]
 800c43a:	183b      	adds	r3, r7, r0
 800c43c:	183a      	adds	r2, r7, r0
 800c43e:	8812      	ldrh	r2, [r2, #0]
 800c440:	3a20      	subs	r2, #32
 800c442:	801a      	strh	r2, [r3, #0]
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c444:	6a3b      	ldr	r3, [r7, #32]
 800c446:	1c5a      	adds	r2, r3, #1
 800c448:	623a      	str	r2, [r7, #32]
 800c44a:	2224      	movs	r2, #36	; 0x24
 800c44c:	18ba      	adds	r2, r7, r2
 800c44e:	8812      	ldrh	r2, [r2, #0]
 800c450:	b2d0      	uxtb	r0, r2
 800c452:	687a      	ldr	r2, [r7, #4]
 800c454:	2124      	movs	r1, #36	; 0x24
 800c456:	18d3      	adds	r3, r2, r3
 800c458:	185b      	adds	r3, r3, r1
 800c45a:	1c02      	adds	r2, r0, #0
 800c45c:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 800c45e:	e73d      	b.n	800c2dc <create_name+0x1c8>
		if (!w) break;					/* Break on end of the LFN */
 800c460:	46c0      	nop			; (mov r8, r8)
 800c462:	e008      	b.n	800c476 <create_name+0x362>
 800c464:	08013058 	.word	0x08013058
 800c468:	7fffffff 	.word	0x7fffffff
 800c46c:	08013248 	.word	0x08013248
 800c470:	08013064 	.word	0x08013064
			if (si > di) break;			/* No extension */
 800c474:	46c0      	nop			; (mov r8, r8)
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2224      	movs	r2, #36	; 0x24
 800c47a:	5c9b      	ldrb	r3, [r3, r2]
 800c47c:	2be5      	cmp	r3, #229	; 0xe5
 800c47e:	d103      	bne.n	800c488 <create_name+0x374>
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2224      	movs	r2, #36	; 0x24
 800c484:	2105      	movs	r1, #5
 800c486:	5499      	strb	r1, [r3, r2]

	if (ni == 8) b <<= 2;
 800c488:	69fb      	ldr	r3, [r7, #28]
 800c48a:	2b08      	cmp	r3, #8
 800c48c:	d105      	bne.n	800c49a <create_name+0x386>
 800c48e:	2226      	movs	r2, #38	; 0x26
 800c490:	18bb      	adds	r3, r7, r2
 800c492:	18ba      	adds	r2, r7, r2
 800c494:	7812      	ldrb	r2, [r2, #0]
 800c496:	0092      	lsls	r2, r2, #2
 800c498:	701a      	strb	r2, [r3, #0]
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c49a:	2126      	movs	r1, #38	; 0x26
 800c49c:	187b      	adds	r3, r7, r1
 800c49e:	781b      	ldrb	r3, [r3, #0]
 800c4a0:	220c      	movs	r2, #12
 800c4a2:	4013      	ands	r3, r2
 800c4a4:	2b0c      	cmp	r3, #12
 800c4a6:	d005      	beq.n	800c4b4 <create_name+0x3a0>
 800c4a8:	187b      	adds	r3, r7, r1
 800c4aa:	781b      	ldrb	r3, [r3, #0]
 800c4ac:	2203      	movs	r2, #3
 800c4ae:	4013      	ands	r3, r2
 800c4b0:	2b03      	cmp	r3, #3
 800c4b2:	d106      	bne.n	800c4c2 <create_name+0x3ae>
 800c4b4:	2227      	movs	r2, #39	; 0x27
 800c4b6:	18bb      	adds	r3, r7, r2
 800c4b8:	18ba      	adds	r2, r7, r2
 800c4ba:	7812      	ldrb	r2, [r2, #0]
 800c4bc:	2102      	movs	r1, #2
 800c4be:	430a      	orrs	r2, r1
 800c4c0:	701a      	strb	r2, [r3, #0]
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c4c2:	2127      	movs	r1, #39	; 0x27
 800c4c4:	187b      	adds	r3, r7, r1
 800c4c6:	781b      	ldrb	r3, [r3, #0]
 800c4c8:	2202      	movs	r2, #2
 800c4ca:	4013      	ands	r3, r2
 800c4cc:	d11a      	bne.n	800c504 <create_name+0x3f0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c4ce:	2326      	movs	r3, #38	; 0x26
 800c4d0:	18fb      	adds	r3, r7, r3
 800c4d2:	781b      	ldrb	r3, [r3, #0]
 800c4d4:	2203      	movs	r2, #3
 800c4d6:	4013      	ands	r3, r2
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d105      	bne.n	800c4e8 <create_name+0x3d4>
 800c4dc:	187b      	adds	r3, r7, r1
 800c4de:	187a      	adds	r2, r7, r1
 800c4e0:	7812      	ldrb	r2, [r2, #0]
 800c4e2:	2110      	movs	r1, #16
 800c4e4:	430a      	orrs	r2, r1
 800c4e6:	701a      	strb	r2, [r3, #0]
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c4e8:	2326      	movs	r3, #38	; 0x26
 800c4ea:	18fb      	adds	r3, r7, r3
 800c4ec:	781b      	ldrb	r3, [r3, #0]
 800c4ee:	220c      	movs	r2, #12
 800c4f0:	4013      	ands	r3, r2
 800c4f2:	2b04      	cmp	r3, #4
 800c4f4:	d106      	bne.n	800c504 <create_name+0x3f0>
 800c4f6:	2227      	movs	r2, #39	; 0x27
 800c4f8:	18bb      	adds	r3, r7, r2
 800c4fa:	18ba      	adds	r2, r7, r2
 800c4fc:	7812      	ldrb	r2, [r2, #0]
 800c4fe:	2108      	movs	r1, #8
 800c500:	430a      	orrs	r2, r1
 800c502:	701a      	strb	r2, [r3, #0]
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	2227      	movs	r2, #39	; 0x27
 800c508:	18ba      	adds	r2, r7, r2
 800c50a:	212f      	movs	r1, #47	; 0x2f
 800c50c:	7812      	ldrb	r2, [r2, #0]
 800c50e:	545a      	strb	r2, [r3, r1]

	return FR_OK;
 800c510:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c512:	0018      	movs	r0, r3
 800c514:	46bd      	mov	sp, r7
 800c516:	b00a      	add	sp, #40	; 0x28
 800c518:	bdb0      	pop	{r4, r5, r7, pc}
 800c51a:	46c0      	nop			; (mov r8, r8)

0800c51c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c51c:	b5b0      	push	{r4, r5, r7, lr}
 800c51e:	b086      	sub	sp, #24
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c52a:	693b      	ldr	r3, [r7, #16]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c530:	e002      	b.n	800c538 <follow_path+0x1c>
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	3301      	adds	r3, #1
 800c536:	603b      	str	r3, [r7, #0]
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	781b      	ldrb	r3, [r3, #0]
 800c53c:	2b2f      	cmp	r3, #47	; 0x2f
 800c53e:	d0f8      	beq.n	800c532 <follow_path+0x16>
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	781b      	ldrb	r3, [r3, #0]
 800c544:	2b5c      	cmp	r3, #92	; 0x5c
 800c546:	d0f4      	beq.n	800c532 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c548:	693b      	ldr	r3, [r7, #16]
 800c54a:	2200      	movs	r2, #0
 800c54c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	781b      	ldrb	r3, [r3, #0]
 800c552:	2b1f      	cmp	r3, #31
 800c554:	d80d      	bhi.n	800c572 <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	222f      	movs	r2, #47	; 0x2f
 800c55a:	2180      	movs	r1, #128	; 0x80
 800c55c:	5499      	strb	r1, [r3, r2]
		res = dir_sdi(dp, 0);
 800c55e:	2317      	movs	r3, #23
 800c560:	18fc      	adds	r4, r7, r3
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2100      	movs	r1, #0
 800c566:	0018      	movs	r0, r3
 800c568:	f7ff f819 	bl	800b59e <dir_sdi>
 800c56c:	0003      	movs	r3, r0
 800c56e:	7023      	strb	r3, [r4, #0]
 800c570:	e057      	b.n	800c622 <follow_path+0x106>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c572:	2517      	movs	r5, #23
 800c574:	197c      	adds	r4, r7, r5
 800c576:	003a      	movs	r2, r7
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	0011      	movs	r1, r2
 800c57c:	0018      	movs	r0, r3
 800c57e:	f7ff fdc9 	bl	800c114 <create_name>
 800c582:	0003      	movs	r3, r0
 800c584:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800c586:	197b      	adds	r3, r7, r5
 800c588:	781b      	ldrb	r3, [r3, #0]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d144      	bne.n	800c618 <follow_path+0xfc>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c58e:	197c      	adds	r4, r7, r5
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	0018      	movs	r0, r3
 800c594:	f7ff fbb3 	bl	800bcfe <dir_find>
 800c598:	0003      	movs	r3, r0
 800c59a:	7023      	strb	r3, [r4, #0]
			ns = dp->fn[NSFLAG];
 800c59c:	200b      	movs	r0, #11
 800c59e:	183b      	adds	r3, r7, r0
 800c5a0:	687a      	ldr	r2, [r7, #4]
 800c5a2:	212f      	movs	r1, #47	; 0x2f
 800c5a4:	5c52      	ldrb	r2, [r2, r1]
 800c5a6:	701a      	strb	r2, [r3, #0]
			if (res != FR_OK) {				/* Failed to find the object */
 800c5a8:	197b      	adds	r3, r7, r5
 800c5aa:	781b      	ldrb	r3, [r3, #0]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d00c      	beq.n	800c5ca <follow_path+0xae>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c5b0:	197b      	adds	r3, r7, r5
 800c5b2:	781b      	ldrb	r3, [r3, #0]
 800c5b4:	2b04      	cmp	r3, #4
 800c5b6:	d131      	bne.n	800c61c <follow_path+0x100>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c5b8:	183b      	adds	r3, r7, r0
 800c5ba:	781b      	ldrb	r3, [r3, #0]
 800c5bc:	2204      	movs	r2, #4
 800c5be:	4013      	ands	r3, r2
 800c5c0:	d12c      	bne.n	800c61c <follow_path+0x100>
 800c5c2:	197b      	adds	r3, r7, r5
 800c5c4:	2205      	movs	r2, #5
 800c5c6:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 800c5c8:	e028      	b.n	800c61c <follow_path+0x100>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c5ca:	230b      	movs	r3, #11
 800c5cc:	18fb      	adds	r3, r7, r3
 800c5ce:	781b      	ldrb	r3, [r3, #0]
 800c5d0:	2204      	movs	r2, #4
 800c5d2:	4013      	ands	r3, r2
 800c5d4:	d124      	bne.n	800c620 <follow_path+0x104>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c5d6:	693b      	ldr	r3, [r7, #16]
 800c5d8:	799b      	ldrb	r3, [r3, #6]
 800c5da:	001a      	movs	r2, r3
 800c5dc:	2310      	movs	r3, #16
 800c5de:	4013      	ands	r3, r2
 800c5e0:	d104      	bne.n	800c5ec <follow_path+0xd0>
				res = FR_NO_PATH; break;
 800c5e2:	2317      	movs	r3, #23
 800c5e4:	18fb      	adds	r3, r7, r3
 800c5e6:	2205      	movs	r2, #5
 800c5e8:	701a      	strb	r2, [r3, #0]
 800c5ea:	e01a      	b.n	800c622 <follow_path+0x106>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	3338      	adds	r3, #56	; 0x38
 800c5f0:	001c      	movs	r4, r3
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	695a      	ldr	r2, [r3, #20]
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	899b      	ldrh	r3, [r3, #12]
 800c5fa:	0019      	movs	r1, r3
 800c5fc:	0010      	movs	r0, r2
 800c5fe:	f7f3 fe2f 	bl	8000260 <__aeabi_uidivmod>
 800c602:	000b      	movs	r3, r1
 800c604:	18e2      	adds	r2, r4, r3
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	0011      	movs	r1, r2
 800c60a:	0018      	movs	r0, r3
 800c60c:	f7ff f987 	bl	800b91e <ld_clust>
 800c610:	0002      	movs	r2, r0
 800c612:	693b      	ldr	r3, [r7, #16]
 800c614:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c616:	e7ac      	b.n	800c572 <follow_path+0x56>
			if (res != FR_OK) break;
 800c618:	46c0      	nop			; (mov r8, r8)
 800c61a:	e002      	b.n	800c622 <follow_path+0x106>
				break;
 800c61c:	46c0      	nop			; (mov r8, r8)
 800c61e:	e000      	b.n	800c622 <follow_path+0x106>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c620:	46c0      	nop			; (mov r8, r8)
			}
		}
	}

	return res;
 800c622:	2317      	movs	r3, #23
 800c624:	18fb      	adds	r3, r7, r3
 800c626:	781b      	ldrb	r3, [r3, #0]
}
 800c628:	0018      	movs	r0, r3
 800c62a:	46bd      	mov	sp, r7
 800c62c:	b006      	add	sp, #24
 800c62e:	bdb0      	pop	{r4, r5, r7, pc}

0800c630 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	b086      	sub	sp, #24
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c638:	2301      	movs	r3, #1
 800c63a:	425b      	negs	r3, r3
 800c63c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d031      	beq.n	800c6aa <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	617b      	str	r3, [r7, #20]
 800c64c:	e002      	b.n	800c654 <get_ldnumber+0x24>
 800c64e:	697b      	ldr	r3, [r7, #20]
 800c650:	3301      	adds	r3, #1
 800c652:	617b      	str	r3, [r7, #20]
 800c654:	697b      	ldr	r3, [r7, #20]
 800c656:	781b      	ldrb	r3, [r3, #0]
 800c658:	2b1f      	cmp	r3, #31
 800c65a:	d903      	bls.n	800c664 <get_ldnumber+0x34>
 800c65c:	697b      	ldr	r3, [r7, #20]
 800c65e:	781b      	ldrb	r3, [r3, #0]
 800c660:	2b3a      	cmp	r3, #58	; 0x3a
 800c662:	d1f4      	bne.n	800c64e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	781b      	ldrb	r3, [r3, #0]
 800c668:	2b3a      	cmp	r3, #58	; 0x3a
 800c66a:	d11c      	bne.n	800c6a6 <get_ldnumber+0x76>
			tp = *path;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	1c5a      	adds	r2, r3, #1
 800c676:	60fa      	str	r2, [r7, #12]
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	3b30      	subs	r3, #48	; 0x30
 800c67c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	2b09      	cmp	r3, #9
 800c682:	d80e      	bhi.n	800c6a2 <get_ldnumber+0x72>
 800c684:	68fa      	ldr	r2, [r7, #12]
 800c686:	697b      	ldr	r3, [r7, #20]
 800c688:	429a      	cmp	r2, r3
 800c68a:	d10a      	bne.n	800c6a2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c68c:	68bb      	ldr	r3, [r7, #8]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d107      	bne.n	800c6a2 <get_ldnumber+0x72>
					vol = (int)i;
 800c692:	68bb      	ldr	r3, [r7, #8]
 800c694:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c696:	697b      	ldr	r3, [r7, #20]
 800c698:	3301      	adds	r3, #1
 800c69a:	617b      	str	r3, [r7, #20]
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	697a      	ldr	r2, [r7, #20]
 800c6a0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c6a2:	693b      	ldr	r3, [r7, #16]
 800c6a4:	e002      	b.n	800c6ac <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c6aa:	693b      	ldr	r3, [r7, #16]
}
 800c6ac:	0018      	movs	r0, r3
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	b006      	add	sp, #24
 800c6b2:	bd80      	pop	{r7, pc}

0800c6b4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b082      	sub	sp, #8
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
 800c6bc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	70da      	strb	r2, [r3, #3]
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	2201      	movs	r2, #1
 800c6c8:	4252      	negs	r2, r2
 800c6ca:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c6cc:	683a      	ldr	r2, [r7, #0]
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	0011      	movs	r1, r2
 800c6d2:	0018      	movs	r0, r3
 800c6d4:	f7fe fb36 	bl	800ad44 <move_window>
 800c6d8:	1e03      	subs	r3, r0, #0
 800c6da:	d001      	beq.n	800c6e0 <check_fs+0x2c>
 800c6dc:	2304      	movs	r3, #4
 800c6de:	e037      	b.n	800c750 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	3338      	adds	r3, #56	; 0x38
 800c6e4:	33ff      	adds	r3, #255	; 0xff
 800c6e6:	33ff      	adds	r3, #255	; 0xff
 800c6e8:	0018      	movs	r0, r3
 800c6ea:	f7fe f87f 	bl	800a7ec <ld_word>
 800c6ee:	0003      	movs	r3, r0
 800c6f0:	001a      	movs	r2, r3
 800c6f2:	4b19      	ldr	r3, [pc, #100]	; (800c758 <check_fs+0xa4>)
 800c6f4:	429a      	cmp	r2, r3
 800c6f6:	d001      	beq.n	800c6fc <check_fs+0x48>
 800c6f8:	2303      	movs	r3, #3
 800c6fa:	e029      	b.n	800c750 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	2238      	movs	r2, #56	; 0x38
 800c700:	5c9b      	ldrb	r3, [r3, r2]
 800c702:	2be9      	cmp	r3, #233	; 0xe9
 800c704:	d009      	beq.n	800c71a <check_fs+0x66>
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	2238      	movs	r2, #56	; 0x38
 800c70a:	5c9b      	ldrb	r3, [r3, r2]
 800c70c:	2beb      	cmp	r3, #235	; 0xeb
 800c70e:	d11e      	bne.n	800c74e <check_fs+0x9a>
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	223a      	movs	r2, #58	; 0x3a
 800c714:	5c9b      	ldrb	r3, [r3, r2]
 800c716:	2b90      	cmp	r3, #144	; 0x90
 800c718:	d119      	bne.n	800c74e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	3338      	adds	r3, #56	; 0x38
 800c71e:	3336      	adds	r3, #54	; 0x36
 800c720:	0018      	movs	r0, r3
 800c722:	f7fe f87e 	bl	800a822 <ld_dword>
 800c726:	0003      	movs	r3, r0
 800c728:	021b      	lsls	r3, r3, #8
 800c72a:	0a1b      	lsrs	r3, r3, #8
 800c72c:	4a0b      	ldr	r2, [pc, #44]	; (800c75c <check_fs+0xa8>)
 800c72e:	4293      	cmp	r3, r2
 800c730:	d101      	bne.n	800c736 <check_fs+0x82>
 800c732:	2300      	movs	r3, #0
 800c734:	e00c      	b.n	800c750 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	3338      	adds	r3, #56	; 0x38
 800c73a:	3352      	adds	r3, #82	; 0x52
 800c73c:	0018      	movs	r0, r3
 800c73e:	f7fe f870 	bl	800a822 <ld_dword>
 800c742:	0003      	movs	r3, r0
 800c744:	4a06      	ldr	r2, [pc, #24]	; (800c760 <check_fs+0xac>)
 800c746:	4293      	cmp	r3, r2
 800c748:	d101      	bne.n	800c74e <check_fs+0x9a>
 800c74a:	2300      	movs	r3, #0
 800c74c:	e000      	b.n	800c750 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c74e:	2302      	movs	r3, #2
}
 800c750:	0018      	movs	r0, r3
 800c752:	46bd      	mov	sp, r7
 800c754:	b002      	add	sp, #8
 800c756:	bd80      	pop	{r7, pc}
 800c758:	0000aa55 	.word	0x0000aa55
 800c75c:	00544146 	.word	0x00544146
 800c760:	33544146 	.word	0x33544146

0800c764 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c764:	b5b0      	push	{r4, r5, r7, lr}
 800c766:	b096      	sub	sp, #88	; 0x58
 800c768:	af00      	add	r7, sp, #0
 800c76a:	60f8      	str	r0, [r7, #12]
 800c76c:	60b9      	str	r1, [r7, #8]
 800c76e:	1dfb      	adds	r3, r7, #7
 800c770:	701a      	strb	r2, [r3, #0]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	2200      	movs	r2, #0
 800c776:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	0018      	movs	r0, r3
 800c77c:	f7ff ff58 	bl	800c630 <get_ldnumber>
 800c780:	0003      	movs	r3, r0
 800c782:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c784:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c786:	2b00      	cmp	r3, #0
 800c788:	da01      	bge.n	800c78e <find_volume+0x2a>
 800c78a:	230b      	movs	r3, #11
 800c78c:	e283      	b.n	800cc96 <find_volume+0x532>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c78e:	4bc2      	ldr	r3, [pc, #776]	; (800ca98 <find_volume+0x334>)
 800c790:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c792:	0092      	lsls	r2, r2, #2
 800c794:	58d3      	ldr	r3, [r2, r3]
 800c796:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d101      	bne.n	800c7a2 <find_volume+0x3e>
 800c79e:	230c      	movs	r3, #12
 800c7a0:	e279      	b.n	800cc96 <find_volume+0x532>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c7a6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c7a8:	1dfb      	adds	r3, r7, #7
 800c7aa:	1dfa      	adds	r2, r7, #7
 800c7ac:	7812      	ldrb	r2, [r2, #0]
 800c7ae:	2101      	movs	r1, #1
 800c7b0:	438a      	bics	r2, r1
 800c7b2:	701a      	strb	r2, [r3, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c7b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7b6:	781b      	ldrb	r3, [r3, #0]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d01b      	beq.n	800c7f4 <find_volume+0x90>
		stat = disk_status(fs->drv);
 800c7bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7be:	785b      	ldrb	r3, [r3, #1]
 800c7c0:	2537      	movs	r5, #55	; 0x37
 800c7c2:	197c      	adds	r4, r7, r5
 800c7c4:	0018      	movs	r0, r3
 800c7c6:	f7fd ff47 	bl	800a658 <disk_status>
 800c7ca:	0003      	movs	r3, r0
 800c7cc:	7023      	strb	r3, [r4, #0]
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c7ce:	0029      	movs	r1, r5
 800c7d0:	187b      	adds	r3, r7, r1
 800c7d2:	781b      	ldrb	r3, [r3, #0]
 800c7d4:	2201      	movs	r2, #1
 800c7d6:	4013      	ands	r3, r2
 800c7d8:	d10c      	bne.n	800c7f4 <find_volume+0x90>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c7da:	1dfb      	adds	r3, r7, #7
 800c7dc:	781b      	ldrb	r3, [r3, #0]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d006      	beq.n	800c7f0 <find_volume+0x8c>
 800c7e2:	187b      	adds	r3, r7, r1
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	2204      	movs	r2, #4
 800c7e8:	4013      	ands	r3, r2
 800c7ea:	d001      	beq.n	800c7f0 <find_volume+0x8c>
				return FR_WRITE_PROTECTED;
 800c7ec:	230a      	movs	r3, #10
 800c7ee:	e252      	b.n	800cc96 <find_volume+0x532>
			}
			return FR_OK;				/* The file system object is valid */
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	e250      	b.n	800cc96 <find_volume+0x532>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c7f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c7fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c7fc:	b2da      	uxtb	r2, r3
 800c7fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c800:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c804:	785b      	ldrb	r3, [r3, #1]
 800c806:	2537      	movs	r5, #55	; 0x37
 800c808:	197c      	adds	r4, r7, r5
 800c80a:	0018      	movs	r0, r3
 800c80c:	f7fd ff46 	bl	800a69c <disk_initialize>
 800c810:	0003      	movs	r3, r0
 800c812:	7023      	strb	r3, [r4, #0]
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c814:	197b      	adds	r3, r7, r5
 800c816:	781b      	ldrb	r3, [r3, #0]
 800c818:	2201      	movs	r2, #1
 800c81a:	4013      	ands	r3, r2
 800c81c:	d001      	beq.n	800c822 <find_volume+0xbe>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c81e:	2303      	movs	r3, #3
 800c820:	e239      	b.n	800cc96 <find_volume+0x532>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c822:	1dfb      	adds	r3, r7, #7
 800c824:	781b      	ldrb	r3, [r3, #0]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d007      	beq.n	800c83a <find_volume+0xd6>
 800c82a:	2337      	movs	r3, #55	; 0x37
 800c82c:	18fb      	adds	r3, r7, r3
 800c82e:	781b      	ldrb	r3, [r3, #0]
 800c830:	2204      	movs	r2, #4
 800c832:	4013      	ands	r3, r2
 800c834:	d001      	beq.n	800c83a <find_volume+0xd6>
		return FR_WRITE_PROTECTED;
 800c836:	230a      	movs	r3, #10
 800c838:	e22d      	b.n	800cc96 <find_volume+0x532>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800c83a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c83c:	7858      	ldrb	r0, [r3, #1]
 800c83e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c840:	330c      	adds	r3, #12
 800c842:	001a      	movs	r2, r3
 800c844:	2102      	movs	r1, #2
 800c846:	f7fd ffa9 	bl	800a79c <disk_ioctl>
 800c84a:	1e03      	subs	r3, r0, #0
 800c84c:	d001      	beq.n	800c852 <find_volume+0xee>
 800c84e:	2301      	movs	r3, #1
 800c850:	e221      	b.n	800cc96 <find_volume+0x532>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800c852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c854:	899a      	ldrh	r2, [r3, #12]
 800c856:	2380      	movs	r3, #128	; 0x80
 800c858:	011b      	lsls	r3, r3, #4
 800c85a:	429a      	cmp	r2, r3
 800c85c:	d80d      	bhi.n	800c87a <find_volume+0x116>
 800c85e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c860:	899a      	ldrh	r2, [r3, #12]
 800c862:	2380      	movs	r3, #128	; 0x80
 800c864:	009b      	lsls	r3, r3, #2
 800c866:	429a      	cmp	r2, r3
 800c868:	d307      	bcc.n	800c87a <find_volume+0x116>
 800c86a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c86c:	899b      	ldrh	r3, [r3, #12]
 800c86e:	001a      	movs	r2, r3
 800c870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c872:	899b      	ldrh	r3, [r3, #12]
 800c874:	3b01      	subs	r3, #1
 800c876:	4013      	ands	r3, r2
 800c878:	d001      	beq.n	800c87e <find_volume+0x11a>
 800c87a:	2301      	movs	r3, #1
 800c87c:	e20b      	b.n	800cc96 <find_volume+0x532>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c87e:	2300      	movs	r3, #0
 800c880:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c882:	2557      	movs	r5, #87	; 0x57
 800c884:	197c      	adds	r4, r7, r5
 800c886:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c88a:	0011      	movs	r1, r2
 800c88c:	0018      	movs	r0, r3
 800c88e:	f7ff ff11 	bl	800c6b4 <check_fs>
 800c892:	0003      	movs	r3, r0
 800c894:	7023      	strb	r3, [r4, #0]
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c896:	197b      	adds	r3, r7, r5
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	2b02      	cmp	r3, #2
 800c89c:	d14b      	bne.n	800c936 <find_volume+0x1d2>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c89e:	2300      	movs	r3, #0
 800c8a0:	643b      	str	r3, [r7, #64]	; 0x40
 800c8a2:	e01d      	b.n	800c8e0 <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c8a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8a6:	3338      	adds	r3, #56	; 0x38
 800c8a8:	001a      	movs	r2, r3
 800c8aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c8ac:	011b      	lsls	r3, r3, #4
 800c8ae:	33bf      	adds	r3, #191	; 0xbf
 800c8b0:	33ff      	adds	r3, #255	; 0xff
 800c8b2:	18d3      	adds	r3, r2, r3
 800c8b4:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c8b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8b8:	3304      	adds	r3, #4
 800c8ba:	781b      	ldrb	r3, [r3, #0]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d006      	beq.n	800c8ce <find_volume+0x16a>
 800c8c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8c2:	3308      	adds	r3, #8
 800c8c4:	0018      	movs	r0, r3
 800c8c6:	f7fd ffac 	bl	800a822 <ld_dword>
 800c8ca:	0003      	movs	r3, r0
 800c8cc:	e000      	b.n	800c8d0 <find_volume+0x16c>
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	2214      	movs	r2, #20
 800c8d2:	18ba      	adds	r2, r7, r2
 800c8d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c8d6:	0089      	lsls	r1, r1, #2
 800c8d8:	508b      	str	r3, [r1, r2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c8da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c8dc:	3301      	adds	r3, #1
 800c8de:	643b      	str	r3, [r7, #64]	; 0x40
 800c8e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c8e2:	2b03      	cmp	r3, #3
 800c8e4:	d9de      	bls.n	800c8a4 <find_volume+0x140>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800c8ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d002      	beq.n	800c8f6 <find_volume+0x192>
 800c8f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c8f2:	3b01      	subs	r3, #1
 800c8f4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c8f6:	2314      	movs	r3, #20
 800c8f8:	18fb      	adds	r3, r7, r3
 800c8fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c8fc:	0092      	lsls	r2, r2, #2
 800c8fe:	58d3      	ldr	r3, [r2, r3]
 800c900:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c902:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c904:	2b00      	cmp	r3, #0
 800c906:	d008      	beq.n	800c91a <find_volume+0x1b6>
 800c908:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c90a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c90c:	0011      	movs	r1, r2
 800c90e:	0018      	movs	r0, r3
 800c910:	f7ff fed0 	bl	800c6b4 <check_fs>
 800c914:	0003      	movs	r3, r0
 800c916:	001a      	movs	r2, r3
 800c918:	e000      	b.n	800c91c <find_volume+0x1b8>
 800c91a:	2203      	movs	r2, #3
 800c91c:	2157      	movs	r1, #87	; 0x57
 800c91e:	187b      	adds	r3, r7, r1
 800c920:	701a      	strb	r2, [r3, #0]
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c922:	187b      	adds	r3, r7, r1
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	2b01      	cmp	r3, #1
 800c928:	d905      	bls.n	800c936 <find_volume+0x1d2>
 800c92a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c92c:	3301      	adds	r3, #1
 800c92e:	643b      	str	r3, [r7, #64]	; 0x40
 800c930:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c932:	2b03      	cmp	r3, #3
 800c934:	d9df      	bls.n	800c8f6 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c936:	2357      	movs	r3, #87	; 0x57
 800c938:	18fb      	adds	r3, r7, r3
 800c93a:	781b      	ldrb	r3, [r3, #0]
 800c93c:	2b04      	cmp	r3, #4
 800c93e:	d101      	bne.n	800c944 <find_volume+0x1e0>
 800c940:	2301      	movs	r3, #1
 800c942:	e1a8      	b.n	800cc96 <find_volume+0x532>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c944:	2357      	movs	r3, #87	; 0x57
 800c946:	18fb      	adds	r3, r7, r3
 800c948:	781b      	ldrb	r3, [r3, #0]
 800c94a:	2b01      	cmp	r3, #1
 800c94c:	d901      	bls.n	800c952 <find_volume+0x1ee>
 800c94e:	230d      	movs	r3, #13
 800c950:	e1a1      	b.n	800cc96 <find_volume+0x532>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c954:	3338      	adds	r3, #56	; 0x38
 800c956:	330b      	adds	r3, #11
 800c958:	0018      	movs	r0, r3
 800c95a:	f7fd ff47 	bl	800a7ec <ld_word>
 800c95e:	0003      	movs	r3, r0
 800c960:	001a      	movs	r2, r3
 800c962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c964:	899b      	ldrh	r3, [r3, #12]
 800c966:	429a      	cmp	r2, r3
 800c968:	d001      	beq.n	800c96e <find_volume+0x20a>
 800c96a:	230d      	movs	r3, #13
 800c96c:	e193      	b.n	800cc96 <find_volume+0x532>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c96e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c970:	3338      	adds	r3, #56	; 0x38
 800c972:	3316      	adds	r3, #22
 800c974:	0018      	movs	r0, r3
 800c976:	f7fd ff39 	bl	800a7ec <ld_word>
 800c97a:	0003      	movs	r3, r0
 800c97c:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c97e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c980:	2b00      	cmp	r3, #0
 800c982:	d107      	bne.n	800c994 <find_volume+0x230>
 800c984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c986:	3338      	adds	r3, #56	; 0x38
 800c988:	3324      	adds	r3, #36	; 0x24
 800c98a:	0018      	movs	r0, r3
 800c98c:	f7fd ff49 	bl	800a822 <ld_dword>
 800c990:	0003      	movs	r3, r0
 800c992:	64fb      	str	r3, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800c994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c996:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c998:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c99a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c99c:	2248      	movs	r2, #72	; 0x48
 800c99e:	5c9a      	ldrb	r2, [r3, r2]
 800c9a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9a2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9a6:	789b      	ldrb	r3, [r3, #2]
 800c9a8:	2b01      	cmp	r3, #1
 800c9aa:	d005      	beq.n	800c9b8 <find_volume+0x254>
 800c9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ae:	789b      	ldrb	r3, [r3, #2]
 800c9b0:	2b02      	cmp	r3, #2
 800c9b2:	d001      	beq.n	800c9b8 <find_volume+0x254>
 800c9b4:	230d      	movs	r3, #13
 800c9b6:	e16e      	b.n	800cc96 <find_volume+0x532>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c9b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ba:	789b      	ldrb	r3, [r3, #2]
 800c9bc:	001a      	movs	r2, r3
 800c9be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c9c0:	4353      	muls	r3, r2
 800c9c2:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c9c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9c6:	2245      	movs	r2, #69	; 0x45
 800c9c8:	5c9b      	ldrb	r3, [r3, r2]
 800c9ca:	b29a      	uxth	r2, r3
 800c9cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ce:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c9d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9d2:	895b      	ldrh	r3, [r3, #10]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d007      	beq.n	800c9e8 <find_volume+0x284>
 800c9d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9da:	895b      	ldrh	r3, [r3, #10]
 800c9dc:	001a      	movs	r2, r3
 800c9de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9e0:	895b      	ldrh	r3, [r3, #10]
 800c9e2:	3b01      	subs	r3, #1
 800c9e4:	4013      	ands	r3, r2
 800c9e6:	d001      	beq.n	800c9ec <find_volume+0x288>
 800c9e8:	230d      	movs	r3, #13
 800c9ea:	e154      	b.n	800cc96 <find_volume+0x532>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c9ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ee:	3338      	adds	r3, #56	; 0x38
 800c9f0:	3311      	adds	r3, #17
 800c9f2:	0018      	movs	r0, r3
 800c9f4:	f7fd fefa 	bl	800a7ec <ld_word>
 800c9f8:	0003      	movs	r3, r0
 800c9fa:	001a      	movs	r2, r3
 800c9fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9fe:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800ca00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca02:	891a      	ldrh	r2, [r3, #8]
 800ca04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca06:	899b      	ldrh	r3, [r3, #12]
 800ca08:	095b      	lsrs	r3, r3, #5
 800ca0a:	b29b      	uxth	r3, r3
 800ca0c:	0019      	movs	r1, r3
 800ca0e:	0010      	movs	r0, r2
 800ca10:	f7f3 fc26 	bl	8000260 <__aeabi_uidivmod>
 800ca14:	000b      	movs	r3, r1
 800ca16:	b29b      	uxth	r3, r3
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d001      	beq.n	800ca20 <find_volume+0x2bc>
 800ca1c:	230d      	movs	r3, #13
 800ca1e:	e13a      	b.n	800cc96 <find_volume+0x532>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ca20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca22:	3338      	adds	r3, #56	; 0x38
 800ca24:	3313      	adds	r3, #19
 800ca26:	0018      	movs	r0, r3
 800ca28:	f7fd fee0 	bl	800a7ec <ld_word>
 800ca2c:	0003      	movs	r3, r0
 800ca2e:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800ca30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d107      	bne.n	800ca46 <find_volume+0x2e2>
 800ca36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca38:	3338      	adds	r3, #56	; 0x38
 800ca3a:	3320      	adds	r3, #32
 800ca3c:	0018      	movs	r0, r3
 800ca3e:	f7fd fef0 	bl	800a822 <ld_dword>
 800ca42:	0003      	movs	r3, r0
 800ca44:	64bb      	str	r3, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800ca46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca48:	3338      	adds	r3, #56	; 0x38
 800ca4a:	330e      	adds	r3, #14
 800ca4c:	252e      	movs	r5, #46	; 0x2e
 800ca4e:	197c      	adds	r4, r7, r5
 800ca50:	0018      	movs	r0, r3
 800ca52:	f7fd fecb 	bl	800a7ec <ld_word>
 800ca56:	0003      	movs	r3, r0
 800ca58:	8023      	strh	r3, [r4, #0]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800ca5a:	197b      	adds	r3, r7, r5
 800ca5c:	881b      	ldrh	r3, [r3, #0]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d101      	bne.n	800ca66 <find_volume+0x302>
 800ca62:	230d      	movs	r3, #13
 800ca64:	e117      	b.n	800cc96 <find_volume+0x532>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800ca66:	232e      	movs	r3, #46	; 0x2e
 800ca68:	18fb      	adds	r3, r7, r3
 800ca6a:	881a      	ldrh	r2, [r3, #0]
 800ca6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca6e:	18d4      	adds	r4, r2, r3
 800ca70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca72:	891a      	ldrh	r2, [r3, #8]
 800ca74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca76:	899b      	ldrh	r3, [r3, #12]
 800ca78:	095b      	lsrs	r3, r3, #5
 800ca7a:	b29b      	uxth	r3, r3
 800ca7c:	0019      	movs	r1, r3
 800ca7e:	0010      	movs	r0, r2
 800ca80:	f7f3 fb68 	bl	8000154 <__udivsi3>
 800ca84:	0003      	movs	r3, r0
 800ca86:	b29b      	uxth	r3, r3
 800ca88:	18e3      	adds	r3, r4, r3
 800ca8a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800ca8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ca8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca90:	429a      	cmp	r2, r3
 800ca92:	d203      	bcs.n	800ca9c <find_volume+0x338>
 800ca94:	230d      	movs	r3, #13
 800ca96:	e0fe      	b.n	800cc96 <find_volume+0x532>
 800ca98:	200044a4 	.word	0x200044a4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ca9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ca9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caa0:	1ad2      	subs	r2, r2, r3
 800caa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caa4:	895b      	ldrh	r3, [r3, #10]
 800caa6:	0019      	movs	r1, r3
 800caa8:	0010      	movs	r0, r2
 800caaa:	f7f3 fb53 	bl	8000154 <__udivsi3>
 800caae:	0003      	movs	r3, r0
 800cab0:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800cab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d101      	bne.n	800cabc <find_volume+0x358>
 800cab8:	230d      	movs	r3, #13
 800caba:	e0ec      	b.n	800cc96 <find_volume+0x532>
		fmt = FS_FAT32;
 800cabc:	2157      	movs	r1, #87	; 0x57
 800cabe:	187b      	adds	r3, r7, r1
 800cac0:	2203      	movs	r2, #3
 800cac2:	701a      	strb	r2, [r3, #0]
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800cac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cac6:	4a76      	ldr	r2, [pc, #472]	; (800cca0 <find_volume+0x53c>)
 800cac8:	4293      	cmp	r3, r2
 800caca:	d802      	bhi.n	800cad2 <find_volume+0x36e>
 800cacc:	187b      	adds	r3, r7, r1
 800cace:	2202      	movs	r2, #2
 800cad0:	701a      	strb	r2, [r3, #0]
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800cad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad4:	4a73      	ldr	r2, [pc, #460]	; (800cca4 <find_volume+0x540>)
 800cad6:	4293      	cmp	r3, r2
 800cad8:	d803      	bhi.n	800cae2 <find_volume+0x37e>
 800cada:	2357      	movs	r3, #87	; 0x57
 800cadc:	18fb      	adds	r3, r7, r3
 800cade:	2201      	movs	r2, #1
 800cae0:	701a      	strb	r2, [r3, #0]

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800cae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cae4:	1c9a      	adds	r2, r3, #2
 800cae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cae8:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800caea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800caee:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800caf0:	232e      	movs	r3, #46	; 0x2e
 800caf2:	18fb      	adds	r3, r7, r3
 800caf4:	881a      	ldrh	r2, [r3, #0]
 800caf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800caf8:	18d2      	adds	r2, r2, r3
 800cafa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cafc:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800cafe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cb00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb02:	18d2      	adds	r2, r2, r3
 800cb04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb06:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800cb08:	2357      	movs	r3, #87	; 0x57
 800cb0a:	18fb      	adds	r3, r7, r3
 800cb0c:	781b      	ldrb	r3, [r3, #0]
 800cb0e:	2b03      	cmp	r3, #3
 800cb10:	d11d      	bne.n	800cb4e <find_volume+0x3ea>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800cb12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb14:	3338      	adds	r3, #56	; 0x38
 800cb16:	332a      	adds	r3, #42	; 0x2a
 800cb18:	0018      	movs	r0, r3
 800cb1a:	f7fd fe67 	bl	800a7ec <ld_word>
 800cb1e:	1e03      	subs	r3, r0, #0
 800cb20:	d001      	beq.n	800cb26 <find_volume+0x3c2>
 800cb22:	230d      	movs	r3, #13
 800cb24:	e0b7      	b.n	800cc96 <find_volume+0x532>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800cb26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb28:	891b      	ldrh	r3, [r3, #8]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d001      	beq.n	800cb32 <find_volume+0x3ce>
 800cb2e:	230d      	movs	r3, #13
 800cb30:	e0b1      	b.n	800cc96 <find_volume+0x532>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800cb32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb34:	3338      	adds	r3, #56	; 0x38
 800cb36:	332c      	adds	r3, #44	; 0x2c
 800cb38:	0018      	movs	r0, r3
 800cb3a:	f7fd fe72 	bl	800a822 <ld_dword>
 800cb3e:	0002      	movs	r2, r0
 800cb40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb42:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800cb44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb46:	69db      	ldr	r3, [r3, #28]
 800cb48:	009b      	lsls	r3, r3, #2
 800cb4a:	647b      	str	r3, [r7, #68]	; 0x44
 800cb4c:	e020      	b.n	800cb90 <find_volume+0x42c>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800cb4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb50:	891b      	ldrh	r3, [r3, #8]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d101      	bne.n	800cb5a <find_volume+0x3f6>
 800cb56:	230d      	movs	r3, #13
 800cb58:	e09d      	b.n	800cc96 <find_volume+0x532>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800cb5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cb5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cb60:	18d2      	adds	r2, r2, r3
 800cb62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb64:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800cb66:	2357      	movs	r3, #87	; 0x57
 800cb68:	18fb      	adds	r3, r7, r3
 800cb6a:	781b      	ldrb	r3, [r3, #0]
 800cb6c:	2b02      	cmp	r3, #2
 800cb6e:	d103      	bne.n	800cb78 <find_volume+0x414>
 800cb70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb72:	69db      	ldr	r3, [r3, #28]
 800cb74:	005b      	lsls	r3, r3, #1
 800cb76:	e00a      	b.n	800cb8e <find_volume+0x42a>
 800cb78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb7a:	69da      	ldr	r2, [r3, #28]
 800cb7c:	0013      	movs	r3, r2
 800cb7e:	005b      	lsls	r3, r3, #1
 800cb80:	189b      	adds	r3, r3, r2
 800cb82:	085a      	lsrs	r2, r3, #1
 800cb84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb86:	69db      	ldr	r3, [r3, #28]
 800cb88:	2101      	movs	r1, #1
 800cb8a:	400b      	ands	r3, r1
 800cb8c:	18d3      	adds	r3, r2, r3
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800cb8e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800cb90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb92:	6a1c      	ldr	r4, [r3, #32]
 800cb94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb96:	899b      	ldrh	r3, [r3, #12]
 800cb98:	001a      	movs	r2, r3
 800cb9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cb9c:	18d3      	adds	r3, r2, r3
 800cb9e:	1e5a      	subs	r2, r3, #1
 800cba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cba2:	899b      	ldrh	r3, [r3, #12]
 800cba4:	0019      	movs	r1, r3
 800cba6:	0010      	movs	r0, r2
 800cba8:	f7f3 fad4 	bl	8000154 <__udivsi3>
 800cbac:	0003      	movs	r3, r0
 800cbae:	429c      	cmp	r4, r3
 800cbb0:	d201      	bcs.n	800cbb6 <find_volume+0x452>
 800cbb2:	230d      	movs	r3, #13
 800cbb4:	e06f      	b.n	800cc96 <find_volume+0x532>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800cbb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbb8:	2201      	movs	r2, #1
 800cbba:	4252      	negs	r2, r2
 800cbbc:	619a      	str	r2, [r3, #24]
 800cbbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbc0:	699a      	ldr	r2, [r3, #24]
 800cbc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbc4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800cbc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbc8:	2280      	movs	r2, #128	; 0x80
 800cbca:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800cbcc:	2357      	movs	r3, #87	; 0x57
 800cbce:	18fb      	adds	r3, r7, r3
 800cbd0:	781b      	ldrb	r3, [r3, #0]
 800cbd2:	2b03      	cmp	r3, #3
 800cbd4:	d148      	bne.n	800cc68 <find_volume+0x504>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800cbd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbd8:	3338      	adds	r3, #56	; 0x38
 800cbda:	3330      	adds	r3, #48	; 0x30
 800cbdc:	0018      	movs	r0, r3
 800cbde:	f7fd fe05 	bl	800a7ec <ld_word>
 800cbe2:	0003      	movs	r3, r0
 800cbe4:	2b01      	cmp	r3, #1
 800cbe6:	d13f      	bne.n	800cc68 <find_volume+0x504>
			&& move_window(fs, bsect + 1) == FR_OK)
 800cbe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cbea:	1c5a      	adds	r2, r3, #1
 800cbec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbee:	0011      	movs	r1, r2
 800cbf0:	0018      	movs	r0, r3
 800cbf2:	f7fe f8a7 	bl	800ad44 <move_window>
 800cbf6:	1e03      	subs	r3, r0, #0
 800cbf8:	d136      	bne.n	800cc68 <find_volume+0x504>
		{
			fs->fsi_flag = 0;
 800cbfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800cc00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc02:	3338      	adds	r3, #56	; 0x38
 800cc04:	33ff      	adds	r3, #255	; 0xff
 800cc06:	33ff      	adds	r3, #255	; 0xff
 800cc08:	0018      	movs	r0, r3
 800cc0a:	f7fd fdef 	bl	800a7ec <ld_word>
 800cc0e:	0003      	movs	r3, r0
 800cc10:	001a      	movs	r2, r3
 800cc12:	4b25      	ldr	r3, [pc, #148]	; (800cca8 <find_volume+0x544>)
 800cc14:	429a      	cmp	r2, r3
 800cc16:	d127      	bne.n	800cc68 <find_volume+0x504>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800cc18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc1a:	3338      	adds	r3, #56	; 0x38
 800cc1c:	0018      	movs	r0, r3
 800cc1e:	f7fd fe00 	bl	800a822 <ld_dword>
 800cc22:	0003      	movs	r3, r0
 800cc24:	4a21      	ldr	r2, [pc, #132]	; (800ccac <find_volume+0x548>)
 800cc26:	4293      	cmp	r3, r2
 800cc28:	d11e      	bne.n	800cc68 <find_volume+0x504>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800cc2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc2c:	3338      	adds	r3, #56	; 0x38
 800cc2e:	33e5      	adds	r3, #229	; 0xe5
 800cc30:	33ff      	adds	r3, #255	; 0xff
 800cc32:	0018      	movs	r0, r3
 800cc34:	f7fd fdf5 	bl	800a822 <ld_dword>
 800cc38:	0003      	movs	r3, r0
 800cc3a:	4a1d      	ldr	r2, [pc, #116]	; (800ccb0 <find_volume+0x54c>)
 800cc3c:	4293      	cmp	r3, r2
 800cc3e:	d113      	bne.n	800cc68 <find_volume+0x504>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800cc40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc42:	3338      	adds	r3, #56	; 0x38
 800cc44:	33e9      	adds	r3, #233	; 0xe9
 800cc46:	33ff      	adds	r3, #255	; 0xff
 800cc48:	0018      	movs	r0, r3
 800cc4a:	f7fd fdea 	bl	800a822 <ld_dword>
 800cc4e:	0002      	movs	r2, r0
 800cc50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc52:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800cc54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc56:	3338      	adds	r3, #56	; 0x38
 800cc58:	33ed      	adds	r3, #237	; 0xed
 800cc5a:	33ff      	adds	r3, #255	; 0xff
 800cc5c:	0018      	movs	r0, r3
 800cc5e:	f7fd fde0 	bl	800a822 <ld_dword>
 800cc62:	0002      	movs	r2, r0
 800cc64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc66:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800cc68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc6a:	2257      	movs	r2, #87	; 0x57
 800cc6c:	18ba      	adds	r2, r7, r2
 800cc6e:	7812      	ldrb	r2, [r2, #0]
 800cc70:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800cc72:	4b10      	ldr	r3, [pc, #64]	; (800ccb4 <find_volume+0x550>)
 800cc74:	881b      	ldrh	r3, [r3, #0]
 800cc76:	3301      	adds	r3, #1
 800cc78:	b29a      	uxth	r2, r3
 800cc7a:	4b0e      	ldr	r3, [pc, #56]	; (800ccb4 <find_volume+0x550>)
 800cc7c:	801a      	strh	r2, [r3, #0]
 800cc7e:	4b0d      	ldr	r3, [pc, #52]	; (800ccb4 <find_volume+0x550>)
 800cc80:	881a      	ldrh	r2, [r3, #0]
 800cc82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc84:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800cc86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc88:	4a0b      	ldr	r2, [pc, #44]	; (800ccb8 <find_volume+0x554>)
 800cc8a:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800cc8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc8e:	0018      	movs	r0, r3
 800cc90:	f7fd fff0 	bl	800ac74 <clear_lock>
#endif
	return FR_OK;
 800cc94:	2300      	movs	r3, #0
}
 800cc96:	0018      	movs	r0, r3
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	b016      	add	sp, #88	; 0x58
 800cc9c:	bdb0      	pop	{r4, r5, r7, pc}
 800cc9e:	46c0      	nop			; (mov r8, r8)
 800cca0:	0000fff5 	.word	0x0000fff5
 800cca4:	00000ff5 	.word	0x00000ff5
 800cca8:	0000aa55 	.word	0x0000aa55
 800ccac:	41615252 	.word	0x41615252
 800ccb0:	61417272 	.word	0x61417272
 800ccb4:	200044a8 	.word	0x200044a8
 800ccb8:	200044cc 	.word	0x200044cc

0800ccbc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ccbc:	b590      	push	{r4, r7, lr}
 800ccbe:	b085      	sub	sp, #20
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
 800ccc4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ccc6:	240f      	movs	r4, #15
 800ccc8:	193b      	adds	r3, r7, r4
 800ccca:	2209      	movs	r2, #9
 800cccc:	701a      	strb	r2, [r3, #0]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d01d      	beq.n	800cd10 <validate+0x54>
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d019      	beq.n	800cd10 <validate+0x54>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	781b      	ldrb	r3, [r3, #0]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d014      	beq.n	800cd10 <validate+0x54>
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	889a      	ldrh	r2, [r3, #4]
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	88db      	ldrh	r3, [r3, #6]
 800ccf0:	429a      	cmp	r2, r3
 800ccf2:	d10d      	bne.n	800cd10 <validate+0x54>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	785b      	ldrb	r3, [r3, #1]
 800ccfa:	0018      	movs	r0, r3
 800ccfc:	f7fd fcac 	bl	800a658 <disk_status>
 800cd00:	0003      	movs	r3, r0
 800cd02:	001a      	movs	r2, r3
 800cd04:	2301      	movs	r3, #1
 800cd06:	4013      	ands	r3, r2
 800cd08:	d102      	bne.n	800cd10 <validate+0x54>
			res = FR_OK;
 800cd0a:	193b      	adds	r3, r7, r4
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	701a      	strb	r2, [r3, #0]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800cd10:	230f      	movs	r3, #15
 800cd12:	18fb      	adds	r3, r7, r3
 800cd14:	781b      	ldrb	r3, [r3, #0]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d102      	bne.n	800cd20 <validate+0x64>
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681a      	ldr	r2, [r3, #0]
 800cd1e:	e000      	b.n	800cd22 <validate+0x66>
 800cd20:	2200      	movs	r2, #0
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	601a      	str	r2, [r3, #0]
	return res;
 800cd26:	230f      	movs	r3, #15
 800cd28:	18fb      	adds	r3, r7, r3
 800cd2a:	781b      	ldrb	r3, [r3, #0]
}
 800cd2c:	0018      	movs	r0, r3
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	b005      	add	sp, #20
 800cd32:	bd90      	pop	{r4, r7, pc}

0800cd34 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800cd34:	b5b0      	push	{r4, r5, r7, lr}
 800cd36:	b088      	sub	sp, #32
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	60f8      	str	r0, [r7, #12]
 800cd3c:	60b9      	str	r1, [r7, #8]
 800cd3e:	1dfb      	adds	r3, r7, #7
 800cd40:	701a      	strb	r2, [r3, #0]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800cd46:	2310      	movs	r3, #16
 800cd48:	18fb      	adds	r3, r7, r3
 800cd4a:	0018      	movs	r0, r3
 800cd4c:	f7ff fc70 	bl	800c630 <get_ldnumber>
 800cd50:	0003      	movs	r3, r0
 800cd52:	61fb      	str	r3, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800cd54:	69fb      	ldr	r3, [r7, #28]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	da01      	bge.n	800cd5e <f_mount+0x2a>
 800cd5a:	230b      	movs	r3, #11
 800cd5c:	e030      	b.n	800cdc0 <f_mount+0x8c>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800cd5e:	4b1a      	ldr	r3, [pc, #104]	; (800cdc8 <f_mount+0x94>)
 800cd60:	69fa      	ldr	r2, [r7, #28]
 800cd62:	0092      	lsls	r2, r2, #2
 800cd64:	58d3      	ldr	r3, [r2, r3]
 800cd66:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800cd68:	69bb      	ldr	r3, [r7, #24]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d006      	beq.n	800cd7c <f_mount+0x48>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800cd6e:	69bb      	ldr	r3, [r7, #24]
 800cd70:	0018      	movs	r0, r3
 800cd72:	f7fd ff7f 	bl	800ac74 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800cd76:	69bb      	ldr	r3, [r7, #24]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d002      	beq.n	800cd88 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	2200      	movs	r2, #0
 800cd86:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800cd88:	68f9      	ldr	r1, [r7, #12]
 800cd8a:	4b0f      	ldr	r3, [pc, #60]	; (800cdc8 <f_mount+0x94>)
 800cd8c:	69fa      	ldr	r2, [r7, #28]
 800cd8e:	0092      	lsls	r2, r2, #2
 800cd90:	50d1      	str	r1, [r2, r3]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d003      	beq.n	800cda0 <f_mount+0x6c>
 800cd98:	1dfb      	adds	r3, r7, #7
 800cd9a:	781b      	ldrb	r3, [r3, #0]
 800cd9c:	2b01      	cmp	r3, #1
 800cd9e:	d001      	beq.n	800cda4 <f_mount+0x70>
 800cda0:	2300      	movs	r3, #0
 800cda2:	e00d      	b.n	800cdc0 <f_mount+0x8c>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800cda4:	2517      	movs	r5, #23
 800cda6:	197c      	adds	r4, r7, r5
 800cda8:	230c      	movs	r3, #12
 800cdaa:	18f9      	adds	r1, r7, r3
 800cdac:	2308      	movs	r3, #8
 800cdae:	18fb      	adds	r3, r7, r3
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	0018      	movs	r0, r3
 800cdb4:	f7ff fcd6 	bl	800c764 <find_volume>
 800cdb8:	0003      	movs	r3, r0
 800cdba:	7023      	strb	r3, [r4, #0]
	LEAVE_FF(fs, res);
 800cdbc:	197b      	adds	r3, r7, r5
 800cdbe:	781b      	ldrb	r3, [r3, #0]
}
 800cdc0:	0018      	movs	r0, r3
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	b008      	add	sp, #32
 800cdc6:	bdb0      	pop	{r4, r5, r7, pc}
 800cdc8:	200044a4 	.word	0x200044a4

0800cdcc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800cdcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cdce:	b09b      	sub	sp, #108	; 0x6c
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	60f8      	str	r0, [r7, #12]
 800cdd4:	60b9      	str	r1, [r7, #8]
 800cdd6:	1dfb      	adds	r3, r7, #7
 800cdd8:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d101      	bne.n	800cde4 <f_open+0x18>
 800cde0:	2309      	movs	r3, #9
 800cde2:	e1f4      	b.n	800d1ce <f_open+0x402>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800cde4:	1dfb      	adds	r3, r7, #7
 800cde6:	1dfa      	adds	r2, r7, #7
 800cde8:	7812      	ldrb	r2, [r2, #0]
 800cdea:	213f      	movs	r1, #63	; 0x3f
 800cdec:	400a      	ands	r2, r1
 800cdee:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800cdf0:	2567      	movs	r5, #103	; 0x67
 800cdf2:	197c      	adds	r4, r7, r5
 800cdf4:	1dfb      	adds	r3, r7, #7
 800cdf6:	781a      	ldrb	r2, [r3, #0]
 800cdf8:	2314      	movs	r3, #20
 800cdfa:	18f9      	adds	r1, r7, r3
 800cdfc:	2308      	movs	r3, #8
 800cdfe:	18fb      	adds	r3, r7, r3
 800ce00:	0018      	movs	r0, r3
 800ce02:	f7ff fcaf 	bl	800c764 <find_volume>
 800ce06:	0003      	movs	r3, r0
 800ce08:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800ce0a:	197b      	adds	r3, r7, r5
 800ce0c:	781b      	ldrb	r3, [r3, #0]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d000      	beq.n	800ce14 <f_open+0x48>
 800ce12:	e1d1      	b.n	800d1b8 <f_open+0x3ec>
		dj.obj.fs = fs;
 800ce14:	697a      	ldr	r2, [r7, #20]
 800ce16:	2618      	movs	r6, #24
 800ce18:	19bb      	adds	r3, r7, r6
 800ce1a:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800ce1c:	68ba      	ldr	r2, [r7, #8]
 800ce1e:	197c      	adds	r4, r7, r5
 800ce20:	19bb      	adds	r3, r7, r6
 800ce22:	0011      	movs	r1, r2
 800ce24:	0018      	movs	r0, r3
 800ce26:	f7ff fb79 	bl	800c51c <follow_path>
 800ce2a:	0003      	movs	r3, r0
 800ce2c:	7023      	strb	r3, [r4, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ce2e:	0029      	movs	r1, r5
 800ce30:	197b      	adds	r3, r7, r5
 800ce32:	781b      	ldrb	r3, [r3, #0]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d11b      	bne.n	800ce70 <f_open+0xa4>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ce38:	19bb      	adds	r3, r7, r6
 800ce3a:	222f      	movs	r2, #47	; 0x2f
 800ce3c:	5c9b      	ldrb	r3, [r3, r2]
 800ce3e:	b25b      	sxtb	r3, r3
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	da03      	bge.n	800ce4c <f_open+0x80>
				res = FR_INVALID_NAME;
 800ce44:	187b      	adds	r3, r7, r1
 800ce46:	2206      	movs	r2, #6
 800ce48:	701a      	strb	r2, [r3, #0]
 800ce4a:	e011      	b.n	800ce70 <f_open+0xa4>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ce4c:	1dfb      	adds	r3, r7, #7
 800ce4e:	781b      	ldrb	r3, [r3, #0]
 800ce50:	2201      	movs	r2, #1
 800ce52:	4393      	bics	r3, r2
 800ce54:	1e5a      	subs	r2, r3, #1
 800ce56:	4193      	sbcs	r3, r2
 800ce58:	b2db      	uxtb	r3, r3
 800ce5a:	001a      	movs	r2, r3
 800ce5c:	2367      	movs	r3, #103	; 0x67
 800ce5e:	18fc      	adds	r4, r7, r3
 800ce60:	2318      	movs	r3, #24
 800ce62:	18fb      	adds	r3, r7, r3
 800ce64:	0011      	movs	r1, r2
 800ce66:	0018      	movs	r0, r3
 800ce68:	f7fd fdba 	bl	800a9e0 <chk_lock>
 800ce6c:	0003      	movs	r3, r0
 800ce6e:	7023      	strb	r3, [r4, #0]
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ce70:	1dfb      	adds	r3, r7, #7
 800ce72:	781b      	ldrb	r3, [r3, #0]
 800ce74:	221c      	movs	r2, #28
 800ce76:	4013      	ands	r3, r2
 800ce78:	d100      	bne.n	800ce7c <f_open+0xb0>
 800ce7a:	e096      	b.n	800cfaa <f_open+0x1de>
			if (res != FR_OK) {					/* No file, create new */
 800ce7c:	2267      	movs	r2, #103	; 0x67
 800ce7e:	18bb      	adds	r3, r7, r2
 800ce80:	781b      	ldrb	r3, [r3, #0]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d01a      	beq.n	800cebc <f_open+0xf0>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ce86:	18bb      	adds	r3, r7, r2
 800ce88:	781b      	ldrb	r3, [r3, #0]
 800ce8a:	2b04      	cmp	r3, #4
 800ce8c:	d10f      	bne.n	800ceae <f_open+0xe2>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ce8e:	f7fd fdff 	bl	800aa90 <enq_lock>
 800ce92:	1e03      	subs	r3, r0, #0
 800ce94:	d007      	beq.n	800cea6 <f_open+0xda>
 800ce96:	2318      	movs	r3, #24
 800ce98:	18fb      	adds	r3, r7, r3
 800ce9a:	0018      	movs	r0, r3
 800ce9c:	f7ff f82a 	bl	800bef4 <dir_register>
 800cea0:	0003      	movs	r3, r0
 800cea2:	001a      	movs	r2, r3
 800cea4:	e000      	b.n	800cea8 <f_open+0xdc>
 800cea6:	2212      	movs	r2, #18
 800cea8:	2367      	movs	r3, #103	; 0x67
 800ceaa:	18fb      	adds	r3, r7, r3
 800ceac:	701a      	strb	r2, [r3, #0]
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ceae:	1dfb      	adds	r3, r7, #7
 800ceb0:	1dfa      	adds	r2, r7, #7
 800ceb2:	7812      	ldrb	r2, [r2, #0]
 800ceb4:	2108      	movs	r1, #8
 800ceb6:	430a      	orrs	r2, r1
 800ceb8:	701a      	strb	r2, [r3, #0]
 800ceba:	e014      	b.n	800cee6 <f_open+0x11a>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cebc:	2318      	movs	r3, #24
 800cebe:	18fb      	adds	r3, r7, r3
 800cec0:	799b      	ldrb	r3, [r3, #6]
 800cec2:	001a      	movs	r2, r3
 800cec4:	2311      	movs	r3, #17
 800cec6:	4013      	ands	r3, r2
 800cec8:	d004      	beq.n	800ced4 <f_open+0x108>
					res = FR_DENIED;
 800ceca:	2367      	movs	r3, #103	; 0x67
 800cecc:	18fb      	adds	r3, r7, r3
 800cece:	2207      	movs	r2, #7
 800ced0:	701a      	strb	r2, [r3, #0]
 800ced2:	e008      	b.n	800cee6 <f_open+0x11a>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ced4:	1dfb      	adds	r3, r7, #7
 800ced6:	781b      	ldrb	r3, [r3, #0]
 800ced8:	2204      	movs	r2, #4
 800ceda:	4013      	ands	r3, r2
 800cedc:	d003      	beq.n	800cee6 <f_open+0x11a>
 800cede:	2367      	movs	r3, #103	; 0x67
 800cee0:	18fb      	adds	r3, r7, r3
 800cee2:	2208      	movs	r2, #8
 800cee4:	701a      	strb	r2, [r3, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800cee6:	2467      	movs	r4, #103	; 0x67
 800cee8:	193b      	adds	r3, r7, r4
 800ceea:	781b      	ldrb	r3, [r3, #0]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d000      	beq.n	800cef2 <f_open+0x126>
 800cef0:	e07b      	b.n	800cfea <f_open+0x21e>
 800cef2:	1dfb      	adds	r3, r7, #7
 800cef4:	781b      	ldrb	r3, [r3, #0]
 800cef6:	2208      	movs	r2, #8
 800cef8:	4013      	ands	r3, r2
 800cefa:	d100      	bne.n	800cefe <f_open+0x132>
 800cefc:	e075      	b.n	800cfea <f_open+0x21e>
				dw = GET_FATTIME();
 800cefe:	f7fd fb3f 	bl	800a580 <get_fattime>
 800cf02:	0003      	movs	r3, r0
 800cf04:	65bb      	str	r3, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800cf06:	2518      	movs	r5, #24
 800cf08:	197b      	adds	r3, r7, r5
 800cf0a:	6a1b      	ldr	r3, [r3, #32]
 800cf0c:	330e      	adds	r3, #14
 800cf0e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cf10:	0011      	movs	r1, r2
 800cf12:	0018      	movs	r0, r3
 800cf14:	f7fd fcc4 	bl	800a8a0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800cf18:	197b      	adds	r3, r7, r5
 800cf1a:	6a1b      	ldr	r3, [r3, #32]
 800cf1c:	3316      	adds	r3, #22
 800cf1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cf20:	0011      	movs	r1, r2
 800cf22:	0018      	movs	r0, r3
 800cf24:	f7fd fcbc 	bl	800a8a0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800cf28:	197b      	adds	r3, r7, r5
 800cf2a:	6a1b      	ldr	r3, [r3, #32]
 800cf2c:	330b      	adds	r3, #11
 800cf2e:	2220      	movs	r2, #32
 800cf30:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800cf32:	697a      	ldr	r2, [r7, #20]
 800cf34:	197b      	adds	r3, r7, r5
 800cf36:	6a1b      	ldr	r3, [r3, #32]
 800cf38:	0019      	movs	r1, r3
 800cf3a:	0010      	movs	r0, r2
 800cf3c:	f7fe fcef 	bl	800b91e <ld_clust>
 800cf40:	0003      	movs	r3, r0
 800cf42:	657b      	str	r3, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800cf44:	6978      	ldr	r0, [r7, #20]
 800cf46:	197b      	adds	r3, r7, r5
 800cf48:	6a1b      	ldr	r3, [r3, #32]
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	0019      	movs	r1, r3
 800cf4e:	f7fe fd05 	bl	800b95c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800cf52:	197b      	adds	r3, r7, r5
 800cf54:	6a1b      	ldr	r3, [r3, #32]
 800cf56:	331c      	adds	r3, #28
 800cf58:	2100      	movs	r1, #0
 800cf5a:	0018      	movs	r0, r3
 800cf5c:	f7fd fca0 	bl	800a8a0 <st_dword>
					fs->wflag = 1;
 800cf60:	697b      	ldr	r3, [r7, #20]
 800cf62:	2201      	movs	r2, #1
 800cf64:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800cf66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d03e      	beq.n	800cfea <f_open+0x21e>
						dw = fs->winsect;
 800cf6c:	697b      	ldr	r3, [r7, #20]
 800cf6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cf70:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800cf72:	0026      	movs	r6, r4
 800cf74:	193c      	adds	r4, r7, r4
 800cf76:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cf78:	197b      	adds	r3, r7, r5
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	0018      	movs	r0, r3
 800cf7e:	f7fe f9ba 	bl	800b2f6 <remove_chain>
 800cf82:	0003      	movs	r3, r0
 800cf84:	7023      	strb	r3, [r4, #0]
						if (res == FR_OK) {
 800cf86:	19bb      	adds	r3, r7, r6
 800cf88:	781b      	ldrb	r3, [r3, #0]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d12d      	bne.n	800cfea <f_open+0x21e>
							res = move_window(fs, dw);
 800cf8e:	697b      	ldr	r3, [r7, #20]
 800cf90:	19bc      	adds	r4, r7, r6
 800cf92:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cf94:	0011      	movs	r1, r2
 800cf96:	0018      	movs	r0, r3
 800cf98:	f7fd fed4 	bl	800ad44 <move_window>
 800cf9c:	0003      	movs	r3, r0
 800cf9e:	7023      	strb	r3, [r4, #0]
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800cfa0:	697b      	ldr	r3, [r7, #20]
 800cfa2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800cfa4:	3a01      	subs	r2, #1
 800cfa6:	615a      	str	r2, [r3, #20]
 800cfa8:	e01f      	b.n	800cfea <f_open+0x21e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800cfaa:	2167      	movs	r1, #103	; 0x67
 800cfac:	187b      	adds	r3, r7, r1
 800cfae:	781b      	ldrb	r3, [r3, #0]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d11a      	bne.n	800cfea <f_open+0x21e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800cfb4:	2318      	movs	r3, #24
 800cfb6:	18fb      	adds	r3, r7, r3
 800cfb8:	799b      	ldrb	r3, [r3, #6]
 800cfba:	001a      	movs	r2, r3
 800cfbc:	2310      	movs	r3, #16
 800cfbe:	4013      	ands	r3, r2
 800cfc0:	d003      	beq.n	800cfca <f_open+0x1fe>
					res = FR_NO_FILE;
 800cfc2:	187b      	adds	r3, r7, r1
 800cfc4:	2204      	movs	r2, #4
 800cfc6:	701a      	strb	r2, [r3, #0]
 800cfc8:	e00f      	b.n	800cfea <f_open+0x21e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800cfca:	1dfb      	adds	r3, r7, #7
 800cfcc:	781b      	ldrb	r3, [r3, #0]
 800cfce:	2202      	movs	r2, #2
 800cfd0:	4013      	ands	r3, r2
 800cfd2:	d00a      	beq.n	800cfea <f_open+0x21e>
 800cfd4:	2318      	movs	r3, #24
 800cfd6:	18fb      	adds	r3, r7, r3
 800cfd8:	799b      	ldrb	r3, [r3, #6]
 800cfda:	001a      	movs	r2, r3
 800cfdc:	2301      	movs	r3, #1
 800cfde:	4013      	ands	r3, r2
 800cfe0:	d003      	beq.n	800cfea <f_open+0x21e>
						res = FR_DENIED;
 800cfe2:	2367      	movs	r3, #103	; 0x67
 800cfe4:	18fb      	adds	r3, r7, r3
 800cfe6:	2207      	movs	r2, #7
 800cfe8:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
		if (res == FR_OK) {
 800cfea:	2367      	movs	r3, #103	; 0x67
 800cfec:	18fb      	adds	r3, r7, r3
 800cfee:	781b      	ldrb	r3, [r3, #0]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d12b      	bne.n	800d04c <f_open+0x280>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800cff4:	1dfb      	adds	r3, r7, #7
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	2208      	movs	r2, #8
 800cffa:	4013      	ands	r3, r2
 800cffc:	d005      	beq.n	800d00a <f_open+0x23e>
				mode |= FA_MODIFIED;
 800cffe:	1dfb      	adds	r3, r7, #7
 800d000:	1dfa      	adds	r2, r7, #7
 800d002:	7812      	ldrb	r2, [r2, #0]
 800d004:	2140      	movs	r1, #64	; 0x40
 800d006:	430a      	orrs	r2, r1
 800d008:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d00a:	697b      	ldr	r3, [r7, #20]
 800d00c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800d012:	2118      	movs	r1, #24
 800d014:	187b      	adds	r3, r7, r1
 800d016:	6a1a      	ldr	r2, [r3, #32]
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d01c:	1dfb      	adds	r3, r7, #7
 800d01e:	781b      	ldrb	r3, [r3, #0]
 800d020:	2201      	movs	r2, #1
 800d022:	4393      	bics	r3, r2
 800d024:	1e5a      	subs	r2, r3, #1
 800d026:	4193      	sbcs	r3, r2
 800d028:	b2db      	uxtb	r3, r3
 800d02a:	001a      	movs	r2, r3
 800d02c:	187b      	adds	r3, r7, r1
 800d02e:	0011      	movs	r1, r2
 800d030:	0018      	movs	r0, r3
 800d032:	f7fd fd4b 	bl	800aacc <inc_lock>
 800d036:	0002      	movs	r2, r0
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	691b      	ldr	r3, [r3, #16]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d103      	bne.n	800d04c <f_open+0x280>
 800d044:	2367      	movs	r3, #103	; 0x67
 800d046:	18fb      	adds	r3, r7, r3
 800d048:	2202      	movs	r2, #2
 800d04a:	701a      	strb	r2, [r3, #0]
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d04c:	2367      	movs	r3, #103	; 0x67
 800d04e:	18fb      	adds	r3, r7, r3
 800d050:	781b      	ldrb	r3, [r3, #0]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d000      	beq.n	800d058 <f_open+0x28c>
 800d056:	e0af      	b.n	800d1b8 <f_open+0x3ec>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d058:	697a      	ldr	r2, [r7, #20]
 800d05a:	2418      	movs	r4, #24
 800d05c:	193b      	adds	r3, r7, r4
 800d05e:	6a1b      	ldr	r3, [r3, #32]
 800d060:	0019      	movs	r1, r3
 800d062:	0010      	movs	r0, r2
 800d064:	f7fe fc5b 	bl	800b91e <ld_clust>
 800d068:	0002      	movs	r2, r0
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d06e:	193b      	adds	r3, r7, r4
 800d070:	6a1b      	ldr	r3, [r3, #32]
 800d072:	331c      	adds	r3, #28
 800d074:	0018      	movs	r0, r3
 800d076:	f7fd fbd4 	bl	800a822 <ld_dword>
 800d07a:	0002      	movs	r2, r0
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	2200      	movs	r2, #0
 800d084:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d086:	697a      	ldr	r2, [r7, #20]
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d08c:	697b      	ldr	r3, [r7, #20]
 800d08e:	88da      	ldrh	r2, [r3, #6]
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	1dfa      	adds	r2, r7, #7
 800d098:	7812      	ldrb	r2, [r2, #0]
 800d09a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	2200      	movs	r2, #0
 800d0a0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	3330      	adds	r3, #48	; 0x30
 800d0b2:	2280      	movs	r2, #128	; 0x80
 800d0b4:	0112      	lsls	r2, r2, #4
 800d0b6:	2100      	movs	r1, #0
 800d0b8:	0018      	movs	r0, r3
 800d0ba:	f7fd fc3a 	bl	800a932 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d0be:	1dfb      	adds	r3, r7, #7
 800d0c0:	781b      	ldrb	r3, [r3, #0]
 800d0c2:	2220      	movs	r2, #32
 800d0c4:	4013      	ands	r3, r2
 800d0c6:	d100      	bne.n	800d0ca <f_open+0x2fe>
 800d0c8:	e076      	b.n	800d1b8 <f_open+0x3ec>
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	68db      	ldr	r3, [r3, #12]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d100      	bne.n	800d0d4 <f_open+0x308>
 800d0d2:	e071      	b.n	800d1b8 <f_open+0x3ec>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	68da      	ldr	r2, [r3, #12]
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	895b      	ldrh	r3, [r3, #10]
 800d0e0:	001a      	movs	r2, r3
 800d0e2:	697b      	ldr	r3, [r7, #20]
 800d0e4:	899b      	ldrh	r3, [r3, #12]
 800d0e6:	4353      	muls	r3, r2
 800d0e8:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	689b      	ldr	r3, [r3, #8]
 800d0ee:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	68db      	ldr	r3, [r3, #12]
 800d0f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d0f6:	e019      	b.n	800d12c <f_open+0x360>
					clst = get_fat(&fp->obj, clst);
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d0fc:	0011      	movs	r1, r2
 800d0fe:	0018      	movs	r0, r3
 800d100:	f7fd feee 	bl	800aee0 <get_fat>
 800d104:	0003      	movs	r3, r0
 800d106:	663b      	str	r3, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800d108:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d10a:	2b01      	cmp	r3, #1
 800d10c:	d803      	bhi.n	800d116 <f_open+0x34a>
 800d10e:	2367      	movs	r3, #103	; 0x67
 800d110:	18fb      	adds	r3, r7, r3
 800d112:	2202      	movs	r2, #2
 800d114:	701a      	strb	r2, [r3, #0]
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d116:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d118:	3301      	adds	r3, #1
 800d11a:	d103      	bne.n	800d124 <f_open+0x358>
 800d11c:	2367      	movs	r3, #103	; 0x67
 800d11e:	18fb      	adds	r3, r7, r3
 800d120:	2201      	movs	r2, #1
 800d122:	701a      	strb	r2, [r3, #0]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d124:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d126:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d128:	1ad3      	subs	r3, r2, r3
 800d12a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d12c:	2367      	movs	r3, #103	; 0x67
 800d12e:	18fb      	adds	r3, r7, r3
 800d130:	781b      	ldrb	r3, [r3, #0]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d103      	bne.n	800d13e <f_open+0x372>
 800d136:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d138:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d8dc      	bhi.n	800d0f8 <f_open+0x32c>
				}
				fp->clust = clst;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d142:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d144:	2467      	movs	r4, #103	; 0x67
 800d146:	193b      	adds	r3, r7, r4
 800d148:	781b      	ldrb	r3, [r3, #0]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d134      	bne.n	800d1b8 <f_open+0x3ec>
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	899b      	ldrh	r3, [r3, #12]
 800d152:	001a      	movs	r2, r3
 800d154:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d156:	0011      	movs	r1, r2
 800d158:	0018      	movs	r0, r3
 800d15a:	f7f3 f881 	bl	8000260 <__aeabi_uidivmod>
 800d15e:	1e0b      	subs	r3, r1, #0
 800d160:	d02a      	beq.n	800d1b8 <f_open+0x3ec>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d162:	697b      	ldr	r3, [r7, #20]
 800d164:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d166:	0011      	movs	r1, r2
 800d168:	0018      	movs	r0, r3
 800d16a:	f7fd fe9d 	bl	800aea8 <clust2sect>
 800d16e:	0003      	movs	r3, r0
 800d170:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d172:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d174:	2b00      	cmp	r3, #0
 800d176:	d103      	bne.n	800d180 <f_open+0x3b4>
						res = FR_INT_ERR;
 800d178:	193b      	adds	r3, r7, r4
 800d17a:	2202      	movs	r2, #2
 800d17c:	701a      	strb	r2, [r3, #0]
 800d17e:	e01b      	b.n	800d1b8 <f_open+0x3ec>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d180:	697b      	ldr	r3, [r7, #20]
 800d182:	899b      	ldrh	r3, [r3, #12]
 800d184:	0019      	movs	r1, r3
 800d186:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d188:	f7f2 ffe4 	bl	8000154 <__udivsi3>
 800d18c:	0003      	movs	r3, r0
 800d18e:	001a      	movs	r2, r3
 800d190:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d192:	18d2      	adds	r2, r2, r3
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d198:	697b      	ldr	r3, [r7, #20]
 800d19a:	7858      	ldrb	r0, [r3, #1]
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	3330      	adds	r3, #48	; 0x30
 800d1a0:	0019      	movs	r1, r3
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	6a1a      	ldr	r2, [r3, #32]
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	f7fd faa8 	bl	800a6fc <disk_read>
 800d1ac:	1e03      	subs	r3, r0, #0
 800d1ae:	d003      	beq.n	800d1b8 <f_open+0x3ec>
 800d1b0:	2367      	movs	r3, #103	; 0x67
 800d1b2:	18fb      	adds	r3, r7, r3
 800d1b4:	2201      	movs	r2, #1
 800d1b6:	701a      	strb	r2, [r3, #0]
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d1b8:	2367      	movs	r3, #103	; 0x67
 800d1ba:	18fb      	adds	r3, r7, r3
 800d1bc:	781b      	ldrb	r3, [r3, #0]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d002      	beq.n	800d1c8 <f_open+0x3fc>
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d1c8:	2367      	movs	r3, #103	; 0x67
 800d1ca:	18fb      	adds	r3, r7, r3
 800d1cc:	781b      	ldrb	r3, [r3, #0]
}
 800d1ce:	0018      	movs	r0, r3
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	b01b      	add	sp, #108	; 0x6c
 800d1d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d1d6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d1d6:	b5b0      	push	{r4, r5, r7, lr}
 800d1d8:	b08c      	sub	sp, #48	; 0x30
 800d1da:	af00      	add	r7, sp, #0
 800d1dc:	60f8      	str	r0, [r7, #12]
 800d1de:	60b9      	str	r1, [r7, #8]
 800d1e0:	607a      	str	r2, [r7, #4]
 800d1e2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d1e4:	68bb      	ldr	r3, [r7, #8]
 800d1e6:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	252f      	movs	r5, #47	; 0x2f
 800d1f2:	197c      	adds	r4, r7, r5
 800d1f4:	2210      	movs	r2, #16
 800d1f6:	18ba      	adds	r2, r7, r2
 800d1f8:	0011      	movs	r1, r2
 800d1fa:	0018      	movs	r0, r3
 800d1fc:	f7ff fd5e 	bl	800ccbc <validate>
 800d200:	0003      	movs	r3, r0
 800d202:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d204:	197b      	adds	r3, r7, r5
 800d206:	781b      	ldrb	r3, [r3, #0]
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d107      	bne.n	800d21c <f_write+0x46>
 800d20c:	197b      	adds	r3, r7, r5
 800d20e:	68fa      	ldr	r2, [r7, #12]
 800d210:	7d52      	ldrb	r2, [r2, #21]
 800d212:	701a      	strb	r2, [r3, #0]
 800d214:	197b      	adds	r3, r7, r5
 800d216:	781b      	ldrb	r3, [r3, #0]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d003      	beq.n	800d224 <f_write+0x4e>
 800d21c:	232f      	movs	r3, #47	; 0x2f
 800d21e:	18fb      	adds	r3, r7, r3
 800d220:	781b      	ldrb	r3, [r3, #0]
 800d222:	e16f      	b.n	800d504 <f_write+0x32e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	7d1b      	ldrb	r3, [r3, #20]
 800d228:	001a      	movs	r2, r3
 800d22a:	2302      	movs	r3, #2
 800d22c:	4013      	ands	r3, r2
 800d22e:	d101      	bne.n	800d234 <f_write+0x5e>
 800d230:	2307      	movs	r3, #7
 800d232:	e167      	b.n	800d504 <f_write+0x32e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	699a      	ldr	r2, [r3, #24]
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	18d2      	adds	r2, r2, r3
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	699b      	ldr	r3, [r3, #24]
 800d240:	429a      	cmp	r2, r3
 800d242:	d300      	bcc.n	800d246 <f_write+0x70>
 800d244:	e150      	b.n	800d4e8 <f_write+0x312>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	699b      	ldr	r3, [r3, #24]
 800d24a:	43db      	mvns	r3, r3
 800d24c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d24e:	e14b      	b.n	800d4e8 <f_write+0x312>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	699a      	ldr	r2, [r3, #24]
 800d254:	693b      	ldr	r3, [r7, #16]
 800d256:	899b      	ldrh	r3, [r3, #12]
 800d258:	0019      	movs	r1, r3
 800d25a:	0010      	movs	r0, r2
 800d25c:	f7f3 f800 	bl	8000260 <__aeabi_uidivmod>
 800d260:	1e0b      	subs	r3, r1, #0
 800d262:	d000      	beq.n	800d266 <f_write+0x90>
 800d264:	e0f4      	b.n	800d450 <f_write+0x27a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	699a      	ldr	r2, [r3, #24]
 800d26a:	693b      	ldr	r3, [r7, #16]
 800d26c:	899b      	ldrh	r3, [r3, #12]
 800d26e:	0019      	movs	r1, r3
 800d270:	0010      	movs	r0, r2
 800d272:	f7f2 ff6f 	bl	8000154 <__udivsi3>
 800d276:	0003      	movs	r3, r0
 800d278:	001a      	movs	r2, r3
 800d27a:	693b      	ldr	r3, [r7, #16]
 800d27c:	895b      	ldrh	r3, [r3, #10]
 800d27e:	3b01      	subs	r3, #1
 800d280:	4013      	ands	r3, r2
 800d282:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d284:	69bb      	ldr	r3, [r7, #24]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d146      	bne.n	800d318 <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	699b      	ldr	r3, [r3, #24]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d10d      	bne.n	800d2ae <f_write+0xd8>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	689b      	ldr	r3, [r3, #8]
 800d296:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d11e      	bne.n	800d2dc <f_write+0x106>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	2100      	movs	r1, #0
 800d2a2:	0018      	movs	r0, r3
 800d2a4:	f7fe f89a 	bl	800b3dc <create_chain>
 800d2a8:	0003      	movs	r3, r0
 800d2aa:	62bb      	str	r3, [r7, #40]	; 0x28
 800d2ac:	e016      	b.n	800d2dc <f_write+0x106>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d009      	beq.n	800d2ca <f_write+0xf4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	699a      	ldr	r2, [r3, #24]
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	0011      	movs	r1, r2
 800d2be:	0018      	movs	r0, r3
 800d2c0:	f7fe f932 	bl	800b528 <clmt_clust>
 800d2c4:	0003      	movs	r3, r0
 800d2c6:	62bb      	str	r3, [r7, #40]	; 0x28
 800d2c8:	e008      	b.n	800d2dc <f_write+0x106>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d2ca:	68fa      	ldr	r2, [r7, #12]
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	69db      	ldr	r3, [r3, #28]
 800d2d0:	0019      	movs	r1, r3
 800d2d2:	0010      	movs	r0, r2
 800d2d4:	f7fe f882 	bl	800b3dc <create_chain>
 800d2d8:	0003      	movs	r3, r0
 800d2da:	62bb      	str	r3, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d2dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d100      	bne.n	800d2e4 <f_write+0x10e>
 800d2e2:	e106      	b.n	800d4f2 <f_write+0x31c>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d2e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2e6:	2b01      	cmp	r3, #1
 800d2e8:	d104      	bne.n	800d2f4 <f_write+0x11e>
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2202      	movs	r2, #2
 800d2ee:	755a      	strb	r2, [r3, #21]
 800d2f0:	2302      	movs	r3, #2
 800d2f2:	e107      	b.n	800d504 <f_write+0x32e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d2f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2f6:	3301      	adds	r3, #1
 800d2f8:	d104      	bne.n	800d304 <f_write+0x12e>
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	2201      	movs	r2, #1
 800d2fe:	755a      	strb	r2, [r3, #21]
 800d300:	2301      	movs	r3, #1
 800d302:	e0ff      	b.n	800d504 <f_write+0x32e>
				fp->clust = clst;			/* Update current cluster */
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d308:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	689b      	ldr	r3, [r3, #8]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d102      	bne.n	800d318 <f_write+0x142>
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d316:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	7d1b      	ldrb	r3, [r3, #20]
 800d31c:	b25b      	sxtb	r3, r3
 800d31e:	2b00      	cmp	r3, #0
 800d320:	da17      	bge.n	800d352 <f_write+0x17c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d322:	693b      	ldr	r3, [r7, #16]
 800d324:	7858      	ldrb	r0, [r3, #1]
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	3330      	adds	r3, #48	; 0x30
 800d32a:	0019      	movs	r1, r3
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	6a1a      	ldr	r2, [r3, #32]
 800d330:	2301      	movs	r3, #1
 800d332:	f7fd fa0b 	bl	800a74c <disk_write>
 800d336:	1e03      	subs	r3, r0, #0
 800d338:	d004      	beq.n	800d344 <f_write+0x16e>
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	2201      	movs	r2, #1
 800d33e:	755a      	strb	r2, [r3, #21]
 800d340:	2301      	movs	r3, #1
 800d342:	e0df      	b.n	800d504 <f_write+0x32e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	7d1b      	ldrb	r3, [r3, #20]
 800d348:	227f      	movs	r2, #127	; 0x7f
 800d34a:	4013      	ands	r3, r2
 800d34c:	b2da      	uxtb	r2, r3
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d352:	693a      	ldr	r2, [r7, #16]
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	69db      	ldr	r3, [r3, #28]
 800d358:	0019      	movs	r1, r3
 800d35a:	0010      	movs	r0, r2
 800d35c:	f7fd fda4 	bl	800aea8 <clust2sect>
 800d360:	0003      	movs	r3, r0
 800d362:	617b      	str	r3, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d364:	697b      	ldr	r3, [r7, #20]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d104      	bne.n	800d374 <f_write+0x19e>
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	2202      	movs	r2, #2
 800d36e:	755a      	strb	r2, [r3, #21]
 800d370:	2302      	movs	r3, #2
 800d372:	e0c7      	b.n	800d504 <f_write+0x32e>
			sect += csect;
 800d374:	697a      	ldr	r2, [r7, #20]
 800d376:	69bb      	ldr	r3, [r7, #24]
 800d378:	18d3      	adds	r3, r2, r3
 800d37a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d37c:	693b      	ldr	r3, [r7, #16]
 800d37e:	899b      	ldrh	r3, [r3, #12]
 800d380:	0019      	movs	r1, r3
 800d382:	6878      	ldr	r0, [r7, #4]
 800d384:	f7f2 fee6 	bl	8000154 <__udivsi3>
 800d388:	0003      	movs	r3, r0
 800d38a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d38c:	6a3b      	ldr	r3, [r7, #32]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d040      	beq.n	800d414 <f_write+0x23e>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d392:	69ba      	ldr	r2, [r7, #24]
 800d394:	6a3b      	ldr	r3, [r7, #32]
 800d396:	18d3      	adds	r3, r2, r3
 800d398:	693a      	ldr	r2, [r7, #16]
 800d39a:	8952      	ldrh	r2, [r2, #10]
 800d39c:	4293      	cmp	r3, r2
 800d39e:	d905      	bls.n	800d3ac <f_write+0x1d6>
					cc = fs->csize - csect;
 800d3a0:	693b      	ldr	r3, [r7, #16]
 800d3a2:	895b      	ldrh	r3, [r3, #10]
 800d3a4:	001a      	movs	r2, r3
 800d3a6:	69bb      	ldr	r3, [r7, #24]
 800d3a8:	1ad3      	subs	r3, r2, r3
 800d3aa:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	7858      	ldrb	r0, [r3, #1]
 800d3b0:	6a3b      	ldr	r3, [r7, #32]
 800d3b2:	697a      	ldr	r2, [r7, #20]
 800d3b4:	69f9      	ldr	r1, [r7, #28]
 800d3b6:	f7fd f9c9 	bl	800a74c <disk_write>
 800d3ba:	1e03      	subs	r3, r0, #0
 800d3bc:	d004      	beq.n	800d3c8 <f_write+0x1f2>
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	2201      	movs	r2, #1
 800d3c2:	755a      	strb	r2, [r3, #21]
 800d3c4:	2301      	movs	r3, #1
 800d3c6:	e09d      	b.n	800d504 <f_write+0x32e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	6a1a      	ldr	r2, [r3, #32]
 800d3cc:	697b      	ldr	r3, [r7, #20]
 800d3ce:	1ad3      	subs	r3, r2, r3
 800d3d0:	6a3a      	ldr	r2, [r7, #32]
 800d3d2:	429a      	cmp	r2, r3
 800d3d4:	d917      	bls.n	800d406 <f_write+0x230>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	3330      	adds	r3, #48	; 0x30
 800d3da:	0018      	movs	r0, r3
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	6a1a      	ldr	r2, [r3, #32]
 800d3e0:	697b      	ldr	r3, [r7, #20]
 800d3e2:	1ad3      	subs	r3, r2, r3
 800d3e4:	693a      	ldr	r2, [r7, #16]
 800d3e6:	8992      	ldrh	r2, [r2, #12]
 800d3e8:	4353      	muls	r3, r2
 800d3ea:	69fa      	ldr	r2, [r7, #28]
 800d3ec:	18d1      	adds	r1, r2, r3
 800d3ee:	693b      	ldr	r3, [r7, #16]
 800d3f0:	899b      	ldrh	r3, [r3, #12]
 800d3f2:	001a      	movs	r2, r3
 800d3f4:	f7fd fa7e 	bl	800a8f4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	7d1b      	ldrb	r3, [r3, #20]
 800d3fc:	227f      	movs	r2, #127	; 0x7f
 800d3fe:	4013      	ands	r3, r2
 800d400:	b2da      	uxtb	r2, r3
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d406:	693b      	ldr	r3, [r7, #16]
 800d408:	899b      	ldrh	r3, [r3, #12]
 800d40a:	001a      	movs	r2, r3
 800d40c:	6a3b      	ldr	r3, [r7, #32]
 800d40e:	4353      	muls	r3, r2
 800d410:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800d412:	e04b      	b.n	800d4ac <f_write+0x2d6>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	6a1b      	ldr	r3, [r3, #32]
 800d418:	697a      	ldr	r2, [r7, #20]
 800d41a:	429a      	cmp	r2, r3
 800d41c:	d015      	beq.n	800d44a <f_write+0x274>
				fp->fptr < fp->obj.objsize &&
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	699a      	ldr	r2, [r3, #24]
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d426:	429a      	cmp	r2, r3
 800d428:	d20f      	bcs.n	800d44a <f_write+0x274>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d42a:	693b      	ldr	r3, [r7, #16]
 800d42c:	7858      	ldrb	r0, [r3, #1]
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	3330      	adds	r3, #48	; 0x30
 800d432:	0019      	movs	r1, r3
 800d434:	697a      	ldr	r2, [r7, #20]
 800d436:	2301      	movs	r3, #1
 800d438:	f7fd f960 	bl	800a6fc <disk_read>
 800d43c:	1e03      	subs	r3, r0, #0
				fp->fptr < fp->obj.objsize &&
 800d43e:	d004      	beq.n	800d44a <f_write+0x274>
					ABORT(fs, FR_DISK_ERR);
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	2201      	movs	r2, #1
 800d444:	755a      	strb	r2, [r3, #21]
 800d446:	2301      	movs	r3, #1
 800d448:	e05c      	b.n	800d504 <f_write+0x32e>
			}
#endif
			fp->sect = sect;
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	697a      	ldr	r2, [r7, #20]
 800d44e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d450:	693b      	ldr	r3, [r7, #16]
 800d452:	899b      	ldrh	r3, [r3, #12]
 800d454:	001c      	movs	r4, r3
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	699a      	ldr	r2, [r3, #24]
 800d45a:	693b      	ldr	r3, [r7, #16]
 800d45c:	899b      	ldrh	r3, [r3, #12]
 800d45e:	0019      	movs	r1, r3
 800d460:	0010      	movs	r0, r2
 800d462:	f7f2 fefd 	bl	8000260 <__aeabi_uidivmod>
 800d466:	000b      	movs	r3, r1
 800d468:	1ae3      	subs	r3, r4, r3
 800d46a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d46c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	429a      	cmp	r2, r3
 800d472:	d901      	bls.n	800d478 <f_write+0x2a2>
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	3330      	adds	r3, #48	; 0x30
 800d47c:	001c      	movs	r4, r3
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	699a      	ldr	r2, [r3, #24]
 800d482:	693b      	ldr	r3, [r7, #16]
 800d484:	899b      	ldrh	r3, [r3, #12]
 800d486:	0019      	movs	r1, r3
 800d488:	0010      	movs	r0, r2
 800d48a:	f7f2 fee9 	bl	8000260 <__aeabi_uidivmod>
 800d48e:	000b      	movs	r3, r1
 800d490:	18e3      	adds	r3, r4, r3
 800d492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d494:	69f9      	ldr	r1, [r7, #28]
 800d496:	0018      	movs	r0, r3
 800d498:	f7fd fa2c 	bl	800a8f4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	7d1b      	ldrb	r3, [r3, #20]
 800d4a0:	2280      	movs	r2, #128	; 0x80
 800d4a2:	4252      	negs	r2, r2
 800d4a4:	4313      	orrs	r3, r2
 800d4a6:	b2da      	uxtb	r2, r3
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d4ac:	69fa      	ldr	r2, [r7, #28]
 800d4ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4b0:	18d3      	adds	r3, r2, r3
 800d4b2:	61fb      	str	r3, [r7, #28]
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	699a      	ldr	r2, [r3, #24]
 800d4b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4ba:	18d2      	adds	r2, r2, r3
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	619a      	str	r2, [r3, #24]
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	68d9      	ldr	r1, [r3, #12]
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	699a      	ldr	r2, [r3, #24]
 800d4c8:	000b      	movs	r3, r1
 800d4ca:	4293      	cmp	r3, r2
 800d4cc:	d200      	bcs.n	800d4d0 <f_write+0x2fa>
 800d4ce:	0013      	movs	r3, r2
 800d4d0:	68fa      	ldr	r2, [r7, #12]
 800d4d2:	60d3      	str	r3, [r2, #12]
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	681a      	ldr	r2, [r3, #0]
 800d4d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4da:	18d2      	adds	r2, r2, r3
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	601a      	str	r2, [r3, #0]
 800d4e0:	687a      	ldr	r2, [r7, #4]
 800d4e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4e4:	1ad3      	subs	r3, r2, r3
 800d4e6:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d000      	beq.n	800d4f0 <f_write+0x31a>
 800d4ee:	e6af      	b.n	800d250 <f_write+0x7a>
 800d4f0:	e000      	b.n	800d4f4 <f_write+0x31e>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d4f2:	46c0      	nop			; (mov r8, r8)
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	7d1b      	ldrb	r3, [r3, #20]
 800d4f8:	2240      	movs	r2, #64	; 0x40
 800d4fa:	4313      	orrs	r3, r2
 800d4fc:	b2da      	uxtb	r2, r3
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d502:	2300      	movs	r3, #0
}
 800d504:	0018      	movs	r0, r3
 800d506:	46bd      	mov	sp, r7
 800d508:	b00c      	add	sp, #48	; 0x30
 800d50a:	bdb0      	pop	{r4, r5, r7, pc}

0800d50c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d50c:	b5b0      	push	{r4, r5, r7, lr}
 800d50e:	b086      	sub	sp, #24
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	2517      	movs	r5, #23
 800d518:	197c      	adds	r4, r7, r5
 800d51a:	2208      	movs	r2, #8
 800d51c:	18ba      	adds	r2, r7, r2
 800d51e:	0011      	movs	r1, r2
 800d520:	0018      	movs	r0, r3
 800d522:	f7ff fbcb 	bl	800ccbc <validate>
 800d526:	0003      	movs	r3, r0
 800d528:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800d52a:	197b      	adds	r3, r7, r5
 800d52c:	781b      	ldrb	r3, [r3, #0]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d16e      	bne.n	800d610 <f_sync+0x104>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	7d1b      	ldrb	r3, [r3, #20]
 800d536:	001a      	movs	r2, r3
 800d538:	2340      	movs	r3, #64	; 0x40
 800d53a:	4013      	ands	r3, r2
 800d53c:	d068      	beq.n	800d610 <f_sync+0x104>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	7d1b      	ldrb	r3, [r3, #20]
 800d542:	b25b      	sxtb	r3, r3
 800d544:	2b00      	cmp	r3, #0
 800d546:	da14      	bge.n	800d572 <f_sync+0x66>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	7858      	ldrb	r0, [r3, #1]
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	3330      	adds	r3, #48	; 0x30
 800d550:	0019      	movs	r1, r3
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	6a1a      	ldr	r2, [r3, #32]
 800d556:	2301      	movs	r3, #1
 800d558:	f7fd f8f8 	bl	800a74c <disk_write>
 800d55c:	1e03      	subs	r3, r0, #0
 800d55e:	d001      	beq.n	800d564 <f_sync+0x58>
 800d560:	2301      	movs	r3, #1
 800d562:	e058      	b.n	800d616 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	7d1b      	ldrb	r3, [r3, #20]
 800d568:	227f      	movs	r2, #127	; 0x7f
 800d56a:	4013      	ands	r3, r2
 800d56c:	b2da      	uxtb	r2, r3
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d572:	f7fd f805 	bl	800a580 <get_fattime>
 800d576:	0003      	movs	r3, r0
 800d578:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d57a:	68ba      	ldr	r2, [r7, #8]
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d580:	2517      	movs	r5, #23
 800d582:	197c      	adds	r4, r7, r5
 800d584:	0019      	movs	r1, r3
 800d586:	0010      	movs	r0, r2
 800d588:	f7fd fbdc 	bl	800ad44 <move_window>
 800d58c:	0003      	movs	r3, r0
 800d58e:	7023      	strb	r3, [r4, #0]
				if (res == FR_OK) {
 800d590:	002c      	movs	r4, r5
 800d592:	193b      	adds	r3, r7, r4
 800d594:	781b      	ldrb	r3, [r3, #0]
 800d596:	2b00      	cmp	r3, #0
 800d598:	d13a      	bne.n	800d610 <f_sync+0x104>
					dir = fp->dir_ptr;
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d59e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	330b      	adds	r3, #11
 800d5a4:	781a      	ldrb	r2, [r3, #0]
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	330b      	adds	r3, #11
 800d5aa:	2120      	movs	r1, #32
 800d5ac:	430a      	orrs	r2, r1
 800d5ae:	b2d2      	uxtb	r2, r2
 800d5b0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	6818      	ldr	r0, [r3, #0]
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	689a      	ldr	r2, [r3, #8]
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	0019      	movs	r1, r3
 800d5be:	f7fe f9cd 	bl	800b95c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	331c      	adds	r3, #28
 800d5c6:	001a      	movs	r2, r3
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	68db      	ldr	r3, [r3, #12]
 800d5cc:	0019      	movs	r1, r3
 800d5ce:	0010      	movs	r0, r2
 800d5d0:	f7fd f966 	bl	800a8a0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	3316      	adds	r3, #22
 800d5d8:	693a      	ldr	r2, [r7, #16]
 800d5da:	0011      	movs	r1, r2
 800d5dc:	0018      	movs	r0, r3
 800d5de:	f7fd f95f 	bl	800a8a0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	3312      	adds	r3, #18
 800d5e6:	2100      	movs	r1, #0
 800d5e8:	0018      	movs	r0, r3
 800d5ea:	f7fd f93b 	bl	800a864 <st_word>
					fs->wflag = 1;
 800d5ee:	68bb      	ldr	r3, [r7, #8]
 800d5f0:	2201      	movs	r2, #1
 800d5f2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d5f4:	68bb      	ldr	r3, [r7, #8]
 800d5f6:	193c      	adds	r4, r7, r4
 800d5f8:	0018      	movs	r0, r3
 800d5fa:	f7fd fbd9 	bl	800adb0 <sync_fs>
 800d5fe:	0003      	movs	r3, r0
 800d600:	7023      	strb	r3, [r4, #0]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	7d1b      	ldrb	r3, [r3, #20]
 800d606:	2240      	movs	r2, #64	; 0x40
 800d608:	4393      	bics	r3, r2
 800d60a:	b2da      	uxtb	r2, r3
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d610:	2317      	movs	r3, #23
 800d612:	18fb      	adds	r3, r7, r3
 800d614:	781b      	ldrb	r3, [r3, #0]
}
 800d616:	0018      	movs	r0, r3
 800d618:	46bd      	mov	sp, r7
 800d61a:	b006      	add	sp, #24
 800d61c:	bdb0      	pop	{r4, r5, r7, pc}

0800d61e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d61e:	b5b0      	push	{r4, r5, r7, lr}
 800d620:	b084      	sub	sp, #16
 800d622:	af00      	add	r7, sp, #0
 800d624:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d626:	250f      	movs	r5, #15
 800d628:	197c      	adds	r4, r7, r5
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	0018      	movs	r0, r3
 800d62e:	f7ff ff6d 	bl	800d50c <f_sync>
 800d632:	0003      	movs	r3, r0
 800d634:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK)
 800d636:	197b      	adds	r3, r7, r5
 800d638:	781b      	ldrb	r3, [r3, #0]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d11c      	bne.n	800d678 <f_close+0x5a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	197c      	adds	r4, r7, r5
 800d642:	2208      	movs	r2, #8
 800d644:	18ba      	adds	r2, r7, r2
 800d646:	0011      	movs	r1, r2
 800d648:	0018      	movs	r0, r3
 800d64a:	f7ff fb37 	bl	800ccbc <validate>
 800d64e:	0003      	movs	r3, r0
 800d650:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 800d652:	197b      	adds	r3, r7, r5
 800d654:	781b      	ldrb	r3, [r3, #0]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d10e      	bne.n	800d678 <f_close+0x5a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	691b      	ldr	r3, [r3, #16]
 800d65e:	197c      	adds	r4, r7, r5
 800d660:	0018      	movs	r0, r3
 800d662:	f7fd fabd 	bl	800abe0 <dec_lock>
 800d666:	0003      	movs	r3, r0
 800d668:	7023      	strb	r3, [r4, #0]
			if (res == FR_OK)
 800d66a:	197b      	adds	r3, r7, r5
 800d66c:	781b      	ldrb	r3, [r3, #0]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d102      	bne.n	800d678 <f_close+0x5a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	2200      	movs	r2, #0
 800d676:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d678:	230f      	movs	r3, #15
 800d67a:	18fb      	adds	r3, r7, r3
 800d67c:	781b      	ldrb	r3, [r3, #0]
}
 800d67e:	0018      	movs	r0, r3
 800d680:	46bd      	mov	sp, r7
 800d682:	b004      	add	sp, #16
 800d684:	bdb0      	pop	{r4, r5, r7, pc}

0800d686 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800d686:	b580      	push	{r7, lr}
 800d688:	b084      	sub	sp, #16
 800d68a:	af00      	add	r7, sp, #0
 800d68c:	6078      	str	r0, [r7, #4]
 800d68e:	000a      	movs	r2, r1
 800d690:	1cfb      	adds	r3, r7, #3
 800d692:	701a      	strb	r2, [r3, #0]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800d694:	1cfb      	adds	r3, r7, #3
 800d696:	781b      	ldrb	r3, [r3, #0]
 800d698:	2b0a      	cmp	r3, #10
 800d69a:	d104      	bne.n	800d6a6 <putc_bfd+0x20>
		putc_bfd(pb, '\r');
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	210d      	movs	r1, #13
 800d6a0:	0018      	movs	r0, r3
 800d6a2:	f7ff fff0 	bl	800d686 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	685b      	ldr	r3, [r3, #4]
 800d6aa:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	db26      	blt.n	800d700 <putc_bfd+0x7a>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	1c5a      	adds	r2, r3, #1
 800d6b6:	60fa      	str	r2, [r7, #12]
 800d6b8:	687a      	ldr	r2, [r7, #4]
 800d6ba:	18d3      	adds	r3, r2, r3
 800d6bc:	1cfa      	adds	r2, r7, #3
 800d6be:	7812      	ldrb	r2, [r2, #0]
 800d6c0:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	2b3c      	cmp	r3, #60	; 0x3c
 800d6c6:	dd12      	ble.n	800d6ee <putc_bfd+0x68>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	6818      	ldr	r0, [r3, #0]
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	330c      	adds	r3, #12
 800d6d0:	0019      	movs	r1, r3
 800d6d2:	68fa      	ldr	r2, [r7, #12]
 800d6d4:	2308      	movs	r3, #8
 800d6d6:	18fb      	adds	r3, r7, r3
 800d6d8:	f7ff fd7d 	bl	800d1d6 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800d6dc:	68ba      	ldr	r2, [r7, #8]
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	429a      	cmp	r2, r3
 800d6e2:	d101      	bne.n	800d6e8 <putc_bfd+0x62>
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	e001      	b.n	800d6ec <putc_bfd+0x66>
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	425b      	negs	r3, r3
 800d6ec:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	68fa      	ldr	r2, [r7, #12]
 800d6f2:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	689b      	ldr	r3, [r3, #8]
 800d6f8:	1c5a      	adds	r2, r3, #1
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	609a      	str	r2, [r3, #8]
 800d6fe:	e000      	b.n	800d702 <putc_bfd+0x7c>
	if (i < 0) return;
 800d700:	46c0      	nop			; (mov r8, r8)
}
 800d702:	46bd      	mov	sp, r7
 800d704:	b004      	add	sp, #16
 800d706:	bd80      	pop	{r7, pc}

0800d708 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b084      	sub	sp, #16
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	685b      	ldr	r3, [r3, #4]
 800d714:	2b00      	cmp	r3, #0
 800d716:	db15      	blt.n	800d744 <putc_flush+0x3c>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	6818      	ldr	r0, [r3, #0]
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	330c      	adds	r3, #12
 800d720:	0019      	movs	r1, r3
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	685b      	ldr	r3, [r3, #4]
 800d726:	001a      	movs	r2, r3
 800d728:	230c      	movs	r3, #12
 800d72a:	18fb      	adds	r3, r7, r3
 800d72c:	f7ff fd53 	bl	800d1d6 <f_write>
 800d730:	1e03      	subs	r3, r0, #0
 800d732:	d107      	bne.n	800d744 <putc_flush+0x3c>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	685b      	ldr	r3, [r3, #4]
 800d738:	68fa      	ldr	r2, [r7, #12]
 800d73a:	4293      	cmp	r3, r2
 800d73c:	d102      	bne.n	800d744 <putc_flush+0x3c>
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	689b      	ldr	r3, [r3, #8]
 800d742:	e001      	b.n	800d748 <putc_flush+0x40>
	return EOF;
 800d744:	2301      	movs	r3, #1
 800d746:	425b      	negs	r3, r3
}
 800d748:	0018      	movs	r0, r3
 800d74a:	46bd      	mov	sp, r7
 800d74c:	b004      	add	sp, #16
 800d74e:	bd80      	pop	{r7, pc}

0800d750 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800d750:	b580      	push	{r7, lr}
 800d752:	b082      	sub	sp, #8
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
 800d758:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	683a      	ldr	r2, [r7, #0]
 800d75e:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	2200      	movs	r2, #0
 800d764:	605a      	str	r2, [r3, #4]
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	685a      	ldr	r2, [r3, #4]
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	609a      	str	r2, [r3, #8]
}
 800d76e:	46c0      	nop			; (mov r8, r8)
 800d770:	46bd      	mov	sp, r7
 800d772:	b002      	add	sp, #8
 800d774:	bd80      	pop	{r7, pc}

0800d776 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800d776:	b580      	push	{r7, lr}
 800d778:	b096      	sub	sp, #88	; 0x58
 800d77a:	af00      	add	r7, sp, #0
 800d77c:	6078      	str	r0, [r7, #4]
 800d77e:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800d780:	683a      	ldr	r2, [r7, #0]
 800d782:	230c      	movs	r3, #12
 800d784:	18fb      	adds	r3, r7, r3
 800d786:	0011      	movs	r1, r2
 800d788:	0018      	movs	r0, r3
 800d78a:	f7ff ffe1 	bl	800d750 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800d78e:	e009      	b.n	800d7a4 <f_puts+0x2e>
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	1c5a      	adds	r2, r3, #1
 800d794:	607a      	str	r2, [r7, #4]
 800d796:	781a      	ldrb	r2, [r3, #0]
 800d798:	230c      	movs	r3, #12
 800d79a:	18fb      	adds	r3, r7, r3
 800d79c:	0011      	movs	r1, r2
 800d79e:	0018      	movs	r0, r3
 800d7a0:	f7ff ff71 	bl	800d686 <putc_bfd>
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	781b      	ldrb	r3, [r3, #0]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d1f1      	bne.n	800d790 <f_puts+0x1a>
	return putc_flush(&pb);
 800d7ac:	230c      	movs	r3, #12
 800d7ae:	18fb      	adds	r3, r7, r3
 800d7b0:	0018      	movs	r0, r3
 800d7b2:	f7ff ffa9 	bl	800d708 <putc_flush>
 800d7b6:	0003      	movs	r3, r0
}
 800d7b8:	0018      	movs	r0, r3
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	b016      	add	sp, #88	; 0x58
 800d7be:	bd80      	pop	{r7, pc}

0800d7c0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d7c0:	b590      	push	{r4, r7, lr}
 800d7c2:	b087      	sub	sp, #28
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	60f8      	str	r0, [r7, #12]
 800d7c8:	60b9      	str	r1, [r7, #8]
 800d7ca:	1dfb      	adds	r3, r7, #7
 800d7cc:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 800d7ce:	2417      	movs	r4, #23
 800d7d0:	193b      	adds	r3, r7, r4
 800d7d2:	2201      	movs	r2, #1
 800d7d4:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 800d7d6:	2016      	movs	r0, #22
 800d7d8:	183b      	adds	r3, r7, r0
 800d7da:	2200      	movs	r2, #0
 800d7dc:	701a      	strb	r2, [r3, #0]

  if(disk.nbr < _VOLUMES)
 800d7de:	4b21      	ldr	r3, [pc, #132]	; (800d864 <FATFS_LinkDriverEx+0xa4>)
 800d7e0:	7a5b      	ldrb	r3, [r3, #9]
 800d7e2:	b2db      	uxtb	r3, r3
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d136      	bne.n	800d856 <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d7e8:	4b1e      	ldr	r3, [pc, #120]	; (800d864 <FATFS_LinkDriverEx+0xa4>)
 800d7ea:	7a5b      	ldrb	r3, [r3, #9]
 800d7ec:	b2db      	uxtb	r3, r3
 800d7ee:	001a      	movs	r2, r3
 800d7f0:	4b1c      	ldr	r3, [pc, #112]	; (800d864 <FATFS_LinkDriverEx+0xa4>)
 800d7f2:	2100      	movs	r1, #0
 800d7f4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d7f6:	4b1b      	ldr	r3, [pc, #108]	; (800d864 <FATFS_LinkDriverEx+0xa4>)
 800d7f8:	7a5b      	ldrb	r3, [r3, #9]
 800d7fa:	b2db      	uxtb	r3, r3
 800d7fc:	4a19      	ldr	r2, [pc, #100]	; (800d864 <FATFS_LinkDriverEx+0xa4>)
 800d7fe:	009b      	lsls	r3, r3, #2
 800d800:	18d3      	adds	r3, r2, r3
 800d802:	3304      	adds	r3, #4
 800d804:	68fa      	ldr	r2, [r7, #12]
 800d806:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;
 800d808:	4b16      	ldr	r3, [pc, #88]	; (800d864 <FATFS_LinkDriverEx+0xa4>)
 800d80a:	7a5b      	ldrb	r3, [r3, #9]
 800d80c:	b2db      	uxtb	r3, r3
 800d80e:	001a      	movs	r2, r3
 800d810:	4b14      	ldr	r3, [pc, #80]	; (800d864 <FATFS_LinkDriverEx+0xa4>)
 800d812:	189b      	adds	r3, r3, r2
 800d814:	1dfa      	adds	r2, r7, #7
 800d816:	7812      	ldrb	r2, [r2, #0]
 800d818:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d81a:	4b12      	ldr	r3, [pc, #72]	; (800d864 <FATFS_LinkDriverEx+0xa4>)
 800d81c:	7a5b      	ldrb	r3, [r3, #9]
 800d81e:	b2db      	uxtb	r3, r3
 800d820:	1c5a      	adds	r2, r3, #1
 800d822:	b2d1      	uxtb	r1, r2
 800d824:	4a0f      	ldr	r2, [pc, #60]	; (800d864 <FATFS_LinkDriverEx+0xa4>)
 800d826:	7251      	strb	r1, [r2, #9]
 800d828:	183a      	adds	r2, r7, r0
 800d82a:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 800d82c:	183b      	adds	r3, r7, r0
 800d82e:	781b      	ldrb	r3, [r3, #0]
 800d830:	3330      	adds	r3, #48	; 0x30
 800d832:	b2da      	uxtb	r2, r3
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d838:	68bb      	ldr	r3, [r7, #8]
 800d83a:	3301      	adds	r3, #1
 800d83c:	223a      	movs	r2, #58	; 0x3a
 800d83e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	3302      	adds	r3, #2
 800d844:	222f      	movs	r2, #47	; 0x2f
 800d846:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d848:	68bb      	ldr	r3, [r7, #8]
 800d84a:	3303      	adds	r3, #3
 800d84c:	2200      	movs	r2, #0
 800d84e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d850:	193b      	adds	r3, r7, r4
 800d852:	2200      	movs	r2, #0
 800d854:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800d856:	2317      	movs	r3, #23
 800d858:	18fb      	adds	r3, r7, r3
 800d85a:	781b      	ldrb	r3, [r3, #0]
}
 800d85c:	0018      	movs	r0, r3
 800d85e:	46bd      	mov	sp, r7
 800d860:	b007      	add	sp, #28
 800d862:	bd90      	pop	{r4, r7, pc}
 800d864:	200046cc 	.word	0x200046cc

0800d868 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b082      	sub	sp, #8
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
 800d870:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d872:	6839      	ldr	r1, [r7, #0]
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	2200      	movs	r2, #0
 800d878:	0018      	movs	r0, r3
 800d87a:	f7ff ffa1 	bl	800d7c0 <FATFS_LinkDriverEx>
 800d87e:	0003      	movs	r3, r0
}
 800d880:	0018      	movs	r0, r3
 800d882:	46bd      	mov	sp, r7
 800d884:	b002      	add	sp, #8
 800d886:	bd80      	pop	{r7, pc}

0800d888 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800d888:	b580      	push	{r7, lr}
 800d88a:	b084      	sub	sp, #16
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	0002      	movs	r2, r0
 800d890:	6039      	str	r1, [r7, #0]
 800d892:	1dbb      	adds	r3, r7, #6
 800d894:	801a      	strh	r2, [r3, #0]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800d896:	1dbb      	adds	r3, r7, #6
 800d898:	881b      	ldrh	r3, [r3, #0]
 800d89a:	2b7f      	cmp	r3, #127	; 0x7f
 800d89c:	d805      	bhi.n	800d8aa <ff_convert+0x22>
		c = chr;
 800d89e:	230e      	movs	r3, #14
 800d8a0:	18fb      	adds	r3, r7, r3
 800d8a2:	1dba      	adds	r2, r7, #6
 800d8a4:	8812      	ldrh	r2, [r2, #0]
 800d8a6:	801a      	strh	r2, [r3, #0]
 800d8a8:	e037      	b.n	800d91a <ff_convert+0x92>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d010      	beq.n	800d8d2 <ff_convert+0x4a>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800d8b0:	1dbb      	adds	r3, r7, #6
 800d8b2:	881b      	ldrh	r3, [r3, #0]
 800d8b4:	2bff      	cmp	r3, #255	; 0xff
 800d8b6:	d807      	bhi.n	800d8c8 <ff_convert+0x40>
 800d8b8:	1dbb      	adds	r3, r7, #6
 800d8ba:	881b      	ldrh	r3, [r3, #0]
 800d8bc:	3b80      	subs	r3, #128	; 0x80
 800d8be:	001a      	movs	r2, r3
 800d8c0:	4b19      	ldr	r3, [pc, #100]	; (800d928 <ff_convert+0xa0>)
 800d8c2:	0052      	lsls	r2, r2, #1
 800d8c4:	5ad2      	ldrh	r2, [r2, r3]
 800d8c6:	e000      	b.n	800d8ca <ff_convert+0x42>
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	230e      	movs	r3, #14
 800d8cc:	18fb      	adds	r3, r7, r3
 800d8ce:	801a      	strh	r2, [r3, #0]
 800d8d0:	e023      	b.n	800d91a <ff_convert+0x92>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800d8d2:	230e      	movs	r3, #14
 800d8d4:	18fb      	adds	r3, r7, r3
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	801a      	strh	r2, [r3, #0]
 800d8da:	e00e      	b.n	800d8fa <ff_convert+0x72>
				if (chr == Tbl[c]) break;
 800d8dc:	210e      	movs	r1, #14
 800d8de:	187b      	adds	r3, r7, r1
 800d8e0:	881a      	ldrh	r2, [r3, #0]
 800d8e2:	4b11      	ldr	r3, [pc, #68]	; (800d928 <ff_convert+0xa0>)
 800d8e4:	0052      	lsls	r2, r2, #1
 800d8e6:	5ad3      	ldrh	r3, [r2, r3]
 800d8e8:	1dba      	adds	r2, r7, #6
 800d8ea:	8812      	ldrh	r2, [r2, #0]
 800d8ec:	429a      	cmp	r2, r3
 800d8ee:	d00a      	beq.n	800d906 <ff_convert+0x7e>
			for (c = 0; c < 0x80; c++) {
 800d8f0:	187b      	adds	r3, r7, r1
 800d8f2:	881a      	ldrh	r2, [r3, #0]
 800d8f4:	187b      	adds	r3, r7, r1
 800d8f6:	3201      	adds	r2, #1
 800d8f8:	801a      	strh	r2, [r3, #0]
 800d8fa:	230e      	movs	r3, #14
 800d8fc:	18fb      	adds	r3, r7, r3
 800d8fe:	881b      	ldrh	r3, [r3, #0]
 800d900:	2b7f      	cmp	r3, #127	; 0x7f
 800d902:	d9eb      	bls.n	800d8dc <ff_convert+0x54>
 800d904:	e000      	b.n	800d908 <ff_convert+0x80>
				if (chr == Tbl[c]) break;
 800d906:	46c0      	nop			; (mov r8, r8)
			}
			c = (c + 0x80) & 0xFF;
 800d908:	210e      	movs	r1, #14
 800d90a:	187b      	adds	r3, r7, r1
 800d90c:	881b      	ldrh	r3, [r3, #0]
 800d90e:	3380      	adds	r3, #128	; 0x80
 800d910:	b29a      	uxth	r2, r3
 800d912:	187b      	adds	r3, r7, r1
 800d914:	21ff      	movs	r1, #255	; 0xff
 800d916:	400a      	ands	r2, r1
 800d918:	801a      	strh	r2, [r3, #0]
		}
	}

	return c;
 800d91a:	230e      	movs	r3, #14
 800d91c:	18fb      	adds	r3, r7, r3
 800d91e:	881b      	ldrh	r3, [r3, #0]
}
 800d920:	0018      	movs	r0, r3
 800d922:	46bd      	mov	sp, r7
 800d924:	b004      	add	sp, #16
 800d926:	bd80      	pop	{r7, pc}
 800d928:	080132d8 	.word	0x080132d8

0800d92c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800d92c:	b5b0      	push	{r4, r5, r7, lr}
 800d92e:	b086      	sub	sp, #24
 800d930:	af00      	add	r7, sp, #0
 800d932:	0002      	movs	r2, r0
 800d934:	1dbb      	adds	r3, r7, #6
 800d936:	801a      	strh	r2, [r3, #0]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800d938:	1dbb      	adds	r3, r7, #6
 800d93a:	881a      	ldrh	r2, [r3, #0]
 800d93c:	2380      	movs	r3, #128	; 0x80
 800d93e:	015b      	lsls	r3, r3, #5
 800d940:	429a      	cmp	r2, r3
 800d942:	d201      	bcs.n	800d948 <ff_wtoupper+0x1c>
 800d944:	4b4d      	ldr	r3, [pc, #308]	; (800da7c <ff_wtoupper+0x150>)
 800d946:	e000      	b.n	800d94a <ff_wtoupper+0x1e>
 800d948:	4b4d      	ldr	r3, [pc, #308]	; (800da80 <ff_wtoupper+0x154>)
 800d94a:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800d94c:	697b      	ldr	r3, [r7, #20]
 800d94e:	1c9a      	adds	r2, r3, #2
 800d950:	617a      	str	r2, [r7, #20]
 800d952:	2412      	movs	r4, #18
 800d954:	193a      	adds	r2, r7, r4
 800d956:	881b      	ldrh	r3, [r3, #0]
 800d958:	8013      	strh	r3, [r2, #0]
		if (!bc || chr < bc) break;
 800d95a:	193b      	adds	r3, r7, r4
 800d95c:	881b      	ldrh	r3, [r3, #0]
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d100      	bne.n	800d964 <ff_wtoupper+0x38>
 800d962:	e084      	b.n	800da6e <ff_wtoupper+0x142>
 800d964:	1dba      	adds	r2, r7, #6
 800d966:	193b      	adds	r3, r7, r4
 800d968:	8812      	ldrh	r2, [r2, #0]
 800d96a:	881b      	ldrh	r3, [r3, #0]
 800d96c:	429a      	cmp	r2, r3
 800d96e:	d200      	bcs.n	800d972 <ff_wtoupper+0x46>
 800d970:	e07d      	b.n	800da6e <ff_wtoupper+0x142>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800d972:	697b      	ldr	r3, [r7, #20]
 800d974:	1c9a      	adds	r2, r3, #2
 800d976:	617a      	str	r2, [r7, #20]
 800d978:	2010      	movs	r0, #16
 800d97a:	183a      	adds	r2, r7, r0
 800d97c:	881b      	ldrh	r3, [r3, #0]
 800d97e:	8013      	strh	r3, [r2, #0]
 800d980:	250e      	movs	r5, #14
 800d982:	197b      	adds	r3, r7, r5
 800d984:	183a      	adds	r2, r7, r0
 800d986:	8812      	ldrh	r2, [r2, #0]
 800d988:	0a12      	lsrs	r2, r2, #8
 800d98a:	801a      	strh	r2, [r3, #0]
 800d98c:	183b      	adds	r3, r7, r0
 800d98e:	183a      	adds	r2, r7, r0
 800d990:	8812      	ldrh	r2, [r2, #0]
 800d992:	21ff      	movs	r1, #255	; 0xff
 800d994:	400a      	ands	r2, r1
 800d996:	801a      	strh	r2, [r3, #0]
		if (chr < bc + nc) {	/* In the block? */
 800d998:	1dbb      	adds	r3, r7, #6
 800d99a:	881a      	ldrh	r2, [r3, #0]
 800d99c:	193b      	adds	r3, r7, r4
 800d99e:	8819      	ldrh	r1, [r3, #0]
 800d9a0:	183b      	adds	r3, r7, r0
 800d9a2:	881b      	ldrh	r3, [r3, #0]
 800d9a4:	18cb      	adds	r3, r1, r3
 800d9a6:	429a      	cmp	r2, r3
 800d9a8:	da52      	bge.n	800da50 <ff_wtoupper+0x124>
			switch (cmd) {
 800d9aa:	197b      	adds	r3, r7, r5
 800d9ac:	881b      	ldrh	r3, [r3, #0]
 800d9ae:	2b08      	cmp	r3, #8
 800d9b0:	d85c      	bhi.n	800da6c <ff_wtoupper+0x140>
 800d9b2:	009a      	lsls	r2, r3, #2
 800d9b4:	4b33      	ldr	r3, [pc, #204]	; (800da84 <ff_wtoupper+0x158>)
 800d9b6:	18d3      	adds	r3, r2, r3
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	469f      	mov	pc, r3
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800d9bc:	1dbb      	adds	r3, r7, #6
 800d9be:	881a      	ldrh	r2, [r3, #0]
 800d9c0:	2312      	movs	r3, #18
 800d9c2:	18fb      	adds	r3, r7, r3
 800d9c4:	881b      	ldrh	r3, [r3, #0]
 800d9c6:	1ad3      	subs	r3, r2, r3
 800d9c8:	005b      	lsls	r3, r3, #1
 800d9ca:	697a      	ldr	r2, [r7, #20]
 800d9cc:	18d2      	adds	r2, r2, r3
 800d9ce:	1dbb      	adds	r3, r7, #6
 800d9d0:	8812      	ldrh	r2, [r2, #0]
 800d9d2:	801a      	strh	r2, [r3, #0]
 800d9d4:	e03b      	b.n	800da4e <ff_wtoupper+0x122>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800d9d6:	1dba      	adds	r2, r7, #6
 800d9d8:	2312      	movs	r3, #18
 800d9da:	18fb      	adds	r3, r7, r3
 800d9dc:	8812      	ldrh	r2, [r2, #0]
 800d9de:	881b      	ldrh	r3, [r3, #0]
 800d9e0:	1ad3      	subs	r3, r2, r3
 800d9e2:	b29b      	uxth	r3, r3
 800d9e4:	2201      	movs	r2, #1
 800d9e6:	4013      	ands	r3, r2
 800d9e8:	b29a      	uxth	r2, r3
 800d9ea:	1dbb      	adds	r3, r7, #6
 800d9ec:	1db9      	adds	r1, r7, #6
 800d9ee:	8809      	ldrh	r1, [r1, #0]
 800d9f0:	1a8a      	subs	r2, r1, r2
 800d9f2:	801a      	strh	r2, [r3, #0]
 800d9f4:	e02b      	b.n	800da4e <ff_wtoupper+0x122>
			case 2: chr -= 16; break;				/* Shift -16 */
 800d9f6:	1dbb      	adds	r3, r7, #6
 800d9f8:	1dba      	adds	r2, r7, #6
 800d9fa:	8812      	ldrh	r2, [r2, #0]
 800d9fc:	3a10      	subs	r2, #16
 800d9fe:	801a      	strh	r2, [r3, #0]
 800da00:	e025      	b.n	800da4e <ff_wtoupper+0x122>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800da02:	1dbb      	adds	r3, r7, #6
 800da04:	1dba      	adds	r2, r7, #6
 800da06:	8812      	ldrh	r2, [r2, #0]
 800da08:	3a20      	subs	r2, #32
 800da0a:	801a      	strh	r2, [r3, #0]
 800da0c:	e01f      	b.n	800da4e <ff_wtoupper+0x122>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800da0e:	1dbb      	adds	r3, r7, #6
 800da10:	1dba      	adds	r2, r7, #6
 800da12:	8812      	ldrh	r2, [r2, #0]
 800da14:	3a30      	subs	r2, #48	; 0x30
 800da16:	801a      	strh	r2, [r3, #0]
 800da18:	e019      	b.n	800da4e <ff_wtoupper+0x122>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800da1a:	1dbb      	adds	r3, r7, #6
 800da1c:	1dba      	adds	r2, r7, #6
 800da1e:	8812      	ldrh	r2, [r2, #0]
 800da20:	3a1a      	subs	r2, #26
 800da22:	801a      	strh	r2, [r3, #0]
 800da24:	e013      	b.n	800da4e <ff_wtoupper+0x122>
			case 6:	chr += 8; break;				/* Shift +8 */
 800da26:	1dbb      	adds	r3, r7, #6
 800da28:	1dba      	adds	r2, r7, #6
 800da2a:	8812      	ldrh	r2, [r2, #0]
 800da2c:	3208      	adds	r2, #8
 800da2e:	801a      	strh	r2, [r3, #0]
 800da30:	e00d      	b.n	800da4e <ff_wtoupper+0x122>
			case 7: chr -= 80; break;				/* Shift -80 */
 800da32:	1dbb      	adds	r3, r7, #6
 800da34:	1dba      	adds	r2, r7, #6
 800da36:	8812      	ldrh	r2, [r2, #0]
 800da38:	3a50      	subs	r2, #80	; 0x50
 800da3a:	801a      	strh	r2, [r3, #0]
 800da3c:	e007      	b.n	800da4e <ff_wtoupper+0x122>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800da3e:	1dbb      	adds	r3, r7, #6
 800da40:	1dba      	adds	r2, r7, #6
 800da42:	8812      	ldrh	r2, [r2, #0]
 800da44:	4910      	ldr	r1, [pc, #64]	; (800da88 <ff_wtoupper+0x15c>)
 800da46:	468c      	mov	ip, r1
 800da48:	4462      	add	r2, ip
 800da4a:	801a      	strh	r2, [r3, #0]
 800da4c:	46c0      	nop			; (mov r8, r8)
			}
			break;
 800da4e:	e00d      	b.n	800da6c <ff_wtoupper+0x140>
		}
		if (!cmd) p += nc;
 800da50:	230e      	movs	r3, #14
 800da52:	18fb      	adds	r3, r7, r3
 800da54:	881b      	ldrh	r3, [r3, #0]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d000      	beq.n	800da5c <ff_wtoupper+0x130>
 800da5a:	e777      	b.n	800d94c <ff_wtoupper+0x20>
 800da5c:	2310      	movs	r3, #16
 800da5e:	18fb      	adds	r3, r7, r3
 800da60:	881b      	ldrh	r3, [r3, #0]
 800da62:	005b      	lsls	r3, r3, #1
 800da64:	697a      	ldr	r2, [r7, #20]
 800da66:	18d3      	adds	r3, r2, r3
 800da68:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800da6a:	e76f      	b.n	800d94c <ff_wtoupper+0x20>
			break;
 800da6c:	46c0      	nop			; (mov r8, r8)
	}

	return chr;
 800da6e:	1dbb      	adds	r3, r7, #6
 800da70:	881b      	ldrh	r3, [r3, #0]
}
 800da72:	0018      	movs	r0, r3
 800da74:	46bd      	mov	sp, r7
 800da76:	b006      	add	sp, #24
 800da78:	bdb0      	pop	{r4, r5, r7, pc}
 800da7a:	46c0      	nop			; (mov r8, r8)
 800da7c:	080133fc 	.word	0x080133fc
 800da80:	080135f0 	.word	0x080135f0
 800da84:	080133d8 	.word	0x080133d8
 800da88:	ffffe3a0 	.word	0xffffe3a0

0800da8c <atof>:
 800da8c:	b510      	push	{r4, lr}
 800da8e:	2100      	movs	r1, #0
 800da90:	f000 fe2c 	bl	800e6ec <strtod>
 800da94:	bd10      	pop	{r4, pc}
	...

0800da98 <sulp>:
 800da98:	b570      	push	{r4, r5, r6, lr}
 800da9a:	0016      	movs	r6, r2
 800da9c:	000d      	movs	r5, r1
 800da9e:	f003 feb3 	bl	8011808 <__ulp>
 800daa2:	2e00      	cmp	r6, #0
 800daa4:	d00d      	beq.n	800dac2 <sulp+0x2a>
 800daa6:	236b      	movs	r3, #107	; 0x6b
 800daa8:	006a      	lsls	r2, r5, #1
 800daaa:	0d52      	lsrs	r2, r2, #21
 800daac:	1a9b      	subs	r3, r3, r2
 800daae:	2b00      	cmp	r3, #0
 800dab0:	dd07      	ble.n	800dac2 <sulp+0x2a>
 800dab2:	2400      	movs	r4, #0
 800dab4:	4a03      	ldr	r2, [pc, #12]	; (800dac4 <sulp+0x2c>)
 800dab6:	051b      	lsls	r3, r3, #20
 800dab8:	189d      	adds	r5, r3, r2
 800daba:	002b      	movs	r3, r5
 800dabc:	0022      	movs	r2, r4
 800dabe:	f7f4 f9cd 	bl	8001e5c <__aeabi_dmul>
 800dac2:	bd70      	pop	{r4, r5, r6, pc}
 800dac4:	3ff00000 	.word	0x3ff00000

0800dac8 <_strtod_l>:
 800dac8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800daca:	b0a1      	sub	sp, #132	; 0x84
 800dacc:	9219      	str	r2, [sp, #100]	; 0x64
 800dace:	2200      	movs	r2, #0
 800dad0:	2600      	movs	r6, #0
 800dad2:	2700      	movs	r7, #0
 800dad4:	9004      	str	r0, [sp, #16]
 800dad6:	9107      	str	r1, [sp, #28]
 800dad8:	921c      	str	r2, [sp, #112]	; 0x70
 800dada:	911b      	str	r1, [sp, #108]	; 0x6c
 800dadc:	780a      	ldrb	r2, [r1, #0]
 800dade:	2a2b      	cmp	r2, #43	; 0x2b
 800dae0:	d055      	beq.n	800db8e <_strtod_l+0xc6>
 800dae2:	d841      	bhi.n	800db68 <_strtod_l+0xa0>
 800dae4:	2a0d      	cmp	r2, #13
 800dae6:	d83b      	bhi.n	800db60 <_strtod_l+0x98>
 800dae8:	2a08      	cmp	r2, #8
 800daea:	d83b      	bhi.n	800db64 <_strtod_l+0x9c>
 800daec:	2a00      	cmp	r2, #0
 800daee:	d044      	beq.n	800db7a <_strtod_l+0xb2>
 800daf0:	2200      	movs	r2, #0
 800daf2:	920f      	str	r2, [sp, #60]	; 0x3c
 800daf4:	2100      	movs	r1, #0
 800daf6:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800daf8:	9109      	str	r1, [sp, #36]	; 0x24
 800dafa:	782a      	ldrb	r2, [r5, #0]
 800dafc:	2a30      	cmp	r2, #48	; 0x30
 800dafe:	d000      	beq.n	800db02 <_strtod_l+0x3a>
 800db00:	e085      	b.n	800dc0e <_strtod_l+0x146>
 800db02:	786a      	ldrb	r2, [r5, #1]
 800db04:	3120      	adds	r1, #32
 800db06:	438a      	bics	r2, r1
 800db08:	2a58      	cmp	r2, #88	; 0x58
 800db0a:	d000      	beq.n	800db0e <_strtod_l+0x46>
 800db0c:	e075      	b.n	800dbfa <_strtod_l+0x132>
 800db0e:	9302      	str	r3, [sp, #8]
 800db10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db12:	4a97      	ldr	r2, [pc, #604]	; (800dd70 <_strtod_l+0x2a8>)
 800db14:	9301      	str	r3, [sp, #4]
 800db16:	ab1c      	add	r3, sp, #112	; 0x70
 800db18:	9300      	str	r3, [sp, #0]
 800db1a:	9804      	ldr	r0, [sp, #16]
 800db1c:	ab1d      	add	r3, sp, #116	; 0x74
 800db1e:	a91b      	add	r1, sp, #108	; 0x6c
 800db20:	f002 ff2a 	bl	8010978 <__gethex>
 800db24:	230f      	movs	r3, #15
 800db26:	0002      	movs	r2, r0
 800db28:	401a      	ands	r2, r3
 800db2a:	0004      	movs	r4, r0
 800db2c:	9205      	str	r2, [sp, #20]
 800db2e:	4218      	tst	r0, r3
 800db30:	d005      	beq.n	800db3e <_strtod_l+0x76>
 800db32:	2a06      	cmp	r2, #6
 800db34:	d12d      	bne.n	800db92 <_strtod_l+0xca>
 800db36:	1c6b      	adds	r3, r5, #1
 800db38:	931b      	str	r3, [sp, #108]	; 0x6c
 800db3a:	2300      	movs	r3, #0
 800db3c:	930f      	str	r3, [sp, #60]	; 0x3c
 800db3e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800db40:	2b00      	cmp	r3, #0
 800db42:	d002      	beq.n	800db4a <_strtod_l+0x82>
 800db44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800db46:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800db48:	6013      	str	r3, [r2, #0]
 800db4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d01b      	beq.n	800db88 <_strtod_l+0xc0>
 800db50:	2380      	movs	r3, #128	; 0x80
 800db52:	0032      	movs	r2, r6
 800db54:	061b      	lsls	r3, r3, #24
 800db56:	18fb      	adds	r3, r7, r3
 800db58:	0010      	movs	r0, r2
 800db5a:	0019      	movs	r1, r3
 800db5c:	b021      	add	sp, #132	; 0x84
 800db5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db60:	2a20      	cmp	r2, #32
 800db62:	d1c5      	bne.n	800daf0 <_strtod_l+0x28>
 800db64:	3101      	adds	r1, #1
 800db66:	e7b8      	b.n	800dada <_strtod_l+0x12>
 800db68:	2a2d      	cmp	r2, #45	; 0x2d
 800db6a:	d1c1      	bne.n	800daf0 <_strtod_l+0x28>
 800db6c:	3a2c      	subs	r2, #44	; 0x2c
 800db6e:	920f      	str	r2, [sp, #60]	; 0x3c
 800db70:	1c4a      	adds	r2, r1, #1
 800db72:	921b      	str	r2, [sp, #108]	; 0x6c
 800db74:	784a      	ldrb	r2, [r1, #1]
 800db76:	2a00      	cmp	r2, #0
 800db78:	d1bc      	bne.n	800daf4 <_strtod_l+0x2c>
 800db7a:	9b07      	ldr	r3, [sp, #28]
 800db7c:	931b      	str	r3, [sp, #108]	; 0x6c
 800db7e:	2300      	movs	r3, #0
 800db80:	930f      	str	r3, [sp, #60]	; 0x3c
 800db82:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800db84:	2b00      	cmp	r3, #0
 800db86:	d1dd      	bne.n	800db44 <_strtod_l+0x7c>
 800db88:	0032      	movs	r2, r6
 800db8a:	003b      	movs	r3, r7
 800db8c:	e7e4      	b.n	800db58 <_strtod_l+0x90>
 800db8e:	2200      	movs	r2, #0
 800db90:	e7ed      	b.n	800db6e <_strtod_l+0xa6>
 800db92:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800db94:	2a00      	cmp	r2, #0
 800db96:	d007      	beq.n	800dba8 <_strtod_l+0xe0>
 800db98:	2135      	movs	r1, #53	; 0x35
 800db9a:	a81e      	add	r0, sp, #120	; 0x78
 800db9c:	f003 ff25 	bl	80119ea <__copybits>
 800dba0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dba2:	9804      	ldr	r0, [sp, #16]
 800dba4:	f003 faee 	bl	8011184 <_Bfree>
 800dba8:	9805      	ldr	r0, [sp, #20]
 800dbaa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dbac:	3801      	subs	r0, #1
 800dbae:	2804      	cmp	r0, #4
 800dbb0:	d806      	bhi.n	800dbc0 <_strtod_l+0xf8>
 800dbb2:	f7f2 fabb 	bl	800012c <__gnu_thumb1_case_uqi>
 800dbb6:	0312      	.short	0x0312
 800dbb8:	1e1c      	.short	0x1e1c
 800dbba:	12          	.byte	0x12
 800dbbb:	00          	.byte	0x00
 800dbbc:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800dbbe:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800dbc0:	05e4      	lsls	r4, r4, #23
 800dbc2:	d502      	bpl.n	800dbca <_strtod_l+0x102>
 800dbc4:	2380      	movs	r3, #128	; 0x80
 800dbc6:	061b      	lsls	r3, r3, #24
 800dbc8:	431f      	orrs	r7, r3
 800dbca:	4b6a      	ldr	r3, [pc, #424]	; (800dd74 <_strtod_l+0x2ac>)
 800dbcc:	423b      	tst	r3, r7
 800dbce:	d1b6      	bne.n	800db3e <_strtod_l+0x76>
 800dbd0:	f001 ff0e 	bl	800f9f0 <__errno>
 800dbd4:	2322      	movs	r3, #34	; 0x22
 800dbd6:	6003      	str	r3, [r0, #0]
 800dbd8:	e7b1      	b.n	800db3e <_strtod_l+0x76>
 800dbda:	4967      	ldr	r1, [pc, #412]	; (800dd78 <_strtod_l+0x2b0>)
 800dbdc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800dbde:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800dbe0:	400a      	ands	r2, r1
 800dbe2:	4966      	ldr	r1, [pc, #408]	; (800dd7c <_strtod_l+0x2b4>)
 800dbe4:	185b      	adds	r3, r3, r1
 800dbe6:	051b      	lsls	r3, r3, #20
 800dbe8:	431a      	orrs	r2, r3
 800dbea:	0017      	movs	r7, r2
 800dbec:	e7e8      	b.n	800dbc0 <_strtod_l+0xf8>
 800dbee:	4f61      	ldr	r7, [pc, #388]	; (800dd74 <_strtod_l+0x2ac>)
 800dbf0:	e7e6      	b.n	800dbc0 <_strtod_l+0xf8>
 800dbf2:	2601      	movs	r6, #1
 800dbf4:	4f62      	ldr	r7, [pc, #392]	; (800dd80 <_strtod_l+0x2b8>)
 800dbf6:	4276      	negs	r6, r6
 800dbf8:	e7e2      	b.n	800dbc0 <_strtod_l+0xf8>
 800dbfa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dbfc:	1c5a      	adds	r2, r3, #1
 800dbfe:	921b      	str	r2, [sp, #108]	; 0x6c
 800dc00:	785b      	ldrb	r3, [r3, #1]
 800dc02:	2b30      	cmp	r3, #48	; 0x30
 800dc04:	d0f9      	beq.n	800dbfa <_strtod_l+0x132>
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d099      	beq.n	800db3e <_strtod_l+0x76>
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	9309      	str	r3, [sp, #36]	; 0x24
 800dc0e:	2500      	movs	r5, #0
 800dc10:	220a      	movs	r2, #10
 800dc12:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dc14:	950d      	str	r5, [sp, #52]	; 0x34
 800dc16:	9310      	str	r3, [sp, #64]	; 0x40
 800dc18:	9508      	str	r5, [sp, #32]
 800dc1a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800dc1c:	7804      	ldrb	r4, [r0, #0]
 800dc1e:	0023      	movs	r3, r4
 800dc20:	3b30      	subs	r3, #48	; 0x30
 800dc22:	b2d9      	uxtb	r1, r3
 800dc24:	2909      	cmp	r1, #9
 800dc26:	d927      	bls.n	800dc78 <_strtod_l+0x1b0>
 800dc28:	2201      	movs	r2, #1
 800dc2a:	4956      	ldr	r1, [pc, #344]	; (800dd84 <_strtod_l+0x2bc>)
 800dc2c:	f001 fe05 	bl	800f83a <strncmp>
 800dc30:	2800      	cmp	r0, #0
 800dc32:	d031      	beq.n	800dc98 <_strtod_l+0x1d0>
 800dc34:	2000      	movs	r0, #0
 800dc36:	0023      	movs	r3, r4
 800dc38:	4684      	mov	ip, r0
 800dc3a:	9a08      	ldr	r2, [sp, #32]
 800dc3c:	900c      	str	r0, [sp, #48]	; 0x30
 800dc3e:	9205      	str	r2, [sp, #20]
 800dc40:	2220      	movs	r2, #32
 800dc42:	0019      	movs	r1, r3
 800dc44:	4391      	bics	r1, r2
 800dc46:	000a      	movs	r2, r1
 800dc48:	2100      	movs	r1, #0
 800dc4a:	9106      	str	r1, [sp, #24]
 800dc4c:	2a45      	cmp	r2, #69	; 0x45
 800dc4e:	d000      	beq.n	800dc52 <_strtod_l+0x18a>
 800dc50:	e0c2      	b.n	800ddd8 <_strtod_l+0x310>
 800dc52:	9b05      	ldr	r3, [sp, #20]
 800dc54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc56:	4303      	orrs	r3, r0
 800dc58:	4313      	orrs	r3, r2
 800dc5a:	428b      	cmp	r3, r1
 800dc5c:	d08d      	beq.n	800db7a <_strtod_l+0xb2>
 800dc5e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dc60:	9307      	str	r3, [sp, #28]
 800dc62:	3301      	adds	r3, #1
 800dc64:	931b      	str	r3, [sp, #108]	; 0x6c
 800dc66:	9b07      	ldr	r3, [sp, #28]
 800dc68:	785b      	ldrb	r3, [r3, #1]
 800dc6a:	2b2b      	cmp	r3, #43	; 0x2b
 800dc6c:	d071      	beq.n	800dd52 <_strtod_l+0x28a>
 800dc6e:	000c      	movs	r4, r1
 800dc70:	2b2d      	cmp	r3, #45	; 0x2d
 800dc72:	d174      	bne.n	800dd5e <_strtod_l+0x296>
 800dc74:	2401      	movs	r4, #1
 800dc76:	e06d      	b.n	800dd54 <_strtod_l+0x28c>
 800dc78:	9908      	ldr	r1, [sp, #32]
 800dc7a:	2908      	cmp	r1, #8
 800dc7c:	dc09      	bgt.n	800dc92 <_strtod_l+0x1ca>
 800dc7e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dc80:	4351      	muls	r1, r2
 800dc82:	185b      	adds	r3, r3, r1
 800dc84:	930d      	str	r3, [sp, #52]	; 0x34
 800dc86:	9b08      	ldr	r3, [sp, #32]
 800dc88:	3001      	adds	r0, #1
 800dc8a:	3301      	adds	r3, #1
 800dc8c:	9308      	str	r3, [sp, #32]
 800dc8e:	901b      	str	r0, [sp, #108]	; 0x6c
 800dc90:	e7c3      	b.n	800dc1a <_strtod_l+0x152>
 800dc92:	4355      	muls	r5, r2
 800dc94:	195d      	adds	r5, r3, r5
 800dc96:	e7f6      	b.n	800dc86 <_strtod_l+0x1be>
 800dc98:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dc9a:	1c5a      	adds	r2, r3, #1
 800dc9c:	921b      	str	r2, [sp, #108]	; 0x6c
 800dc9e:	9a08      	ldr	r2, [sp, #32]
 800dca0:	785b      	ldrb	r3, [r3, #1]
 800dca2:	2a00      	cmp	r2, #0
 800dca4:	d03a      	beq.n	800dd1c <_strtod_l+0x254>
 800dca6:	900c      	str	r0, [sp, #48]	; 0x30
 800dca8:	9205      	str	r2, [sp, #20]
 800dcaa:	001a      	movs	r2, r3
 800dcac:	3a30      	subs	r2, #48	; 0x30
 800dcae:	2a09      	cmp	r2, #9
 800dcb0:	d912      	bls.n	800dcd8 <_strtod_l+0x210>
 800dcb2:	2201      	movs	r2, #1
 800dcb4:	4694      	mov	ip, r2
 800dcb6:	e7c3      	b.n	800dc40 <_strtod_l+0x178>
 800dcb8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dcba:	3001      	adds	r0, #1
 800dcbc:	1c5a      	adds	r2, r3, #1
 800dcbe:	921b      	str	r2, [sp, #108]	; 0x6c
 800dcc0:	785b      	ldrb	r3, [r3, #1]
 800dcc2:	2b30      	cmp	r3, #48	; 0x30
 800dcc4:	d0f8      	beq.n	800dcb8 <_strtod_l+0x1f0>
 800dcc6:	001a      	movs	r2, r3
 800dcc8:	3a31      	subs	r2, #49	; 0x31
 800dcca:	2a08      	cmp	r2, #8
 800dccc:	d83c      	bhi.n	800dd48 <_strtod_l+0x280>
 800dcce:	900c      	str	r0, [sp, #48]	; 0x30
 800dcd0:	2000      	movs	r0, #0
 800dcd2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800dcd4:	9005      	str	r0, [sp, #20]
 800dcd6:	9210      	str	r2, [sp, #64]	; 0x40
 800dcd8:	001a      	movs	r2, r3
 800dcda:	1c41      	adds	r1, r0, #1
 800dcdc:	3a30      	subs	r2, #48	; 0x30
 800dcde:	2b30      	cmp	r3, #48	; 0x30
 800dce0:	d016      	beq.n	800dd10 <_strtod_l+0x248>
 800dce2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dce4:	185b      	adds	r3, r3, r1
 800dce6:	930c      	str	r3, [sp, #48]	; 0x30
 800dce8:	9b05      	ldr	r3, [sp, #20]
 800dcea:	210a      	movs	r1, #10
 800dcec:	469c      	mov	ip, r3
 800dcee:	4484      	add	ip, r0
 800dcf0:	4563      	cmp	r3, ip
 800dcf2:	d115      	bne.n	800dd20 <_strtod_l+0x258>
 800dcf4:	9905      	ldr	r1, [sp, #20]
 800dcf6:	9b05      	ldr	r3, [sp, #20]
 800dcf8:	3101      	adds	r1, #1
 800dcfa:	1809      	adds	r1, r1, r0
 800dcfc:	181b      	adds	r3, r3, r0
 800dcfe:	9105      	str	r1, [sp, #20]
 800dd00:	2b08      	cmp	r3, #8
 800dd02:	dc19      	bgt.n	800dd38 <_strtod_l+0x270>
 800dd04:	230a      	movs	r3, #10
 800dd06:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dd08:	434b      	muls	r3, r1
 800dd0a:	2100      	movs	r1, #0
 800dd0c:	18d3      	adds	r3, r2, r3
 800dd0e:	930d      	str	r3, [sp, #52]	; 0x34
 800dd10:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dd12:	0008      	movs	r0, r1
 800dd14:	1c5a      	adds	r2, r3, #1
 800dd16:	921b      	str	r2, [sp, #108]	; 0x6c
 800dd18:	785b      	ldrb	r3, [r3, #1]
 800dd1a:	e7c6      	b.n	800dcaa <_strtod_l+0x1e2>
 800dd1c:	9808      	ldr	r0, [sp, #32]
 800dd1e:	e7d0      	b.n	800dcc2 <_strtod_l+0x1fa>
 800dd20:	1c5c      	adds	r4, r3, #1
 800dd22:	2b08      	cmp	r3, #8
 800dd24:	dc04      	bgt.n	800dd30 <_strtod_l+0x268>
 800dd26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd28:	434b      	muls	r3, r1
 800dd2a:	930d      	str	r3, [sp, #52]	; 0x34
 800dd2c:	0023      	movs	r3, r4
 800dd2e:	e7df      	b.n	800dcf0 <_strtod_l+0x228>
 800dd30:	2c10      	cmp	r4, #16
 800dd32:	dcfb      	bgt.n	800dd2c <_strtod_l+0x264>
 800dd34:	434d      	muls	r5, r1
 800dd36:	e7f9      	b.n	800dd2c <_strtod_l+0x264>
 800dd38:	9b05      	ldr	r3, [sp, #20]
 800dd3a:	2100      	movs	r1, #0
 800dd3c:	2b10      	cmp	r3, #16
 800dd3e:	dce7      	bgt.n	800dd10 <_strtod_l+0x248>
 800dd40:	230a      	movs	r3, #10
 800dd42:	435d      	muls	r5, r3
 800dd44:	1955      	adds	r5, r2, r5
 800dd46:	e7e3      	b.n	800dd10 <_strtod_l+0x248>
 800dd48:	2200      	movs	r2, #0
 800dd4a:	920c      	str	r2, [sp, #48]	; 0x30
 800dd4c:	9205      	str	r2, [sp, #20]
 800dd4e:	3201      	adds	r2, #1
 800dd50:	e7b0      	b.n	800dcb4 <_strtod_l+0x1ec>
 800dd52:	2400      	movs	r4, #0
 800dd54:	9b07      	ldr	r3, [sp, #28]
 800dd56:	3302      	adds	r3, #2
 800dd58:	931b      	str	r3, [sp, #108]	; 0x6c
 800dd5a:	9b07      	ldr	r3, [sp, #28]
 800dd5c:	789b      	ldrb	r3, [r3, #2]
 800dd5e:	001a      	movs	r2, r3
 800dd60:	3a30      	subs	r2, #48	; 0x30
 800dd62:	2a09      	cmp	r2, #9
 800dd64:	d914      	bls.n	800dd90 <_strtod_l+0x2c8>
 800dd66:	9a07      	ldr	r2, [sp, #28]
 800dd68:	921b      	str	r2, [sp, #108]	; 0x6c
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	e033      	b.n	800ddd6 <_strtod_l+0x30e>
 800dd6e:	46c0      	nop			; (mov r8, r8)
 800dd70:	080136b0 	.word	0x080136b0
 800dd74:	7ff00000 	.word	0x7ff00000
 800dd78:	ffefffff 	.word	0xffefffff
 800dd7c:	00000433 	.word	0x00000433
 800dd80:	7fffffff 	.word	0x7fffffff
 800dd84:	080136ac 	.word	0x080136ac
 800dd88:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dd8a:	1c5a      	adds	r2, r3, #1
 800dd8c:	921b      	str	r2, [sp, #108]	; 0x6c
 800dd8e:	785b      	ldrb	r3, [r3, #1]
 800dd90:	2b30      	cmp	r3, #48	; 0x30
 800dd92:	d0f9      	beq.n	800dd88 <_strtod_l+0x2c0>
 800dd94:	2200      	movs	r2, #0
 800dd96:	9206      	str	r2, [sp, #24]
 800dd98:	001a      	movs	r2, r3
 800dd9a:	3a31      	subs	r2, #49	; 0x31
 800dd9c:	2a08      	cmp	r2, #8
 800dd9e:	d81b      	bhi.n	800ddd8 <_strtod_l+0x310>
 800dda0:	3b30      	subs	r3, #48	; 0x30
 800dda2:	930e      	str	r3, [sp, #56]	; 0x38
 800dda4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dda6:	9306      	str	r3, [sp, #24]
 800dda8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ddaa:	1c59      	adds	r1, r3, #1
 800ddac:	911b      	str	r1, [sp, #108]	; 0x6c
 800ddae:	785b      	ldrb	r3, [r3, #1]
 800ddb0:	001a      	movs	r2, r3
 800ddb2:	3a30      	subs	r2, #48	; 0x30
 800ddb4:	2a09      	cmp	r2, #9
 800ddb6:	d93a      	bls.n	800de2e <_strtod_l+0x366>
 800ddb8:	9a06      	ldr	r2, [sp, #24]
 800ddba:	1a8a      	subs	r2, r1, r2
 800ddbc:	49b2      	ldr	r1, [pc, #712]	; (800e088 <_strtod_l+0x5c0>)
 800ddbe:	9106      	str	r1, [sp, #24]
 800ddc0:	2a08      	cmp	r2, #8
 800ddc2:	dc04      	bgt.n	800ddce <_strtod_l+0x306>
 800ddc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ddc6:	9206      	str	r2, [sp, #24]
 800ddc8:	428a      	cmp	r2, r1
 800ddca:	dd00      	ble.n	800ddce <_strtod_l+0x306>
 800ddcc:	9106      	str	r1, [sp, #24]
 800ddce:	2c00      	cmp	r4, #0
 800ddd0:	d002      	beq.n	800ddd8 <_strtod_l+0x310>
 800ddd2:	9a06      	ldr	r2, [sp, #24]
 800ddd4:	4252      	negs	r2, r2
 800ddd6:	9206      	str	r2, [sp, #24]
 800ddd8:	9a05      	ldr	r2, [sp, #20]
 800ddda:	2a00      	cmp	r2, #0
 800dddc:	d14d      	bne.n	800de7a <_strtod_l+0x3b2>
 800ddde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dde0:	4310      	orrs	r0, r2
 800dde2:	d000      	beq.n	800dde6 <_strtod_l+0x31e>
 800dde4:	e6ab      	b.n	800db3e <_strtod_l+0x76>
 800dde6:	4662      	mov	r2, ip
 800dde8:	2a00      	cmp	r2, #0
 800ddea:	d000      	beq.n	800ddee <_strtod_l+0x326>
 800ddec:	e6c5      	b.n	800db7a <_strtod_l+0xb2>
 800ddee:	2b69      	cmp	r3, #105	; 0x69
 800ddf0:	d027      	beq.n	800de42 <_strtod_l+0x37a>
 800ddf2:	dc23      	bgt.n	800de3c <_strtod_l+0x374>
 800ddf4:	2b49      	cmp	r3, #73	; 0x49
 800ddf6:	d024      	beq.n	800de42 <_strtod_l+0x37a>
 800ddf8:	2b4e      	cmp	r3, #78	; 0x4e
 800ddfa:	d000      	beq.n	800ddfe <_strtod_l+0x336>
 800ddfc:	e6bd      	b.n	800db7a <_strtod_l+0xb2>
 800ddfe:	49a3      	ldr	r1, [pc, #652]	; (800e08c <_strtod_l+0x5c4>)
 800de00:	a81b      	add	r0, sp, #108	; 0x6c
 800de02:	f002 ffef 	bl	8010de4 <__match>
 800de06:	2800      	cmp	r0, #0
 800de08:	d100      	bne.n	800de0c <_strtod_l+0x344>
 800de0a:	e6b6      	b.n	800db7a <_strtod_l+0xb2>
 800de0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de0e:	781b      	ldrb	r3, [r3, #0]
 800de10:	2b28      	cmp	r3, #40	; 0x28
 800de12:	d12c      	bne.n	800de6e <_strtod_l+0x3a6>
 800de14:	499e      	ldr	r1, [pc, #632]	; (800e090 <_strtod_l+0x5c8>)
 800de16:	aa1e      	add	r2, sp, #120	; 0x78
 800de18:	a81b      	add	r0, sp, #108	; 0x6c
 800de1a:	f002 fff7 	bl	8010e0c <__hexnan>
 800de1e:	2805      	cmp	r0, #5
 800de20:	d125      	bne.n	800de6e <_strtod_l+0x3a6>
 800de22:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800de24:	4a9b      	ldr	r2, [pc, #620]	; (800e094 <_strtod_l+0x5cc>)
 800de26:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800de28:	431a      	orrs	r2, r3
 800de2a:	0017      	movs	r7, r2
 800de2c:	e687      	b.n	800db3e <_strtod_l+0x76>
 800de2e:	220a      	movs	r2, #10
 800de30:	990e      	ldr	r1, [sp, #56]	; 0x38
 800de32:	434a      	muls	r2, r1
 800de34:	18d2      	adds	r2, r2, r3
 800de36:	3a30      	subs	r2, #48	; 0x30
 800de38:	920e      	str	r2, [sp, #56]	; 0x38
 800de3a:	e7b5      	b.n	800dda8 <_strtod_l+0x2e0>
 800de3c:	2b6e      	cmp	r3, #110	; 0x6e
 800de3e:	d0de      	beq.n	800ddfe <_strtod_l+0x336>
 800de40:	e69b      	b.n	800db7a <_strtod_l+0xb2>
 800de42:	4995      	ldr	r1, [pc, #596]	; (800e098 <_strtod_l+0x5d0>)
 800de44:	a81b      	add	r0, sp, #108	; 0x6c
 800de46:	f002 ffcd 	bl	8010de4 <__match>
 800de4a:	2800      	cmp	r0, #0
 800de4c:	d100      	bne.n	800de50 <_strtod_l+0x388>
 800de4e:	e694      	b.n	800db7a <_strtod_l+0xb2>
 800de50:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de52:	4992      	ldr	r1, [pc, #584]	; (800e09c <_strtod_l+0x5d4>)
 800de54:	3b01      	subs	r3, #1
 800de56:	a81b      	add	r0, sp, #108	; 0x6c
 800de58:	931b      	str	r3, [sp, #108]	; 0x6c
 800de5a:	f002 ffc3 	bl	8010de4 <__match>
 800de5e:	2800      	cmp	r0, #0
 800de60:	d102      	bne.n	800de68 <_strtod_l+0x3a0>
 800de62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de64:	3301      	adds	r3, #1
 800de66:	931b      	str	r3, [sp, #108]	; 0x6c
 800de68:	2600      	movs	r6, #0
 800de6a:	4f8a      	ldr	r7, [pc, #552]	; (800e094 <_strtod_l+0x5cc>)
 800de6c:	e667      	b.n	800db3e <_strtod_l+0x76>
 800de6e:	488c      	ldr	r0, [pc, #560]	; (800e0a0 <_strtod_l+0x5d8>)
 800de70:	f001 fe08 	bl	800fa84 <nan>
 800de74:	0006      	movs	r6, r0
 800de76:	000f      	movs	r7, r1
 800de78:	e661      	b.n	800db3e <_strtod_l+0x76>
 800de7a:	9b06      	ldr	r3, [sp, #24]
 800de7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800de7e:	1a9b      	subs	r3, r3, r2
 800de80:	9309      	str	r3, [sp, #36]	; 0x24
 800de82:	9b08      	ldr	r3, [sp, #32]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d101      	bne.n	800de8c <_strtod_l+0x3c4>
 800de88:	9b05      	ldr	r3, [sp, #20]
 800de8a:	9308      	str	r3, [sp, #32]
 800de8c:	9c05      	ldr	r4, [sp, #20]
 800de8e:	2c10      	cmp	r4, #16
 800de90:	dd00      	ble.n	800de94 <_strtod_l+0x3cc>
 800de92:	2410      	movs	r4, #16
 800de94:	980d      	ldr	r0, [sp, #52]	; 0x34
 800de96:	f7f4 fea9 	bl	8002bec <__aeabi_ui2d>
 800de9a:	9b05      	ldr	r3, [sp, #20]
 800de9c:	0006      	movs	r6, r0
 800de9e:	000f      	movs	r7, r1
 800dea0:	2b09      	cmp	r3, #9
 800dea2:	dd15      	ble.n	800ded0 <_strtod_l+0x408>
 800dea4:	0022      	movs	r2, r4
 800dea6:	4b7f      	ldr	r3, [pc, #508]	; (800e0a4 <_strtod_l+0x5dc>)
 800dea8:	3a09      	subs	r2, #9
 800deaa:	00d2      	lsls	r2, r2, #3
 800deac:	189b      	adds	r3, r3, r2
 800deae:	681a      	ldr	r2, [r3, #0]
 800deb0:	685b      	ldr	r3, [r3, #4]
 800deb2:	f7f3 ffd3 	bl	8001e5c <__aeabi_dmul>
 800deb6:	0006      	movs	r6, r0
 800deb8:	0028      	movs	r0, r5
 800deba:	000f      	movs	r7, r1
 800debc:	f7f4 fe96 	bl	8002bec <__aeabi_ui2d>
 800dec0:	0002      	movs	r2, r0
 800dec2:	000b      	movs	r3, r1
 800dec4:	0030      	movs	r0, r6
 800dec6:	0039      	movs	r1, r7
 800dec8:	f7f3 f86e 	bl	8000fa8 <__aeabi_dadd>
 800decc:	0006      	movs	r6, r0
 800dece:	000f      	movs	r7, r1
 800ded0:	9b05      	ldr	r3, [sp, #20]
 800ded2:	2b0f      	cmp	r3, #15
 800ded4:	dc39      	bgt.n	800df4a <_strtod_l+0x482>
 800ded6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d100      	bne.n	800dede <_strtod_l+0x416>
 800dedc:	e62f      	b.n	800db3e <_strtod_l+0x76>
 800dede:	dd24      	ble.n	800df2a <_strtod_l+0x462>
 800dee0:	2b16      	cmp	r3, #22
 800dee2:	dc09      	bgt.n	800def8 <_strtod_l+0x430>
 800dee4:	496f      	ldr	r1, [pc, #444]	; (800e0a4 <_strtod_l+0x5dc>)
 800dee6:	00db      	lsls	r3, r3, #3
 800dee8:	18c9      	adds	r1, r1, r3
 800deea:	0032      	movs	r2, r6
 800deec:	6808      	ldr	r0, [r1, #0]
 800deee:	6849      	ldr	r1, [r1, #4]
 800def0:	003b      	movs	r3, r7
 800def2:	f7f3 ffb3 	bl	8001e5c <__aeabi_dmul>
 800def6:	e7bd      	b.n	800de74 <_strtod_l+0x3ac>
 800def8:	2325      	movs	r3, #37	; 0x25
 800defa:	9a05      	ldr	r2, [sp, #20]
 800defc:	1a9b      	subs	r3, r3, r2
 800defe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df00:	4293      	cmp	r3, r2
 800df02:	db22      	blt.n	800df4a <_strtod_l+0x482>
 800df04:	240f      	movs	r4, #15
 800df06:	9b05      	ldr	r3, [sp, #20]
 800df08:	4d66      	ldr	r5, [pc, #408]	; (800e0a4 <_strtod_l+0x5dc>)
 800df0a:	1ae4      	subs	r4, r4, r3
 800df0c:	00e1      	lsls	r1, r4, #3
 800df0e:	1869      	adds	r1, r5, r1
 800df10:	0032      	movs	r2, r6
 800df12:	6808      	ldr	r0, [r1, #0]
 800df14:	6849      	ldr	r1, [r1, #4]
 800df16:	003b      	movs	r3, r7
 800df18:	f7f3 ffa0 	bl	8001e5c <__aeabi_dmul>
 800df1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df1e:	1b1c      	subs	r4, r3, r4
 800df20:	00e4      	lsls	r4, r4, #3
 800df22:	192d      	adds	r5, r5, r4
 800df24:	682a      	ldr	r2, [r5, #0]
 800df26:	686b      	ldr	r3, [r5, #4]
 800df28:	e7e3      	b.n	800def2 <_strtod_l+0x42a>
 800df2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df2c:	3316      	adds	r3, #22
 800df2e:	db0c      	blt.n	800df4a <_strtod_l+0x482>
 800df30:	9906      	ldr	r1, [sp, #24]
 800df32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800df34:	4b5b      	ldr	r3, [pc, #364]	; (800e0a4 <_strtod_l+0x5dc>)
 800df36:	1a52      	subs	r2, r2, r1
 800df38:	00d2      	lsls	r2, r2, #3
 800df3a:	189b      	adds	r3, r3, r2
 800df3c:	0030      	movs	r0, r6
 800df3e:	681a      	ldr	r2, [r3, #0]
 800df40:	685b      	ldr	r3, [r3, #4]
 800df42:	0039      	movs	r1, r7
 800df44:	f7f3 fb90 	bl	8001668 <__aeabi_ddiv>
 800df48:	e794      	b.n	800de74 <_strtod_l+0x3ac>
 800df4a:	9b05      	ldr	r3, [sp, #20]
 800df4c:	1b1c      	subs	r4, r3, r4
 800df4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df50:	18e4      	adds	r4, r4, r3
 800df52:	2c00      	cmp	r4, #0
 800df54:	dd72      	ble.n	800e03c <_strtod_l+0x574>
 800df56:	220f      	movs	r2, #15
 800df58:	0023      	movs	r3, r4
 800df5a:	4013      	ands	r3, r2
 800df5c:	4214      	tst	r4, r2
 800df5e:	d00a      	beq.n	800df76 <_strtod_l+0x4ae>
 800df60:	4950      	ldr	r1, [pc, #320]	; (800e0a4 <_strtod_l+0x5dc>)
 800df62:	00db      	lsls	r3, r3, #3
 800df64:	18c9      	adds	r1, r1, r3
 800df66:	0032      	movs	r2, r6
 800df68:	6808      	ldr	r0, [r1, #0]
 800df6a:	6849      	ldr	r1, [r1, #4]
 800df6c:	003b      	movs	r3, r7
 800df6e:	f7f3 ff75 	bl	8001e5c <__aeabi_dmul>
 800df72:	0006      	movs	r6, r0
 800df74:	000f      	movs	r7, r1
 800df76:	230f      	movs	r3, #15
 800df78:	439c      	bics	r4, r3
 800df7a:	d04a      	beq.n	800e012 <_strtod_l+0x54a>
 800df7c:	3326      	adds	r3, #38	; 0x26
 800df7e:	33ff      	adds	r3, #255	; 0xff
 800df80:	429c      	cmp	r4, r3
 800df82:	dd22      	ble.n	800dfca <_strtod_l+0x502>
 800df84:	2300      	movs	r3, #0
 800df86:	9305      	str	r3, [sp, #20]
 800df88:	9306      	str	r3, [sp, #24]
 800df8a:	930d      	str	r3, [sp, #52]	; 0x34
 800df8c:	9308      	str	r3, [sp, #32]
 800df8e:	2322      	movs	r3, #34	; 0x22
 800df90:	2600      	movs	r6, #0
 800df92:	9a04      	ldr	r2, [sp, #16]
 800df94:	4f3f      	ldr	r7, [pc, #252]	; (800e094 <_strtod_l+0x5cc>)
 800df96:	6013      	str	r3, [r2, #0]
 800df98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df9a:	42b3      	cmp	r3, r6
 800df9c:	d100      	bne.n	800dfa0 <_strtod_l+0x4d8>
 800df9e:	e5ce      	b.n	800db3e <_strtod_l+0x76>
 800dfa0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dfa2:	9804      	ldr	r0, [sp, #16]
 800dfa4:	f003 f8ee 	bl	8011184 <_Bfree>
 800dfa8:	9908      	ldr	r1, [sp, #32]
 800dfaa:	9804      	ldr	r0, [sp, #16]
 800dfac:	f003 f8ea 	bl	8011184 <_Bfree>
 800dfb0:	9906      	ldr	r1, [sp, #24]
 800dfb2:	9804      	ldr	r0, [sp, #16]
 800dfb4:	f003 f8e6 	bl	8011184 <_Bfree>
 800dfb8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dfba:	9804      	ldr	r0, [sp, #16]
 800dfbc:	f003 f8e2 	bl	8011184 <_Bfree>
 800dfc0:	9905      	ldr	r1, [sp, #20]
 800dfc2:	9804      	ldr	r0, [sp, #16]
 800dfc4:	f003 f8de 	bl	8011184 <_Bfree>
 800dfc8:	e5b9      	b.n	800db3e <_strtod_l+0x76>
 800dfca:	2300      	movs	r3, #0
 800dfcc:	0030      	movs	r0, r6
 800dfce:	0039      	movs	r1, r7
 800dfd0:	4d35      	ldr	r5, [pc, #212]	; (800e0a8 <_strtod_l+0x5e0>)
 800dfd2:	1124      	asrs	r4, r4, #4
 800dfd4:	9307      	str	r3, [sp, #28]
 800dfd6:	2c01      	cmp	r4, #1
 800dfd8:	dc1e      	bgt.n	800e018 <_strtod_l+0x550>
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d001      	beq.n	800dfe2 <_strtod_l+0x51a>
 800dfde:	0006      	movs	r6, r0
 800dfe0:	000f      	movs	r7, r1
 800dfe2:	4b32      	ldr	r3, [pc, #200]	; (800e0ac <_strtod_l+0x5e4>)
 800dfe4:	9a07      	ldr	r2, [sp, #28]
 800dfe6:	18ff      	adds	r7, r7, r3
 800dfe8:	4b2f      	ldr	r3, [pc, #188]	; (800e0a8 <_strtod_l+0x5e0>)
 800dfea:	00d2      	lsls	r2, r2, #3
 800dfec:	189d      	adds	r5, r3, r2
 800dfee:	6828      	ldr	r0, [r5, #0]
 800dff0:	6869      	ldr	r1, [r5, #4]
 800dff2:	0032      	movs	r2, r6
 800dff4:	003b      	movs	r3, r7
 800dff6:	f7f3 ff31 	bl	8001e5c <__aeabi_dmul>
 800dffa:	4b26      	ldr	r3, [pc, #152]	; (800e094 <_strtod_l+0x5cc>)
 800dffc:	4a2c      	ldr	r2, [pc, #176]	; (800e0b0 <_strtod_l+0x5e8>)
 800dffe:	0006      	movs	r6, r0
 800e000:	400b      	ands	r3, r1
 800e002:	4293      	cmp	r3, r2
 800e004:	d8be      	bhi.n	800df84 <_strtod_l+0x4bc>
 800e006:	4a2b      	ldr	r2, [pc, #172]	; (800e0b4 <_strtod_l+0x5ec>)
 800e008:	4293      	cmp	r3, r2
 800e00a:	d913      	bls.n	800e034 <_strtod_l+0x56c>
 800e00c:	2601      	movs	r6, #1
 800e00e:	4f2a      	ldr	r7, [pc, #168]	; (800e0b8 <_strtod_l+0x5f0>)
 800e010:	4276      	negs	r6, r6
 800e012:	2300      	movs	r3, #0
 800e014:	9307      	str	r3, [sp, #28]
 800e016:	e088      	b.n	800e12a <_strtod_l+0x662>
 800e018:	2201      	movs	r2, #1
 800e01a:	4214      	tst	r4, r2
 800e01c:	d004      	beq.n	800e028 <_strtod_l+0x560>
 800e01e:	682a      	ldr	r2, [r5, #0]
 800e020:	686b      	ldr	r3, [r5, #4]
 800e022:	f7f3 ff1b 	bl	8001e5c <__aeabi_dmul>
 800e026:	2301      	movs	r3, #1
 800e028:	9a07      	ldr	r2, [sp, #28]
 800e02a:	1064      	asrs	r4, r4, #1
 800e02c:	3201      	adds	r2, #1
 800e02e:	9207      	str	r2, [sp, #28]
 800e030:	3508      	adds	r5, #8
 800e032:	e7d0      	b.n	800dfd6 <_strtod_l+0x50e>
 800e034:	23d4      	movs	r3, #212	; 0xd4
 800e036:	049b      	lsls	r3, r3, #18
 800e038:	18cf      	adds	r7, r1, r3
 800e03a:	e7ea      	b.n	800e012 <_strtod_l+0x54a>
 800e03c:	2c00      	cmp	r4, #0
 800e03e:	d0e8      	beq.n	800e012 <_strtod_l+0x54a>
 800e040:	4264      	negs	r4, r4
 800e042:	230f      	movs	r3, #15
 800e044:	0022      	movs	r2, r4
 800e046:	401a      	ands	r2, r3
 800e048:	421c      	tst	r4, r3
 800e04a:	d00a      	beq.n	800e062 <_strtod_l+0x59a>
 800e04c:	4b15      	ldr	r3, [pc, #84]	; (800e0a4 <_strtod_l+0x5dc>)
 800e04e:	00d2      	lsls	r2, r2, #3
 800e050:	189b      	adds	r3, r3, r2
 800e052:	0030      	movs	r0, r6
 800e054:	681a      	ldr	r2, [r3, #0]
 800e056:	685b      	ldr	r3, [r3, #4]
 800e058:	0039      	movs	r1, r7
 800e05a:	f7f3 fb05 	bl	8001668 <__aeabi_ddiv>
 800e05e:	0006      	movs	r6, r0
 800e060:	000f      	movs	r7, r1
 800e062:	1124      	asrs	r4, r4, #4
 800e064:	d0d5      	beq.n	800e012 <_strtod_l+0x54a>
 800e066:	2c1f      	cmp	r4, #31
 800e068:	dd28      	ble.n	800e0bc <_strtod_l+0x5f4>
 800e06a:	2300      	movs	r3, #0
 800e06c:	9305      	str	r3, [sp, #20]
 800e06e:	9306      	str	r3, [sp, #24]
 800e070:	930d      	str	r3, [sp, #52]	; 0x34
 800e072:	9308      	str	r3, [sp, #32]
 800e074:	2322      	movs	r3, #34	; 0x22
 800e076:	9a04      	ldr	r2, [sp, #16]
 800e078:	2600      	movs	r6, #0
 800e07a:	6013      	str	r3, [r2, #0]
 800e07c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e07e:	2700      	movs	r7, #0
 800e080:	2b00      	cmp	r3, #0
 800e082:	d18d      	bne.n	800dfa0 <_strtod_l+0x4d8>
 800e084:	e55b      	b.n	800db3e <_strtod_l+0x76>
 800e086:	46c0      	nop			; (mov r8, r8)
 800e088:	00004e1f 	.word	0x00004e1f
 800e08c:	0801380e 	.word	0x0801380e
 800e090:	080136c4 	.word	0x080136c4
 800e094:	7ff00000 	.word	0x7ff00000
 800e098:	08013806 	.word	0x08013806
 800e09c:	080138f0 	.word	0x080138f0
 800e0a0:	080138ec 	.word	0x080138ec
 800e0a4:	08013a48 	.word	0x08013a48
 800e0a8:	08013a20 	.word	0x08013a20
 800e0ac:	fcb00000 	.word	0xfcb00000
 800e0b0:	7ca00000 	.word	0x7ca00000
 800e0b4:	7c900000 	.word	0x7c900000
 800e0b8:	7fefffff 	.word	0x7fefffff
 800e0bc:	2310      	movs	r3, #16
 800e0be:	0022      	movs	r2, r4
 800e0c0:	401a      	ands	r2, r3
 800e0c2:	9207      	str	r2, [sp, #28]
 800e0c4:	421c      	tst	r4, r3
 800e0c6:	d001      	beq.n	800e0cc <_strtod_l+0x604>
 800e0c8:	335a      	adds	r3, #90	; 0x5a
 800e0ca:	9307      	str	r3, [sp, #28]
 800e0cc:	0030      	movs	r0, r6
 800e0ce:	0039      	movs	r1, r7
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	4dc4      	ldr	r5, [pc, #784]	; (800e3e4 <_strtod_l+0x91c>)
 800e0d4:	2201      	movs	r2, #1
 800e0d6:	4214      	tst	r4, r2
 800e0d8:	d004      	beq.n	800e0e4 <_strtod_l+0x61c>
 800e0da:	682a      	ldr	r2, [r5, #0]
 800e0dc:	686b      	ldr	r3, [r5, #4]
 800e0de:	f7f3 febd 	bl	8001e5c <__aeabi_dmul>
 800e0e2:	2301      	movs	r3, #1
 800e0e4:	1064      	asrs	r4, r4, #1
 800e0e6:	3508      	adds	r5, #8
 800e0e8:	2c00      	cmp	r4, #0
 800e0ea:	d1f3      	bne.n	800e0d4 <_strtod_l+0x60c>
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d001      	beq.n	800e0f4 <_strtod_l+0x62c>
 800e0f0:	0006      	movs	r6, r0
 800e0f2:	000f      	movs	r7, r1
 800e0f4:	9b07      	ldr	r3, [sp, #28]
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d00f      	beq.n	800e11a <_strtod_l+0x652>
 800e0fa:	236b      	movs	r3, #107	; 0x6b
 800e0fc:	007a      	lsls	r2, r7, #1
 800e0fe:	0d52      	lsrs	r2, r2, #21
 800e100:	0039      	movs	r1, r7
 800e102:	1a9b      	subs	r3, r3, r2
 800e104:	2b00      	cmp	r3, #0
 800e106:	dd08      	ble.n	800e11a <_strtod_l+0x652>
 800e108:	2b1f      	cmp	r3, #31
 800e10a:	dc00      	bgt.n	800e10e <_strtod_l+0x646>
 800e10c:	e121      	b.n	800e352 <_strtod_l+0x88a>
 800e10e:	2600      	movs	r6, #0
 800e110:	2b34      	cmp	r3, #52	; 0x34
 800e112:	dc00      	bgt.n	800e116 <_strtod_l+0x64e>
 800e114:	e116      	b.n	800e344 <_strtod_l+0x87c>
 800e116:	27dc      	movs	r7, #220	; 0xdc
 800e118:	04bf      	lsls	r7, r7, #18
 800e11a:	2200      	movs	r2, #0
 800e11c:	2300      	movs	r3, #0
 800e11e:	0030      	movs	r0, r6
 800e120:	0039      	movs	r1, r7
 800e122:	f7f2 f99d 	bl	8000460 <__aeabi_dcmpeq>
 800e126:	2800      	cmp	r0, #0
 800e128:	d19f      	bne.n	800e06a <_strtod_l+0x5a2>
 800e12a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e12c:	9a08      	ldr	r2, [sp, #32]
 800e12e:	9300      	str	r3, [sp, #0]
 800e130:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e132:	9b05      	ldr	r3, [sp, #20]
 800e134:	9804      	ldr	r0, [sp, #16]
 800e136:	f003 f88d 	bl	8011254 <__s2b>
 800e13a:	900d      	str	r0, [sp, #52]	; 0x34
 800e13c:	2800      	cmp	r0, #0
 800e13e:	d100      	bne.n	800e142 <_strtod_l+0x67a>
 800e140:	e720      	b.n	800df84 <_strtod_l+0x4bc>
 800e142:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e144:	9906      	ldr	r1, [sp, #24]
 800e146:	17da      	asrs	r2, r3, #31
 800e148:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e14a:	1a5b      	subs	r3, r3, r1
 800e14c:	401a      	ands	r2, r3
 800e14e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e150:	9215      	str	r2, [sp, #84]	; 0x54
 800e152:	43db      	mvns	r3, r3
 800e154:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e156:	17db      	asrs	r3, r3, #31
 800e158:	401a      	ands	r2, r3
 800e15a:	2300      	movs	r3, #0
 800e15c:	9218      	str	r2, [sp, #96]	; 0x60
 800e15e:	9305      	str	r3, [sp, #20]
 800e160:	9306      	str	r3, [sp, #24]
 800e162:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e164:	9804      	ldr	r0, [sp, #16]
 800e166:	6859      	ldr	r1, [r3, #4]
 800e168:	f002 ffc8 	bl	80110fc <_Balloc>
 800e16c:	9008      	str	r0, [sp, #32]
 800e16e:	2800      	cmp	r0, #0
 800e170:	d100      	bne.n	800e174 <_strtod_l+0x6ac>
 800e172:	e70c      	b.n	800df8e <_strtod_l+0x4c6>
 800e174:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e176:	300c      	adds	r0, #12
 800e178:	0019      	movs	r1, r3
 800e17a:	691a      	ldr	r2, [r3, #16]
 800e17c:	310c      	adds	r1, #12
 800e17e:	3202      	adds	r2, #2
 800e180:	0092      	lsls	r2, r2, #2
 800e182:	f001 fc75 	bl	800fa70 <memcpy>
 800e186:	ab1e      	add	r3, sp, #120	; 0x78
 800e188:	9301      	str	r3, [sp, #4]
 800e18a:	ab1d      	add	r3, sp, #116	; 0x74
 800e18c:	9300      	str	r3, [sp, #0]
 800e18e:	0032      	movs	r2, r6
 800e190:	003b      	movs	r3, r7
 800e192:	9804      	ldr	r0, [sp, #16]
 800e194:	9610      	str	r6, [sp, #64]	; 0x40
 800e196:	9711      	str	r7, [sp, #68]	; 0x44
 800e198:	f003 fb9e 	bl	80118d8 <__d2b>
 800e19c:	901c      	str	r0, [sp, #112]	; 0x70
 800e19e:	2800      	cmp	r0, #0
 800e1a0:	d100      	bne.n	800e1a4 <_strtod_l+0x6dc>
 800e1a2:	e6f4      	b.n	800df8e <_strtod_l+0x4c6>
 800e1a4:	2101      	movs	r1, #1
 800e1a6:	9804      	ldr	r0, [sp, #16]
 800e1a8:	f003 f8e8 	bl	801137c <__i2b>
 800e1ac:	9006      	str	r0, [sp, #24]
 800e1ae:	2800      	cmp	r0, #0
 800e1b0:	d100      	bne.n	800e1b4 <_strtod_l+0x6ec>
 800e1b2:	e6ec      	b.n	800df8e <_strtod_l+0x4c6>
 800e1b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e1b6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e1b8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800e1ba:	1ad4      	subs	r4, r2, r3
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	db01      	blt.n	800e1c4 <_strtod_l+0x6fc>
 800e1c0:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800e1c2:	195d      	adds	r5, r3, r5
 800e1c4:	9907      	ldr	r1, [sp, #28]
 800e1c6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e1c8:	1a5b      	subs	r3, r3, r1
 800e1ca:	2136      	movs	r1, #54	; 0x36
 800e1cc:	189b      	adds	r3, r3, r2
 800e1ce:	1a8a      	subs	r2, r1, r2
 800e1d0:	4985      	ldr	r1, [pc, #532]	; (800e3e8 <_strtod_l+0x920>)
 800e1d2:	2001      	movs	r0, #1
 800e1d4:	468c      	mov	ip, r1
 800e1d6:	2100      	movs	r1, #0
 800e1d8:	3b01      	subs	r3, #1
 800e1da:	9114      	str	r1, [sp, #80]	; 0x50
 800e1dc:	9012      	str	r0, [sp, #72]	; 0x48
 800e1de:	4563      	cmp	r3, ip
 800e1e0:	da07      	bge.n	800e1f2 <_strtod_l+0x72a>
 800e1e2:	4661      	mov	r1, ip
 800e1e4:	1ac9      	subs	r1, r1, r3
 800e1e6:	1a52      	subs	r2, r2, r1
 800e1e8:	291f      	cmp	r1, #31
 800e1ea:	dd00      	ble.n	800e1ee <_strtod_l+0x726>
 800e1ec:	e0b6      	b.n	800e35c <_strtod_l+0x894>
 800e1ee:	4088      	lsls	r0, r1
 800e1f0:	9012      	str	r0, [sp, #72]	; 0x48
 800e1f2:	18ab      	adds	r3, r5, r2
 800e1f4:	930c      	str	r3, [sp, #48]	; 0x30
 800e1f6:	18a4      	adds	r4, r4, r2
 800e1f8:	9b07      	ldr	r3, [sp, #28]
 800e1fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e1fc:	191c      	adds	r4, r3, r4
 800e1fe:	002b      	movs	r3, r5
 800e200:	4295      	cmp	r5, r2
 800e202:	dd00      	ble.n	800e206 <_strtod_l+0x73e>
 800e204:	0013      	movs	r3, r2
 800e206:	42a3      	cmp	r3, r4
 800e208:	dd00      	ble.n	800e20c <_strtod_l+0x744>
 800e20a:	0023      	movs	r3, r4
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	dd04      	ble.n	800e21a <_strtod_l+0x752>
 800e210:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e212:	1ae4      	subs	r4, r4, r3
 800e214:	1ad2      	subs	r2, r2, r3
 800e216:	920c      	str	r2, [sp, #48]	; 0x30
 800e218:	1aed      	subs	r5, r5, r3
 800e21a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	dd17      	ble.n	800e250 <_strtod_l+0x788>
 800e220:	001a      	movs	r2, r3
 800e222:	9906      	ldr	r1, [sp, #24]
 800e224:	9804      	ldr	r0, [sp, #16]
 800e226:	f003 f971 	bl	801150c <__pow5mult>
 800e22a:	9006      	str	r0, [sp, #24]
 800e22c:	2800      	cmp	r0, #0
 800e22e:	d100      	bne.n	800e232 <_strtod_l+0x76a>
 800e230:	e6ad      	b.n	800df8e <_strtod_l+0x4c6>
 800e232:	0001      	movs	r1, r0
 800e234:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800e236:	9804      	ldr	r0, [sp, #16]
 800e238:	f003 f8b8 	bl	80113ac <__multiply>
 800e23c:	900e      	str	r0, [sp, #56]	; 0x38
 800e23e:	2800      	cmp	r0, #0
 800e240:	d100      	bne.n	800e244 <_strtod_l+0x77c>
 800e242:	e6a4      	b.n	800df8e <_strtod_l+0x4c6>
 800e244:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e246:	9804      	ldr	r0, [sp, #16]
 800e248:	f002 ff9c 	bl	8011184 <_Bfree>
 800e24c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e24e:	931c      	str	r3, [sp, #112]	; 0x70
 800e250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e252:	2b00      	cmp	r3, #0
 800e254:	dd00      	ble.n	800e258 <_strtod_l+0x790>
 800e256:	e087      	b.n	800e368 <_strtod_l+0x8a0>
 800e258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	dd08      	ble.n	800e270 <_strtod_l+0x7a8>
 800e25e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e260:	9908      	ldr	r1, [sp, #32]
 800e262:	9804      	ldr	r0, [sp, #16]
 800e264:	f003 f952 	bl	801150c <__pow5mult>
 800e268:	9008      	str	r0, [sp, #32]
 800e26a:	2800      	cmp	r0, #0
 800e26c:	d100      	bne.n	800e270 <_strtod_l+0x7a8>
 800e26e:	e68e      	b.n	800df8e <_strtod_l+0x4c6>
 800e270:	2c00      	cmp	r4, #0
 800e272:	dd08      	ble.n	800e286 <_strtod_l+0x7be>
 800e274:	0022      	movs	r2, r4
 800e276:	9908      	ldr	r1, [sp, #32]
 800e278:	9804      	ldr	r0, [sp, #16]
 800e27a:	f003 f9a3 	bl	80115c4 <__lshift>
 800e27e:	9008      	str	r0, [sp, #32]
 800e280:	2800      	cmp	r0, #0
 800e282:	d100      	bne.n	800e286 <_strtod_l+0x7be>
 800e284:	e683      	b.n	800df8e <_strtod_l+0x4c6>
 800e286:	2d00      	cmp	r5, #0
 800e288:	dd08      	ble.n	800e29c <_strtod_l+0x7d4>
 800e28a:	002a      	movs	r2, r5
 800e28c:	9906      	ldr	r1, [sp, #24]
 800e28e:	9804      	ldr	r0, [sp, #16]
 800e290:	f003 f998 	bl	80115c4 <__lshift>
 800e294:	9006      	str	r0, [sp, #24]
 800e296:	2800      	cmp	r0, #0
 800e298:	d100      	bne.n	800e29c <_strtod_l+0x7d4>
 800e29a:	e678      	b.n	800df8e <_strtod_l+0x4c6>
 800e29c:	9a08      	ldr	r2, [sp, #32]
 800e29e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e2a0:	9804      	ldr	r0, [sp, #16]
 800e2a2:	f003 fa19 	bl	80116d8 <__mdiff>
 800e2a6:	9005      	str	r0, [sp, #20]
 800e2a8:	2800      	cmp	r0, #0
 800e2aa:	d100      	bne.n	800e2ae <_strtod_l+0x7e6>
 800e2ac:	e66f      	b.n	800df8e <_strtod_l+0x4c6>
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	68c3      	ldr	r3, [r0, #12]
 800e2b2:	9906      	ldr	r1, [sp, #24]
 800e2b4:	60c2      	str	r2, [r0, #12]
 800e2b6:	930c      	str	r3, [sp, #48]	; 0x30
 800e2b8:	f003 f9f2 	bl	80116a0 <__mcmp>
 800e2bc:	2800      	cmp	r0, #0
 800e2be:	da5d      	bge.n	800e37c <_strtod_l+0x8b4>
 800e2c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e2c2:	4333      	orrs	r3, r6
 800e2c4:	d000      	beq.n	800e2c8 <_strtod_l+0x800>
 800e2c6:	e088      	b.n	800e3da <_strtod_l+0x912>
 800e2c8:	033b      	lsls	r3, r7, #12
 800e2ca:	d000      	beq.n	800e2ce <_strtod_l+0x806>
 800e2cc:	e085      	b.n	800e3da <_strtod_l+0x912>
 800e2ce:	22d6      	movs	r2, #214	; 0xd6
 800e2d0:	4b46      	ldr	r3, [pc, #280]	; (800e3ec <_strtod_l+0x924>)
 800e2d2:	04d2      	lsls	r2, r2, #19
 800e2d4:	403b      	ands	r3, r7
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	d97f      	bls.n	800e3da <_strtod_l+0x912>
 800e2da:	9b05      	ldr	r3, [sp, #20]
 800e2dc:	695b      	ldr	r3, [r3, #20]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d103      	bne.n	800e2ea <_strtod_l+0x822>
 800e2e2:	9b05      	ldr	r3, [sp, #20]
 800e2e4:	691b      	ldr	r3, [r3, #16]
 800e2e6:	2b01      	cmp	r3, #1
 800e2e8:	dd77      	ble.n	800e3da <_strtod_l+0x912>
 800e2ea:	9905      	ldr	r1, [sp, #20]
 800e2ec:	2201      	movs	r2, #1
 800e2ee:	9804      	ldr	r0, [sp, #16]
 800e2f0:	f003 f968 	bl	80115c4 <__lshift>
 800e2f4:	9906      	ldr	r1, [sp, #24]
 800e2f6:	9005      	str	r0, [sp, #20]
 800e2f8:	f003 f9d2 	bl	80116a0 <__mcmp>
 800e2fc:	2800      	cmp	r0, #0
 800e2fe:	dd6c      	ble.n	800e3da <_strtod_l+0x912>
 800e300:	9907      	ldr	r1, [sp, #28]
 800e302:	003b      	movs	r3, r7
 800e304:	4a39      	ldr	r2, [pc, #228]	; (800e3ec <_strtod_l+0x924>)
 800e306:	2900      	cmp	r1, #0
 800e308:	d100      	bne.n	800e30c <_strtod_l+0x844>
 800e30a:	e094      	b.n	800e436 <_strtod_l+0x96e>
 800e30c:	0011      	movs	r1, r2
 800e30e:	20d6      	movs	r0, #214	; 0xd6
 800e310:	4039      	ands	r1, r7
 800e312:	04c0      	lsls	r0, r0, #19
 800e314:	4281      	cmp	r1, r0
 800e316:	dd00      	ble.n	800e31a <_strtod_l+0x852>
 800e318:	e08d      	b.n	800e436 <_strtod_l+0x96e>
 800e31a:	23dc      	movs	r3, #220	; 0xdc
 800e31c:	049b      	lsls	r3, r3, #18
 800e31e:	4299      	cmp	r1, r3
 800e320:	dc00      	bgt.n	800e324 <_strtod_l+0x85c>
 800e322:	e6a7      	b.n	800e074 <_strtod_l+0x5ac>
 800e324:	0030      	movs	r0, r6
 800e326:	0039      	movs	r1, r7
 800e328:	4b31      	ldr	r3, [pc, #196]	; (800e3f0 <_strtod_l+0x928>)
 800e32a:	2200      	movs	r2, #0
 800e32c:	f7f3 fd96 	bl	8001e5c <__aeabi_dmul>
 800e330:	4b2e      	ldr	r3, [pc, #184]	; (800e3ec <_strtod_l+0x924>)
 800e332:	0006      	movs	r6, r0
 800e334:	000f      	movs	r7, r1
 800e336:	420b      	tst	r3, r1
 800e338:	d000      	beq.n	800e33c <_strtod_l+0x874>
 800e33a:	e631      	b.n	800dfa0 <_strtod_l+0x4d8>
 800e33c:	2322      	movs	r3, #34	; 0x22
 800e33e:	9a04      	ldr	r2, [sp, #16]
 800e340:	6013      	str	r3, [r2, #0]
 800e342:	e62d      	b.n	800dfa0 <_strtod_l+0x4d8>
 800e344:	234b      	movs	r3, #75	; 0x4b
 800e346:	1a9a      	subs	r2, r3, r2
 800e348:	3b4c      	subs	r3, #76	; 0x4c
 800e34a:	4093      	lsls	r3, r2
 800e34c:	4019      	ands	r1, r3
 800e34e:	000f      	movs	r7, r1
 800e350:	e6e3      	b.n	800e11a <_strtod_l+0x652>
 800e352:	2201      	movs	r2, #1
 800e354:	4252      	negs	r2, r2
 800e356:	409a      	lsls	r2, r3
 800e358:	4016      	ands	r6, r2
 800e35a:	e6de      	b.n	800e11a <_strtod_l+0x652>
 800e35c:	4925      	ldr	r1, [pc, #148]	; (800e3f4 <_strtod_l+0x92c>)
 800e35e:	1acb      	subs	r3, r1, r3
 800e360:	0001      	movs	r1, r0
 800e362:	4099      	lsls	r1, r3
 800e364:	9114      	str	r1, [sp, #80]	; 0x50
 800e366:	e743      	b.n	800e1f0 <_strtod_l+0x728>
 800e368:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e36a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e36c:	9804      	ldr	r0, [sp, #16]
 800e36e:	f003 f929 	bl	80115c4 <__lshift>
 800e372:	901c      	str	r0, [sp, #112]	; 0x70
 800e374:	2800      	cmp	r0, #0
 800e376:	d000      	beq.n	800e37a <_strtod_l+0x8b2>
 800e378:	e76e      	b.n	800e258 <_strtod_l+0x790>
 800e37a:	e608      	b.n	800df8e <_strtod_l+0x4c6>
 800e37c:	970e      	str	r7, [sp, #56]	; 0x38
 800e37e:	2800      	cmp	r0, #0
 800e380:	d177      	bne.n	800e472 <_strtod_l+0x9aa>
 800e382:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e384:	033b      	lsls	r3, r7, #12
 800e386:	0b1b      	lsrs	r3, r3, #12
 800e388:	2a00      	cmp	r2, #0
 800e38a:	d039      	beq.n	800e400 <_strtod_l+0x938>
 800e38c:	4a1a      	ldr	r2, [pc, #104]	; (800e3f8 <_strtod_l+0x930>)
 800e38e:	4293      	cmp	r3, r2
 800e390:	d139      	bne.n	800e406 <_strtod_l+0x93e>
 800e392:	2101      	movs	r1, #1
 800e394:	9b07      	ldr	r3, [sp, #28]
 800e396:	4249      	negs	r1, r1
 800e398:	0032      	movs	r2, r6
 800e39a:	0008      	movs	r0, r1
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d00b      	beq.n	800e3b8 <_strtod_l+0x8f0>
 800e3a0:	24d4      	movs	r4, #212	; 0xd4
 800e3a2:	4b12      	ldr	r3, [pc, #72]	; (800e3ec <_strtod_l+0x924>)
 800e3a4:	0008      	movs	r0, r1
 800e3a6:	403b      	ands	r3, r7
 800e3a8:	04e4      	lsls	r4, r4, #19
 800e3aa:	42a3      	cmp	r3, r4
 800e3ac:	d804      	bhi.n	800e3b8 <_strtod_l+0x8f0>
 800e3ae:	306c      	adds	r0, #108	; 0x6c
 800e3b0:	0d1b      	lsrs	r3, r3, #20
 800e3b2:	1ac3      	subs	r3, r0, r3
 800e3b4:	4099      	lsls	r1, r3
 800e3b6:	0008      	movs	r0, r1
 800e3b8:	4282      	cmp	r2, r0
 800e3ba:	d124      	bne.n	800e406 <_strtod_l+0x93e>
 800e3bc:	4b0f      	ldr	r3, [pc, #60]	; (800e3fc <_strtod_l+0x934>)
 800e3be:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e3c0:	4299      	cmp	r1, r3
 800e3c2:	d102      	bne.n	800e3ca <_strtod_l+0x902>
 800e3c4:	3201      	adds	r2, #1
 800e3c6:	d100      	bne.n	800e3ca <_strtod_l+0x902>
 800e3c8:	e5e1      	b.n	800df8e <_strtod_l+0x4c6>
 800e3ca:	4b08      	ldr	r3, [pc, #32]	; (800e3ec <_strtod_l+0x924>)
 800e3cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e3ce:	2600      	movs	r6, #0
 800e3d0:	401a      	ands	r2, r3
 800e3d2:	0013      	movs	r3, r2
 800e3d4:	2280      	movs	r2, #128	; 0x80
 800e3d6:	0352      	lsls	r2, r2, #13
 800e3d8:	189f      	adds	r7, r3, r2
 800e3da:	9b07      	ldr	r3, [sp, #28]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d1a1      	bne.n	800e324 <_strtod_l+0x85c>
 800e3e0:	e5de      	b.n	800dfa0 <_strtod_l+0x4d8>
 800e3e2:	46c0      	nop			; (mov r8, r8)
 800e3e4:	080136d8 	.word	0x080136d8
 800e3e8:	fffffc02 	.word	0xfffffc02
 800e3ec:	7ff00000 	.word	0x7ff00000
 800e3f0:	39500000 	.word	0x39500000
 800e3f4:	fffffbe2 	.word	0xfffffbe2
 800e3f8:	000fffff 	.word	0x000fffff
 800e3fc:	7fefffff 	.word	0x7fefffff
 800e400:	4333      	orrs	r3, r6
 800e402:	d100      	bne.n	800e406 <_strtod_l+0x93e>
 800e404:	e77c      	b.n	800e300 <_strtod_l+0x838>
 800e406:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d01d      	beq.n	800e448 <_strtod_l+0x980>
 800e40c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e40e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e410:	4213      	tst	r3, r2
 800e412:	d0e2      	beq.n	800e3da <_strtod_l+0x912>
 800e414:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e416:	0030      	movs	r0, r6
 800e418:	0039      	movs	r1, r7
 800e41a:	9a07      	ldr	r2, [sp, #28]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d017      	beq.n	800e450 <_strtod_l+0x988>
 800e420:	f7ff fb3a 	bl	800da98 <sulp>
 800e424:	0002      	movs	r2, r0
 800e426:	000b      	movs	r3, r1
 800e428:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e42a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e42c:	f7f2 fdbc 	bl	8000fa8 <__aeabi_dadd>
 800e430:	0006      	movs	r6, r0
 800e432:	000f      	movs	r7, r1
 800e434:	e7d1      	b.n	800e3da <_strtod_l+0x912>
 800e436:	2601      	movs	r6, #1
 800e438:	4013      	ands	r3, r2
 800e43a:	4a98      	ldr	r2, [pc, #608]	; (800e69c <_strtod_l+0xbd4>)
 800e43c:	4276      	negs	r6, r6
 800e43e:	189b      	adds	r3, r3, r2
 800e440:	4a97      	ldr	r2, [pc, #604]	; (800e6a0 <_strtod_l+0xbd8>)
 800e442:	431a      	orrs	r2, r3
 800e444:	0017      	movs	r7, r2
 800e446:	e7c8      	b.n	800e3da <_strtod_l+0x912>
 800e448:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e44a:	4233      	tst	r3, r6
 800e44c:	d0c5      	beq.n	800e3da <_strtod_l+0x912>
 800e44e:	e7e1      	b.n	800e414 <_strtod_l+0x94c>
 800e450:	f7ff fb22 	bl	800da98 <sulp>
 800e454:	0002      	movs	r2, r0
 800e456:	000b      	movs	r3, r1
 800e458:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e45a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e45c:	f7f3 ffc0 	bl	80023e0 <__aeabi_dsub>
 800e460:	2200      	movs	r2, #0
 800e462:	2300      	movs	r3, #0
 800e464:	0006      	movs	r6, r0
 800e466:	000f      	movs	r7, r1
 800e468:	f7f1 fffa 	bl	8000460 <__aeabi_dcmpeq>
 800e46c:	2800      	cmp	r0, #0
 800e46e:	d0b4      	beq.n	800e3da <_strtod_l+0x912>
 800e470:	e600      	b.n	800e074 <_strtod_l+0x5ac>
 800e472:	9906      	ldr	r1, [sp, #24]
 800e474:	9805      	ldr	r0, [sp, #20]
 800e476:	f003 fa8f 	bl	8011998 <__ratio>
 800e47a:	2380      	movs	r3, #128	; 0x80
 800e47c:	2200      	movs	r2, #0
 800e47e:	05db      	lsls	r3, r3, #23
 800e480:	0004      	movs	r4, r0
 800e482:	000d      	movs	r5, r1
 800e484:	f7f1 fffc 	bl	8000480 <__aeabi_dcmple>
 800e488:	2800      	cmp	r0, #0
 800e48a:	d06d      	beq.n	800e568 <_strtod_l+0xaa0>
 800e48c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d000      	beq.n	800e494 <_strtod_l+0x9cc>
 800e492:	e07e      	b.n	800e592 <_strtod_l+0xaca>
 800e494:	2e00      	cmp	r6, #0
 800e496:	d158      	bne.n	800e54a <_strtod_l+0xa82>
 800e498:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e49a:	031b      	lsls	r3, r3, #12
 800e49c:	d000      	beq.n	800e4a0 <_strtod_l+0x9d8>
 800e49e:	e07f      	b.n	800e5a0 <_strtod_l+0xad8>
 800e4a0:	2200      	movs	r2, #0
 800e4a2:	0020      	movs	r0, r4
 800e4a4:	0029      	movs	r1, r5
 800e4a6:	4b7f      	ldr	r3, [pc, #508]	; (800e6a4 <_strtod_l+0xbdc>)
 800e4a8:	f7f1 ffe0 	bl	800046c <__aeabi_dcmplt>
 800e4ac:	2800      	cmp	r0, #0
 800e4ae:	d158      	bne.n	800e562 <_strtod_l+0xa9a>
 800e4b0:	0020      	movs	r0, r4
 800e4b2:	0029      	movs	r1, r5
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	4b7c      	ldr	r3, [pc, #496]	; (800e6a8 <_strtod_l+0xbe0>)
 800e4b8:	f7f3 fcd0 	bl	8001e5c <__aeabi_dmul>
 800e4bc:	0004      	movs	r4, r0
 800e4be:	000d      	movs	r5, r1
 800e4c0:	2380      	movs	r3, #128	; 0x80
 800e4c2:	061b      	lsls	r3, r3, #24
 800e4c4:	940a      	str	r4, [sp, #40]	; 0x28
 800e4c6:	18eb      	adds	r3, r5, r3
 800e4c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800e4ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e4cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e4ce:	9212      	str	r2, [sp, #72]	; 0x48
 800e4d0:	9313      	str	r3, [sp, #76]	; 0x4c
 800e4d2:	4a76      	ldr	r2, [pc, #472]	; (800e6ac <_strtod_l+0xbe4>)
 800e4d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e4d6:	4013      	ands	r3, r2
 800e4d8:	9314      	str	r3, [sp, #80]	; 0x50
 800e4da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e4dc:	4b74      	ldr	r3, [pc, #464]	; (800e6b0 <_strtod_l+0xbe8>)
 800e4de:	429a      	cmp	r2, r3
 800e4e0:	d000      	beq.n	800e4e4 <_strtod_l+0xa1c>
 800e4e2:	e091      	b.n	800e608 <_strtod_l+0xb40>
 800e4e4:	4a73      	ldr	r2, [pc, #460]	; (800e6b4 <_strtod_l+0xbec>)
 800e4e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e4e8:	4694      	mov	ip, r2
 800e4ea:	4463      	add	r3, ip
 800e4ec:	001f      	movs	r7, r3
 800e4ee:	0030      	movs	r0, r6
 800e4f0:	0019      	movs	r1, r3
 800e4f2:	f003 f989 	bl	8011808 <__ulp>
 800e4f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e4f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e4fa:	f7f3 fcaf 	bl	8001e5c <__aeabi_dmul>
 800e4fe:	0032      	movs	r2, r6
 800e500:	003b      	movs	r3, r7
 800e502:	f7f2 fd51 	bl	8000fa8 <__aeabi_dadd>
 800e506:	4a69      	ldr	r2, [pc, #420]	; (800e6ac <_strtod_l+0xbe4>)
 800e508:	4b6b      	ldr	r3, [pc, #428]	; (800e6b8 <_strtod_l+0xbf0>)
 800e50a:	0006      	movs	r6, r0
 800e50c:	400a      	ands	r2, r1
 800e50e:	429a      	cmp	r2, r3
 800e510:	d949      	bls.n	800e5a6 <_strtod_l+0xade>
 800e512:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e514:	4b69      	ldr	r3, [pc, #420]	; (800e6bc <_strtod_l+0xbf4>)
 800e516:	429a      	cmp	r2, r3
 800e518:	d103      	bne.n	800e522 <_strtod_l+0xa5a>
 800e51a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e51c:	3301      	adds	r3, #1
 800e51e:	d100      	bne.n	800e522 <_strtod_l+0xa5a>
 800e520:	e535      	b.n	800df8e <_strtod_l+0x4c6>
 800e522:	2601      	movs	r6, #1
 800e524:	4f65      	ldr	r7, [pc, #404]	; (800e6bc <_strtod_l+0xbf4>)
 800e526:	4276      	negs	r6, r6
 800e528:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e52a:	9804      	ldr	r0, [sp, #16]
 800e52c:	f002 fe2a 	bl	8011184 <_Bfree>
 800e530:	9908      	ldr	r1, [sp, #32]
 800e532:	9804      	ldr	r0, [sp, #16]
 800e534:	f002 fe26 	bl	8011184 <_Bfree>
 800e538:	9906      	ldr	r1, [sp, #24]
 800e53a:	9804      	ldr	r0, [sp, #16]
 800e53c:	f002 fe22 	bl	8011184 <_Bfree>
 800e540:	9905      	ldr	r1, [sp, #20]
 800e542:	9804      	ldr	r0, [sp, #16]
 800e544:	f002 fe1e 	bl	8011184 <_Bfree>
 800e548:	e60b      	b.n	800e162 <_strtod_l+0x69a>
 800e54a:	2e01      	cmp	r6, #1
 800e54c:	d103      	bne.n	800e556 <_strtod_l+0xa8e>
 800e54e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e550:	2b00      	cmp	r3, #0
 800e552:	d100      	bne.n	800e556 <_strtod_l+0xa8e>
 800e554:	e58e      	b.n	800e074 <_strtod_l+0x5ac>
 800e556:	2300      	movs	r3, #0
 800e558:	4c59      	ldr	r4, [pc, #356]	; (800e6c0 <_strtod_l+0xbf8>)
 800e55a:	930a      	str	r3, [sp, #40]	; 0x28
 800e55c:	940b      	str	r4, [sp, #44]	; 0x2c
 800e55e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800e560:	e01c      	b.n	800e59c <_strtod_l+0xad4>
 800e562:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800e564:	4d50      	ldr	r5, [pc, #320]	; (800e6a8 <_strtod_l+0xbe0>)
 800e566:	e7ab      	b.n	800e4c0 <_strtod_l+0x9f8>
 800e568:	2200      	movs	r2, #0
 800e56a:	0020      	movs	r0, r4
 800e56c:	0029      	movs	r1, r5
 800e56e:	4b4e      	ldr	r3, [pc, #312]	; (800e6a8 <_strtod_l+0xbe0>)
 800e570:	f7f3 fc74 	bl	8001e5c <__aeabi_dmul>
 800e574:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e576:	0004      	movs	r4, r0
 800e578:	000b      	movs	r3, r1
 800e57a:	000d      	movs	r5, r1
 800e57c:	2a00      	cmp	r2, #0
 800e57e:	d104      	bne.n	800e58a <_strtod_l+0xac2>
 800e580:	2280      	movs	r2, #128	; 0x80
 800e582:	0612      	lsls	r2, r2, #24
 800e584:	900a      	str	r0, [sp, #40]	; 0x28
 800e586:	188b      	adds	r3, r1, r2
 800e588:	e79e      	b.n	800e4c8 <_strtod_l+0xa00>
 800e58a:	0002      	movs	r2, r0
 800e58c:	920a      	str	r2, [sp, #40]	; 0x28
 800e58e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e590:	e79b      	b.n	800e4ca <_strtod_l+0xa02>
 800e592:	2300      	movs	r3, #0
 800e594:	4c43      	ldr	r4, [pc, #268]	; (800e6a4 <_strtod_l+0xbdc>)
 800e596:	930a      	str	r3, [sp, #40]	; 0x28
 800e598:	940b      	str	r4, [sp, #44]	; 0x2c
 800e59a:	2400      	movs	r4, #0
 800e59c:	4d41      	ldr	r5, [pc, #260]	; (800e6a4 <_strtod_l+0xbdc>)
 800e59e:	e794      	b.n	800e4ca <_strtod_l+0xa02>
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	4c47      	ldr	r4, [pc, #284]	; (800e6c0 <_strtod_l+0xbf8>)
 800e5a4:	e7f7      	b.n	800e596 <_strtod_l+0xace>
 800e5a6:	23d4      	movs	r3, #212	; 0xd4
 800e5a8:	049b      	lsls	r3, r3, #18
 800e5aa:	18cf      	adds	r7, r1, r3
 800e5ac:	9b07      	ldr	r3, [sp, #28]
 800e5ae:	970e      	str	r7, [sp, #56]	; 0x38
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d1b9      	bne.n	800e528 <_strtod_l+0xa60>
 800e5b4:	4b3d      	ldr	r3, [pc, #244]	; (800e6ac <_strtod_l+0xbe4>)
 800e5b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e5b8:	403b      	ands	r3, r7
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	d1b4      	bne.n	800e528 <_strtod_l+0xa60>
 800e5be:	0020      	movs	r0, r4
 800e5c0:	0029      	movs	r1, r5
 800e5c2:	f7f2 f821 	bl	8000608 <__aeabi_d2lz>
 800e5c6:	f7f2 f85b 	bl	8000680 <__aeabi_l2d>
 800e5ca:	0002      	movs	r2, r0
 800e5cc:	000b      	movs	r3, r1
 800e5ce:	0020      	movs	r0, r4
 800e5d0:	0029      	movs	r1, r5
 800e5d2:	f7f3 ff05 	bl	80023e0 <__aeabi_dsub>
 800e5d6:	033b      	lsls	r3, r7, #12
 800e5d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e5da:	0b1b      	lsrs	r3, r3, #12
 800e5dc:	4333      	orrs	r3, r6
 800e5de:	4313      	orrs	r3, r2
 800e5e0:	0004      	movs	r4, r0
 800e5e2:	000d      	movs	r5, r1
 800e5e4:	4a37      	ldr	r2, [pc, #220]	; (800e6c4 <_strtod_l+0xbfc>)
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d054      	beq.n	800e694 <_strtod_l+0xbcc>
 800e5ea:	4b37      	ldr	r3, [pc, #220]	; (800e6c8 <_strtod_l+0xc00>)
 800e5ec:	f7f1 ff3e 	bl	800046c <__aeabi_dcmplt>
 800e5f0:	2800      	cmp	r0, #0
 800e5f2:	d000      	beq.n	800e5f6 <_strtod_l+0xb2e>
 800e5f4:	e4d4      	b.n	800dfa0 <_strtod_l+0x4d8>
 800e5f6:	0020      	movs	r0, r4
 800e5f8:	0029      	movs	r1, r5
 800e5fa:	4a34      	ldr	r2, [pc, #208]	; (800e6cc <_strtod_l+0xc04>)
 800e5fc:	4b2a      	ldr	r3, [pc, #168]	; (800e6a8 <_strtod_l+0xbe0>)
 800e5fe:	f7f1 ff49 	bl	8000494 <__aeabi_dcmpgt>
 800e602:	2800      	cmp	r0, #0
 800e604:	d090      	beq.n	800e528 <_strtod_l+0xa60>
 800e606:	e4cb      	b.n	800dfa0 <_strtod_l+0x4d8>
 800e608:	9b07      	ldr	r3, [sp, #28]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d02b      	beq.n	800e666 <_strtod_l+0xb9e>
 800e60e:	23d4      	movs	r3, #212	; 0xd4
 800e610:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e612:	04db      	lsls	r3, r3, #19
 800e614:	429a      	cmp	r2, r3
 800e616:	d826      	bhi.n	800e666 <_strtod_l+0xb9e>
 800e618:	0020      	movs	r0, r4
 800e61a:	0029      	movs	r1, r5
 800e61c:	4a2c      	ldr	r2, [pc, #176]	; (800e6d0 <_strtod_l+0xc08>)
 800e61e:	4b2d      	ldr	r3, [pc, #180]	; (800e6d4 <_strtod_l+0xc0c>)
 800e620:	f7f1 ff2e 	bl	8000480 <__aeabi_dcmple>
 800e624:	2800      	cmp	r0, #0
 800e626:	d017      	beq.n	800e658 <_strtod_l+0xb90>
 800e628:	0020      	movs	r0, r4
 800e62a:	0029      	movs	r1, r5
 800e62c:	f7f1 ffce 	bl	80005cc <__aeabi_d2uiz>
 800e630:	2800      	cmp	r0, #0
 800e632:	d100      	bne.n	800e636 <_strtod_l+0xb6e>
 800e634:	3001      	adds	r0, #1
 800e636:	f7f4 fad9 	bl	8002bec <__aeabi_ui2d>
 800e63a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e63c:	0004      	movs	r4, r0
 800e63e:	000b      	movs	r3, r1
 800e640:	000d      	movs	r5, r1
 800e642:	2a00      	cmp	r2, #0
 800e644:	d122      	bne.n	800e68c <_strtod_l+0xbc4>
 800e646:	2280      	movs	r2, #128	; 0x80
 800e648:	0612      	lsls	r2, r2, #24
 800e64a:	188b      	adds	r3, r1, r2
 800e64c:	9016      	str	r0, [sp, #88]	; 0x58
 800e64e:	9317      	str	r3, [sp, #92]	; 0x5c
 800e650:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e652:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e654:	9212      	str	r2, [sp, #72]	; 0x48
 800e656:	9313      	str	r3, [sp, #76]	; 0x4c
 800e658:	22d6      	movs	r2, #214	; 0xd6
 800e65a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e65c:	04d2      	lsls	r2, r2, #19
 800e65e:	189b      	adds	r3, r3, r2
 800e660:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e662:	1a9b      	subs	r3, r3, r2
 800e664:	9313      	str	r3, [sp, #76]	; 0x4c
 800e666:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e668:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e66a:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800e66c:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800e66e:	f003 f8cb 	bl	8011808 <__ulp>
 800e672:	0002      	movs	r2, r0
 800e674:	000b      	movs	r3, r1
 800e676:	0030      	movs	r0, r6
 800e678:	0039      	movs	r1, r7
 800e67a:	f7f3 fbef 	bl	8001e5c <__aeabi_dmul>
 800e67e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e680:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e682:	f7f2 fc91 	bl	8000fa8 <__aeabi_dadd>
 800e686:	0006      	movs	r6, r0
 800e688:	000f      	movs	r7, r1
 800e68a:	e78f      	b.n	800e5ac <_strtod_l+0xae4>
 800e68c:	0002      	movs	r2, r0
 800e68e:	9216      	str	r2, [sp, #88]	; 0x58
 800e690:	9317      	str	r3, [sp, #92]	; 0x5c
 800e692:	e7dd      	b.n	800e650 <_strtod_l+0xb88>
 800e694:	4b10      	ldr	r3, [pc, #64]	; (800e6d8 <_strtod_l+0xc10>)
 800e696:	f7f1 fee9 	bl	800046c <__aeabi_dcmplt>
 800e69a:	e7b2      	b.n	800e602 <_strtod_l+0xb3a>
 800e69c:	fff00000 	.word	0xfff00000
 800e6a0:	000fffff 	.word	0x000fffff
 800e6a4:	3ff00000 	.word	0x3ff00000
 800e6a8:	3fe00000 	.word	0x3fe00000
 800e6ac:	7ff00000 	.word	0x7ff00000
 800e6b0:	7fe00000 	.word	0x7fe00000
 800e6b4:	fcb00000 	.word	0xfcb00000
 800e6b8:	7c9fffff 	.word	0x7c9fffff
 800e6bc:	7fefffff 	.word	0x7fefffff
 800e6c0:	bff00000 	.word	0xbff00000
 800e6c4:	94a03595 	.word	0x94a03595
 800e6c8:	3fdfffff 	.word	0x3fdfffff
 800e6cc:	35afe535 	.word	0x35afe535
 800e6d0:	ffc00000 	.word	0xffc00000
 800e6d4:	41dfffff 	.word	0x41dfffff
 800e6d8:	3fcfffff 	.word	0x3fcfffff

0800e6dc <_strtod_r>:
 800e6dc:	b510      	push	{r4, lr}
 800e6de:	4b02      	ldr	r3, [pc, #8]	; (800e6e8 <_strtod_r+0xc>)
 800e6e0:	f7ff f9f2 	bl	800dac8 <_strtod_l>
 800e6e4:	bd10      	pop	{r4, pc}
 800e6e6:	46c0      	nop			; (mov r8, r8)
 800e6e8:	20000064 	.word	0x20000064

0800e6ec <strtod>:
 800e6ec:	b510      	push	{r4, lr}
 800e6ee:	4c04      	ldr	r4, [pc, #16]	; (800e700 <strtod+0x14>)
 800e6f0:	000a      	movs	r2, r1
 800e6f2:	0001      	movs	r1, r0
 800e6f4:	4b03      	ldr	r3, [pc, #12]	; (800e704 <strtod+0x18>)
 800e6f6:	6820      	ldr	r0, [r4, #0]
 800e6f8:	f7ff f9e6 	bl	800dac8 <_strtod_l>
 800e6fc:	bd10      	pop	{r4, pc}
 800e6fe:	46c0      	nop			; (mov r8, r8)
 800e700:	2000021c 	.word	0x2000021c
 800e704:	20000064 	.word	0x20000064

0800e708 <_strtol_l.constprop.0>:
 800e708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e70a:	b087      	sub	sp, #28
 800e70c:	001e      	movs	r6, r3
 800e70e:	9005      	str	r0, [sp, #20]
 800e710:	9101      	str	r1, [sp, #4]
 800e712:	9202      	str	r2, [sp, #8]
 800e714:	2b01      	cmp	r3, #1
 800e716:	d048      	beq.n	800e7aa <_strtol_l.constprop.0+0xa2>
 800e718:	000b      	movs	r3, r1
 800e71a:	2e24      	cmp	r6, #36	; 0x24
 800e71c:	d845      	bhi.n	800e7aa <_strtol_l.constprop.0+0xa2>
 800e71e:	4a3b      	ldr	r2, [pc, #236]	; (800e80c <_strtol_l.constprop.0+0x104>)
 800e720:	2108      	movs	r1, #8
 800e722:	4694      	mov	ip, r2
 800e724:	001a      	movs	r2, r3
 800e726:	4660      	mov	r0, ip
 800e728:	7814      	ldrb	r4, [r2, #0]
 800e72a:	3301      	adds	r3, #1
 800e72c:	5d00      	ldrb	r0, [r0, r4]
 800e72e:	001d      	movs	r5, r3
 800e730:	0007      	movs	r7, r0
 800e732:	400f      	ands	r7, r1
 800e734:	4208      	tst	r0, r1
 800e736:	d1f5      	bne.n	800e724 <_strtol_l.constprop.0+0x1c>
 800e738:	2c2d      	cmp	r4, #45	; 0x2d
 800e73a:	d13d      	bne.n	800e7b8 <_strtol_l.constprop.0+0xb0>
 800e73c:	2701      	movs	r7, #1
 800e73e:	781c      	ldrb	r4, [r3, #0]
 800e740:	1c95      	adds	r5, r2, #2
 800e742:	2e00      	cmp	r6, #0
 800e744:	d05e      	beq.n	800e804 <_strtol_l.constprop.0+0xfc>
 800e746:	2e10      	cmp	r6, #16
 800e748:	d109      	bne.n	800e75e <_strtol_l.constprop.0+0x56>
 800e74a:	2c30      	cmp	r4, #48	; 0x30
 800e74c:	d107      	bne.n	800e75e <_strtol_l.constprop.0+0x56>
 800e74e:	2220      	movs	r2, #32
 800e750:	782b      	ldrb	r3, [r5, #0]
 800e752:	4393      	bics	r3, r2
 800e754:	2b58      	cmp	r3, #88	; 0x58
 800e756:	d150      	bne.n	800e7fa <_strtol_l.constprop.0+0xf2>
 800e758:	2610      	movs	r6, #16
 800e75a:	786c      	ldrb	r4, [r5, #1]
 800e75c:	3502      	adds	r5, #2
 800e75e:	4b2c      	ldr	r3, [pc, #176]	; (800e810 <_strtol_l.constprop.0+0x108>)
 800e760:	0031      	movs	r1, r6
 800e762:	18fb      	adds	r3, r7, r3
 800e764:	0018      	movs	r0, r3
 800e766:	9303      	str	r3, [sp, #12]
 800e768:	f7f1 fd7a 	bl	8000260 <__aeabi_uidivmod>
 800e76c:	2200      	movs	r2, #0
 800e76e:	9104      	str	r1, [sp, #16]
 800e770:	2101      	movs	r1, #1
 800e772:	4684      	mov	ip, r0
 800e774:	0010      	movs	r0, r2
 800e776:	4249      	negs	r1, r1
 800e778:	0023      	movs	r3, r4
 800e77a:	3b30      	subs	r3, #48	; 0x30
 800e77c:	2b09      	cmp	r3, #9
 800e77e:	d903      	bls.n	800e788 <_strtol_l.constprop.0+0x80>
 800e780:	3b11      	subs	r3, #17
 800e782:	2b19      	cmp	r3, #25
 800e784:	d81d      	bhi.n	800e7c2 <_strtol_l.constprop.0+0xba>
 800e786:	330a      	adds	r3, #10
 800e788:	429e      	cmp	r6, r3
 800e78a:	dd1e      	ble.n	800e7ca <_strtol_l.constprop.0+0xc2>
 800e78c:	1c54      	adds	r4, r2, #1
 800e78e:	d009      	beq.n	800e7a4 <_strtol_l.constprop.0+0x9c>
 800e790:	000a      	movs	r2, r1
 800e792:	4584      	cmp	ip, r0
 800e794:	d306      	bcc.n	800e7a4 <_strtol_l.constprop.0+0x9c>
 800e796:	d102      	bne.n	800e79e <_strtol_l.constprop.0+0x96>
 800e798:	9c04      	ldr	r4, [sp, #16]
 800e79a:	429c      	cmp	r4, r3
 800e79c:	db02      	blt.n	800e7a4 <_strtol_l.constprop.0+0x9c>
 800e79e:	2201      	movs	r2, #1
 800e7a0:	4370      	muls	r0, r6
 800e7a2:	1818      	adds	r0, r3, r0
 800e7a4:	782c      	ldrb	r4, [r5, #0]
 800e7a6:	3501      	adds	r5, #1
 800e7a8:	e7e6      	b.n	800e778 <_strtol_l.constprop.0+0x70>
 800e7aa:	f001 f921 	bl	800f9f0 <__errno>
 800e7ae:	2316      	movs	r3, #22
 800e7b0:	6003      	str	r3, [r0, #0]
 800e7b2:	2000      	movs	r0, #0
 800e7b4:	b007      	add	sp, #28
 800e7b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7b8:	2c2b      	cmp	r4, #43	; 0x2b
 800e7ba:	d1c2      	bne.n	800e742 <_strtol_l.constprop.0+0x3a>
 800e7bc:	781c      	ldrb	r4, [r3, #0]
 800e7be:	1c95      	adds	r5, r2, #2
 800e7c0:	e7bf      	b.n	800e742 <_strtol_l.constprop.0+0x3a>
 800e7c2:	0023      	movs	r3, r4
 800e7c4:	3b61      	subs	r3, #97	; 0x61
 800e7c6:	2b19      	cmp	r3, #25
 800e7c8:	d9dd      	bls.n	800e786 <_strtol_l.constprop.0+0x7e>
 800e7ca:	1c53      	adds	r3, r2, #1
 800e7cc:	d109      	bne.n	800e7e2 <_strtol_l.constprop.0+0xda>
 800e7ce:	2322      	movs	r3, #34	; 0x22
 800e7d0:	9a05      	ldr	r2, [sp, #20]
 800e7d2:	9803      	ldr	r0, [sp, #12]
 800e7d4:	6013      	str	r3, [r2, #0]
 800e7d6:	9b02      	ldr	r3, [sp, #8]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d0eb      	beq.n	800e7b4 <_strtol_l.constprop.0+0xac>
 800e7dc:	1e6b      	subs	r3, r5, #1
 800e7de:	9301      	str	r3, [sp, #4]
 800e7e0:	e007      	b.n	800e7f2 <_strtol_l.constprop.0+0xea>
 800e7e2:	2f00      	cmp	r7, #0
 800e7e4:	d000      	beq.n	800e7e8 <_strtol_l.constprop.0+0xe0>
 800e7e6:	4240      	negs	r0, r0
 800e7e8:	9b02      	ldr	r3, [sp, #8]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d0e2      	beq.n	800e7b4 <_strtol_l.constprop.0+0xac>
 800e7ee:	2a00      	cmp	r2, #0
 800e7f0:	d1f4      	bne.n	800e7dc <_strtol_l.constprop.0+0xd4>
 800e7f2:	9b02      	ldr	r3, [sp, #8]
 800e7f4:	9a01      	ldr	r2, [sp, #4]
 800e7f6:	601a      	str	r2, [r3, #0]
 800e7f8:	e7dc      	b.n	800e7b4 <_strtol_l.constprop.0+0xac>
 800e7fa:	2430      	movs	r4, #48	; 0x30
 800e7fc:	2e00      	cmp	r6, #0
 800e7fe:	d1ae      	bne.n	800e75e <_strtol_l.constprop.0+0x56>
 800e800:	3608      	adds	r6, #8
 800e802:	e7ac      	b.n	800e75e <_strtol_l.constprop.0+0x56>
 800e804:	2c30      	cmp	r4, #48	; 0x30
 800e806:	d0a2      	beq.n	800e74e <_strtol_l.constprop.0+0x46>
 800e808:	260a      	movs	r6, #10
 800e80a:	e7a8      	b.n	800e75e <_strtol_l.constprop.0+0x56>
 800e80c:	08013701 	.word	0x08013701
 800e810:	7fffffff 	.word	0x7fffffff

0800e814 <_strtol_r>:
 800e814:	b510      	push	{r4, lr}
 800e816:	f7ff ff77 	bl	800e708 <_strtol_l.constprop.0>
 800e81a:	bd10      	pop	{r4, pc}

0800e81c <strtol>:
 800e81c:	b510      	push	{r4, lr}
 800e81e:	4c04      	ldr	r4, [pc, #16]	; (800e830 <strtol+0x14>)
 800e820:	0013      	movs	r3, r2
 800e822:	000a      	movs	r2, r1
 800e824:	0001      	movs	r1, r0
 800e826:	6820      	ldr	r0, [r4, #0]
 800e828:	f7ff ff6e 	bl	800e708 <_strtol_l.constprop.0>
 800e82c:	bd10      	pop	{r4, pc}
 800e82e:	46c0      	nop			; (mov r8, r8)
 800e830:	2000021c 	.word	0x2000021c

0800e834 <__cvt>:
 800e834:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e836:	001e      	movs	r6, r3
 800e838:	2300      	movs	r3, #0
 800e83a:	0014      	movs	r4, r2
 800e83c:	b08b      	sub	sp, #44	; 0x2c
 800e83e:	429e      	cmp	r6, r3
 800e840:	da04      	bge.n	800e84c <__cvt+0x18>
 800e842:	2180      	movs	r1, #128	; 0x80
 800e844:	0609      	lsls	r1, r1, #24
 800e846:	1873      	adds	r3, r6, r1
 800e848:	001e      	movs	r6, r3
 800e84a:	232d      	movs	r3, #45	; 0x2d
 800e84c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e84e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800e850:	7013      	strb	r3, [r2, #0]
 800e852:	2320      	movs	r3, #32
 800e854:	2203      	movs	r2, #3
 800e856:	439f      	bics	r7, r3
 800e858:	2f46      	cmp	r7, #70	; 0x46
 800e85a:	d007      	beq.n	800e86c <__cvt+0x38>
 800e85c:	003b      	movs	r3, r7
 800e85e:	3b45      	subs	r3, #69	; 0x45
 800e860:	4259      	negs	r1, r3
 800e862:	414b      	adcs	r3, r1
 800e864:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e866:	3a01      	subs	r2, #1
 800e868:	18cb      	adds	r3, r1, r3
 800e86a:	9310      	str	r3, [sp, #64]	; 0x40
 800e86c:	ab09      	add	r3, sp, #36	; 0x24
 800e86e:	9304      	str	r3, [sp, #16]
 800e870:	ab08      	add	r3, sp, #32
 800e872:	9303      	str	r3, [sp, #12]
 800e874:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e876:	9200      	str	r2, [sp, #0]
 800e878:	9302      	str	r3, [sp, #8]
 800e87a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e87c:	0022      	movs	r2, r4
 800e87e:	9301      	str	r3, [sp, #4]
 800e880:	0033      	movs	r3, r6
 800e882:	f001 f9b7 	bl	800fbf4 <_dtoa_r>
 800e886:	0005      	movs	r5, r0
 800e888:	2f47      	cmp	r7, #71	; 0x47
 800e88a:	d102      	bne.n	800e892 <__cvt+0x5e>
 800e88c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e88e:	07db      	lsls	r3, r3, #31
 800e890:	d528      	bpl.n	800e8e4 <__cvt+0xb0>
 800e892:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e894:	18eb      	adds	r3, r5, r3
 800e896:	9307      	str	r3, [sp, #28]
 800e898:	2f46      	cmp	r7, #70	; 0x46
 800e89a:	d114      	bne.n	800e8c6 <__cvt+0x92>
 800e89c:	782b      	ldrb	r3, [r5, #0]
 800e89e:	2b30      	cmp	r3, #48	; 0x30
 800e8a0:	d10c      	bne.n	800e8bc <__cvt+0x88>
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	0020      	movs	r0, r4
 800e8a8:	0031      	movs	r1, r6
 800e8aa:	f7f1 fdd9 	bl	8000460 <__aeabi_dcmpeq>
 800e8ae:	2800      	cmp	r0, #0
 800e8b0:	d104      	bne.n	800e8bc <__cvt+0x88>
 800e8b2:	2301      	movs	r3, #1
 800e8b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e8b6:	1a9b      	subs	r3, r3, r2
 800e8b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e8ba:	6013      	str	r3, [r2, #0]
 800e8bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e8be:	9a07      	ldr	r2, [sp, #28]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	18d3      	adds	r3, r2, r3
 800e8c4:	9307      	str	r3, [sp, #28]
 800e8c6:	2200      	movs	r2, #0
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	0020      	movs	r0, r4
 800e8cc:	0031      	movs	r1, r6
 800e8ce:	f7f1 fdc7 	bl	8000460 <__aeabi_dcmpeq>
 800e8d2:	2800      	cmp	r0, #0
 800e8d4:	d001      	beq.n	800e8da <__cvt+0xa6>
 800e8d6:	9b07      	ldr	r3, [sp, #28]
 800e8d8:	9309      	str	r3, [sp, #36]	; 0x24
 800e8da:	2230      	movs	r2, #48	; 0x30
 800e8dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8de:	9907      	ldr	r1, [sp, #28]
 800e8e0:	428b      	cmp	r3, r1
 800e8e2:	d306      	bcc.n	800e8f2 <__cvt+0xbe>
 800e8e4:	0028      	movs	r0, r5
 800e8e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e8ea:	1b5b      	subs	r3, r3, r5
 800e8ec:	6013      	str	r3, [r2, #0]
 800e8ee:	b00b      	add	sp, #44	; 0x2c
 800e8f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e8f2:	1c59      	adds	r1, r3, #1
 800e8f4:	9109      	str	r1, [sp, #36]	; 0x24
 800e8f6:	701a      	strb	r2, [r3, #0]
 800e8f8:	e7f0      	b.n	800e8dc <__cvt+0xa8>

0800e8fa <__exponent>:
 800e8fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e8fc:	1c83      	adds	r3, r0, #2
 800e8fe:	b087      	sub	sp, #28
 800e900:	9303      	str	r3, [sp, #12]
 800e902:	0005      	movs	r5, r0
 800e904:	000c      	movs	r4, r1
 800e906:	232b      	movs	r3, #43	; 0x2b
 800e908:	7002      	strb	r2, [r0, #0]
 800e90a:	2900      	cmp	r1, #0
 800e90c:	da01      	bge.n	800e912 <__exponent+0x18>
 800e90e:	424c      	negs	r4, r1
 800e910:	3302      	adds	r3, #2
 800e912:	706b      	strb	r3, [r5, #1]
 800e914:	2c09      	cmp	r4, #9
 800e916:	dd2f      	ble.n	800e978 <__exponent+0x7e>
 800e918:	270a      	movs	r7, #10
 800e91a:	ab04      	add	r3, sp, #16
 800e91c:	1dde      	adds	r6, r3, #7
 800e91e:	0020      	movs	r0, r4
 800e920:	0039      	movs	r1, r7
 800e922:	9601      	str	r6, [sp, #4]
 800e924:	f7f1 fd86 	bl	8000434 <__aeabi_idivmod>
 800e928:	3e01      	subs	r6, #1
 800e92a:	3130      	adds	r1, #48	; 0x30
 800e92c:	0020      	movs	r0, r4
 800e92e:	7031      	strb	r1, [r6, #0]
 800e930:	0039      	movs	r1, r7
 800e932:	9402      	str	r4, [sp, #8]
 800e934:	f7f1 fc98 	bl	8000268 <__divsi3>
 800e938:	9b02      	ldr	r3, [sp, #8]
 800e93a:	0004      	movs	r4, r0
 800e93c:	2b63      	cmp	r3, #99	; 0x63
 800e93e:	dcee      	bgt.n	800e91e <__exponent+0x24>
 800e940:	9b01      	ldr	r3, [sp, #4]
 800e942:	3430      	adds	r4, #48	; 0x30
 800e944:	1e9a      	subs	r2, r3, #2
 800e946:	0013      	movs	r3, r2
 800e948:	9903      	ldr	r1, [sp, #12]
 800e94a:	7014      	strb	r4, [r2, #0]
 800e94c:	a804      	add	r0, sp, #16
 800e94e:	3007      	adds	r0, #7
 800e950:	4298      	cmp	r0, r3
 800e952:	d80c      	bhi.n	800e96e <__exponent+0x74>
 800e954:	2300      	movs	r3, #0
 800e956:	4282      	cmp	r2, r0
 800e958:	d804      	bhi.n	800e964 <__exponent+0x6a>
 800e95a:	aa04      	add	r2, sp, #16
 800e95c:	3309      	adds	r3, #9
 800e95e:	189b      	adds	r3, r3, r2
 800e960:	9a01      	ldr	r2, [sp, #4]
 800e962:	1a9b      	subs	r3, r3, r2
 800e964:	9a03      	ldr	r2, [sp, #12]
 800e966:	18d3      	adds	r3, r2, r3
 800e968:	1b58      	subs	r0, r3, r5
 800e96a:	b007      	add	sp, #28
 800e96c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e96e:	7818      	ldrb	r0, [r3, #0]
 800e970:	3301      	adds	r3, #1
 800e972:	7008      	strb	r0, [r1, #0]
 800e974:	3101      	adds	r1, #1
 800e976:	e7e9      	b.n	800e94c <__exponent+0x52>
 800e978:	2330      	movs	r3, #48	; 0x30
 800e97a:	3430      	adds	r4, #48	; 0x30
 800e97c:	70ab      	strb	r3, [r5, #2]
 800e97e:	70ec      	strb	r4, [r5, #3]
 800e980:	1d2b      	adds	r3, r5, #4
 800e982:	e7f1      	b.n	800e968 <__exponent+0x6e>

0800e984 <_printf_float>:
 800e984:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e986:	b095      	sub	sp, #84	; 0x54
 800e988:	000c      	movs	r4, r1
 800e98a:	9208      	str	r2, [sp, #32]
 800e98c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800e98e:	9309      	str	r3, [sp, #36]	; 0x24
 800e990:	0007      	movs	r7, r0
 800e992:	f000 ffdb 	bl	800f94c <_localeconv_r>
 800e996:	6803      	ldr	r3, [r0, #0]
 800e998:	0018      	movs	r0, r3
 800e99a:	930c      	str	r3, [sp, #48]	; 0x30
 800e99c:	f7f1 fbbe 	bl	800011c <strlen>
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	9312      	str	r3, [sp, #72]	; 0x48
 800e9a4:	7e23      	ldrb	r3, [r4, #24]
 800e9a6:	2207      	movs	r2, #7
 800e9a8:	930a      	str	r3, [sp, #40]	; 0x28
 800e9aa:	6823      	ldr	r3, [r4, #0]
 800e9ac:	900d      	str	r0, [sp, #52]	; 0x34
 800e9ae:	930b      	str	r3, [sp, #44]	; 0x2c
 800e9b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e9b2:	682b      	ldr	r3, [r5, #0]
 800e9b4:	05c9      	lsls	r1, r1, #23
 800e9b6:	d547      	bpl.n	800ea48 <_printf_float+0xc4>
 800e9b8:	189b      	adds	r3, r3, r2
 800e9ba:	4393      	bics	r3, r2
 800e9bc:	001a      	movs	r2, r3
 800e9be:	3208      	adds	r2, #8
 800e9c0:	602a      	str	r2, [r5, #0]
 800e9c2:	681e      	ldr	r6, [r3, #0]
 800e9c4:	685d      	ldr	r5, [r3, #4]
 800e9c6:	0032      	movs	r2, r6
 800e9c8:	002b      	movs	r3, r5
 800e9ca:	64a2      	str	r2, [r4, #72]	; 0x48
 800e9cc:	64e3      	str	r3, [r4, #76]	; 0x4c
 800e9ce:	2201      	movs	r2, #1
 800e9d0:	006b      	lsls	r3, r5, #1
 800e9d2:	085b      	lsrs	r3, r3, #1
 800e9d4:	930e      	str	r3, [sp, #56]	; 0x38
 800e9d6:	0030      	movs	r0, r6
 800e9d8:	4bab      	ldr	r3, [pc, #684]	; (800ec88 <_printf_float+0x304>)
 800e9da:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e9dc:	4252      	negs	r2, r2
 800e9de:	f7f4 f881 	bl	8002ae4 <__aeabi_dcmpun>
 800e9e2:	2800      	cmp	r0, #0
 800e9e4:	d132      	bne.n	800ea4c <_printf_float+0xc8>
 800e9e6:	2201      	movs	r2, #1
 800e9e8:	0030      	movs	r0, r6
 800e9ea:	4ba7      	ldr	r3, [pc, #668]	; (800ec88 <_printf_float+0x304>)
 800e9ec:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e9ee:	4252      	negs	r2, r2
 800e9f0:	f7f1 fd46 	bl	8000480 <__aeabi_dcmple>
 800e9f4:	2800      	cmp	r0, #0
 800e9f6:	d129      	bne.n	800ea4c <_printf_float+0xc8>
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	0030      	movs	r0, r6
 800e9fe:	0029      	movs	r1, r5
 800ea00:	f7f1 fd34 	bl	800046c <__aeabi_dcmplt>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	d003      	beq.n	800ea10 <_printf_float+0x8c>
 800ea08:	0023      	movs	r3, r4
 800ea0a:	222d      	movs	r2, #45	; 0x2d
 800ea0c:	3343      	adds	r3, #67	; 0x43
 800ea0e:	701a      	strb	r2, [r3, #0]
 800ea10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea12:	4d9e      	ldr	r5, [pc, #632]	; (800ec8c <_printf_float+0x308>)
 800ea14:	2b47      	cmp	r3, #71	; 0x47
 800ea16:	d900      	bls.n	800ea1a <_printf_float+0x96>
 800ea18:	4d9d      	ldr	r5, [pc, #628]	; (800ec90 <_printf_float+0x30c>)
 800ea1a:	2303      	movs	r3, #3
 800ea1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ea1e:	6123      	str	r3, [r4, #16]
 800ea20:	3301      	adds	r3, #1
 800ea22:	439a      	bics	r2, r3
 800ea24:	2300      	movs	r3, #0
 800ea26:	6022      	str	r2, [r4, #0]
 800ea28:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea2c:	0021      	movs	r1, r4
 800ea2e:	9300      	str	r3, [sp, #0]
 800ea30:	0038      	movs	r0, r7
 800ea32:	9b08      	ldr	r3, [sp, #32]
 800ea34:	aa13      	add	r2, sp, #76	; 0x4c
 800ea36:	f000 f9fb 	bl	800ee30 <_printf_common>
 800ea3a:	3001      	adds	r0, #1
 800ea3c:	d000      	beq.n	800ea40 <_printf_float+0xbc>
 800ea3e:	e0a3      	b.n	800eb88 <_printf_float+0x204>
 800ea40:	2001      	movs	r0, #1
 800ea42:	4240      	negs	r0, r0
 800ea44:	b015      	add	sp, #84	; 0x54
 800ea46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea48:	3307      	adds	r3, #7
 800ea4a:	e7b6      	b.n	800e9ba <_printf_float+0x36>
 800ea4c:	0032      	movs	r2, r6
 800ea4e:	002b      	movs	r3, r5
 800ea50:	0030      	movs	r0, r6
 800ea52:	0029      	movs	r1, r5
 800ea54:	f7f4 f846 	bl	8002ae4 <__aeabi_dcmpun>
 800ea58:	2800      	cmp	r0, #0
 800ea5a:	d00b      	beq.n	800ea74 <_printf_float+0xf0>
 800ea5c:	2d00      	cmp	r5, #0
 800ea5e:	da03      	bge.n	800ea68 <_printf_float+0xe4>
 800ea60:	0023      	movs	r3, r4
 800ea62:	222d      	movs	r2, #45	; 0x2d
 800ea64:	3343      	adds	r3, #67	; 0x43
 800ea66:	701a      	strb	r2, [r3, #0]
 800ea68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea6a:	4d8a      	ldr	r5, [pc, #552]	; (800ec94 <_printf_float+0x310>)
 800ea6c:	2b47      	cmp	r3, #71	; 0x47
 800ea6e:	d9d4      	bls.n	800ea1a <_printf_float+0x96>
 800ea70:	4d89      	ldr	r5, [pc, #548]	; (800ec98 <_printf_float+0x314>)
 800ea72:	e7d2      	b.n	800ea1a <_printf_float+0x96>
 800ea74:	2220      	movs	r2, #32
 800ea76:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ea78:	6863      	ldr	r3, [r4, #4]
 800ea7a:	4391      	bics	r1, r2
 800ea7c:	910e      	str	r1, [sp, #56]	; 0x38
 800ea7e:	1c5a      	adds	r2, r3, #1
 800ea80:	d14a      	bne.n	800eb18 <_printf_float+0x194>
 800ea82:	3307      	adds	r3, #7
 800ea84:	6063      	str	r3, [r4, #4]
 800ea86:	2380      	movs	r3, #128	; 0x80
 800ea88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ea8a:	00db      	lsls	r3, r3, #3
 800ea8c:	4313      	orrs	r3, r2
 800ea8e:	2200      	movs	r2, #0
 800ea90:	9206      	str	r2, [sp, #24]
 800ea92:	aa12      	add	r2, sp, #72	; 0x48
 800ea94:	9205      	str	r2, [sp, #20]
 800ea96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea98:	6023      	str	r3, [r4, #0]
 800ea9a:	9204      	str	r2, [sp, #16]
 800ea9c:	aa11      	add	r2, sp, #68	; 0x44
 800ea9e:	9203      	str	r2, [sp, #12]
 800eaa0:	2223      	movs	r2, #35	; 0x23
 800eaa2:	a908      	add	r1, sp, #32
 800eaa4:	9301      	str	r3, [sp, #4]
 800eaa6:	6863      	ldr	r3, [r4, #4]
 800eaa8:	1852      	adds	r2, r2, r1
 800eaaa:	9202      	str	r2, [sp, #8]
 800eaac:	9300      	str	r3, [sp, #0]
 800eaae:	0032      	movs	r2, r6
 800eab0:	002b      	movs	r3, r5
 800eab2:	0038      	movs	r0, r7
 800eab4:	f7ff febe 	bl	800e834 <__cvt>
 800eab8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eaba:	0005      	movs	r5, r0
 800eabc:	2b47      	cmp	r3, #71	; 0x47
 800eabe:	d109      	bne.n	800ead4 <_printf_float+0x150>
 800eac0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800eac2:	1cda      	adds	r2, r3, #3
 800eac4:	db02      	blt.n	800eacc <_printf_float+0x148>
 800eac6:	6862      	ldr	r2, [r4, #4]
 800eac8:	4293      	cmp	r3, r2
 800eaca:	dd49      	ble.n	800eb60 <_printf_float+0x1dc>
 800eacc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eace:	3b02      	subs	r3, #2
 800ead0:	b2db      	uxtb	r3, r3
 800ead2:	930a      	str	r3, [sp, #40]	; 0x28
 800ead4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ead6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ead8:	2b65      	cmp	r3, #101	; 0x65
 800eada:	d824      	bhi.n	800eb26 <_printf_float+0x1a2>
 800eadc:	0020      	movs	r0, r4
 800eade:	001a      	movs	r2, r3
 800eae0:	3901      	subs	r1, #1
 800eae2:	3050      	adds	r0, #80	; 0x50
 800eae4:	9111      	str	r1, [sp, #68]	; 0x44
 800eae6:	f7ff ff08 	bl	800e8fa <__exponent>
 800eaea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eaec:	900b      	str	r0, [sp, #44]	; 0x2c
 800eaee:	1813      	adds	r3, r2, r0
 800eaf0:	6123      	str	r3, [r4, #16]
 800eaf2:	2a01      	cmp	r2, #1
 800eaf4:	dc02      	bgt.n	800eafc <_printf_float+0x178>
 800eaf6:	6822      	ldr	r2, [r4, #0]
 800eaf8:	07d2      	lsls	r2, r2, #31
 800eafa:	d501      	bpl.n	800eb00 <_printf_float+0x17c>
 800eafc:	3301      	adds	r3, #1
 800eafe:	6123      	str	r3, [r4, #16]
 800eb00:	2323      	movs	r3, #35	; 0x23
 800eb02:	aa08      	add	r2, sp, #32
 800eb04:	189b      	adds	r3, r3, r2
 800eb06:	781b      	ldrb	r3, [r3, #0]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d100      	bne.n	800eb0e <_printf_float+0x18a>
 800eb0c:	e78d      	b.n	800ea2a <_printf_float+0xa6>
 800eb0e:	0023      	movs	r3, r4
 800eb10:	222d      	movs	r2, #45	; 0x2d
 800eb12:	3343      	adds	r3, #67	; 0x43
 800eb14:	701a      	strb	r2, [r3, #0]
 800eb16:	e788      	b.n	800ea2a <_printf_float+0xa6>
 800eb18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eb1a:	2a47      	cmp	r2, #71	; 0x47
 800eb1c:	d1b3      	bne.n	800ea86 <_printf_float+0x102>
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d1b1      	bne.n	800ea86 <_printf_float+0x102>
 800eb22:	3301      	adds	r3, #1
 800eb24:	e7ae      	b.n	800ea84 <_printf_float+0x100>
 800eb26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb28:	2b66      	cmp	r3, #102	; 0x66
 800eb2a:	d11b      	bne.n	800eb64 <_printf_float+0x1e0>
 800eb2c:	6863      	ldr	r3, [r4, #4]
 800eb2e:	2900      	cmp	r1, #0
 800eb30:	dd09      	ble.n	800eb46 <_printf_float+0x1c2>
 800eb32:	6121      	str	r1, [r4, #16]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d102      	bne.n	800eb3e <_printf_float+0x1ba>
 800eb38:	6822      	ldr	r2, [r4, #0]
 800eb3a:	07d2      	lsls	r2, r2, #31
 800eb3c:	d50b      	bpl.n	800eb56 <_printf_float+0x1d2>
 800eb3e:	3301      	adds	r3, #1
 800eb40:	185b      	adds	r3, r3, r1
 800eb42:	6123      	str	r3, [r4, #16]
 800eb44:	e007      	b.n	800eb56 <_printf_float+0x1d2>
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d103      	bne.n	800eb52 <_printf_float+0x1ce>
 800eb4a:	2201      	movs	r2, #1
 800eb4c:	6821      	ldr	r1, [r4, #0]
 800eb4e:	4211      	tst	r1, r2
 800eb50:	d000      	beq.n	800eb54 <_printf_float+0x1d0>
 800eb52:	1c9a      	adds	r2, r3, #2
 800eb54:	6122      	str	r2, [r4, #16]
 800eb56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800eb58:	65a3      	str	r3, [r4, #88]	; 0x58
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	930b      	str	r3, [sp, #44]	; 0x2c
 800eb5e:	e7cf      	b.n	800eb00 <_printf_float+0x17c>
 800eb60:	2367      	movs	r3, #103	; 0x67
 800eb62:	930a      	str	r3, [sp, #40]	; 0x28
 800eb64:	9911      	ldr	r1, [sp, #68]	; 0x44
 800eb66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eb68:	4299      	cmp	r1, r3
 800eb6a:	db06      	blt.n	800eb7a <_printf_float+0x1f6>
 800eb6c:	6823      	ldr	r3, [r4, #0]
 800eb6e:	6121      	str	r1, [r4, #16]
 800eb70:	07db      	lsls	r3, r3, #31
 800eb72:	d5f0      	bpl.n	800eb56 <_printf_float+0x1d2>
 800eb74:	3101      	adds	r1, #1
 800eb76:	6121      	str	r1, [r4, #16]
 800eb78:	e7ed      	b.n	800eb56 <_printf_float+0x1d2>
 800eb7a:	2201      	movs	r2, #1
 800eb7c:	2900      	cmp	r1, #0
 800eb7e:	dc01      	bgt.n	800eb84 <_printf_float+0x200>
 800eb80:	1892      	adds	r2, r2, r2
 800eb82:	1a52      	subs	r2, r2, r1
 800eb84:	189b      	adds	r3, r3, r2
 800eb86:	e7dc      	b.n	800eb42 <_printf_float+0x1be>
 800eb88:	6822      	ldr	r2, [r4, #0]
 800eb8a:	0553      	lsls	r3, r2, #21
 800eb8c:	d408      	bmi.n	800eba0 <_printf_float+0x21c>
 800eb8e:	6923      	ldr	r3, [r4, #16]
 800eb90:	002a      	movs	r2, r5
 800eb92:	0038      	movs	r0, r7
 800eb94:	9908      	ldr	r1, [sp, #32]
 800eb96:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800eb98:	47a8      	blx	r5
 800eb9a:	3001      	adds	r0, #1
 800eb9c:	d12a      	bne.n	800ebf4 <_printf_float+0x270>
 800eb9e:	e74f      	b.n	800ea40 <_printf_float+0xbc>
 800eba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eba2:	2b65      	cmp	r3, #101	; 0x65
 800eba4:	d800      	bhi.n	800eba8 <_printf_float+0x224>
 800eba6:	e0ec      	b.n	800ed82 <_printf_float+0x3fe>
 800eba8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800ebaa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800ebac:	2200      	movs	r2, #0
 800ebae:	2300      	movs	r3, #0
 800ebb0:	f7f1 fc56 	bl	8000460 <__aeabi_dcmpeq>
 800ebb4:	2800      	cmp	r0, #0
 800ebb6:	d034      	beq.n	800ec22 <_printf_float+0x29e>
 800ebb8:	2301      	movs	r3, #1
 800ebba:	0038      	movs	r0, r7
 800ebbc:	4a37      	ldr	r2, [pc, #220]	; (800ec9c <_printf_float+0x318>)
 800ebbe:	9908      	ldr	r1, [sp, #32]
 800ebc0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ebc2:	47a8      	blx	r5
 800ebc4:	3001      	adds	r0, #1
 800ebc6:	d100      	bne.n	800ebca <_printf_float+0x246>
 800ebc8:	e73a      	b.n	800ea40 <_printf_float+0xbc>
 800ebca:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ebcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ebce:	429a      	cmp	r2, r3
 800ebd0:	db02      	blt.n	800ebd8 <_printf_float+0x254>
 800ebd2:	6823      	ldr	r3, [r4, #0]
 800ebd4:	07db      	lsls	r3, r3, #31
 800ebd6:	d50d      	bpl.n	800ebf4 <_printf_float+0x270>
 800ebd8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ebda:	0038      	movs	r0, r7
 800ebdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ebde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ebe0:	9908      	ldr	r1, [sp, #32]
 800ebe2:	47a8      	blx	r5
 800ebe4:	2500      	movs	r5, #0
 800ebe6:	3001      	adds	r0, #1
 800ebe8:	d100      	bne.n	800ebec <_printf_float+0x268>
 800ebea:	e729      	b.n	800ea40 <_printf_float+0xbc>
 800ebec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ebee:	3b01      	subs	r3, #1
 800ebf0:	42ab      	cmp	r3, r5
 800ebf2:	dc0a      	bgt.n	800ec0a <_printf_float+0x286>
 800ebf4:	6823      	ldr	r3, [r4, #0]
 800ebf6:	079b      	lsls	r3, r3, #30
 800ebf8:	d500      	bpl.n	800ebfc <_printf_float+0x278>
 800ebfa:	e116      	b.n	800ee2a <_printf_float+0x4a6>
 800ebfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ebfe:	68e0      	ldr	r0, [r4, #12]
 800ec00:	4298      	cmp	r0, r3
 800ec02:	db00      	blt.n	800ec06 <_printf_float+0x282>
 800ec04:	e71e      	b.n	800ea44 <_printf_float+0xc0>
 800ec06:	0018      	movs	r0, r3
 800ec08:	e71c      	b.n	800ea44 <_printf_float+0xc0>
 800ec0a:	0022      	movs	r2, r4
 800ec0c:	2301      	movs	r3, #1
 800ec0e:	0038      	movs	r0, r7
 800ec10:	9908      	ldr	r1, [sp, #32]
 800ec12:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ec14:	321a      	adds	r2, #26
 800ec16:	47b0      	blx	r6
 800ec18:	3001      	adds	r0, #1
 800ec1a:	d100      	bne.n	800ec1e <_printf_float+0x29a>
 800ec1c:	e710      	b.n	800ea40 <_printf_float+0xbc>
 800ec1e:	3501      	adds	r5, #1
 800ec20:	e7e4      	b.n	800ebec <_printf_float+0x268>
 800ec22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	dc3b      	bgt.n	800eca0 <_printf_float+0x31c>
 800ec28:	2301      	movs	r3, #1
 800ec2a:	0038      	movs	r0, r7
 800ec2c:	4a1b      	ldr	r2, [pc, #108]	; (800ec9c <_printf_float+0x318>)
 800ec2e:	9908      	ldr	r1, [sp, #32]
 800ec30:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ec32:	47b0      	blx	r6
 800ec34:	3001      	adds	r0, #1
 800ec36:	d100      	bne.n	800ec3a <_printf_float+0x2b6>
 800ec38:	e702      	b.n	800ea40 <_printf_float+0xbc>
 800ec3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ec3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ec3e:	4313      	orrs	r3, r2
 800ec40:	d102      	bne.n	800ec48 <_printf_float+0x2c4>
 800ec42:	6823      	ldr	r3, [r4, #0]
 800ec44:	07db      	lsls	r3, r3, #31
 800ec46:	d5d5      	bpl.n	800ebf4 <_printf_float+0x270>
 800ec48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec4a:	0038      	movs	r0, r7
 800ec4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ec4e:	9908      	ldr	r1, [sp, #32]
 800ec50:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ec52:	47b0      	blx	r6
 800ec54:	2300      	movs	r3, #0
 800ec56:	3001      	adds	r0, #1
 800ec58:	d100      	bne.n	800ec5c <_printf_float+0x2d8>
 800ec5a:	e6f1      	b.n	800ea40 <_printf_float+0xbc>
 800ec5c:	930a      	str	r3, [sp, #40]	; 0x28
 800ec5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ec60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ec62:	425b      	negs	r3, r3
 800ec64:	4293      	cmp	r3, r2
 800ec66:	dc01      	bgt.n	800ec6c <_printf_float+0x2e8>
 800ec68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ec6a:	e791      	b.n	800eb90 <_printf_float+0x20c>
 800ec6c:	0022      	movs	r2, r4
 800ec6e:	2301      	movs	r3, #1
 800ec70:	0038      	movs	r0, r7
 800ec72:	9908      	ldr	r1, [sp, #32]
 800ec74:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ec76:	321a      	adds	r2, #26
 800ec78:	47b0      	blx	r6
 800ec7a:	3001      	adds	r0, #1
 800ec7c:	d100      	bne.n	800ec80 <_printf_float+0x2fc>
 800ec7e:	e6df      	b.n	800ea40 <_printf_float+0xbc>
 800ec80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec82:	3301      	adds	r3, #1
 800ec84:	e7ea      	b.n	800ec5c <_printf_float+0x2d8>
 800ec86:	46c0      	nop			; (mov r8, r8)
 800ec88:	7fefffff 	.word	0x7fefffff
 800ec8c:	08013801 	.word	0x08013801
 800ec90:	08013805 	.word	0x08013805
 800ec94:	08013809 	.word	0x08013809
 800ec98:	0801380d 	.word	0x0801380d
 800ec9c:	08013b43 	.word	0x08013b43
 800eca0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eca2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eca4:	920a      	str	r2, [sp, #40]	; 0x28
 800eca6:	429a      	cmp	r2, r3
 800eca8:	dd00      	ble.n	800ecac <_printf_float+0x328>
 800ecaa:	930a      	str	r3, [sp, #40]	; 0x28
 800ecac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	dc3d      	bgt.n	800ed2e <_printf_float+0x3aa>
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	930e      	str	r3, [sp, #56]	; 0x38
 800ecb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ecb8:	43db      	mvns	r3, r3
 800ecba:	17db      	asrs	r3, r3, #31
 800ecbc:	930f      	str	r3, [sp, #60]	; 0x3c
 800ecbe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ecc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ecc2:	930b      	str	r3, [sp, #44]	; 0x2c
 800ecc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ecc6:	4013      	ands	r3, r2
 800ecc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ecca:	1ad3      	subs	r3, r2, r3
 800eccc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ecce:	4293      	cmp	r3, r2
 800ecd0:	dc36      	bgt.n	800ed40 <_printf_float+0x3bc>
 800ecd2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ecd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ecd6:	429a      	cmp	r2, r3
 800ecd8:	db40      	blt.n	800ed5c <_printf_float+0x3d8>
 800ecda:	6823      	ldr	r3, [r4, #0]
 800ecdc:	07db      	lsls	r3, r3, #31
 800ecde:	d43d      	bmi.n	800ed5c <_printf_float+0x3d8>
 800ece0:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800ece2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ece4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ece6:	1af3      	subs	r3, r6, r3
 800ece8:	1ab6      	subs	r6, r6, r2
 800ecea:	429e      	cmp	r6, r3
 800ecec:	dd00      	ble.n	800ecf0 <_printf_float+0x36c>
 800ecee:	001e      	movs	r6, r3
 800ecf0:	2e00      	cmp	r6, #0
 800ecf2:	dc3c      	bgt.n	800ed6e <_printf_float+0x3ea>
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	930a      	str	r3, [sp, #40]	; 0x28
 800ecf8:	43f3      	mvns	r3, r6
 800ecfa:	17db      	asrs	r3, r3, #31
 800ecfc:	930b      	str	r3, [sp, #44]	; 0x2c
 800ecfe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ed00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ed02:	1a9b      	subs	r3, r3, r2
 800ed04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ed06:	4032      	ands	r2, r6
 800ed08:	1a9b      	subs	r3, r3, r2
 800ed0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ed0c:	4293      	cmp	r3, r2
 800ed0e:	dc00      	bgt.n	800ed12 <_printf_float+0x38e>
 800ed10:	e770      	b.n	800ebf4 <_printf_float+0x270>
 800ed12:	0022      	movs	r2, r4
 800ed14:	2301      	movs	r3, #1
 800ed16:	0038      	movs	r0, r7
 800ed18:	9908      	ldr	r1, [sp, #32]
 800ed1a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ed1c:	321a      	adds	r2, #26
 800ed1e:	47a8      	blx	r5
 800ed20:	3001      	adds	r0, #1
 800ed22:	d100      	bne.n	800ed26 <_printf_float+0x3a2>
 800ed24:	e68c      	b.n	800ea40 <_printf_float+0xbc>
 800ed26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed28:	3301      	adds	r3, #1
 800ed2a:	930a      	str	r3, [sp, #40]	; 0x28
 800ed2c:	e7e7      	b.n	800ecfe <_printf_float+0x37a>
 800ed2e:	002a      	movs	r2, r5
 800ed30:	0038      	movs	r0, r7
 800ed32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed34:	9908      	ldr	r1, [sp, #32]
 800ed36:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ed38:	47b0      	blx	r6
 800ed3a:	3001      	adds	r0, #1
 800ed3c:	d1b9      	bne.n	800ecb2 <_printf_float+0x32e>
 800ed3e:	e67f      	b.n	800ea40 <_printf_float+0xbc>
 800ed40:	0022      	movs	r2, r4
 800ed42:	2301      	movs	r3, #1
 800ed44:	0038      	movs	r0, r7
 800ed46:	9908      	ldr	r1, [sp, #32]
 800ed48:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ed4a:	321a      	adds	r2, #26
 800ed4c:	47b0      	blx	r6
 800ed4e:	3001      	adds	r0, #1
 800ed50:	d100      	bne.n	800ed54 <_printf_float+0x3d0>
 800ed52:	e675      	b.n	800ea40 <_printf_float+0xbc>
 800ed54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ed56:	3301      	adds	r3, #1
 800ed58:	930e      	str	r3, [sp, #56]	; 0x38
 800ed5a:	e7b0      	b.n	800ecbe <_printf_float+0x33a>
 800ed5c:	0038      	movs	r0, r7
 800ed5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ed60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ed62:	9908      	ldr	r1, [sp, #32]
 800ed64:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ed66:	47b0      	blx	r6
 800ed68:	3001      	adds	r0, #1
 800ed6a:	d1b9      	bne.n	800ece0 <_printf_float+0x35c>
 800ed6c:	e668      	b.n	800ea40 <_printf_float+0xbc>
 800ed6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed70:	0038      	movs	r0, r7
 800ed72:	18ea      	adds	r2, r5, r3
 800ed74:	9908      	ldr	r1, [sp, #32]
 800ed76:	0033      	movs	r3, r6
 800ed78:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ed7a:	47a8      	blx	r5
 800ed7c:	3001      	adds	r0, #1
 800ed7e:	d1b9      	bne.n	800ecf4 <_printf_float+0x370>
 800ed80:	e65e      	b.n	800ea40 <_printf_float+0xbc>
 800ed82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ed84:	2b01      	cmp	r3, #1
 800ed86:	dc02      	bgt.n	800ed8e <_printf_float+0x40a>
 800ed88:	2301      	movs	r3, #1
 800ed8a:	421a      	tst	r2, r3
 800ed8c:	d03a      	beq.n	800ee04 <_printf_float+0x480>
 800ed8e:	2301      	movs	r3, #1
 800ed90:	002a      	movs	r2, r5
 800ed92:	0038      	movs	r0, r7
 800ed94:	9908      	ldr	r1, [sp, #32]
 800ed96:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ed98:	47b0      	blx	r6
 800ed9a:	3001      	adds	r0, #1
 800ed9c:	d100      	bne.n	800eda0 <_printf_float+0x41c>
 800ed9e:	e64f      	b.n	800ea40 <_printf_float+0xbc>
 800eda0:	0038      	movs	r0, r7
 800eda2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eda4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eda6:	9908      	ldr	r1, [sp, #32]
 800eda8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800edaa:	47b0      	blx	r6
 800edac:	3001      	adds	r0, #1
 800edae:	d100      	bne.n	800edb2 <_printf_float+0x42e>
 800edb0:	e646      	b.n	800ea40 <_printf_float+0xbc>
 800edb2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800edb4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800edb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800edb8:	2200      	movs	r2, #0
 800edba:	001e      	movs	r6, r3
 800edbc:	2300      	movs	r3, #0
 800edbe:	f7f1 fb4f 	bl	8000460 <__aeabi_dcmpeq>
 800edc2:	2800      	cmp	r0, #0
 800edc4:	d11c      	bne.n	800ee00 <_printf_float+0x47c>
 800edc6:	0033      	movs	r3, r6
 800edc8:	1c6a      	adds	r2, r5, #1
 800edca:	3b01      	subs	r3, #1
 800edcc:	0038      	movs	r0, r7
 800edce:	9908      	ldr	r1, [sp, #32]
 800edd0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800edd2:	47a8      	blx	r5
 800edd4:	3001      	adds	r0, #1
 800edd6:	d10f      	bne.n	800edf8 <_printf_float+0x474>
 800edd8:	e632      	b.n	800ea40 <_printf_float+0xbc>
 800edda:	0022      	movs	r2, r4
 800eddc:	2301      	movs	r3, #1
 800edde:	0038      	movs	r0, r7
 800ede0:	9908      	ldr	r1, [sp, #32]
 800ede2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ede4:	321a      	adds	r2, #26
 800ede6:	47b0      	blx	r6
 800ede8:	3001      	adds	r0, #1
 800edea:	d100      	bne.n	800edee <_printf_float+0x46a>
 800edec:	e628      	b.n	800ea40 <_printf_float+0xbc>
 800edee:	3501      	adds	r5, #1
 800edf0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800edf2:	3b01      	subs	r3, #1
 800edf4:	42ab      	cmp	r3, r5
 800edf6:	dcf0      	bgt.n	800edda <_printf_float+0x456>
 800edf8:	0022      	movs	r2, r4
 800edfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800edfc:	3250      	adds	r2, #80	; 0x50
 800edfe:	e6c8      	b.n	800eb92 <_printf_float+0x20e>
 800ee00:	2500      	movs	r5, #0
 800ee02:	e7f5      	b.n	800edf0 <_printf_float+0x46c>
 800ee04:	002a      	movs	r2, r5
 800ee06:	e7e1      	b.n	800edcc <_printf_float+0x448>
 800ee08:	0022      	movs	r2, r4
 800ee0a:	2301      	movs	r3, #1
 800ee0c:	0038      	movs	r0, r7
 800ee0e:	9908      	ldr	r1, [sp, #32]
 800ee10:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ee12:	3219      	adds	r2, #25
 800ee14:	47b0      	blx	r6
 800ee16:	3001      	adds	r0, #1
 800ee18:	d100      	bne.n	800ee1c <_printf_float+0x498>
 800ee1a:	e611      	b.n	800ea40 <_printf_float+0xbc>
 800ee1c:	3501      	adds	r5, #1
 800ee1e:	68e3      	ldr	r3, [r4, #12]
 800ee20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ee22:	1a9b      	subs	r3, r3, r2
 800ee24:	42ab      	cmp	r3, r5
 800ee26:	dcef      	bgt.n	800ee08 <_printf_float+0x484>
 800ee28:	e6e8      	b.n	800ebfc <_printf_float+0x278>
 800ee2a:	2500      	movs	r5, #0
 800ee2c:	e7f7      	b.n	800ee1e <_printf_float+0x49a>
 800ee2e:	46c0      	nop			; (mov r8, r8)

0800ee30 <_printf_common>:
 800ee30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee32:	0016      	movs	r6, r2
 800ee34:	9301      	str	r3, [sp, #4]
 800ee36:	688a      	ldr	r2, [r1, #8]
 800ee38:	690b      	ldr	r3, [r1, #16]
 800ee3a:	000c      	movs	r4, r1
 800ee3c:	9000      	str	r0, [sp, #0]
 800ee3e:	4293      	cmp	r3, r2
 800ee40:	da00      	bge.n	800ee44 <_printf_common+0x14>
 800ee42:	0013      	movs	r3, r2
 800ee44:	0022      	movs	r2, r4
 800ee46:	6033      	str	r3, [r6, #0]
 800ee48:	3243      	adds	r2, #67	; 0x43
 800ee4a:	7812      	ldrb	r2, [r2, #0]
 800ee4c:	2a00      	cmp	r2, #0
 800ee4e:	d001      	beq.n	800ee54 <_printf_common+0x24>
 800ee50:	3301      	adds	r3, #1
 800ee52:	6033      	str	r3, [r6, #0]
 800ee54:	6823      	ldr	r3, [r4, #0]
 800ee56:	069b      	lsls	r3, r3, #26
 800ee58:	d502      	bpl.n	800ee60 <_printf_common+0x30>
 800ee5a:	6833      	ldr	r3, [r6, #0]
 800ee5c:	3302      	adds	r3, #2
 800ee5e:	6033      	str	r3, [r6, #0]
 800ee60:	6822      	ldr	r2, [r4, #0]
 800ee62:	2306      	movs	r3, #6
 800ee64:	0015      	movs	r5, r2
 800ee66:	401d      	ands	r5, r3
 800ee68:	421a      	tst	r2, r3
 800ee6a:	d027      	beq.n	800eebc <_printf_common+0x8c>
 800ee6c:	0023      	movs	r3, r4
 800ee6e:	3343      	adds	r3, #67	; 0x43
 800ee70:	781b      	ldrb	r3, [r3, #0]
 800ee72:	1e5a      	subs	r2, r3, #1
 800ee74:	4193      	sbcs	r3, r2
 800ee76:	6822      	ldr	r2, [r4, #0]
 800ee78:	0692      	lsls	r2, r2, #26
 800ee7a:	d430      	bmi.n	800eede <_printf_common+0xae>
 800ee7c:	0022      	movs	r2, r4
 800ee7e:	9901      	ldr	r1, [sp, #4]
 800ee80:	9800      	ldr	r0, [sp, #0]
 800ee82:	9d08      	ldr	r5, [sp, #32]
 800ee84:	3243      	adds	r2, #67	; 0x43
 800ee86:	47a8      	blx	r5
 800ee88:	3001      	adds	r0, #1
 800ee8a:	d025      	beq.n	800eed8 <_printf_common+0xa8>
 800ee8c:	2206      	movs	r2, #6
 800ee8e:	6823      	ldr	r3, [r4, #0]
 800ee90:	2500      	movs	r5, #0
 800ee92:	4013      	ands	r3, r2
 800ee94:	2b04      	cmp	r3, #4
 800ee96:	d105      	bne.n	800eea4 <_printf_common+0x74>
 800ee98:	6833      	ldr	r3, [r6, #0]
 800ee9a:	68e5      	ldr	r5, [r4, #12]
 800ee9c:	1aed      	subs	r5, r5, r3
 800ee9e:	43eb      	mvns	r3, r5
 800eea0:	17db      	asrs	r3, r3, #31
 800eea2:	401d      	ands	r5, r3
 800eea4:	68a3      	ldr	r3, [r4, #8]
 800eea6:	6922      	ldr	r2, [r4, #16]
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	dd01      	ble.n	800eeb0 <_printf_common+0x80>
 800eeac:	1a9b      	subs	r3, r3, r2
 800eeae:	18ed      	adds	r5, r5, r3
 800eeb0:	2600      	movs	r6, #0
 800eeb2:	42b5      	cmp	r5, r6
 800eeb4:	d120      	bne.n	800eef8 <_printf_common+0xc8>
 800eeb6:	2000      	movs	r0, #0
 800eeb8:	e010      	b.n	800eedc <_printf_common+0xac>
 800eeba:	3501      	adds	r5, #1
 800eebc:	68e3      	ldr	r3, [r4, #12]
 800eebe:	6832      	ldr	r2, [r6, #0]
 800eec0:	1a9b      	subs	r3, r3, r2
 800eec2:	42ab      	cmp	r3, r5
 800eec4:	ddd2      	ble.n	800ee6c <_printf_common+0x3c>
 800eec6:	0022      	movs	r2, r4
 800eec8:	2301      	movs	r3, #1
 800eeca:	9901      	ldr	r1, [sp, #4]
 800eecc:	9800      	ldr	r0, [sp, #0]
 800eece:	9f08      	ldr	r7, [sp, #32]
 800eed0:	3219      	adds	r2, #25
 800eed2:	47b8      	blx	r7
 800eed4:	3001      	adds	r0, #1
 800eed6:	d1f0      	bne.n	800eeba <_printf_common+0x8a>
 800eed8:	2001      	movs	r0, #1
 800eeda:	4240      	negs	r0, r0
 800eedc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800eede:	2030      	movs	r0, #48	; 0x30
 800eee0:	18e1      	adds	r1, r4, r3
 800eee2:	3143      	adds	r1, #67	; 0x43
 800eee4:	7008      	strb	r0, [r1, #0]
 800eee6:	0021      	movs	r1, r4
 800eee8:	1c5a      	adds	r2, r3, #1
 800eeea:	3145      	adds	r1, #69	; 0x45
 800eeec:	7809      	ldrb	r1, [r1, #0]
 800eeee:	18a2      	adds	r2, r4, r2
 800eef0:	3243      	adds	r2, #67	; 0x43
 800eef2:	3302      	adds	r3, #2
 800eef4:	7011      	strb	r1, [r2, #0]
 800eef6:	e7c1      	b.n	800ee7c <_printf_common+0x4c>
 800eef8:	0022      	movs	r2, r4
 800eefa:	2301      	movs	r3, #1
 800eefc:	9901      	ldr	r1, [sp, #4]
 800eefe:	9800      	ldr	r0, [sp, #0]
 800ef00:	9f08      	ldr	r7, [sp, #32]
 800ef02:	321a      	adds	r2, #26
 800ef04:	47b8      	blx	r7
 800ef06:	3001      	adds	r0, #1
 800ef08:	d0e6      	beq.n	800eed8 <_printf_common+0xa8>
 800ef0a:	3601      	adds	r6, #1
 800ef0c:	e7d1      	b.n	800eeb2 <_printf_common+0x82>
	...

0800ef10 <_printf_i>:
 800ef10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef12:	b08b      	sub	sp, #44	; 0x2c
 800ef14:	9206      	str	r2, [sp, #24]
 800ef16:	000a      	movs	r2, r1
 800ef18:	3243      	adds	r2, #67	; 0x43
 800ef1a:	9307      	str	r3, [sp, #28]
 800ef1c:	9005      	str	r0, [sp, #20]
 800ef1e:	9204      	str	r2, [sp, #16]
 800ef20:	7e0a      	ldrb	r2, [r1, #24]
 800ef22:	000c      	movs	r4, r1
 800ef24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ef26:	2a78      	cmp	r2, #120	; 0x78
 800ef28:	d809      	bhi.n	800ef3e <_printf_i+0x2e>
 800ef2a:	2a62      	cmp	r2, #98	; 0x62
 800ef2c:	d80b      	bhi.n	800ef46 <_printf_i+0x36>
 800ef2e:	2a00      	cmp	r2, #0
 800ef30:	d100      	bne.n	800ef34 <_printf_i+0x24>
 800ef32:	e0be      	b.n	800f0b2 <_printf_i+0x1a2>
 800ef34:	497c      	ldr	r1, [pc, #496]	; (800f128 <_printf_i+0x218>)
 800ef36:	9103      	str	r1, [sp, #12]
 800ef38:	2a58      	cmp	r2, #88	; 0x58
 800ef3a:	d100      	bne.n	800ef3e <_printf_i+0x2e>
 800ef3c:	e093      	b.n	800f066 <_printf_i+0x156>
 800ef3e:	0026      	movs	r6, r4
 800ef40:	3642      	adds	r6, #66	; 0x42
 800ef42:	7032      	strb	r2, [r6, #0]
 800ef44:	e022      	b.n	800ef8c <_printf_i+0x7c>
 800ef46:	0010      	movs	r0, r2
 800ef48:	3863      	subs	r0, #99	; 0x63
 800ef4a:	2815      	cmp	r0, #21
 800ef4c:	d8f7      	bhi.n	800ef3e <_printf_i+0x2e>
 800ef4e:	f7f1 f8f7 	bl	8000140 <__gnu_thumb1_case_shi>
 800ef52:	0016      	.short	0x0016
 800ef54:	fff6001f 	.word	0xfff6001f
 800ef58:	fff6fff6 	.word	0xfff6fff6
 800ef5c:	001ffff6 	.word	0x001ffff6
 800ef60:	fff6fff6 	.word	0xfff6fff6
 800ef64:	fff6fff6 	.word	0xfff6fff6
 800ef68:	003600a3 	.word	0x003600a3
 800ef6c:	fff60083 	.word	0xfff60083
 800ef70:	00b4fff6 	.word	0x00b4fff6
 800ef74:	0036fff6 	.word	0x0036fff6
 800ef78:	fff6fff6 	.word	0xfff6fff6
 800ef7c:	0087      	.short	0x0087
 800ef7e:	0026      	movs	r6, r4
 800ef80:	681a      	ldr	r2, [r3, #0]
 800ef82:	3642      	adds	r6, #66	; 0x42
 800ef84:	1d11      	adds	r1, r2, #4
 800ef86:	6019      	str	r1, [r3, #0]
 800ef88:	6813      	ldr	r3, [r2, #0]
 800ef8a:	7033      	strb	r3, [r6, #0]
 800ef8c:	2301      	movs	r3, #1
 800ef8e:	e0a2      	b.n	800f0d6 <_printf_i+0x1c6>
 800ef90:	6818      	ldr	r0, [r3, #0]
 800ef92:	6809      	ldr	r1, [r1, #0]
 800ef94:	1d02      	adds	r2, r0, #4
 800ef96:	060d      	lsls	r5, r1, #24
 800ef98:	d50b      	bpl.n	800efb2 <_printf_i+0xa2>
 800ef9a:	6805      	ldr	r5, [r0, #0]
 800ef9c:	601a      	str	r2, [r3, #0]
 800ef9e:	2d00      	cmp	r5, #0
 800efa0:	da03      	bge.n	800efaa <_printf_i+0x9a>
 800efa2:	232d      	movs	r3, #45	; 0x2d
 800efa4:	9a04      	ldr	r2, [sp, #16]
 800efa6:	426d      	negs	r5, r5
 800efa8:	7013      	strb	r3, [r2, #0]
 800efaa:	4b5f      	ldr	r3, [pc, #380]	; (800f128 <_printf_i+0x218>)
 800efac:	270a      	movs	r7, #10
 800efae:	9303      	str	r3, [sp, #12]
 800efb0:	e01b      	b.n	800efea <_printf_i+0xda>
 800efb2:	6805      	ldr	r5, [r0, #0]
 800efb4:	601a      	str	r2, [r3, #0]
 800efb6:	0649      	lsls	r1, r1, #25
 800efb8:	d5f1      	bpl.n	800ef9e <_printf_i+0x8e>
 800efba:	b22d      	sxth	r5, r5
 800efbc:	e7ef      	b.n	800ef9e <_printf_i+0x8e>
 800efbe:	680d      	ldr	r5, [r1, #0]
 800efc0:	6819      	ldr	r1, [r3, #0]
 800efc2:	1d08      	adds	r0, r1, #4
 800efc4:	6018      	str	r0, [r3, #0]
 800efc6:	062e      	lsls	r6, r5, #24
 800efc8:	d501      	bpl.n	800efce <_printf_i+0xbe>
 800efca:	680d      	ldr	r5, [r1, #0]
 800efcc:	e003      	b.n	800efd6 <_printf_i+0xc6>
 800efce:	066d      	lsls	r5, r5, #25
 800efd0:	d5fb      	bpl.n	800efca <_printf_i+0xba>
 800efd2:	680d      	ldr	r5, [r1, #0]
 800efd4:	b2ad      	uxth	r5, r5
 800efd6:	4b54      	ldr	r3, [pc, #336]	; (800f128 <_printf_i+0x218>)
 800efd8:	2708      	movs	r7, #8
 800efda:	9303      	str	r3, [sp, #12]
 800efdc:	2a6f      	cmp	r2, #111	; 0x6f
 800efde:	d000      	beq.n	800efe2 <_printf_i+0xd2>
 800efe0:	3702      	adds	r7, #2
 800efe2:	0023      	movs	r3, r4
 800efe4:	2200      	movs	r2, #0
 800efe6:	3343      	adds	r3, #67	; 0x43
 800efe8:	701a      	strb	r2, [r3, #0]
 800efea:	6863      	ldr	r3, [r4, #4]
 800efec:	60a3      	str	r3, [r4, #8]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	db03      	blt.n	800effa <_printf_i+0xea>
 800eff2:	2104      	movs	r1, #4
 800eff4:	6822      	ldr	r2, [r4, #0]
 800eff6:	438a      	bics	r2, r1
 800eff8:	6022      	str	r2, [r4, #0]
 800effa:	2d00      	cmp	r5, #0
 800effc:	d102      	bne.n	800f004 <_printf_i+0xf4>
 800effe:	9e04      	ldr	r6, [sp, #16]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d00c      	beq.n	800f01e <_printf_i+0x10e>
 800f004:	9e04      	ldr	r6, [sp, #16]
 800f006:	0028      	movs	r0, r5
 800f008:	0039      	movs	r1, r7
 800f00a:	f7f1 f929 	bl	8000260 <__aeabi_uidivmod>
 800f00e:	9b03      	ldr	r3, [sp, #12]
 800f010:	3e01      	subs	r6, #1
 800f012:	5c5b      	ldrb	r3, [r3, r1]
 800f014:	7033      	strb	r3, [r6, #0]
 800f016:	002b      	movs	r3, r5
 800f018:	0005      	movs	r5, r0
 800f01a:	429f      	cmp	r7, r3
 800f01c:	d9f3      	bls.n	800f006 <_printf_i+0xf6>
 800f01e:	2f08      	cmp	r7, #8
 800f020:	d109      	bne.n	800f036 <_printf_i+0x126>
 800f022:	6823      	ldr	r3, [r4, #0]
 800f024:	07db      	lsls	r3, r3, #31
 800f026:	d506      	bpl.n	800f036 <_printf_i+0x126>
 800f028:	6862      	ldr	r2, [r4, #4]
 800f02a:	6923      	ldr	r3, [r4, #16]
 800f02c:	429a      	cmp	r2, r3
 800f02e:	dc02      	bgt.n	800f036 <_printf_i+0x126>
 800f030:	2330      	movs	r3, #48	; 0x30
 800f032:	3e01      	subs	r6, #1
 800f034:	7033      	strb	r3, [r6, #0]
 800f036:	9b04      	ldr	r3, [sp, #16]
 800f038:	1b9b      	subs	r3, r3, r6
 800f03a:	6123      	str	r3, [r4, #16]
 800f03c:	9b07      	ldr	r3, [sp, #28]
 800f03e:	0021      	movs	r1, r4
 800f040:	9300      	str	r3, [sp, #0]
 800f042:	9805      	ldr	r0, [sp, #20]
 800f044:	9b06      	ldr	r3, [sp, #24]
 800f046:	aa09      	add	r2, sp, #36	; 0x24
 800f048:	f7ff fef2 	bl	800ee30 <_printf_common>
 800f04c:	3001      	adds	r0, #1
 800f04e:	d147      	bne.n	800f0e0 <_printf_i+0x1d0>
 800f050:	2001      	movs	r0, #1
 800f052:	4240      	negs	r0, r0
 800f054:	b00b      	add	sp, #44	; 0x2c
 800f056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f058:	2220      	movs	r2, #32
 800f05a:	6809      	ldr	r1, [r1, #0]
 800f05c:	430a      	orrs	r2, r1
 800f05e:	6022      	str	r2, [r4, #0]
 800f060:	2278      	movs	r2, #120	; 0x78
 800f062:	4932      	ldr	r1, [pc, #200]	; (800f12c <_printf_i+0x21c>)
 800f064:	9103      	str	r1, [sp, #12]
 800f066:	0021      	movs	r1, r4
 800f068:	3145      	adds	r1, #69	; 0x45
 800f06a:	700a      	strb	r2, [r1, #0]
 800f06c:	6819      	ldr	r1, [r3, #0]
 800f06e:	6822      	ldr	r2, [r4, #0]
 800f070:	c920      	ldmia	r1!, {r5}
 800f072:	0610      	lsls	r0, r2, #24
 800f074:	d402      	bmi.n	800f07c <_printf_i+0x16c>
 800f076:	0650      	lsls	r0, r2, #25
 800f078:	d500      	bpl.n	800f07c <_printf_i+0x16c>
 800f07a:	b2ad      	uxth	r5, r5
 800f07c:	6019      	str	r1, [r3, #0]
 800f07e:	07d3      	lsls	r3, r2, #31
 800f080:	d502      	bpl.n	800f088 <_printf_i+0x178>
 800f082:	2320      	movs	r3, #32
 800f084:	4313      	orrs	r3, r2
 800f086:	6023      	str	r3, [r4, #0]
 800f088:	2710      	movs	r7, #16
 800f08a:	2d00      	cmp	r5, #0
 800f08c:	d1a9      	bne.n	800efe2 <_printf_i+0xd2>
 800f08e:	2220      	movs	r2, #32
 800f090:	6823      	ldr	r3, [r4, #0]
 800f092:	4393      	bics	r3, r2
 800f094:	6023      	str	r3, [r4, #0]
 800f096:	e7a4      	b.n	800efe2 <_printf_i+0xd2>
 800f098:	681a      	ldr	r2, [r3, #0]
 800f09a:	680d      	ldr	r5, [r1, #0]
 800f09c:	1d10      	adds	r0, r2, #4
 800f09e:	6949      	ldr	r1, [r1, #20]
 800f0a0:	6018      	str	r0, [r3, #0]
 800f0a2:	6813      	ldr	r3, [r2, #0]
 800f0a4:	062e      	lsls	r6, r5, #24
 800f0a6:	d501      	bpl.n	800f0ac <_printf_i+0x19c>
 800f0a8:	6019      	str	r1, [r3, #0]
 800f0aa:	e002      	b.n	800f0b2 <_printf_i+0x1a2>
 800f0ac:	066d      	lsls	r5, r5, #25
 800f0ae:	d5fb      	bpl.n	800f0a8 <_printf_i+0x198>
 800f0b0:	8019      	strh	r1, [r3, #0]
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	9e04      	ldr	r6, [sp, #16]
 800f0b6:	6123      	str	r3, [r4, #16]
 800f0b8:	e7c0      	b.n	800f03c <_printf_i+0x12c>
 800f0ba:	681a      	ldr	r2, [r3, #0]
 800f0bc:	1d11      	adds	r1, r2, #4
 800f0be:	6019      	str	r1, [r3, #0]
 800f0c0:	6816      	ldr	r6, [r2, #0]
 800f0c2:	2100      	movs	r1, #0
 800f0c4:	0030      	movs	r0, r6
 800f0c6:	6862      	ldr	r2, [r4, #4]
 800f0c8:	f000 fcc7 	bl	800fa5a <memchr>
 800f0cc:	2800      	cmp	r0, #0
 800f0ce:	d001      	beq.n	800f0d4 <_printf_i+0x1c4>
 800f0d0:	1b80      	subs	r0, r0, r6
 800f0d2:	6060      	str	r0, [r4, #4]
 800f0d4:	6863      	ldr	r3, [r4, #4]
 800f0d6:	6123      	str	r3, [r4, #16]
 800f0d8:	2300      	movs	r3, #0
 800f0da:	9a04      	ldr	r2, [sp, #16]
 800f0dc:	7013      	strb	r3, [r2, #0]
 800f0de:	e7ad      	b.n	800f03c <_printf_i+0x12c>
 800f0e0:	0032      	movs	r2, r6
 800f0e2:	6923      	ldr	r3, [r4, #16]
 800f0e4:	9906      	ldr	r1, [sp, #24]
 800f0e6:	9805      	ldr	r0, [sp, #20]
 800f0e8:	9d07      	ldr	r5, [sp, #28]
 800f0ea:	47a8      	blx	r5
 800f0ec:	3001      	adds	r0, #1
 800f0ee:	d0af      	beq.n	800f050 <_printf_i+0x140>
 800f0f0:	6823      	ldr	r3, [r4, #0]
 800f0f2:	079b      	lsls	r3, r3, #30
 800f0f4:	d415      	bmi.n	800f122 <_printf_i+0x212>
 800f0f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0f8:	68e0      	ldr	r0, [r4, #12]
 800f0fa:	4298      	cmp	r0, r3
 800f0fc:	daaa      	bge.n	800f054 <_printf_i+0x144>
 800f0fe:	0018      	movs	r0, r3
 800f100:	e7a8      	b.n	800f054 <_printf_i+0x144>
 800f102:	0022      	movs	r2, r4
 800f104:	2301      	movs	r3, #1
 800f106:	9906      	ldr	r1, [sp, #24]
 800f108:	9805      	ldr	r0, [sp, #20]
 800f10a:	9e07      	ldr	r6, [sp, #28]
 800f10c:	3219      	adds	r2, #25
 800f10e:	47b0      	blx	r6
 800f110:	3001      	adds	r0, #1
 800f112:	d09d      	beq.n	800f050 <_printf_i+0x140>
 800f114:	3501      	adds	r5, #1
 800f116:	68e3      	ldr	r3, [r4, #12]
 800f118:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f11a:	1a9b      	subs	r3, r3, r2
 800f11c:	42ab      	cmp	r3, r5
 800f11e:	dcf0      	bgt.n	800f102 <_printf_i+0x1f2>
 800f120:	e7e9      	b.n	800f0f6 <_printf_i+0x1e6>
 800f122:	2500      	movs	r5, #0
 800f124:	e7f7      	b.n	800f116 <_printf_i+0x206>
 800f126:	46c0      	nop			; (mov r8, r8)
 800f128:	08013811 	.word	0x08013811
 800f12c:	08013822 	.word	0x08013822

0800f130 <_scanf_float>:
 800f130:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f132:	b08b      	sub	sp, #44	; 0x2c
 800f134:	0016      	movs	r6, r2
 800f136:	9002      	str	r0, [sp, #8]
 800f138:	22ae      	movs	r2, #174	; 0xae
 800f13a:	2000      	movs	r0, #0
 800f13c:	9307      	str	r3, [sp, #28]
 800f13e:	688b      	ldr	r3, [r1, #8]
 800f140:	000f      	movs	r7, r1
 800f142:	1e59      	subs	r1, r3, #1
 800f144:	0052      	lsls	r2, r2, #1
 800f146:	9006      	str	r0, [sp, #24]
 800f148:	4291      	cmp	r1, r2
 800f14a:	d905      	bls.n	800f158 <_scanf_float+0x28>
 800f14c:	3b5e      	subs	r3, #94	; 0x5e
 800f14e:	3bff      	subs	r3, #255	; 0xff
 800f150:	9306      	str	r3, [sp, #24]
 800f152:	235e      	movs	r3, #94	; 0x5e
 800f154:	33ff      	adds	r3, #255	; 0xff
 800f156:	60bb      	str	r3, [r7, #8]
 800f158:	23f0      	movs	r3, #240	; 0xf0
 800f15a:	683a      	ldr	r2, [r7, #0]
 800f15c:	00db      	lsls	r3, r3, #3
 800f15e:	4313      	orrs	r3, r2
 800f160:	603b      	str	r3, [r7, #0]
 800f162:	003b      	movs	r3, r7
 800f164:	2400      	movs	r4, #0
 800f166:	331c      	adds	r3, #28
 800f168:	001d      	movs	r5, r3
 800f16a:	9304      	str	r3, [sp, #16]
 800f16c:	9403      	str	r4, [sp, #12]
 800f16e:	9409      	str	r4, [sp, #36]	; 0x24
 800f170:	9408      	str	r4, [sp, #32]
 800f172:	9401      	str	r4, [sp, #4]
 800f174:	9405      	str	r4, [sp, #20]
 800f176:	68ba      	ldr	r2, [r7, #8]
 800f178:	2a00      	cmp	r2, #0
 800f17a:	d00a      	beq.n	800f192 <_scanf_float+0x62>
 800f17c:	6833      	ldr	r3, [r6, #0]
 800f17e:	781b      	ldrb	r3, [r3, #0]
 800f180:	2b4e      	cmp	r3, #78	; 0x4e
 800f182:	d844      	bhi.n	800f20e <_scanf_float+0xde>
 800f184:	0018      	movs	r0, r3
 800f186:	2b40      	cmp	r3, #64	; 0x40
 800f188:	d82c      	bhi.n	800f1e4 <_scanf_float+0xb4>
 800f18a:	382b      	subs	r0, #43	; 0x2b
 800f18c:	b2c1      	uxtb	r1, r0
 800f18e:	290e      	cmp	r1, #14
 800f190:	d92a      	bls.n	800f1e8 <_scanf_float+0xb8>
 800f192:	9b01      	ldr	r3, [sp, #4]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d003      	beq.n	800f1a0 <_scanf_float+0x70>
 800f198:	683b      	ldr	r3, [r7, #0]
 800f19a:	4aa3      	ldr	r2, [pc, #652]	; (800f428 <_scanf_float+0x2f8>)
 800f19c:	4013      	ands	r3, r2
 800f19e:	603b      	str	r3, [r7, #0]
 800f1a0:	9b03      	ldr	r3, [sp, #12]
 800f1a2:	3b01      	subs	r3, #1
 800f1a4:	2b01      	cmp	r3, #1
 800f1a6:	d900      	bls.n	800f1aa <_scanf_float+0x7a>
 800f1a8:	e0f9      	b.n	800f39e <_scanf_float+0x26e>
 800f1aa:	24be      	movs	r4, #190	; 0xbe
 800f1ac:	0064      	lsls	r4, r4, #1
 800f1ae:	9b04      	ldr	r3, [sp, #16]
 800f1b0:	429d      	cmp	r5, r3
 800f1b2:	d900      	bls.n	800f1b6 <_scanf_float+0x86>
 800f1b4:	e0e9      	b.n	800f38a <_scanf_float+0x25a>
 800f1b6:	2301      	movs	r3, #1
 800f1b8:	9303      	str	r3, [sp, #12]
 800f1ba:	e183      	b.n	800f4c4 <_scanf_float+0x394>
 800f1bc:	0018      	movs	r0, r3
 800f1be:	3861      	subs	r0, #97	; 0x61
 800f1c0:	280d      	cmp	r0, #13
 800f1c2:	d8e6      	bhi.n	800f192 <_scanf_float+0x62>
 800f1c4:	f7f0 ffbc 	bl	8000140 <__gnu_thumb1_case_shi>
 800f1c8:	ffe50083 	.word	0xffe50083
 800f1cc:	ffe5ffe5 	.word	0xffe5ffe5
 800f1d0:	00a200b6 	.word	0x00a200b6
 800f1d4:	ffe5ffe5 	.word	0xffe5ffe5
 800f1d8:	ffe50089 	.word	0xffe50089
 800f1dc:	ffe5ffe5 	.word	0xffe5ffe5
 800f1e0:	0065ffe5 	.word	0x0065ffe5
 800f1e4:	3841      	subs	r0, #65	; 0x41
 800f1e6:	e7eb      	b.n	800f1c0 <_scanf_float+0x90>
 800f1e8:	280e      	cmp	r0, #14
 800f1ea:	d8d2      	bhi.n	800f192 <_scanf_float+0x62>
 800f1ec:	f7f0 ffa8 	bl	8000140 <__gnu_thumb1_case_shi>
 800f1f0:	ffd1004b 	.word	0xffd1004b
 800f1f4:	0098004b 	.word	0x0098004b
 800f1f8:	0020ffd1 	.word	0x0020ffd1
 800f1fc:	00400040 	.word	0x00400040
 800f200:	00400040 	.word	0x00400040
 800f204:	00400040 	.word	0x00400040
 800f208:	00400040 	.word	0x00400040
 800f20c:	0040      	.short	0x0040
 800f20e:	2b6e      	cmp	r3, #110	; 0x6e
 800f210:	d809      	bhi.n	800f226 <_scanf_float+0xf6>
 800f212:	2b60      	cmp	r3, #96	; 0x60
 800f214:	d8d2      	bhi.n	800f1bc <_scanf_float+0x8c>
 800f216:	2b54      	cmp	r3, #84	; 0x54
 800f218:	d07d      	beq.n	800f316 <_scanf_float+0x1e6>
 800f21a:	2b59      	cmp	r3, #89	; 0x59
 800f21c:	d1b9      	bne.n	800f192 <_scanf_float+0x62>
 800f21e:	2c07      	cmp	r4, #7
 800f220:	d1b7      	bne.n	800f192 <_scanf_float+0x62>
 800f222:	2408      	movs	r4, #8
 800f224:	e02c      	b.n	800f280 <_scanf_float+0x150>
 800f226:	2b74      	cmp	r3, #116	; 0x74
 800f228:	d075      	beq.n	800f316 <_scanf_float+0x1e6>
 800f22a:	2b79      	cmp	r3, #121	; 0x79
 800f22c:	d0f7      	beq.n	800f21e <_scanf_float+0xee>
 800f22e:	e7b0      	b.n	800f192 <_scanf_float+0x62>
 800f230:	6839      	ldr	r1, [r7, #0]
 800f232:	05c8      	lsls	r0, r1, #23
 800f234:	d51c      	bpl.n	800f270 <_scanf_float+0x140>
 800f236:	2380      	movs	r3, #128	; 0x80
 800f238:	4399      	bics	r1, r3
 800f23a:	9b01      	ldr	r3, [sp, #4]
 800f23c:	6039      	str	r1, [r7, #0]
 800f23e:	3301      	adds	r3, #1
 800f240:	9301      	str	r3, [sp, #4]
 800f242:	9b06      	ldr	r3, [sp, #24]
 800f244:	2b00      	cmp	r3, #0
 800f246:	d003      	beq.n	800f250 <_scanf_float+0x120>
 800f248:	3b01      	subs	r3, #1
 800f24a:	3201      	adds	r2, #1
 800f24c:	9306      	str	r3, [sp, #24]
 800f24e:	60ba      	str	r2, [r7, #8]
 800f250:	68bb      	ldr	r3, [r7, #8]
 800f252:	3b01      	subs	r3, #1
 800f254:	60bb      	str	r3, [r7, #8]
 800f256:	693b      	ldr	r3, [r7, #16]
 800f258:	3301      	adds	r3, #1
 800f25a:	613b      	str	r3, [r7, #16]
 800f25c:	6873      	ldr	r3, [r6, #4]
 800f25e:	3b01      	subs	r3, #1
 800f260:	6073      	str	r3, [r6, #4]
 800f262:	2b00      	cmp	r3, #0
 800f264:	dc00      	bgt.n	800f268 <_scanf_float+0x138>
 800f266:	e086      	b.n	800f376 <_scanf_float+0x246>
 800f268:	6833      	ldr	r3, [r6, #0]
 800f26a:	3301      	adds	r3, #1
 800f26c:	6033      	str	r3, [r6, #0]
 800f26e:	e782      	b.n	800f176 <_scanf_float+0x46>
 800f270:	9a03      	ldr	r2, [sp, #12]
 800f272:	1912      	adds	r2, r2, r4
 800f274:	2a00      	cmp	r2, #0
 800f276:	d18c      	bne.n	800f192 <_scanf_float+0x62>
 800f278:	683a      	ldr	r2, [r7, #0]
 800f27a:	496c      	ldr	r1, [pc, #432]	; (800f42c <_scanf_float+0x2fc>)
 800f27c:	400a      	ands	r2, r1
 800f27e:	603a      	str	r2, [r7, #0]
 800f280:	702b      	strb	r3, [r5, #0]
 800f282:	3501      	adds	r5, #1
 800f284:	e7e4      	b.n	800f250 <_scanf_float+0x120>
 800f286:	2180      	movs	r1, #128	; 0x80
 800f288:	683a      	ldr	r2, [r7, #0]
 800f28a:	420a      	tst	r2, r1
 800f28c:	d081      	beq.n	800f192 <_scanf_float+0x62>
 800f28e:	438a      	bics	r2, r1
 800f290:	e7f5      	b.n	800f27e <_scanf_float+0x14e>
 800f292:	9a03      	ldr	r2, [sp, #12]
 800f294:	2a00      	cmp	r2, #0
 800f296:	d10f      	bne.n	800f2b8 <_scanf_float+0x188>
 800f298:	9a01      	ldr	r2, [sp, #4]
 800f29a:	2a00      	cmp	r2, #0
 800f29c:	d10f      	bne.n	800f2be <_scanf_float+0x18e>
 800f29e:	683a      	ldr	r2, [r7, #0]
 800f2a0:	21e0      	movs	r1, #224	; 0xe0
 800f2a2:	0010      	movs	r0, r2
 800f2a4:	00c9      	lsls	r1, r1, #3
 800f2a6:	4008      	ands	r0, r1
 800f2a8:	4288      	cmp	r0, r1
 800f2aa:	d108      	bne.n	800f2be <_scanf_float+0x18e>
 800f2ac:	4960      	ldr	r1, [pc, #384]	; (800f430 <_scanf_float+0x300>)
 800f2ae:	400a      	ands	r2, r1
 800f2b0:	603a      	str	r2, [r7, #0]
 800f2b2:	2201      	movs	r2, #1
 800f2b4:	9203      	str	r2, [sp, #12]
 800f2b6:	e7e3      	b.n	800f280 <_scanf_float+0x150>
 800f2b8:	9a03      	ldr	r2, [sp, #12]
 800f2ba:	2a02      	cmp	r2, #2
 800f2bc:	d059      	beq.n	800f372 <_scanf_float+0x242>
 800f2be:	2c01      	cmp	r4, #1
 800f2c0:	d002      	beq.n	800f2c8 <_scanf_float+0x198>
 800f2c2:	2c04      	cmp	r4, #4
 800f2c4:	d000      	beq.n	800f2c8 <_scanf_float+0x198>
 800f2c6:	e764      	b.n	800f192 <_scanf_float+0x62>
 800f2c8:	3401      	adds	r4, #1
 800f2ca:	b2e4      	uxtb	r4, r4
 800f2cc:	e7d8      	b.n	800f280 <_scanf_float+0x150>
 800f2ce:	9a03      	ldr	r2, [sp, #12]
 800f2d0:	2a01      	cmp	r2, #1
 800f2d2:	d000      	beq.n	800f2d6 <_scanf_float+0x1a6>
 800f2d4:	e75d      	b.n	800f192 <_scanf_float+0x62>
 800f2d6:	2202      	movs	r2, #2
 800f2d8:	e7ec      	b.n	800f2b4 <_scanf_float+0x184>
 800f2da:	2c00      	cmp	r4, #0
 800f2dc:	d110      	bne.n	800f300 <_scanf_float+0x1d0>
 800f2de:	9a01      	ldr	r2, [sp, #4]
 800f2e0:	2a00      	cmp	r2, #0
 800f2e2:	d000      	beq.n	800f2e6 <_scanf_float+0x1b6>
 800f2e4:	e758      	b.n	800f198 <_scanf_float+0x68>
 800f2e6:	683a      	ldr	r2, [r7, #0]
 800f2e8:	21e0      	movs	r1, #224	; 0xe0
 800f2ea:	0010      	movs	r0, r2
 800f2ec:	00c9      	lsls	r1, r1, #3
 800f2ee:	4008      	ands	r0, r1
 800f2f0:	4288      	cmp	r0, r1
 800f2f2:	d000      	beq.n	800f2f6 <_scanf_float+0x1c6>
 800f2f4:	e754      	b.n	800f1a0 <_scanf_float+0x70>
 800f2f6:	494e      	ldr	r1, [pc, #312]	; (800f430 <_scanf_float+0x300>)
 800f2f8:	3401      	adds	r4, #1
 800f2fa:	400a      	ands	r2, r1
 800f2fc:	603a      	str	r2, [r7, #0]
 800f2fe:	e7bf      	b.n	800f280 <_scanf_float+0x150>
 800f300:	21fd      	movs	r1, #253	; 0xfd
 800f302:	1ee2      	subs	r2, r4, #3
 800f304:	420a      	tst	r2, r1
 800f306:	d000      	beq.n	800f30a <_scanf_float+0x1da>
 800f308:	e743      	b.n	800f192 <_scanf_float+0x62>
 800f30a:	e7dd      	b.n	800f2c8 <_scanf_float+0x198>
 800f30c:	2c02      	cmp	r4, #2
 800f30e:	d000      	beq.n	800f312 <_scanf_float+0x1e2>
 800f310:	e73f      	b.n	800f192 <_scanf_float+0x62>
 800f312:	2403      	movs	r4, #3
 800f314:	e7b4      	b.n	800f280 <_scanf_float+0x150>
 800f316:	2c06      	cmp	r4, #6
 800f318:	d000      	beq.n	800f31c <_scanf_float+0x1ec>
 800f31a:	e73a      	b.n	800f192 <_scanf_float+0x62>
 800f31c:	2407      	movs	r4, #7
 800f31e:	e7af      	b.n	800f280 <_scanf_float+0x150>
 800f320:	683a      	ldr	r2, [r7, #0]
 800f322:	0591      	lsls	r1, r2, #22
 800f324:	d400      	bmi.n	800f328 <_scanf_float+0x1f8>
 800f326:	e734      	b.n	800f192 <_scanf_float+0x62>
 800f328:	4942      	ldr	r1, [pc, #264]	; (800f434 <_scanf_float+0x304>)
 800f32a:	400a      	ands	r2, r1
 800f32c:	603a      	str	r2, [r7, #0]
 800f32e:	9a01      	ldr	r2, [sp, #4]
 800f330:	9205      	str	r2, [sp, #20]
 800f332:	e7a5      	b.n	800f280 <_scanf_float+0x150>
 800f334:	21a0      	movs	r1, #160	; 0xa0
 800f336:	2080      	movs	r0, #128	; 0x80
 800f338:	683a      	ldr	r2, [r7, #0]
 800f33a:	00c9      	lsls	r1, r1, #3
 800f33c:	4011      	ands	r1, r2
 800f33e:	00c0      	lsls	r0, r0, #3
 800f340:	4281      	cmp	r1, r0
 800f342:	d006      	beq.n	800f352 <_scanf_float+0x222>
 800f344:	4202      	tst	r2, r0
 800f346:	d100      	bne.n	800f34a <_scanf_float+0x21a>
 800f348:	e723      	b.n	800f192 <_scanf_float+0x62>
 800f34a:	9901      	ldr	r1, [sp, #4]
 800f34c:	2900      	cmp	r1, #0
 800f34e:	d100      	bne.n	800f352 <_scanf_float+0x222>
 800f350:	e726      	b.n	800f1a0 <_scanf_float+0x70>
 800f352:	0591      	lsls	r1, r2, #22
 800f354:	d404      	bmi.n	800f360 <_scanf_float+0x230>
 800f356:	9901      	ldr	r1, [sp, #4]
 800f358:	9805      	ldr	r0, [sp, #20]
 800f35a:	9509      	str	r5, [sp, #36]	; 0x24
 800f35c:	1a09      	subs	r1, r1, r0
 800f35e:	9108      	str	r1, [sp, #32]
 800f360:	4933      	ldr	r1, [pc, #204]	; (800f430 <_scanf_float+0x300>)
 800f362:	400a      	ands	r2, r1
 800f364:	21c0      	movs	r1, #192	; 0xc0
 800f366:	0049      	lsls	r1, r1, #1
 800f368:	430a      	orrs	r2, r1
 800f36a:	603a      	str	r2, [r7, #0]
 800f36c:	2200      	movs	r2, #0
 800f36e:	9201      	str	r2, [sp, #4]
 800f370:	e786      	b.n	800f280 <_scanf_float+0x150>
 800f372:	2203      	movs	r2, #3
 800f374:	e79e      	b.n	800f2b4 <_scanf_float+0x184>
 800f376:	23c0      	movs	r3, #192	; 0xc0
 800f378:	005b      	lsls	r3, r3, #1
 800f37a:	0031      	movs	r1, r6
 800f37c:	58fb      	ldr	r3, [r7, r3]
 800f37e:	9802      	ldr	r0, [sp, #8]
 800f380:	4798      	blx	r3
 800f382:	2800      	cmp	r0, #0
 800f384:	d100      	bne.n	800f388 <_scanf_float+0x258>
 800f386:	e6f6      	b.n	800f176 <_scanf_float+0x46>
 800f388:	e703      	b.n	800f192 <_scanf_float+0x62>
 800f38a:	3d01      	subs	r5, #1
 800f38c:	593b      	ldr	r3, [r7, r4]
 800f38e:	0032      	movs	r2, r6
 800f390:	7829      	ldrb	r1, [r5, #0]
 800f392:	9802      	ldr	r0, [sp, #8]
 800f394:	4798      	blx	r3
 800f396:	693b      	ldr	r3, [r7, #16]
 800f398:	3b01      	subs	r3, #1
 800f39a:	613b      	str	r3, [r7, #16]
 800f39c:	e707      	b.n	800f1ae <_scanf_float+0x7e>
 800f39e:	1e63      	subs	r3, r4, #1
 800f3a0:	2b06      	cmp	r3, #6
 800f3a2:	d80e      	bhi.n	800f3c2 <_scanf_float+0x292>
 800f3a4:	9503      	str	r5, [sp, #12]
 800f3a6:	2c02      	cmp	r4, #2
 800f3a8:	d920      	bls.n	800f3ec <_scanf_float+0x2bc>
 800f3aa:	1b63      	subs	r3, r4, r5
 800f3ac:	b2db      	uxtb	r3, r3
 800f3ae:	9306      	str	r3, [sp, #24]
 800f3b0:	9b03      	ldr	r3, [sp, #12]
 800f3b2:	9a06      	ldr	r2, [sp, #24]
 800f3b4:	189b      	adds	r3, r3, r2
 800f3b6:	b2db      	uxtb	r3, r3
 800f3b8:	2b03      	cmp	r3, #3
 800f3ba:	d827      	bhi.n	800f40c <_scanf_float+0x2dc>
 800f3bc:	3c03      	subs	r4, #3
 800f3be:	b2e4      	uxtb	r4, r4
 800f3c0:	1b2d      	subs	r5, r5, r4
 800f3c2:	683b      	ldr	r3, [r7, #0]
 800f3c4:	05da      	lsls	r2, r3, #23
 800f3c6:	d552      	bpl.n	800f46e <_scanf_float+0x33e>
 800f3c8:	055b      	lsls	r3, r3, #21
 800f3ca:	d535      	bpl.n	800f438 <_scanf_float+0x308>
 800f3cc:	24be      	movs	r4, #190	; 0xbe
 800f3ce:	0064      	lsls	r4, r4, #1
 800f3d0:	9b04      	ldr	r3, [sp, #16]
 800f3d2:	429d      	cmp	r5, r3
 800f3d4:	d800      	bhi.n	800f3d8 <_scanf_float+0x2a8>
 800f3d6:	e6ee      	b.n	800f1b6 <_scanf_float+0x86>
 800f3d8:	3d01      	subs	r5, #1
 800f3da:	593b      	ldr	r3, [r7, r4]
 800f3dc:	0032      	movs	r2, r6
 800f3de:	7829      	ldrb	r1, [r5, #0]
 800f3e0:	9802      	ldr	r0, [sp, #8]
 800f3e2:	4798      	blx	r3
 800f3e4:	693b      	ldr	r3, [r7, #16]
 800f3e6:	3b01      	subs	r3, #1
 800f3e8:	613b      	str	r3, [r7, #16]
 800f3ea:	e7f1      	b.n	800f3d0 <_scanf_float+0x2a0>
 800f3ec:	24be      	movs	r4, #190	; 0xbe
 800f3ee:	0064      	lsls	r4, r4, #1
 800f3f0:	9b04      	ldr	r3, [sp, #16]
 800f3f2:	429d      	cmp	r5, r3
 800f3f4:	d800      	bhi.n	800f3f8 <_scanf_float+0x2c8>
 800f3f6:	e6de      	b.n	800f1b6 <_scanf_float+0x86>
 800f3f8:	3d01      	subs	r5, #1
 800f3fa:	593b      	ldr	r3, [r7, r4]
 800f3fc:	0032      	movs	r2, r6
 800f3fe:	7829      	ldrb	r1, [r5, #0]
 800f400:	9802      	ldr	r0, [sp, #8]
 800f402:	4798      	blx	r3
 800f404:	693b      	ldr	r3, [r7, #16]
 800f406:	3b01      	subs	r3, #1
 800f408:	613b      	str	r3, [r7, #16]
 800f40a:	e7f1      	b.n	800f3f0 <_scanf_float+0x2c0>
 800f40c:	9b03      	ldr	r3, [sp, #12]
 800f40e:	0032      	movs	r2, r6
 800f410:	3b01      	subs	r3, #1
 800f412:	7819      	ldrb	r1, [r3, #0]
 800f414:	9303      	str	r3, [sp, #12]
 800f416:	23be      	movs	r3, #190	; 0xbe
 800f418:	005b      	lsls	r3, r3, #1
 800f41a:	58fb      	ldr	r3, [r7, r3]
 800f41c:	9802      	ldr	r0, [sp, #8]
 800f41e:	4798      	blx	r3
 800f420:	693b      	ldr	r3, [r7, #16]
 800f422:	3b01      	subs	r3, #1
 800f424:	613b      	str	r3, [r7, #16]
 800f426:	e7c3      	b.n	800f3b0 <_scanf_float+0x280>
 800f428:	fffffeff 	.word	0xfffffeff
 800f42c:	fffffe7f 	.word	0xfffffe7f
 800f430:	fffff87f 	.word	0xfffff87f
 800f434:	fffffd7f 	.word	0xfffffd7f
 800f438:	693b      	ldr	r3, [r7, #16]
 800f43a:	1e6c      	subs	r4, r5, #1
 800f43c:	7821      	ldrb	r1, [r4, #0]
 800f43e:	3b01      	subs	r3, #1
 800f440:	613b      	str	r3, [r7, #16]
 800f442:	2965      	cmp	r1, #101	; 0x65
 800f444:	d00c      	beq.n	800f460 <_scanf_float+0x330>
 800f446:	2945      	cmp	r1, #69	; 0x45
 800f448:	d00a      	beq.n	800f460 <_scanf_float+0x330>
 800f44a:	23be      	movs	r3, #190	; 0xbe
 800f44c:	005b      	lsls	r3, r3, #1
 800f44e:	58fb      	ldr	r3, [r7, r3]
 800f450:	0032      	movs	r2, r6
 800f452:	9802      	ldr	r0, [sp, #8]
 800f454:	4798      	blx	r3
 800f456:	693b      	ldr	r3, [r7, #16]
 800f458:	1eac      	subs	r4, r5, #2
 800f45a:	3b01      	subs	r3, #1
 800f45c:	7821      	ldrb	r1, [r4, #0]
 800f45e:	613b      	str	r3, [r7, #16]
 800f460:	23be      	movs	r3, #190	; 0xbe
 800f462:	005b      	lsls	r3, r3, #1
 800f464:	0032      	movs	r2, r6
 800f466:	58fb      	ldr	r3, [r7, r3]
 800f468:	9802      	ldr	r0, [sp, #8]
 800f46a:	4798      	blx	r3
 800f46c:	0025      	movs	r5, r4
 800f46e:	683a      	ldr	r2, [r7, #0]
 800f470:	2310      	movs	r3, #16
 800f472:	0011      	movs	r1, r2
 800f474:	4019      	ands	r1, r3
 800f476:	9103      	str	r1, [sp, #12]
 800f478:	421a      	tst	r2, r3
 800f47a:	d15b      	bne.n	800f534 <_scanf_float+0x404>
 800f47c:	22c0      	movs	r2, #192	; 0xc0
 800f47e:	7029      	strb	r1, [r5, #0]
 800f480:	683b      	ldr	r3, [r7, #0]
 800f482:	00d2      	lsls	r2, r2, #3
 800f484:	4013      	ands	r3, r2
 800f486:	2280      	movs	r2, #128	; 0x80
 800f488:	00d2      	lsls	r2, r2, #3
 800f48a:	4293      	cmp	r3, r2
 800f48c:	d11d      	bne.n	800f4ca <_scanf_float+0x39a>
 800f48e:	9b05      	ldr	r3, [sp, #20]
 800f490:	9a01      	ldr	r2, [sp, #4]
 800f492:	9901      	ldr	r1, [sp, #4]
 800f494:	1a9a      	subs	r2, r3, r2
 800f496:	428b      	cmp	r3, r1
 800f498:	d124      	bne.n	800f4e4 <_scanf_float+0x3b4>
 800f49a:	2200      	movs	r2, #0
 800f49c:	9904      	ldr	r1, [sp, #16]
 800f49e:	9802      	ldr	r0, [sp, #8]
 800f4a0:	f7ff f91c 	bl	800e6dc <_strtod_r>
 800f4a4:	9b07      	ldr	r3, [sp, #28]
 800f4a6:	683a      	ldr	r2, [r7, #0]
 800f4a8:	0004      	movs	r4, r0
 800f4aa:	000d      	movs	r5, r1
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	0791      	lsls	r1, r2, #30
 800f4b0:	d525      	bpl.n	800f4fe <_scanf_float+0x3ce>
 800f4b2:	9907      	ldr	r1, [sp, #28]
 800f4b4:	1d1a      	adds	r2, r3, #4
 800f4b6:	600a      	str	r2, [r1, #0]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	601c      	str	r4, [r3, #0]
 800f4bc:	605d      	str	r5, [r3, #4]
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	3301      	adds	r3, #1
 800f4c2:	60fb      	str	r3, [r7, #12]
 800f4c4:	9803      	ldr	r0, [sp, #12]
 800f4c6:	b00b      	add	sp, #44	; 0x2c
 800f4c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f4ca:	9b08      	ldr	r3, [sp, #32]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d0e4      	beq.n	800f49a <_scanf_float+0x36a>
 800f4d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4d2:	9a03      	ldr	r2, [sp, #12]
 800f4d4:	1c59      	adds	r1, r3, #1
 800f4d6:	9802      	ldr	r0, [sp, #8]
 800f4d8:	230a      	movs	r3, #10
 800f4da:	f7ff f99b 	bl	800e814 <_strtol_r>
 800f4de:	9b08      	ldr	r3, [sp, #32]
 800f4e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f4e2:	1ac2      	subs	r2, r0, r3
 800f4e4:	003b      	movs	r3, r7
 800f4e6:	3370      	adds	r3, #112	; 0x70
 800f4e8:	33ff      	adds	r3, #255	; 0xff
 800f4ea:	429d      	cmp	r5, r3
 800f4ec:	d302      	bcc.n	800f4f4 <_scanf_float+0x3c4>
 800f4ee:	003d      	movs	r5, r7
 800f4f0:	356f      	adds	r5, #111	; 0x6f
 800f4f2:	35ff      	adds	r5, #255	; 0xff
 800f4f4:	0028      	movs	r0, r5
 800f4f6:	4910      	ldr	r1, [pc, #64]	; (800f538 <_scanf_float+0x408>)
 800f4f8:	f000 f8e6 	bl	800f6c8 <siprintf>
 800f4fc:	e7cd      	b.n	800f49a <_scanf_float+0x36a>
 800f4fe:	1d19      	adds	r1, r3, #4
 800f500:	0752      	lsls	r2, r2, #29
 800f502:	d502      	bpl.n	800f50a <_scanf_float+0x3da>
 800f504:	9a07      	ldr	r2, [sp, #28]
 800f506:	6011      	str	r1, [r2, #0]
 800f508:	e7d6      	b.n	800f4b8 <_scanf_float+0x388>
 800f50a:	9a07      	ldr	r2, [sp, #28]
 800f50c:	0020      	movs	r0, r4
 800f50e:	6011      	str	r1, [r2, #0]
 800f510:	681e      	ldr	r6, [r3, #0]
 800f512:	0022      	movs	r2, r4
 800f514:	002b      	movs	r3, r5
 800f516:	0029      	movs	r1, r5
 800f518:	f7f3 fae4 	bl	8002ae4 <__aeabi_dcmpun>
 800f51c:	2800      	cmp	r0, #0
 800f51e:	d004      	beq.n	800f52a <_scanf_float+0x3fa>
 800f520:	4806      	ldr	r0, [pc, #24]	; (800f53c <_scanf_float+0x40c>)
 800f522:	f000 fab5 	bl	800fa90 <nanf>
 800f526:	6030      	str	r0, [r6, #0]
 800f528:	e7c9      	b.n	800f4be <_scanf_float+0x38e>
 800f52a:	0020      	movs	r0, r4
 800f52c:	0029      	movs	r1, r5
 800f52e:	f7f3 fbcb 	bl	8002cc8 <__aeabi_d2f>
 800f532:	e7f8      	b.n	800f526 <_scanf_float+0x3f6>
 800f534:	2300      	movs	r3, #0
 800f536:	e63f      	b.n	800f1b8 <_scanf_float+0x88>
 800f538:	08013833 	.word	0x08013833
 800f53c:	080138ec 	.word	0x080138ec

0800f540 <std>:
 800f540:	2300      	movs	r3, #0
 800f542:	b510      	push	{r4, lr}
 800f544:	0004      	movs	r4, r0
 800f546:	6003      	str	r3, [r0, #0]
 800f548:	6043      	str	r3, [r0, #4]
 800f54a:	6083      	str	r3, [r0, #8]
 800f54c:	8181      	strh	r1, [r0, #12]
 800f54e:	6643      	str	r3, [r0, #100]	; 0x64
 800f550:	81c2      	strh	r2, [r0, #14]
 800f552:	6103      	str	r3, [r0, #16]
 800f554:	6143      	str	r3, [r0, #20]
 800f556:	6183      	str	r3, [r0, #24]
 800f558:	0019      	movs	r1, r3
 800f55a:	2208      	movs	r2, #8
 800f55c:	305c      	adds	r0, #92	; 0x5c
 800f55e:	f000 f949 	bl	800f7f4 <memset>
 800f562:	4b0b      	ldr	r3, [pc, #44]	; (800f590 <std+0x50>)
 800f564:	6224      	str	r4, [r4, #32]
 800f566:	6263      	str	r3, [r4, #36]	; 0x24
 800f568:	4b0a      	ldr	r3, [pc, #40]	; (800f594 <std+0x54>)
 800f56a:	62a3      	str	r3, [r4, #40]	; 0x28
 800f56c:	4b0a      	ldr	r3, [pc, #40]	; (800f598 <std+0x58>)
 800f56e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f570:	4b0a      	ldr	r3, [pc, #40]	; (800f59c <std+0x5c>)
 800f572:	6323      	str	r3, [r4, #48]	; 0x30
 800f574:	4b0a      	ldr	r3, [pc, #40]	; (800f5a0 <std+0x60>)
 800f576:	429c      	cmp	r4, r3
 800f578:	d005      	beq.n	800f586 <std+0x46>
 800f57a:	4b0a      	ldr	r3, [pc, #40]	; (800f5a4 <std+0x64>)
 800f57c:	429c      	cmp	r4, r3
 800f57e:	d002      	beq.n	800f586 <std+0x46>
 800f580:	4b09      	ldr	r3, [pc, #36]	; (800f5a8 <std+0x68>)
 800f582:	429c      	cmp	r4, r3
 800f584:	d103      	bne.n	800f58e <std+0x4e>
 800f586:	0020      	movs	r0, r4
 800f588:	3058      	adds	r0, #88	; 0x58
 800f58a:	f000 fa5b 	bl	800fa44 <__retarget_lock_init_recursive>
 800f58e:	bd10      	pop	{r4, pc}
 800f590:	0800f759 	.word	0x0800f759
 800f594:	0800f785 	.word	0x0800f785
 800f598:	0800f7bd 	.word	0x0800f7bd
 800f59c:	0800f7e9 	.word	0x0800f7e9
 800f5a0:	200046d8 	.word	0x200046d8
 800f5a4:	20004740 	.word	0x20004740
 800f5a8:	200047a8 	.word	0x200047a8

0800f5ac <stdio_exit_handler>:
 800f5ac:	b510      	push	{r4, lr}
 800f5ae:	4a03      	ldr	r2, [pc, #12]	; (800f5bc <stdio_exit_handler+0x10>)
 800f5b0:	4903      	ldr	r1, [pc, #12]	; (800f5c0 <stdio_exit_handler+0x14>)
 800f5b2:	4804      	ldr	r0, [pc, #16]	; (800f5c4 <stdio_exit_handler+0x18>)
 800f5b4:	f000 f86c 	bl	800f690 <_fwalk_sglue>
 800f5b8:	bd10      	pop	{r4, pc}
 800f5ba:	46c0      	nop			; (mov r8, r8)
 800f5bc:	20000058 	.word	0x20000058
 800f5c0:	080124b5 	.word	0x080124b5
 800f5c4:	200001d0 	.word	0x200001d0

0800f5c8 <cleanup_stdio>:
 800f5c8:	6841      	ldr	r1, [r0, #4]
 800f5ca:	4b0b      	ldr	r3, [pc, #44]	; (800f5f8 <cleanup_stdio+0x30>)
 800f5cc:	b510      	push	{r4, lr}
 800f5ce:	0004      	movs	r4, r0
 800f5d0:	4299      	cmp	r1, r3
 800f5d2:	d001      	beq.n	800f5d8 <cleanup_stdio+0x10>
 800f5d4:	f002 ff6e 	bl	80124b4 <_fflush_r>
 800f5d8:	68a1      	ldr	r1, [r4, #8]
 800f5da:	4b08      	ldr	r3, [pc, #32]	; (800f5fc <cleanup_stdio+0x34>)
 800f5dc:	4299      	cmp	r1, r3
 800f5de:	d002      	beq.n	800f5e6 <cleanup_stdio+0x1e>
 800f5e0:	0020      	movs	r0, r4
 800f5e2:	f002 ff67 	bl	80124b4 <_fflush_r>
 800f5e6:	68e1      	ldr	r1, [r4, #12]
 800f5e8:	4b05      	ldr	r3, [pc, #20]	; (800f600 <cleanup_stdio+0x38>)
 800f5ea:	4299      	cmp	r1, r3
 800f5ec:	d002      	beq.n	800f5f4 <cleanup_stdio+0x2c>
 800f5ee:	0020      	movs	r0, r4
 800f5f0:	f002 ff60 	bl	80124b4 <_fflush_r>
 800f5f4:	bd10      	pop	{r4, pc}
 800f5f6:	46c0      	nop			; (mov r8, r8)
 800f5f8:	200046d8 	.word	0x200046d8
 800f5fc:	20004740 	.word	0x20004740
 800f600:	200047a8 	.word	0x200047a8

0800f604 <global_stdio_init.part.0>:
 800f604:	b510      	push	{r4, lr}
 800f606:	4b09      	ldr	r3, [pc, #36]	; (800f62c <global_stdio_init.part.0+0x28>)
 800f608:	4a09      	ldr	r2, [pc, #36]	; (800f630 <global_stdio_init.part.0+0x2c>)
 800f60a:	2104      	movs	r1, #4
 800f60c:	601a      	str	r2, [r3, #0]
 800f60e:	4809      	ldr	r0, [pc, #36]	; (800f634 <global_stdio_init.part.0+0x30>)
 800f610:	2200      	movs	r2, #0
 800f612:	f7ff ff95 	bl	800f540 <std>
 800f616:	2201      	movs	r2, #1
 800f618:	2109      	movs	r1, #9
 800f61a:	4807      	ldr	r0, [pc, #28]	; (800f638 <global_stdio_init.part.0+0x34>)
 800f61c:	f7ff ff90 	bl	800f540 <std>
 800f620:	2202      	movs	r2, #2
 800f622:	2112      	movs	r1, #18
 800f624:	4805      	ldr	r0, [pc, #20]	; (800f63c <global_stdio_init.part.0+0x38>)
 800f626:	f7ff ff8b 	bl	800f540 <std>
 800f62a:	bd10      	pop	{r4, pc}
 800f62c:	20004810 	.word	0x20004810
 800f630:	0800f5ad 	.word	0x0800f5ad
 800f634:	200046d8 	.word	0x200046d8
 800f638:	20004740 	.word	0x20004740
 800f63c:	200047a8 	.word	0x200047a8

0800f640 <__sfp_lock_acquire>:
 800f640:	b510      	push	{r4, lr}
 800f642:	4802      	ldr	r0, [pc, #8]	; (800f64c <__sfp_lock_acquire+0xc>)
 800f644:	f000 f9ff 	bl	800fa46 <__retarget_lock_acquire_recursive>
 800f648:	bd10      	pop	{r4, pc}
 800f64a:	46c0      	nop			; (mov r8, r8)
 800f64c:	20004819 	.word	0x20004819

0800f650 <__sfp_lock_release>:
 800f650:	b510      	push	{r4, lr}
 800f652:	4802      	ldr	r0, [pc, #8]	; (800f65c <__sfp_lock_release+0xc>)
 800f654:	f000 f9f8 	bl	800fa48 <__retarget_lock_release_recursive>
 800f658:	bd10      	pop	{r4, pc}
 800f65a:	46c0      	nop			; (mov r8, r8)
 800f65c:	20004819 	.word	0x20004819

0800f660 <__sinit>:
 800f660:	b510      	push	{r4, lr}
 800f662:	0004      	movs	r4, r0
 800f664:	f7ff ffec 	bl	800f640 <__sfp_lock_acquire>
 800f668:	6a23      	ldr	r3, [r4, #32]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d002      	beq.n	800f674 <__sinit+0x14>
 800f66e:	f7ff ffef 	bl	800f650 <__sfp_lock_release>
 800f672:	bd10      	pop	{r4, pc}
 800f674:	4b04      	ldr	r3, [pc, #16]	; (800f688 <__sinit+0x28>)
 800f676:	6223      	str	r3, [r4, #32]
 800f678:	4b04      	ldr	r3, [pc, #16]	; (800f68c <__sinit+0x2c>)
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d1f6      	bne.n	800f66e <__sinit+0xe>
 800f680:	f7ff ffc0 	bl	800f604 <global_stdio_init.part.0>
 800f684:	e7f3      	b.n	800f66e <__sinit+0xe>
 800f686:	46c0      	nop			; (mov r8, r8)
 800f688:	0800f5c9 	.word	0x0800f5c9
 800f68c:	20004810 	.word	0x20004810

0800f690 <_fwalk_sglue>:
 800f690:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f692:	0014      	movs	r4, r2
 800f694:	2600      	movs	r6, #0
 800f696:	9000      	str	r0, [sp, #0]
 800f698:	9101      	str	r1, [sp, #4]
 800f69a:	68a5      	ldr	r5, [r4, #8]
 800f69c:	6867      	ldr	r7, [r4, #4]
 800f69e:	3f01      	subs	r7, #1
 800f6a0:	d504      	bpl.n	800f6ac <_fwalk_sglue+0x1c>
 800f6a2:	6824      	ldr	r4, [r4, #0]
 800f6a4:	2c00      	cmp	r4, #0
 800f6a6:	d1f8      	bne.n	800f69a <_fwalk_sglue+0xa>
 800f6a8:	0030      	movs	r0, r6
 800f6aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f6ac:	89ab      	ldrh	r3, [r5, #12]
 800f6ae:	2b01      	cmp	r3, #1
 800f6b0:	d908      	bls.n	800f6c4 <_fwalk_sglue+0x34>
 800f6b2:	220e      	movs	r2, #14
 800f6b4:	5eab      	ldrsh	r3, [r5, r2]
 800f6b6:	3301      	adds	r3, #1
 800f6b8:	d004      	beq.n	800f6c4 <_fwalk_sglue+0x34>
 800f6ba:	0029      	movs	r1, r5
 800f6bc:	9800      	ldr	r0, [sp, #0]
 800f6be:	9b01      	ldr	r3, [sp, #4]
 800f6c0:	4798      	blx	r3
 800f6c2:	4306      	orrs	r6, r0
 800f6c4:	3568      	adds	r5, #104	; 0x68
 800f6c6:	e7ea      	b.n	800f69e <_fwalk_sglue+0xe>

0800f6c8 <siprintf>:
 800f6c8:	b40e      	push	{r1, r2, r3}
 800f6ca:	b500      	push	{lr}
 800f6cc:	490b      	ldr	r1, [pc, #44]	; (800f6fc <siprintf+0x34>)
 800f6ce:	b09c      	sub	sp, #112	; 0x70
 800f6d0:	ab1d      	add	r3, sp, #116	; 0x74
 800f6d2:	9002      	str	r0, [sp, #8]
 800f6d4:	9006      	str	r0, [sp, #24]
 800f6d6:	9107      	str	r1, [sp, #28]
 800f6d8:	9104      	str	r1, [sp, #16]
 800f6da:	4809      	ldr	r0, [pc, #36]	; (800f700 <siprintf+0x38>)
 800f6dc:	4909      	ldr	r1, [pc, #36]	; (800f704 <siprintf+0x3c>)
 800f6de:	cb04      	ldmia	r3!, {r2}
 800f6e0:	9105      	str	r1, [sp, #20]
 800f6e2:	6800      	ldr	r0, [r0, #0]
 800f6e4:	a902      	add	r1, sp, #8
 800f6e6:	9301      	str	r3, [sp, #4]
 800f6e8:	f002 fa32 	bl	8011b50 <_svfiprintf_r>
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	9b02      	ldr	r3, [sp, #8]
 800f6f0:	701a      	strb	r2, [r3, #0]
 800f6f2:	b01c      	add	sp, #112	; 0x70
 800f6f4:	bc08      	pop	{r3}
 800f6f6:	b003      	add	sp, #12
 800f6f8:	4718      	bx	r3
 800f6fa:	46c0      	nop			; (mov r8, r8)
 800f6fc:	7fffffff 	.word	0x7fffffff
 800f700:	2000021c 	.word	0x2000021c
 800f704:	ffff0208 	.word	0xffff0208

0800f708 <siscanf>:
 800f708:	b40e      	push	{r1, r2, r3}
 800f70a:	b530      	push	{r4, r5, lr}
 800f70c:	2381      	movs	r3, #129	; 0x81
 800f70e:	b09c      	sub	sp, #112	; 0x70
 800f710:	466a      	mov	r2, sp
 800f712:	ac1f      	add	r4, sp, #124	; 0x7c
 800f714:	009b      	lsls	r3, r3, #2
 800f716:	cc20      	ldmia	r4!, {r5}
 800f718:	8293      	strh	r3, [r2, #20]
 800f71a:	9002      	str	r0, [sp, #8]
 800f71c:	9006      	str	r0, [sp, #24]
 800f71e:	f7f0 fcfd 	bl	800011c <strlen>
 800f722:	4b0b      	ldr	r3, [pc, #44]	; (800f750 <siscanf+0x48>)
 800f724:	466a      	mov	r2, sp
 800f726:	930b      	str	r3, [sp, #44]	; 0x2c
 800f728:	2300      	movs	r3, #0
 800f72a:	9003      	str	r0, [sp, #12]
 800f72c:	9007      	str	r0, [sp, #28]
 800f72e:	4809      	ldr	r0, [pc, #36]	; (800f754 <siscanf+0x4c>)
 800f730:	930f      	str	r3, [sp, #60]	; 0x3c
 800f732:	9314      	str	r3, [sp, #80]	; 0x50
 800f734:	3b01      	subs	r3, #1
 800f736:	82d3      	strh	r3, [r2, #22]
 800f738:	a902      	add	r1, sp, #8
 800f73a:	0023      	movs	r3, r4
 800f73c:	002a      	movs	r2, r5
 800f73e:	6800      	ldr	r0, [r0, #0]
 800f740:	9401      	str	r4, [sp, #4]
 800f742:	f002 fb61 	bl	8011e08 <__ssvfiscanf_r>
 800f746:	b01c      	add	sp, #112	; 0x70
 800f748:	bc30      	pop	{r4, r5}
 800f74a:	bc08      	pop	{r3}
 800f74c:	b003      	add	sp, #12
 800f74e:	4718      	bx	r3
 800f750:	0800f781 	.word	0x0800f781
 800f754:	2000021c 	.word	0x2000021c

0800f758 <__sread>:
 800f758:	b570      	push	{r4, r5, r6, lr}
 800f75a:	000c      	movs	r4, r1
 800f75c:	250e      	movs	r5, #14
 800f75e:	5f49      	ldrsh	r1, [r1, r5]
 800f760:	f000 f91e 	bl	800f9a0 <_read_r>
 800f764:	2800      	cmp	r0, #0
 800f766:	db03      	blt.n	800f770 <__sread+0x18>
 800f768:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f76a:	181b      	adds	r3, r3, r0
 800f76c:	6563      	str	r3, [r4, #84]	; 0x54
 800f76e:	bd70      	pop	{r4, r5, r6, pc}
 800f770:	89a3      	ldrh	r3, [r4, #12]
 800f772:	4a02      	ldr	r2, [pc, #8]	; (800f77c <__sread+0x24>)
 800f774:	4013      	ands	r3, r2
 800f776:	81a3      	strh	r3, [r4, #12]
 800f778:	e7f9      	b.n	800f76e <__sread+0x16>
 800f77a:	46c0      	nop			; (mov r8, r8)
 800f77c:	ffffefff 	.word	0xffffefff

0800f780 <__seofread>:
 800f780:	2000      	movs	r0, #0
 800f782:	4770      	bx	lr

0800f784 <__swrite>:
 800f784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f786:	001f      	movs	r7, r3
 800f788:	898b      	ldrh	r3, [r1, #12]
 800f78a:	0005      	movs	r5, r0
 800f78c:	000c      	movs	r4, r1
 800f78e:	0016      	movs	r6, r2
 800f790:	05db      	lsls	r3, r3, #23
 800f792:	d505      	bpl.n	800f7a0 <__swrite+0x1c>
 800f794:	230e      	movs	r3, #14
 800f796:	5ec9      	ldrsh	r1, [r1, r3]
 800f798:	2200      	movs	r2, #0
 800f79a:	2302      	movs	r3, #2
 800f79c:	f000 f8ec 	bl	800f978 <_lseek_r>
 800f7a0:	89a3      	ldrh	r3, [r4, #12]
 800f7a2:	4a05      	ldr	r2, [pc, #20]	; (800f7b8 <__swrite+0x34>)
 800f7a4:	0028      	movs	r0, r5
 800f7a6:	4013      	ands	r3, r2
 800f7a8:	81a3      	strh	r3, [r4, #12]
 800f7aa:	0032      	movs	r2, r6
 800f7ac:	230e      	movs	r3, #14
 800f7ae:	5ee1      	ldrsh	r1, [r4, r3]
 800f7b0:	003b      	movs	r3, r7
 800f7b2:	f000 f909 	bl	800f9c8 <_write_r>
 800f7b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7b8:	ffffefff 	.word	0xffffefff

0800f7bc <__sseek>:
 800f7bc:	b570      	push	{r4, r5, r6, lr}
 800f7be:	000c      	movs	r4, r1
 800f7c0:	250e      	movs	r5, #14
 800f7c2:	5f49      	ldrsh	r1, [r1, r5]
 800f7c4:	f000 f8d8 	bl	800f978 <_lseek_r>
 800f7c8:	89a3      	ldrh	r3, [r4, #12]
 800f7ca:	1c42      	adds	r2, r0, #1
 800f7cc:	d103      	bne.n	800f7d6 <__sseek+0x1a>
 800f7ce:	4a05      	ldr	r2, [pc, #20]	; (800f7e4 <__sseek+0x28>)
 800f7d0:	4013      	ands	r3, r2
 800f7d2:	81a3      	strh	r3, [r4, #12]
 800f7d4:	bd70      	pop	{r4, r5, r6, pc}
 800f7d6:	2280      	movs	r2, #128	; 0x80
 800f7d8:	0152      	lsls	r2, r2, #5
 800f7da:	4313      	orrs	r3, r2
 800f7dc:	81a3      	strh	r3, [r4, #12]
 800f7de:	6560      	str	r0, [r4, #84]	; 0x54
 800f7e0:	e7f8      	b.n	800f7d4 <__sseek+0x18>
 800f7e2:	46c0      	nop			; (mov r8, r8)
 800f7e4:	ffffefff 	.word	0xffffefff

0800f7e8 <__sclose>:
 800f7e8:	b510      	push	{r4, lr}
 800f7ea:	230e      	movs	r3, #14
 800f7ec:	5ec9      	ldrsh	r1, [r1, r3]
 800f7ee:	f000 f8b1 	bl	800f954 <_close_r>
 800f7f2:	bd10      	pop	{r4, pc}

0800f7f4 <memset>:
 800f7f4:	0003      	movs	r3, r0
 800f7f6:	1882      	adds	r2, r0, r2
 800f7f8:	4293      	cmp	r3, r2
 800f7fa:	d100      	bne.n	800f7fe <memset+0xa>
 800f7fc:	4770      	bx	lr
 800f7fe:	7019      	strb	r1, [r3, #0]
 800f800:	3301      	adds	r3, #1
 800f802:	e7f9      	b.n	800f7f8 <memset+0x4>

0800f804 <strcat>:
 800f804:	0002      	movs	r2, r0
 800f806:	b510      	push	{r4, lr}
 800f808:	7813      	ldrb	r3, [r2, #0]
 800f80a:	0014      	movs	r4, r2
 800f80c:	3201      	adds	r2, #1
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d1fa      	bne.n	800f808 <strcat+0x4>
 800f812:	5cca      	ldrb	r2, [r1, r3]
 800f814:	54e2      	strb	r2, [r4, r3]
 800f816:	3301      	adds	r3, #1
 800f818:	2a00      	cmp	r2, #0
 800f81a:	d1fa      	bne.n	800f812 <strcat+0xe>
 800f81c:	bd10      	pop	{r4, pc}

0800f81e <strchr>:
 800f81e:	b2c9      	uxtb	r1, r1
 800f820:	7803      	ldrb	r3, [r0, #0]
 800f822:	2b00      	cmp	r3, #0
 800f824:	d004      	beq.n	800f830 <strchr+0x12>
 800f826:	428b      	cmp	r3, r1
 800f828:	d100      	bne.n	800f82c <strchr+0xe>
 800f82a:	4770      	bx	lr
 800f82c:	3001      	adds	r0, #1
 800f82e:	e7f7      	b.n	800f820 <strchr+0x2>
 800f830:	424b      	negs	r3, r1
 800f832:	4159      	adcs	r1, r3
 800f834:	4249      	negs	r1, r1
 800f836:	4008      	ands	r0, r1
 800f838:	e7f7      	b.n	800f82a <strchr+0xc>

0800f83a <strncmp>:
 800f83a:	b530      	push	{r4, r5, lr}
 800f83c:	0005      	movs	r5, r0
 800f83e:	1e10      	subs	r0, r2, #0
 800f840:	d00b      	beq.n	800f85a <strncmp+0x20>
 800f842:	2400      	movs	r4, #0
 800f844:	3a01      	subs	r2, #1
 800f846:	5d2b      	ldrb	r3, [r5, r4]
 800f848:	5d08      	ldrb	r0, [r1, r4]
 800f84a:	4283      	cmp	r3, r0
 800f84c:	d104      	bne.n	800f858 <strncmp+0x1e>
 800f84e:	42a2      	cmp	r2, r4
 800f850:	d002      	beq.n	800f858 <strncmp+0x1e>
 800f852:	3401      	adds	r4, #1
 800f854:	2b00      	cmp	r3, #0
 800f856:	d1f6      	bne.n	800f846 <strncmp+0xc>
 800f858:	1a18      	subs	r0, r3, r0
 800f85a:	bd30      	pop	{r4, r5, pc}

0800f85c <strncpy>:
 800f85c:	0003      	movs	r3, r0
 800f85e:	b530      	push	{r4, r5, lr}
 800f860:	001d      	movs	r5, r3
 800f862:	2a00      	cmp	r2, #0
 800f864:	d006      	beq.n	800f874 <strncpy+0x18>
 800f866:	780c      	ldrb	r4, [r1, #0]
 800f868:	3a01      	subs	r2, #1
 800f86a:	3301      	adds	r3, #1
 800f86c:	702c      	strb	r4, [r5, #0]
 800f86e:	3101      	adds	r1, #1
 800f870:	2c00      	cmp	r4, #0
 800f872:	d1f5      	bne.n	800f860 <strncpy+0x4>
 800f874:	2100      	movs	r1, #0
 800f876:	189a      	adds	r2, r3, r2
 800f878:	4293      	cmp	r3, r2
 800f87a:	d100      	bne.n	800f87e <strncpy+0x22>
 800f87c:	bd30      	pop	{r4, r5, pc}
 800f87e:	7019      	strb	r1, [r3, #0]
 800f880:	3301      	adds	r3, #1
 800f882:	e7f9      	b.n	800f878 <strncpy+0x1c>

0800f884 <strtok>:
 800f884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f886:	4b16      	ldr	r3, [pc, #88]	; (800f8e0 <strtok+0x5c>)
 800f888:	0005      	movs	r5, r0
 800f88a:	681f      	ldr	r7, [r3, #0]
 800f88c:	000e      	movs	r6, r1
 800f88e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 800f890:	2c00      	cmp	r4, #0
 800f892:	d11d      	bne.n	800f8d0 <strtok+0x4c>
 800f894:	2050      	movs	r0, #80	; 0x50
 800f896:	f001 fb61 	bl	8010f5c <malloc>
 800f89a:	1e02      	subs	r2, r0, #0
 800f89c:	6478      	str	r0, [r7, #68]	; 0x44
 800f89e:	d104      	bne.n	800f8aa <strtok+0x26>
 800f8a0:	215b      	movs	r1, #91	; 0x5b
 800f8a2:	4b10      	ldr	r3, [pc, #64]	; (800f8e4 <strtok+0x60>)
 800f8a4:	4810      	ldr	r0, [pc, #64]	; (800f8e8 <strtok+0x64>)
 800f8a6:	f000 f8f7 	bl	800fa98 <__assert_func>
 800f8aa:	6004      	str	r4, [r0, #0]
 800f8ac:	6044      	str	r4, [r0, #4]
 800f8ae:	6084      	str	r4, [r0, #8]
 800f8b0:	60c4      	str	r4, [r0, #12]
 800f8b2:	6104      	str	r4, [r0, #16]
 800f8b4:	6144      	str	r4, [r0, #20]
 800f8b6:	6184      	str	r4, [r0, #24]
 800f8b8:	6284      	str	r4, [r0, #40]	; 0x28
 800f8ba:	62c4      	str	r4, [r0, #44]	; 0x2c
 800f8bc:	6304      	str	r4, [r0, #48]	; 0x30
 800f8be:	6344      	str	r4, [r0, #52]	; 0x34
 800f8c0:	6384      	str	r4, [r0, #56]	; 0x38
 800f8c2:	63c4      	str	r4, [r0, #60]	; 0x3c
 800f8c4:	6404      	str	r4, [r0, #64]	; 0x40
 800f8c6:	6444      	str	r4, [r0, #68]	; 0x44
 800f8c8:	6484      	str	r4, [r0, #72]	; 0x48
 800f8ca:	64c4      	str	r4, [r0, #76]	; 0x4c
 800f8cc:	7704      	strb	r4, [r0, #28]
 800f8ce:	6244      	str	r4, [r0, #36]	; 0x24
 800f8d0:	0031      	movs	r1, r6
 800f8d2:	0028      	movs	r0, r5
 800f8d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f8d6:	2301      	movs	r3, #1
 800f8d8:	f000 f808 	bl	800f8ec <__strtok_r>
 800f8dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8de:	46c0      	nop			; (mov r8, r8)
 800f8e0:	2000021c 	.word	0x2000021c
 800f8e4:	08013838 	.word	0x08013838
 800f8e8:	0801384f 	.word	0x0801384f

0800f8ec <__strtok_r>:
 800f8ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f8ee:	2800      	cmp	r0, #0
 800f8f0:	d102      	bne.n	800f8f8 <__strtok_r+0xc>
 800f8f2:	6810      	ldr	r0, [r2, #0]
 800f8f4:	2800      	cmp	r0, #0
 800f8f6:	d013      	beq.n	800f920 <__strtok_r+0x34>
 800f8f8:	0004      	movs	r4, r0
 800f8fa:	0020      	movs	r0, r4
 800f8fc:	000e      	movs	r6, r1
 800f8fe:	7805      	ldrb	r5, [r0, #0]
 800f900:	3401      	adds	r4, #1
 800f902:	7837      	ldrb	r7, [r6, #0]
 800f904:	2f00      	cmp	r7, #0
 800f906:	d104      	bne.n	800f912 <__strtok_r+0x26>
 800f908:	2d00      	cmp	r5, #0
 800f90a:	d10f      	bne.n	800f92c <__strtok_r+0x40>
 800f90c:	0028      	movs	r0, r5
 800f90e:	6015      	str	r5, [r2, #0]
 800f910:	e006      	b.n	800f920 <__strtok_r+0x34>
 800f912:	3601      	adds	r6, #1
 800f914:	42bd      	cmp	r5, r7
 800f916:	d1f4      	bne.n	800f902 <__strtok_r+0x16>
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d1ee      	bne.n	800f8fa <__strtok_r+0xe>
 800f91c:	6014      	str	r4, [r2, #0]
 800f91e:	7003      	strb	r3, [r0, #0]
 800f920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f922:	002f      	movs	r7, r5
 800f924:	e00f      	b.n	800f946 <__strtok_r+0x5a>
 800f926:	3301      	adds	r3, #1
 800f928:	2e00      	cmp	r6, #0
 800f92a:	d104      	bne.n	800f936 <__strtok_r+0x4a>
 800f92c:	0023      	movs	r3, r4
 800f92e:	3401      	adds	r4, #1
 800f930:	781d      	ldrb	r5, [r3, #0]
 800f932:	0027      	movs	r7, r4
 800f934:	000b      	movs	r3, r1
 800f936:	781e      	ldrb	r6, [r3, #0]
 800f938:	42b5      	cmp	r5, r6
 800f93a:	d1f4      	bne.n	800f926 <__strtok_r+0x3a>
 800f93c:	2d00      	cmp	r5, #0
 800f93e:	d0f0      	beq.n	800f922 <__strtok_r+0x36>
 800f940:	2300      	movs	r3, #0
 800f942:	3c01      	subs	r4, #1
 800f944:	7023      	strb	r3, [r4, #0]
 800f946:	6017      	str	r7, [r2, #0]
 800f948:	e7ea      	b.n	800f920 <__strtok_r+0x34>
	...

0800f94c <_localeconv_r>:
 800f94c:	4800      	ldr	r0, [pc, #0]	; (800f950 <_localeconv_r+0x4>)
 800f94e:	4770      	bx	lr
 800f950:	20000154 	.word	0x20000154

0800f954 <_close_r>:
 800f954:	2300      	movs	r3, #0
 800f956:	b570      	push	{r4, r5, r6, lr}
 800f958:	4d06      	ldr	r5, [pc, #24]	; (800f974 <_close_r+0x20>)
 800f95a:	0004      	movs	r4, r0
 800f95c:	0008      	movs	r0, r1
 800f95e:	602b      	str	r3, [r5, #0]
 800f960:	f7f5 fa59 	bl	8004e16 <_close>
 800f964:	1c43      	adds	r3, r0, #1
 800f966:	d103      	bne.n	800f970 <_close_r+0x1c>
 800f968:	682b      	ldr	r3, [r5, #0]
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d000      	beq.n	800f970 <_close_r+0x1c>
 800f96e:	6023      	str	r3, [r4, #0]
 800f970:	bd70      	pop	{r4, r5, r6, pc}
 800f972:	46c0      	nop			; (mov r8, r8)
 800f974:	20004814 	.word	0x20004814

0800f978 <_lseek_r>:
 800f978:	b570      	push	{r4, r5, r6, lr}
 800f97a:	0004      	movs	r4, r0
 800f97c:	0008      	movs	r0, r1
 800f97e:	0011      	movs	r1, r2
 800f980:	001a      	movs	r2, r3
 800f982:	2300      	movs	r3, #0
 800f984:	4d05      	ldr	r5, [pc, #20]	; (800f99c <_lseek_r+0x24>)
 800f986:	602b      	str	r3, [r5, #0]
 800f988:	f7f5 fa66 	bl	8004e58 <_lseek>
 800f98c:	1c43      	adds	r3, r0, #1
 800f98e:	d103      	bne.n	800f998 <_lseek_r+0x20>
 800f990:	682b      	ldr	r3, [r5, #0]
 800f992:	2b00      	cmp	r3, #0
 800f994:	d000      	beq.n	800f998 <_lseek_r+0x20>
 800f996:	6023      	str	r3, [r4, #0]
 800f998:	bd70      	pop	{r4, r5, r6, pc}
 800f99a:	46c0      	nop			; (mov r8, r8)
 800f99c:	20004814 	.word	0x20004814

0800f9a0 <_read_r>:
 800f9a0:	b570      	push	{r4, r5, r6, lr}
 800f9a2:	0004      	movs	r4, r0
 800f9a4:	0008      	movs	r0, r1
 800f9a6:	0011      	movs	r1, r2
 800f9a8:	001a      	movs	r2, r3
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	4d05      	ldr	r5, [pc, #20]	; (800f9c4 <_read_r+0x24>)
 800f9ae:	602b      	str	r3, [r5, #0]
 800f9b0:	f7f5 f9f8 	bl	8004da4 <_read>
 800f9b4:	1c43      	adds	r3, r0, #1
 800f9b6:	d103      	bne.n	800f9c0 <_read_r+0x20>
 800f9b8:	682b      	ldr	r3, [r5, #0]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d000      	beq.n	800f9c0 <_read_r+0x20>
 800f9be:	6023      	str	r3, [r4, #0]
 800f9c0:	bd70      	pop	{r4, r5, r6, pc}
 800f9c2:	46c0      	nop			; (mov r8, r8)
 800f9c4:	20004814 	.word	0x20004814

0800f9c8 <_write_r>:
 800f9c8:	b570      	push	{r4, r5, r6, lr}
 800f9ca:	0004      	movs	r4, r0
 800f9cc:	0008      	movs	r0, r1
 800f9ce:	0011      	movs	r1, r2
 800f9d0:	001a      	movs	r2, r3
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	4d05      	ldr	r5, [pc, #20]	; (800f9ec <_write_r+0x24>)
 800f9d6:	602b      	str	r3, [r5, #0]
 800f9d8:	f7f5 fa01 	bl	8004dde <_write>
 800f9dc:	1c43      	adds	r3, r0, #1
 800f9de:	d103      	bne.n	800f9e8 <_write_r+0x20>
 800f9e0:	682b      	ldr	r3, [r5, #0]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d000      	beq.n	800f9e8 <_write_r+0x20>
 800f9e6:	6023      	str	r3, [r4, #0]
 800f9e8:	bd70      	pop	{r4, r5, r6, pc}
 800f9ea:	46c0      	nop			; (mov r8, r8)
 800f9ec:	20004814 	.word	0x20004814

0800f9f0 <__errno>:
 800f9f0:	4b01      	ldr	r3, [pc, #4]	; (800f9f8 <__errno+0x8>)
 800f9f2:	6818      	ldr	r0, [r3, #0]
 800f9f4:	4770      	bx	lr
 800f9f6:	46c0      	nop			; (mov r8, r8)
 800f9f8:	2000021c 	.word	0x2000021c

0800f9fc <__libc_init_array>:
 800f9fc:	b570      	push	{r4, r5, r6, lr}
 800f9fe:	2600      	movs	r6, #0
 800fa00:	4c0c      	ldr	r4, [pc, #48]	; (800fa34 <__libc_init_array+0x38>)
 800fa02:	4d0d      	ldr	r5, [pc, #52]	; (800fa38 <__libc_init_array+0x3c>)
 800fa04:	1b64      	subs	r4, r4, r5
 800fa06:	10a4      	asrs	r4, r4, #2
 800fa08:	42a6      	cmp	r6, r4
 800fa0a:	d109      	bne.n	800fa20 <__libc_init_array+0x24>
 800fa0c:	2600      	movs	r6, #0
 800fa0e:	f003 f9dd 	bl	8012dcc <_init>
 800fa12:	4c0a      	ldr	r4, [pc, #40]	; (800fa3c <__libc_init_array+0x40>)
 800fa14:	4d0a      	ldr	r5, [pc, #40]	; (800fa40 <__libc_init_array+0x44>)
 800fa16:	1b64      	subs	r4, r4, r5
 800fa18:	10a4      	asrs	r4, r4, #2
 800fa1a:	42a6      	cmp	r6, r4
 800fa1c:	d105      	bne.n	800fa2a <__libc_init_array+0x2e>
 800fa1e:	bd70      	pop	{r4, r5, r6, pc}
 800fa20:	00b3      	lsls	r3, r6, #2
 800fa22:	58eb      	ldr	r3, [r5, r3]
 800fa24:	4798      	blx	r3
 800fa26:	3601      	adds	r6, #1
 800fa28:	e7ee      	b.n	800fa08 <__libc_init_array+0xc>
 800fa2a:	00b3      	lsls	r3, r6, #2
 800fa2c:	58eb      	ldr	r3, [r5, r3]
 800fa2e:	4798      	blx	r3
 800fa30:	3601      	adds	r6, #1
 800fa32:	e7f2      	b.n	800fa1a <__libc_init_array+0x1e>
 800fa34:	08013b50 	.word	0x08013b50
 800fa38:	08013b50 	.word	0x08013b50
 800fa3c:	08013b54 	.word	0x08013b54
 800fa40:	08013b50 	.word	0x08013b50

0800fa44 <__retarget_lock_init_recursive>:
 800fa44:	4770      	bx	lr

0800fa46 <__retarget_lock_acquire_recursive>:
 800fa46:	4770      	bx	lr

0800fa48 <__retarget_lock_release_recursive>:
 800fa48:	4770      	bx	lr

0800fa4a <strcpy>:
 800fa4a:	0003      	movs	r3, r0
 800fa4c:	780a      	ldrb	r2, [r1, #0]
 800fa4e:	3101      	adds	r1, #1
 800fa50:	701a      	strb	r2, [r3, #0]
 800fa52:	3301      	adds	r3, #1
 800fa54:	2a00      	cmp	r2, #0
 800fa56:	d1f9      	bne.n	800fa4c <strcpy+0x2>
 800fa58:	4770      	bx	lr

0800fa5a <memchr>:
 800fa5a:	b2c9      	uxtb	r1, r1
 800fa5c:	1882      	adds	r2, r0, r2
 800fa5e:	4290      	cmp	r0, r2
 800fa60:	d101      	bne.n	800fa66 <memchr+0xc>
 800fa62:	2000      	movs	r0, #0
 800fa64:	4770      	bx	lr
 800fa66:	7803      	ldrb	r3, [r0, #0]
 800fa68:	428b      	cmp	r3, r1
 800fa6a:	d0fb      	beq.n	800fa64 <memchr+0xa>
 800fa6c:	3001      	adds	r0, #1
 800fa6e:	e7f6      	b.n	800fa5e <memchr+0x4>

0800fa70 <memcpy>:
 800fa70:	2300      	movs	r3, #0
 800fa72:	b510      	push	{r4, lr}
 800fa74:	429a      	cmp	r2, r3
 800fa76:	d100      	bne.n	800fa7a <memcpy+0xa>
 800fa78:	bd10      	pop	{r4, pc}
 800fa7a:	5ccc      	ldrb	r4, [r1, r3]
 800fa7c:	54c4      	strb	r4, [r0, r3]
 800fa7e:	3301      	adds	r3, #1
 800fa80:	e7f8      	b.n	800fa74 <memcpy+0x4>
	...

0800fa84 <nan>:
 800fa84:	2000      	movs	r0, #0
 800fa86:	4901      	ldr	r1, [pc, #4]	; (800fa8c <nan+0x8>)
 800fa88:	4770      	bx	lr
 800fa8a:	46c0      	nop			; (mov r8, r8)
 800fa8c:	7ff80000 	.word	0x7ff80000

0800fa90 <nanf>:
 800fa90:	4800      	ldr	r0, [pc, #0]	; (800fa94 <nanf+0x4>)
 800fa92:	4770      	bx	lr
 800fa94:	7fc00000 	.word	0x7fc00000

0800fa98 <__assert_func>:
 800fa98:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800fa9a:	0014      	movs	r4, r2
 800fa9c:	001a      	movs	r2, r3
 800fa9e:	4b09      	ldr	r3, [pc, #36]	; (800fac4 <__assert_func+0x2c>)
 800faa0:	0005      	movs	r5, r0
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	000e      	movs	r6, r1
 800faa6:	68d8      	ldr	r0, [r3, #12]
 800faa8:	4b07      	ldr	r3, [pc, #28]	; (800fac8 <__assert_func+0x30>)
 800faaa:	2c00      	cmp	r4, #0
 800faac:	d101      	bne.n	800fab2 <__assert_func+0x1a>
 800faae:	4b07      	ldr	r3, [pc, #28]	; (800facc <__assert_func+0x34>)
 800fab0:	001c      	movs	r4, r3
 800fab2:	4907      	ldr	r1, [pc, #28]	; (800fad0 <__assert_func+0x38>)
 800fab4:	9301      	str	r3, [sp, #4]
 800fab6:	9402      	str	r4, [sp, #8]
 800fab8:	002b      	movs	r3, r5
 800faba:	9600      	str	r6, [sp, #0]
 800fabc:	f002 fd26 	bl	801250c <fiprintf>
 800fac0:	f002 fdd4 	bl	801266c <abort>
 800fac4:	2000021c 	.word	0x2000021c
 800fac8:	080138b1 	.word	0x080138b1
 800facc:	080138ec 	.word	0x080138ec
 800fad0:	080138be 	.word	0x080138be

0800fad4 <quorem>:
 800fad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fad6:	6902      	ldr	r2, [r0, #16]
 800fad8:	690b      	ldr	r3, [r1, #16]
 800fada:	b089      	sub	sp, #36	; 0x24
 800fadc:	0007      	movs	r7, r0
 800fade:	9104      	str	r1, [sp, #16]
 800fae0:	2000      	movs	r0, #0
 800fae2:	429a      	cmp	r2, r3
 800fae4:	db69      	blt.n	800fbba <quorem+0xe6>
 800fae6:	3b01      	subs	r3, #1
 800fae8:	009c      	lsls	r4, r3, #2
 800faea:	9301      	str	r3, [sp, #4]
 800faec:	000b      	movs	r3, r1
 800faee:	3314      	adds	r3, #20
 800faf0:	9306      	str	r3, [sp, #24]
 800faf2:	191b      	adds	r3, r3, r4
 800faf4:	9305      	str	r3, [sp, #20]
 800faf6:	003b      	movs	r3, r7
 800faf8:	3314      	adds	r3, #20
 800fafa:	9303      	str	r3, [sp, #12]
 800fafc:	191c      	adds	r4, r3, r4
 800fafe:	9b05      	ldr	r3, [sp, #20]
 800fb00:	6826      	ldr	r6, [r4, #0]
 800fb02:	681d      	ldr	r5, [r3, #0]
 800fb04:	0030      	movs	r0, r6
 800fb06:	3501      	adds	r5, #1
 800fb08:	0029      	movs	r1, r5
 800fb0a:	f7f0 fb23 	bl	8000154 <__udivsi3>
 800fb0e:	9002      	str	r0, [sp, #8]
 800fb10:	42ae      	cmp	r6, r5
 800fb12:	d329      	bcc.n	800fb68 <quorem+0x94>
 800fb14:	9b06      	ldr	r3, [sp, #24]
 800fb16:	2600      	movs	r6, #0
 800fb18:	469c      	mov	ip, r3
 800fb1a:	9d03      	ldr	r5, [sp, #12]
 800fb1c:	9606      	str	r6, [sp, #24]
 800fb1e:	4662      	mov	r2, ip
 800fb20:	ca08      	ldmia	r2!, {r3}
 800fb22:	6828      	ldr	r0, [r5, #0]
 800fb24:	4694      	mov	ip, r2
 800fb26:	9a02      	ldr	r2, [sp, #8]
 800fb28:	b299      	uxth	r1, r3
 800fb2a:	4351      	muls	r1, r2
 800fb2c:	0c1b      	lsrs	r3, r3, #16
 800fb2e:	4353      	muls	r3, r2
 800fb30:	1989      	adds	r1, r1, r6
 800fb32:	0c0a      	lsrs	r2, r1, #16
 800fb34:	189b      	adds	r3, r3, r2
 800fb36:	9307      	str	r3, [sp, #28]
 800fb38:	0c1e      	lsrs	r6, r3, #16
 800fb3a:	9b06      	ldr	r3, [sp, #24]
 800fb3c:	b282      	uxth	r2, r0
 800fb3e:	18d2      	adds	r2, r2, r3
 800fb40:	466b      	mov	r3, sp
 800fb42:	b289      	uxth	r1, r1
 800fb44:	8b9b      	ldrh	r3, [r3, #28]
 800fb46:	1a52      	subs	r2, r2, r1
 800fb48:	0c01      	lsrs	r1, r0, #16
 800fb4a:	1ac9      	subs	r1, r1, r3
 800fb4c:	1413      	asrs	r3, r2, #16
 800fb4e:	18cb      	adds	r3, r1, r3
 800fb50:	1419      	asrs	r1, r3, #16
 800fb52:	b292      	uxth	r2, r2
 800fb54:	041b      	lsls	r3, r3, #16
 800fb56:	4313      	orrs	r3, r2
 800fb58:	c508      	stmia	r5!, {r3}
 800fb5a:	9b05      	ldr	r3, [sp, #20]
 800fb5c:	9106      	str	r1, [sp, #24]
 800fb5e:	4563      	cmp	r3, ip
 800fb60:	d2dd      	bcs.n	800fb1e <quorem+0x4a>
 800fb62:	6823      	ldr	r3, [r4, #0]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d030      	beq.n	800fbca <quorem+0xf6>
 800fb68:	0038      	movs	r0, r7
 800fb6a:	9904      	ldr	r1, [sp, #16]
 800fb6c:	f001 fd98 	bl	80116a0 <__mcmp>
 800fb70:	2800      	cmp	r0, #0
 800fb72:	db21      	blt.n	800fbb8 <quorem+0xe4>
 800fb74:	0038      	movs	r0, r7
 800fb76:	2600      	movs	r6, #0
 800fb78:	9b02      	ldr	r3, [sp, #8]
 800fb7a:	9c04      	ldr	r4, [sp, #16]
 800fb7c:	3301      	adds	r3, #1
 800fb7e:	9302      	str	r3, [sp, #8]
 800fb80:	3014      	adds	r0, #20
 800fb82:	3414      	adds	r4, #20
 800fb84:	6803      	ldr	r3, [r0, #0]
 800fb86:	cc02      	ldmia	r4!, {r1}
 800fb88:	b29d      	uxth	r5, r3
 800fb8a:	19ad      	adds	r5, r5, r6
 800fb8c:	b28a      	uxth	r2, r1
 800fb8e:	1aaa      	subs	r2, r5, r2
 800fb90:	0c09      	lsrs	r1, r1, #16
 800fb92:	0c1b      	lsrs	r3, r3, #16
 800fb94:	1a5b      	subs	r3, r3, r1
 800fb96:	1411      	asrs	r1, r2, #16
 800fb98:	185b      	adds	r3, r3, r1
 800fb9a:	141e      	asrs	r6, r3, #16
 800fb9c:	b292      	uxth	r2, r2
 800fb9e:	041b      	lsls	r3, r3, #16
 800fba0:	4313      	orrs	r3, r2
 800fba2:	c008      	stmia	r0!, {r3}
 800fba4:	9b05      	ldr	r3, [sp, #20]
 800fba6:	42a3      	cmp	r3, r4
 800fba8:	d2ec      	bcs.n	800fb84 <quorem+0xb0>
 800fbaa:	9b01      	ldr	r3, [sp, #4]
 800fbac:	9a03      	ldr	r2, [sp, #12]
 800fbae:	009b      	lsls	r3, r3, #2
 800fbb0:	18d3      	adds	r3, r2, r3
 800fbb2:	681a      	ldr	r2, [r3, #0]
 800fbb4:	2a00      	cmp	r2, #0
 800fbb6:	d015      	beq.n	800fbe4 <quorem+0x110>
 800fbb8:	9802      	ldr	r0, [sp, #8]
 800fbba:	b009      	add	sp, #36	; 0x24
 800fbbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbbe:	6823      	ldr	r3, [r4, #0]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d106      	bne.n	800fbd2 <quorem+0xfe>
 800fbc4:	9b01      	ldr	r3, [sp, #4]
 800fbc6:	3b01      	subs	r3, #1
 800fbc8:	9301      	str	r3, [sp, #4]
 800fbca:	9b03      	ldr	r3, [sp, #12]
 800fbcc:	3c04      	subs	r4, #4
 800fbce:	42a3      	cmp	r3, r4
 800fbd0:	d3f5      	bcc.n	800fbbe <quorem+0xea>
 800fbd2:	9b01      	ldr	r3, [sp, #4]
 800fbd4:	613b      	str	r3, [r7, #16]
 800fbd6:	e7c7      	b.n	800fb68 <quorem+0x94>
 800fbd8:	681a      	ldr	r2, [r3, #0]
 800fbda:	2a00      	cmp	r2, #0
 800fbdc:	d106      	bne.n	800fbec <quorem+0x118>
 800fbde:	9a01      	ldr	r2, [sp, #4]
 800fbe0:	3a01      	subs	r2, #1
 800fbe2:	9201      	str	r2, [sp, #4]
 800fbe4:	9a03      	ldr	r2, [sp, #12]
 800fbe6:	3b04      	subs	r3, #4
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	d3f5      	bcc.n	800fbd8 <quorem+0x104>
 800fbec:	9b01      	ldr	r3, [sp, #4]
 800fbee:	613b      	str	r3, [r7, #16]
 800fbf0:	e7e2      	b.n	800fbb8 <quorem+0xe4>
	...

0800fbf4 <_dtoa_r>:
 800fbf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fbf6:	0014      	movs	r4, r2
 800fbf8:	001d      	movs	r5, r3
 800fbfa:	69c6      	ldr	r6, [r0, #28]
 800fbfc:	b09d      	sub	sp, #116	; 0x74
 800fbfe:	9408      	str	r4, [sp, #32]
 800fc00:	9509      	str	r5, [sp, #36]	; 0x24
 800fc02:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800fc04:	9004      	str	r0, [sp, #16]
 800fc06:	2e00      	cmp	r6, #0
 800fc08:	d10f      	bne.n	800fc2a <_dtoa_r+0x36>
 800fc0a:	2010      	movs	r0, #16
 800fc0c:	f001 f9a6 	bl	8010f5c <malloc>
 800fc10:	9b04      	ldr	r3, [sp, #16]
 800fc12:	1e02      	subs	r2, r0, #0
 800fc14:	61d8      	str	r0, [r3, #28]
 800fc16:	d104      	bne.n	800fc22 <_dtoa_r+0x2e>
 800fc18:	21ef      	movs	r1, #239	; 0xef
 800fc1a:	4bc6      	ldr	r3, [pc, #792]	; (800ff34 <_dtoa_r+0x340>)
 800fc1c:	48c6      	ldr	r0, [pc, #792]	; (800ff38 <_dtoa_r+0x344>)
 800fc1e:	f7ff ff3b 	bl	800fa98 <__assert_func>
 800fc22:	6046      	str	r6, [r0, #4]
 800fc24:	6086      	str	r6, [r0, #8]
 800fc26:	6006      	str	r6, [r0, #0]
 800fc28:	60c6      	str	r6, [r0, #12]
 800fc2a:	9b04      	ldr	r3, [sp, #16]
 800fc2c:	69db      	ldr	r3, [r3, #28]
 800fc2e:	6819      	ldr	r1, [r3, #0]
 800fc30:	2900      	cmp	r1, #0
 800fc32:	d00b      	beq.n	800fc4c <_dtoa_r+0x58>
 800fc34:	685a      	ldr	r2, [r3, #4]
 800fc36:	2301      	movs	r3, #1
 800fc38:	4093      	lsls	r3, r2
 800fc3a:	604a      	str	r2, [r1, #4]
 800fc3c:	608b      	str	r3, [r1, #8]
 800fc3e:	9804      	ldr	r0, [sp, #16]
 800fc40:	f001 faa0 	bl	8011184 <_Bfree>
 800fc44:	2200      	movs	r2, #0
 800fc46:	9b04      	ldr	r3, [sp, #16]
 800fc48:	69db      	ldr	r3, [r3, #28]
 800fc4a:	601a      	str	r2, [r3, #0]
 800fc4c:	2d00      	cmp	r5, #0
 800fc4e:	da1e      	bge.n	800fc8e <_dtoa_r+0x9a>
 800fc50:	2301      	movs	r3, #1
 800fc52:	603b      	str	r3, [r7, #0]
 800fc54:	006b      	lsls	r3, r5, #1
 800fc56:	085b      	lsrs	r3, r3, #1
 800fc58:	9309      	str	r3, [sp, #36]	; 0x24
 800fc5a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fc5c:	4bb7      	ldr	r3, [pc, #732]	; (800ff3c <_dtoa_r+0x348>)
 800fc5e:	4ab7      	ldr	r2, [pc, #732]	; (800ff3c <_dtoa_r+0x348>)
 800fc60:	403b      	ands	r3, r7
 800fc62:	4293      	cmp	r3, r2
 800fc64:	d116      	bne.n	800fc94 <_dtoa_r+0xa0>
 800fc66:	4bb6      	ldr	r3, [pc, #728]	; (800ff40 <_dtoa_r+0x34c>)
 800fc68:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fc6a:	6013      	str	r3, [r2, #0]
 800fc6c:	033b      	lsls	r3, r7, #12
 800fc6e:	0b1b      	lsrs	r3, r3, #12
 800fc70:	4323      	orrs	r3, r4
 800fc72:	d101      	bne.n	800fc78 <_dtoa_r+0x84>
 800fc74:	f000 fdb5 	bl	80107e2 <_dtoa_r+0xbee>
 800fc78:	4bb2      	ldr	r3, [pc, #712]	; (800ff44 <_dtoa_r+0x350>)
 800fc7a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fc7c:	9306      	str	r3, [sp, #24]
 800fc7e:	2a00      	cmp	r2, #0
 800fc80:	d002      	beq.n	800fc88 <_dtoa_r+0x94>
 800fc82:	4bb1      	ldr	r3, [pc, #708]	; (800ff48 <_dtoa_r+0x354>)
 800fc84:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fc86:	6013      	str	r3, [r2, #0]
 800fc88:	9806      	ldr	r0, [sp, #24]
 800fc8a:	b01d      	add	sp, #116	; 0x74
 800fc8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc8e:	2300      	movs	r3, #0
 800fc90:	603b      	str	r3, [r7, #0]
 800fc92:	e7e2      	b.n	800fc5a <_dtoa_r+0x66>
 800fc94:	9a08      	ldr	r2, [sp, #32]
 800fc96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc98:	9210      	str	r2, [sp, #64]	; 0x40
 800fc9a:	9311      	str	r3, [sp, #68]	; 0x44
 800fc9c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fc9e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fca0:	2200      	movs	r2, #0
 800fca2:	2300      	movs	r3, #0
 800fca4:	f7f0 fbdc 	bl	8000460 <__aeabi_dcmpeq>
 800fca8:	1e06      	subs	r6, r0, #0
 800fcaa:	d009      	beq.n	800fcc0 <_dtoa_r+0xcc>
 800fcac:	2301      	movs	r3, #1
 800fcae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fcb0:	6013      	str	r3, [r2, #0]
 800fcb2:	4ba6      	ldr	r3, [pc, #664]	; (800ff4c <_dtoa_r+0x358>)
 800fcb4:	9306      	str	r3, [sp, #24]
 800fcb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d0e5      	beq.n	800fc88 <_dtoa_r+0x94>
 800fcbc:	4ba4      	ldr	r3, [pc, #656]	; (800ff50 <_dtoa_r+0x35c>)
 800fcbe:	e7e1      	b.n	800fc84 <_dtoa_r+0x90>
 800fcc0:	ab1a      	add	r3, sp, #104	; 0x68
 800fcc2:	9301      	str	r3, [sp, #4]
 800fcc4:	ab1b      	add	r3, sp, #108	; 0x6c
 800fcc6:	9300      	str	r3, [sp, #0]
 800fcc8:	9804      	ldr	r0, [sp, #16]
 800fcca:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fccc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fcce:	f001 fe03 	bl	80118d8 <__d2b>
 800fcd2:	007a      	lsls	r2, r7, #1
 800fcd4:	9005      	str	r0, [sp, #20]
 800fcd6:	0d52      	lsrs	r2, r2, #21
 800fcd8:	d100      	bne.n	800fcdc <_dtoa_r+0xe8>
 800fcda:	e07b      	b.n	800fdd4 <_dtoa_r+0x1e0>
 800fcdc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fcde:	9617      	str	r6, [sp, #92]	; 0x5c
 800fce0:	0319      	lsls	r1, r3, #12
 800fce2:	4b9c      	ldr	r3, [pc, #624]	; (800ff54 <_dtoa_r+0x360>)
 800fce4:	0b09      	lsrs	r1, r1, #12
 800fce6:	430b      	orrs	r3, r1
 800fce8:	499b      	ldr	r1, [pc, #620]	; (800ff58 <_dtoa_r+0x364>)
 800fcea:	1857      	adds	r7, r2, r1
 800fcec:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fcee:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fcf0:	0019      	movs	r1, r3
 800fcf2:	2200      	movs	r2, #0
 800fcf4:	4b99      	ldr	r3, [pc, #612]	; (800ff5c <_dtoa_r+0x368>)
 800fcf6:	f7f2 fb73 	bl	80023e0 <__aeabi_dsub>
 800fcfa:	4a99      	ldr	r2, [pc, #612]	; (800ff60 <_dtoa_r+0x36c>)
 800fcfc:	4b99      	ldr	r3, [pc, #612]	; (800ff64 <_dtoa_r+0x370>)
 800fcfe:	f7f2 f8ad 	bl	8001e5c <__aeabi_dmul>
 800fd02:	4a99      	ldr	r2, [pc, #612]	; (800ff68 <_dtoa_r+0x374>)
 800fd04:	4b99      	ldr	r3, [pc, #612]	; (800ff6c <_dtoa_r+0x378>)
 800fd06:	f7f1 f94f 	bl	8000fa8 <__aeabi_dadd>
 800fd0a:	0004      	movs	r4, r0
 800fd0c:	0038      	movs	r0, r7
 800fd0e:	000d      	movs	r5, r1
 800fd10:	f7f2 ff3c 	bl	8002b8c <__aeabi_i2d>
 800fd14:	4a96      	ldr	r2, [pc, #600]	; (800ff70 <_dtoa_r+0x37c>)
 800fd16:	4b97      	ldr	r3, [pc, #604]	; (800ff74 <_dtoa_r+0x380>)
 800fd18:	f7f2 f8a0 	bl	8001e5c <__aeabi_dmul>
 800fd1c:	0002      	movs	r2, r0
 800fd1e:	000b      	movs	r3, r1
 800fd20:	0020      	movs	r0, r4
 800fd22:	0029      	movs	r1, r5
 800fd24:	f7f1 f940 	bl	8000fa8 <__aeabi_dadd>
 800fd28:	0004      	movs	r4, r0
 800fd2a:	000d      	movs	r5, r1
 800fd2c:	f7f2 fef8 	bl	8002b20 <__aeabi_d2iz>
 800fd30:	2200      	movs	r2, #0
 800fd32:	9003      	str	r0, [sp, #12]
 800fd34:	2300      	movs	r3, #0
 800fd36:	0020      	movs	r0, r4
 800fd38:	0029      	movs	r1, r5
 800fd3a:	f7f0 fb97 	bl	800046c <__aeabi_dcmplt>
 800fd3e:	2800      	cmp	r0, #0
 800fd40:	d00b      	beq.n	800fd5a <_dtoa_r+0x166>
 800fd42:	9803      	ldr	r0, [sp, #12]
 800fd44:	f7f2 ff22 	bl	8002b8c <__aeabi_i2d>
 800fd48:	002b      	movs	r3, r5
 800fd4a:	0022      	movs	r2, r4
 800fd4c:	f7f0 fb88 	bl	8000460 <__aeabi_dcmpeq>
 800fd50:	4243      	negs	r3, r0
 800fd52:	4158      	adcs	r0, r3
 800fd54:	9b03      	ldr	r3, [sp, #12]
 800fd56:	1a1b      	subs	r3, r3, r0
 800fd58:	9303      	str	r3, [sp, #12]
 800fd5a:	2301      	movs	r3, #1
 800fd5c:	9316      	str	r3, [sp, #88]	; 0x58
 800fd5e:	9b03      	ldr	r3, [sp, #12]
 800fd60:	2b16      	cmp	r3, #22
 800fd62:	d810      	bhi.n	800fd86 <_dtoa_r+0x192>
 800fd64:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fd66:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fd68:	9a03      	ldr	r2, [sp, #12]
 800fd6a:	4b83      	ldr	r3, [pc, #524]	; (800ff78 <_dtoa_r+0x384>)
 800fd6c:	00d2      	lsls	r2, r2, #3
 800fd6e:	189b      	adds	r3, r3, r2
 800fd70:	681a      	ldr	r2, [r3, #0]
 800fd72:	685b      	ldr	r3, [r3, #4]
 800fd74:	f7f0 fb7a 	bl	800046c <__aeabi_dcmplt>
 800fd78:	2800      	cmp	r0, #0
 800fd7a:	d047      	beq.n	800fe0c <_dtoa_r+0x218>
 800fd7c:	9b03      	ldr	r3, [sp, #12]
 800fd7e:	3b01      	subs	r3, #1
 800fd80:	9303      	str	r3, [sp, #12]
 800fd82:	2300      	movs	r3, #0
 800fd84:	9316      	str	r3, [sp, #88]	; 0x58
 800fd86:	2200      	movs	r2, #0
 800fd88:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800fd8a:	920a      	str	r2, [sp, #40]	; 0x28
 800fd8c:	1bdb      	subs	r3, r3, r7
 800fd8e:	1e5a      	subs	r2, r3, #1
 800fd90:	d53e      	bpl.n	800fe10 <_dtoa_r+0x21c>
 800fd92:	2201      	movs	r2, #1
 800fd94:	1ad3      	subs	r3, r2, r3
 800fd96:	930a      	str	r3, [sp, #40]	; 0x28
 800fd98:	2300      	movs	r3, #0
 800fd9a:	930c      	str	r3, [sp, #48]	; 0x30
 800fd9c:	9b03      	ldr	r3, [sp, #12]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	db38      	blt.n	800fe14 <_dtoa_r+0x220>
 800fda2:	9a03      	ldr	r2, [sp, #12]
 800fda4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fda6:	4694      	mov	ip, r2
 800fda8:	4463      	add	r3, ip
 800fdaa:	930c      	str	r3, [sp, #48]	; 0x30
 800fdac:	2300      	movs	r3, #0
 800fdae:	9213      	str	r2, [sp, #76]	; 0x4c
 800fdb0:	930d      	str	r3, [sp, #52]	; 0x34
 800fdb2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fdb4:	2401      	movs	r4, #1
 800fdb6:	2b09      	cmp	r3, #9
 800fdb8:	d867      	bhi.n	800fe8a <_dtoa_r+0x296>
 800fdba:	2b05      	cmp	r3, #5
 800fdbc:	dd02      	ble.n	800fdc4 <_dtoa_r+0x1d0>
 800fdbe:	2400      	movs	r4, #0
 800fdc0:	3b04      	subs	r3, #4
 800fdc2:	9322      	str	r3, [sp, #136]	; 0x88
 800fdc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fdc6:	1e98      	subs	r0, r3, #2
 800fdc8:	2803      	cmp	r0, #3
 800fdca:	d867      	bhi.n	800fe9c <_dtoa_r+0x2a8>
 800fdcc:	f7f0 f9ae 	bl	800012c <__gnu_thumb1_case_uqi>
 800fdd0:	5b383a2b 	.word	0x5b383a2b
 800fdd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fdd6:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800fdd8:	18f6      	adds	r6, r6, r3
 800fdda:	4b68      	ldr	r3, [pc, #416]	; (800ff7c <_dtoa_r+0x388>)
 800fddc:	18f2      	adds	r2, r6, r3
 800fdde:	2a20      	cmp	r2, #32
 800fde0:	dd0f      	ble.n	800fe02 <_dtoa_r+0x20e>
 800fde2:	2340      	movs	r3, #64	; 0x40
 800fde4:	1a9b      	subs	r3, r3, r2
 800fde6:	409f      	lsls	r7, r3
 800fde8:	4b65      	ldr	r3, [pc, #404]	; (800ff80 <_dtoa_r+0x38c>)
 800fdea:	0038      	movs	r0, r7
 800fdec:	18f3      	adds	r3, r6, r3
 800fdee:	40dc      	lsrs	r4, r3
 800fdf0:	4320      	orrs	r0, r4
 800fdf2:	f7f2 fefb 	bl	8002bec <__aeabi_ui2d>
 800fdf6:	2201      	movs	r2, #1
 800fdf8:	4b62      	ldr	r3, [pc, #392]	; (800ff84 <_dtoa_r+0x390>)
 800fdfa:	1e77      	subs	r7, r6, #1
 800fdfc:	18cb      	adds	r3, r1, r3
 800fdfe:	9217      	str	r2, [sp, #92]	; 0x5c
 800fe00:	e776      	b.n	800fcf0 <_dtoa_r+0xfc>
 800fe02:	2320      	movs	r3, #32
 800fe04:	0020      	movs	r0, r4
 800fe06:	1a9b      	subs	r3, r3, r2
 800fe08:	4098      	lsls	r0, r3
 800fe0a:	e7f2      	b.n	800fdf2 <_dtoa_r+0x1fe>
 800fe0c:	9016      	str	r0, [sp, #88]	; 0x58
 800fe0e:	e7ba      	b.n	800fd86 <_dtoa_r+0x192>
 800fe10:	920c      	str	r2, [sp, #48]	; 0x30
 800fe12:	e7c3      	b.n	800fd9c <_dtoa_r+0x1a8>
 800fe14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe16:	9a03      	ldr	r2, [sp, #12]
 800fe18:	1a9b      	subs	r3, r3, r2
 800fe1a:	930a      	str	r3, [sp, #40]	; 0x28
 800fe1c:	4253      	negs	r3, r2
 800fe1e:	930d      	str	r3, [sp, #52]	; 0x34
 800fe20:	2300      	movs	r3, #0
 800fe22:	9313      	str	r3, [sp, #76]	; 0x4c
 800fe24:	e7c5      	b.n	800fdb2 <_dtoa_r+0x1be>
 800fe26:	2300      	movs	r3, #0
 800fe28:	930f      	str	r3, [sp, #60]	; 0x3c
 800fe2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fe2c:	930b      	str	r3, [sp, #44]	; 0x2c
 800fe2e:	9307      	str	r3, [sp, #28]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	dc13      	bgt.n	800fe5c <_dtoa_r+0x268>
 800fe34:	2301      	movs	r3, #1
 800fe36:	001a      	movs	r2, r3
 800fe38:	930b      	str	r3, [sp, #44]	; 0x2c
 800fe3a:	9307      	str	r3, [sp, #28]
 800fe3c:	9223      	str	r2, [sp, #140]	; 0x8c
 800fe3e:	e00d      	b.n	800fe5c <_dtoa_r+0x268>
 800fe40:	2301      	movs	r3, #1
 800fe42:	e7f1      	b.n	800fe28 <_dtoa_r+0x234>
 800fe44:	2300      	movs	r3, #0
 800fe46:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800fe48:	930f      	str	r3, [sp, #60]	; 0x3c
 800fe4a:	4694      	mov	ip, r2
 800fe4c:	9b03      	ldr	r3, [sp, #12]
 800fe4e:	4463      	add	r3, ip
 800fe50:	930b      	str	r3, [sp, #44]	; 0x2c
 800fe52:	3301      	adds	r3, #1
 800fe54:	9307      	str	r3, [sp, #28]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	dc00      	bgt.n	800fe5c <_dtoa_r+0x268>
 800fe5a:	2301      	movs	r3, #1
 800fe5c:	9a04      	ldr	r2, [sp, #16]
 800fe5e:	2100      	movs	r1, #0
 800fe60:	69d0      	ldr	r0, [r2, #28]
 800fe62:	2204      	movs	r2, #4
 800fe64:	0015      	movs	r5, r2
 800fe66:	3514      	adds	r5, #20
 800fe68:	429d      	cmp	r5, r3
 800fe6a:	d91b      	bls.n	800fea4 <_dtoa_r+0x2b0>
 800fe6c:	6041      	str	r1, [r0, #4]
 800fe6e:	9804      	ldr	r0, [sp, #16]
 800fe70:	f001 f944 	bl	80110fc <_Balloc>
 800fe74:	9006      	str	r0, [sp, #24]
 800fe76:	2800      	cmp	r0, #0
 800fe78:	d117      	bne.n	800feaa <_dtoa_r+0x2b6>
 800fe7a:	21b0      	movs	r1, #176	; 0xb0
 800fe7c:	4b42      	ldr	r3, [pc, #264]	; (800ff88 <_dtoa_r+0x394>)
 800fe7e:	482e      	ldr	r0, [pc, #184]	; (800ff38 <_dtoa_r+0x344>)
 800fe80:	9a06      	ldr	r2, [sp, #24]
 800fe82:	31ff      	adds	r1, #255	; 0xff
 800fe84:	e6cb      	b.n	800fc1e <_dtoa_r+0x2a>
 800fe86:	2301      	movs	r3, #1
 800fe88:	e7dd      	b.n	800fe46 <_dtoa_r+0x252>
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	940f      	str	r4, [sp, #60]	; 0x3c
 800fe8e:	9322      	str	r3, [sp, #136]	; 0x88
 800fe90:	3b01      	subs	r3, #1
 800fe92:	930b      	str	r3, [sp, #44]	; 0x2c
 800fe94:	9307      	str	r3, [sp, #28]
 800fe96:	2200      	movs	r2, #0
 800fe98:	3313      	adds	r3, #19
 800fe9a:	e7cf      	b.n	800fe3c <_dtoa_r+0x248>
 800fe9c:	2301      	movs	r3, #1
 800fe9e:	930f      	str	r3, [sp, #60]	; 0x3c
 800fea0:	3b02      	subs	r3, #2
 800fea2:	e7f6      	b.n	800fe92 <_dtoa_r+0x29e>
 800fea4:	3101      	adds	r1, #1
 800fea6:	0052      	lsls	r2, r2, #1
 800fea8:	e7dc      	b.n	800fe64 <_dtoa_r+0x270>
 800feaa:	9b04      	ldr	r3, [sp, #16]
 800feac:	9a06      	ldr	r2, [sp, #24]
 800feae:	69db      	ldr	r3, [r3, #28]
 800feb0:	601a      	str	r2, [r3, #0]
 800feb2:	9b07      	ldr	r3, [sp, #28]
 800feb4:	2b0e      	cmp	r3, #14
 800feb6:	d900      	bls.n	800feba <_dtoa_r+0x2c6>
 800feb8:	e0e5      	b.n	8010086 <_dtoa_r+0x492>
 800feba:	2c00      	cmp	r4, #0
 800febc:	d100      	bne.n	800fec0 <_dtoa_r+0x2cc>
 800febe:	e0e2      	b.n	8010086 <_dtoa_r+0x492>
 800fec0:	9b03      	ldr	r3, [sp, #12]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	dd64      	ble.n	800ff90 <_dtoa_r+0x39c>
 800fec6:	210f      	movs	r1, #15
 800fec8:	9a03      	ldr	r2, [sp, #12]
 800feca:	4b2b      	ldr	r3, [pc, #172]	; (800ff78 <_dtoa_r+0x384>)
 800fecc:	400a      	ands	r2, r1
 800fece:	00d2      	lsls	r2, r2, #3
 800fed0:	189b      	adds	r3, r3, r2
 800fed2:	681e      	ldr	r6, [r3, #0]
 800fed4:	685f      	ldr	r7, [r3, #4]
 800fed6:	9b03      	ldr	r3, [sp, #12]
 800fed8:	2402      	movs	r4, #2
 800feda:	111d      	asrs	r5, r3, #4
 800fedc:	05db      	lsls	r3, r3, #23
 800fede:	d50a      	bpl.n	800fef6 <_dtoa_r+0x302>
 800fee0:	4b2a      	ldr	r3, [pc, #168]	; (800ff8c <_dtoa_r+0x398>)
 800fee2:	400d      	ands	r5, r1
 800fee4:	6a1a      	ldr	r2, [r3, #32]
 800fee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fee8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800feea:	9911      	ldr	r1, [sp, #68]	; 0x44
 800feec:	f7f1 fbbc 	bl	8001668 <__aeabi_ddiv>
 800fef0:	9008      	str	r0, [sp, #32]
 800fef2:	9109      	str	r1, [sp, #36]	; 0x24
 800fef4:	3401      	adds	r4, #1
 800fef6:	4b25      	ldr	r3, [pc, #148]	; (800ff8c <_dtoa_r+0x398>)
 800fef8:	930e      	str	r3, [sp, #56]	; 0x38
 800fefa:	2d00      	cmp	r5, #0
 800fefc:	d108      	bne.n	800ff10 <_dtoa_r+0x31c>
 800fefe:	9808      	ldr	r0, [sp, #32]
 800ff00:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ff02:	0032      	movs	r2, r6
 800ff04:	003b      	movs	r3, r7
 800ff06:	f7f1 fbaf 	bl	8001668 <__aeabi_ddiv>
 800ff0a:	9008      	str	r0, [sp, #32]
 800ff0c:	9109      	str	r1, [sp, #36]	; 0x24
 800ff0e:	e05a      	b.n	800ffc6 <_dtoa_r+0x3d2>
 800ff10:	2301      	movs	r3, #1
 800ff12:	421d      	tst	r5, r3
 800ff14:	d009      	beq.n	800ff2a <_dtoa_r+0x336>
 800ff16:	18e4      	adds	r4, r4, r3
 800ff18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ff1a:	0030      	movs	r0, r6
 800ff1c:	681a      	ldr	r2, [r3, #0]
 800ff1e:	685b      	ldr	r3, [r3, #4]
 800ff20:	0039      	movs	r1, r7
 800ff22:	f7f1 ff9b 	bl	8001e5c <__aeabi_dmul>
 800ff26:	0006      	movs	r6, r0
 800ff28:	000f      	movs	r7, r1
 800ff2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ff2c:	106d      	asrs	r5, r5, #1
 800ff2e:	3308      	adds	r3, #8
 800ff30:	e7e2      	b.n	800fef8 <_dtoa_r+0x304>
 800ff32:	46c0      	nop			; (mov r8, r8)
 800ff34:	08013838 	.word	0x08013838
 800ff38:	080138fa 	.word	0x080138fa
 800ff3c:	7ff00000 	.word	0x7ff00000
 800ff40:	0000270f 	.word	0x0000270f
 800ff44:	080138f6 	.word	0x080138f6
 800ff48:	080138f9 	.word	0x080138f9
 800ff4c:	08013b43 	.word	0x08013b43
 800ff50:	08013b44 	.word	0x08013b44
 800ff54:	3ff00000 	.word	0x3ff00000
 800ff58:	fffffc01 	.word	0xfffffc01
 800ff5c:	3ff80000 	.word	0x3ff80000
 800ff60:	636f4361 	.word	0x636f4361
 800ff64:	3fd287a7 	.word	0x3fd287a7
 800ff68:	8b60c8b3 	.word	0x8b60c8b3
 800ff6c:	3fc68a28 	.word	0x3fc68a28
 800ff70:	509f79fb 	.word	0x509f79fb
 800ff74:	3fd34413 	.word	0x3fd34413
 800ff78:	08013a48 	.word	0x08013a48
 800ff7c:	00000432 	.word	0x00000432
 800ff80:	00000412 	.word	0x00000412
 800ff84:	fe100000 	.word	0xfe100000
 800ff88:	08013952 	.word	0x08013952
 800ff8c:	08013a20 	.word	0x08013a20
 800ff90:	9b03      	ldr	r3, [sp, #12]
 800ff92:	2402      	movs	r4, #2
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d016      	beq.n	800ffc6 <_dtoa_r+0x3d2>
 800ff98:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ff9a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ff9c:	220f      	movs	r2, #15
 800ff9e:	425d      	negs	r5, r3
 800ffa0:	402a      	ands	r2, r5
 800ffa2:	4bdd      	ldr	r3, [pc, #884]	; (8010318 <_dtoa_r+0x724>)
 800ffa4:	00d2      	lsls	r2, r2, #3
 800ffa6:	189b      	adds	r3, r3, r2
 800ffa8:	681a      	ldr	r2, [r3, #0]
 800ffaa:	685b      	ldr	r3, [r3, #4]
 800ffac:	f7f1 ff56 	bl	8001e5c <__aeabi_dmul>
 800ffb0:	2701      	movs	r7, #1
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	9008      	str	r0, [sp, #32]
 800ffb6:	9109      	str	r1, [sp, #36]	; 0x24
 800ffb8:	4ed8      	ldr	r6, [pc, #864]	; (801031c <_dtoa_r+0x728>)
 800ffba:	112d      	asrs	r5, r5, #4
 800ffbc:	2d00      	cmp	r5, #0
 800ffbe:	d000      	beq.n	800ffc2 <_dtoa_r+0x3ce>
 800ffc0:	e091      	b.n	80100e6 <_dtoa_r+0x4f2>
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d1a1      	bne.n	800ff0a <_dtoa_r+0x316>
 800ffc6:	9e08      	ldr	r6, [sp, #32]
 800ffc8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ffca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d100      	bne.n	800ffd2 <_dtoa_r+0x3de>
 800ffd0:	e094      	b.n	80100fc <_dtoa_r+0x508>
 800ffd2:	2200      	movs	r2, #0
 800ffd4:	0030      	movs	r0, r6
 800ffd6:	0039      	movs	r1, r7
 800ffd8:	4bd1      	ldr	r3, [pc, #836]	; (8010320 <_dtoa_r+0x72c>)
 800ffda:	f7f0 fa47 	bl	800046c <__aeabi_dcmplt>
 800ffde:	2800      	cmp	r0, #0
 800ffe0:	d100      	bne.n	800ffe4 <_dtoa_r+0x3f0>
 800ffe2:	e08b      	b.n	80100fc <_dtoa_r+0x508>
 800ffe4:	9b07      	ldr	r3, [sp, #28]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d100      	bne.n	800ffec <_dtoa_r+0x3f8>
 800ffea:	e087      	b.n	80100fc <_dtoa_r+0x508>
 800ffec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	dd45      	ble.n	801007e <_dtoa_r+0x48a>
 800fff2:	9b03      	ldr	r3, [sp, #12]
 800fff4:	2200      	movs	r2, #0
 800fff6:	3b01      	subs	r3, #1
 800fff8:	930e      	str	r3, [sp, #56]	; 0x38
 800fffa:	0030      	movs	r0, r6
 800fffc:	4bc9      	ldr	r3, [pc, #804]	; (8010324 <_dtoa_r+0x730>)
 800fffe:	0039      	movs	r1, r7
 8010000:	f7f1 ff2c 	bl	8001e5c <__aeabi_dmul>
 8010004:	9008      	str	r0, [sp, #32]
 8010006:	9109      	str	r1, [sp, #36]	; 0x24
 8010008:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801000a:	3401      	adds	r4, #1
 801000c:	0020      	movs	r0, r4
 801000e:	9e08      	ldr	r6, [sp, #32]
 8010010:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010012:	9312      	str	r3, [sp, #72]	; 0x48
 8010014:	f7f2 fdba 	bl	8002b8c <__aeabi_i2d>
 8010018:	0032      	movs	r2, r6
 801001a:	003b      	movs	r3, r7
 801001c:	f7f1 ff1e 	bl	8001e5c <__aeabi_dmul>
 8010020:	2200      	movs	r2, #0
 8010022:	4bc1      	ldr	r3, [pc, #772]	; (8010328 <_dtoa_r+0x734>)
 8010024:	f7f0 ffc0 	bl	8000fa8 <__aeabi_dadd>
 8010028:	4ac0      	ldr	r2, [pc, #768]	; (801032c <_dtoa_r+0x738>)
 801002a:	9014      	str	r0, [sp, #80]	; 0x50
 801002c:	9115      	str	r1, [sp, #84]	; 0x54
 801002e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010030:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8010032:	4694      	mov	ip, r2
 8010034:	9308      	str	r3, [sp, #32]
 8010036:	9409      	str	r4, [sp, #36]	; 0x24
 8010038:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801003a:	4463      	add	r3, ip
 801003c:	9318      	str	r3, [sp, #96]	; 0x60
 801003e:	9309      	str	r3, [sp, #36]	; 0x24
 8010040:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010042:	2b00      	cmp	r3, #0
 8010044:	d15e      	bne.n	8010104 <_dtoa_r+0x510>
 8010046:	2200      	movs	r2, #0
 8010048:	4bb9      	ldr	r3, [pc, #740]	; (8010330 <_dtoa_r+0x73c>)
 801004a:	0030      	movs	r0, r6
 801004c:	0039      	movs	r1, r7
 801004e:	f7f2 f9c7 	bl	80023e0 <__aeabi_dsub>
 8010052:	9a08      	ldr	r2, [sp, #32]
 8010054:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8010056:	0004      	movs	r4, r0
 8010058:	000d      	movs	r5, r1
 801005a:	f7f0 fa1b 	bl	8000494 <__aeabi_dcmpgt>
 801005e:	2800      	cmp	r0, #0
 8010060:	d000      	beq.n	8010064 <_dtoa_r+0x470>
 8010062:	e2b3      	b.n	80105cc <_dtoa_r+0x9d8>
 8010064:	48b3      	ldr	r0, [pc, #716]	; (8010334 <_dtoa_r+0x740>)
 8010066:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010068:	4684      	mov	ip, r0
 801006a:	4461      	add	r1, ip
 801006c:	000b      	movs	r3, r1
 801006e:	0020      	movs	r0, r4
 8010070:	0029      	movs	r1, r5
 8010072:	9a08      	ldr	r2, [sp, #32]
 8010074:	f7f0 f9fa 	bl	800046c <__aeabi_dcmplt>
 8010078:	2800      	cmp	r0, #0
 801007a:	d000      	beq.n	801007e <_dtoa_r+0x48a>
 801007c:	e2a3      	b.n	80105c6 <_dtoa_r+0x9d2>
 801007e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010080:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8010082:	9308      	str	r3, [sp, #32]
 8010084:	9409      	str	r4, [sp, #36]	; 0x24
 8010086:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010088:	2b00      	cmp	r3, #0
 801008a:	da00      	bge.n	801008e <_dtoa_r+0x49a>
 801008c:	e179      	b.n	8010382 <_dtoa_r+0x78e>
 801008e:	9a03      	ldr	r2, [sp, #12]
 8010090:	2a0e      	cmp	r2, #14
 8010092:	dd00      	ble.n	8010096 <_dtoa_r+0x4a2>
 8010094:	e175      	b.n	8010382 <_dtoa_r+0x78e>
 8010096:	4ba0      	ldr	r3, [pc, #640]	; (8010318 <_dtoa_r+0x724>)
 8010098:	00d2      	lsls	r2, r2, #3
 801009a:	189b      	adds	r3, r3, r2
 801009c:	681e      	ldr	r6, [r3, #0]
 801009e:	685f      	ldr	r7, [r3, #4]
 80100a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	db00      	blt.n	80100a8 <_dtoa_r+0x4b4>
 80100a6:	e0e5      	b.n	8010274 <_dtoa_r+0x680>
 80100a8:	9b07      	ldr	r3, [sp, #28]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	dd00      	ble.n	80100b0 <_dtoa_r+0x4bc>
 80100ae:	e0e1      	b.n	8010274 <_dtoa_r+0x680>
 80100b0:	d000      	beq.n	80100b4 <_dtoa_r+0x4c0>
 80100b2:	e288      	b.n	80105c6 <_dtoa_r+0x9d2>
 80100b4:	2200      	movs	r2, #0
 80100b6:	0030      	movs	r0, r6
 80100b8:	0039      	movs	r1, r7
 80100ba:	4b9d      	ldr	r3, [pc, #628]	; (8010330 <_dtoa_r+0x73c>)
 80100bc:	f7f1 fece 	bl	8001e5c <__aeabi_dmul>
 80100c0:	9a08      	ldr	r2, [sp, #32]
 80100c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100c4:	f7f0 f9f0 	bl	80004a8 <__aeabi_dcmpge>
 80100c8:	9e07      	ldr	r6, [sp, #28]
 80100ca:	0037      	movs	r7, r6
 80100cc:	2800      	cmp	r0, #0
 80100ce:	d000      	beq.n	80100d2 <_dtoa_r+0x4de>
 80100d0:	e25f      	b.n	8010592 <_dtoa_r+0x99e>
 80100d2:	9b06      	ldr	r3, [sp, #24]
 80100d4:	9a06      	ldr	r2, [sp, #24]
 80100d6:	3301      	adds	r3, #1
 80100d8:	9308      	str	r3, [sp, #32]
 80100da:	2331      	movs	r3, #49	; 0x31
 80100dc:	7013      	strb	r3, [r2, #0]
 80100de:	9b03      	ldr	r3, [sp, #12]
 80100e0:	3301      	adds	r3, #1
 80100e2:	9303      	str	r3, [sp, #12]
 80100e4:	e25a      	b.n	801059c <_dtoa_r+0x9a8>
 80100e6:	423d      	tst	r5, r7
 80100e8:	d005      	beq.n	80100f6 <_dtoa_r+0x502>
 80100ea:	6832      	ldr	r2, [r6, #0]
 80100ec:	6873      	ldr	r3, [r6, #4]
 80100ee:	f7f1 feb5 	bl	8001e5c <__aeabi_dmul>
 80100f2:	003b      	movs	r3, r7
 80100f4:	3401      	adds	r4, #1
 80100f6:	106d      	asrs	r5, r5, #1
 80100f8:	3608      	adds	r6, #8
 80100fa:	e75f      	b.n	800ffbc <_dtoa_r+0x3c8>
 80100fc:	9b03      	ldr	r3, [sp, #12]
 80100fe:	930e      	str	r3, [sp, #56]	; 0x38
 8010100:	9b07      	ldr	r3, [sp, #28]
 8010102:	e783      	b.n	801000c <_dtoa_r+0x418>
 8010104:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010106:	4b84      	ldr	r3, [pc, #528]	; (8010318 <_dtoa_r+0x724>)
 8010108:	3a01      	subs	r2, #1
 801010a:	00d2      	lsls	r2, r2, #3
 801010c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801010e:	189b      	adds	r3, r3, r2
 8010110:	9c08      	ldr	r4, [sp, #32]
 8010112:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010114:	681a      	ldr	r2, [r3, #0]
 8010116:	685b      	ldr	r3, [r3, #4]
 8010118:	2900      	cmp	r1, #0
 801011a:	d051      	beq.n	80101c0 <_dtoa_r+0x5cc>
 801011c:	2000      	movs	r0, #0
 801011e:	4986      	ldr	r1, [pc, #536]	; (8010338 <_dtoa_r+0x744>)
 8010120:	f7f1 faa2 	bl	8001668 <__aeabi_ddiv>
 8010124:	0022      	movs	r2, r4
 8010126:	002b      	movs	r3, r5
 8010128:	f7f2 f95a 	bl	80023e0 <__aeabi_dsub>
 801012c:	9a06      	ldr	r2, [sp, #24]
 801012e:	0004      	movs	r4, r0
 8010130:	4694      	mov	ip, r2
 8010132:	000d      	movs	r5, r1
 8010134:	9b06      	ldr	r3, [sp, #24]
 8010136:	9314      	str	r3, [sp, #80]	; 0x50
 8010138:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801013a:	4463      	add	r3, ip
 801013c:	9318      	str	r3, [sp, #96]	; 0x60
 801013e:	0039      	movs	r1, r7
 8010140:	0030      	movs	r0, r6
 8010142:	f7f2 fced 	bl	8002b20 <__aeabi_d2iz>
 8010146:	9012      	str	r0, [sp, #72]	; 0x48
 8010148:	f7f2 fd20 	bl	8002b8c <__aeabi_i2d>
 801014c:	0002      	movs	r2, r0
 801014e:	000b      	movs	r3, r1
 8010150:	0030      	movs	r0, r6
 8010152:	0039      	movs	r1, r7
 8010154:	f7f2 f944 	bl	80023e0 <__aeabi_dsub>
 8010158:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801015a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801015c:	3301      	adds	r3, #1
 801015e:	9308      	str	r3, [sp, #32]
 8010160:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010162:	0006      	movs	r6, r0
 8010164:	3330      	adds	r3, #48	; 0x30
 8010166:	7013      	strb	r3, [r2, #0]
 8010168:	0022      	movs	r2, r4
 801016a:	002b      	movs	r3, r5
 801016c:	000f      	movs	r7, r1
 801016e:	f7f0 f97d 	bl	800046c <__aeabi_dcmplt>
 8010172:	2800      	cmp	r0, #0
 8010174:	d174      	bne.n	8010260 <_dtoa_r+0x66c>
 8010176:	0032      	movs	r2, r6
 8010178:	003b      	movs	r3, r7
 801017a:	2000      	movs	r0, #0
 801017c:	4968      	ldr	r1, [pc, #416]	; (8010320 <_dtoa_r+0x72c>)
 801017e:	f7f2 f92f 	bl	80023e0 <__aeabi_dsub>
 8010182:	0022      	movs	r2, r4
 8010184:	002b      	movs	r3, r5
 8010186:	f7f0 f971 	bl	800046c <__aeabi_dcmplt>
 801018a:	2800      	cmp	r0, #0
 801018c:	d000      	beq.n	8010190 <_dtoa_r+0x59c>
 801018e:	e0d7      	b.n	8010340 <_dtoa_r+0x74c>
 8010190:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8010192:	9a08      	ldr	r2, [sp, #32]
 8010194:	4293      	cmp	r3, r2
 8010196:	d100      	bne.n	801019a <_dtoa_r+0x5a6>
 8010198:	e771      	b.n	801007e <_dtoa_r+0x48a>
 801019a:	2200      	movs	r2, #0
 801019c:	0020      	movs	r0, r4
 801019e:	0029      	movs	r1, r5
 80101a0:	4b60      	ldr	r3, [pc, #384]	; (8010324 <_dtoa_r+0x730>)
 80101a2:	f7f1 fe5b 	bl	8001e5c <__aeabi_dmul>
 80101a6:	4b5f      	ldr	r3, [pc, #380]	; (8010324 <_dtoa_r+0x730>)
 80101a8:	0004      	movs	r4, r0
 80101aa:	000d      	movs	r5, r1
 80101ac:	0030      	movs	r0, r6
 80101ae:	0039      	movs	r1, r7
 80101b0:	2200      	movs	r2, #0
 80101b2:	f7f1 fe53 	bl	8001e5c <__aeabi_dmul>
 80101b6:	9b08      	ldr	r3, [sp, #32]
 80101b8:	0006      	movs	r6, r0
 80101ba:	000f      	movs	r7, r1
 80101bc:	9314      	str	r3, [sp, #80]	; 0x50
 80101be:	e7be      	b.n	801013e <_dtoa_r+0x54a>
 80101c0:	0020      	movs	r0, r4
 80101c2:	0029      	movs	r1, r5
 80101c4:	f7f1 fe4a 	bl	8001e5c <__aeabi_dmul>
 80101c8:	9a06      	ldr	r2, [sp, #24]
 80101ca:	9b06      	ldr	r3, [sp, #24]
 80101cc:	4694      	mov	ip, r2
 80101ce:	9308      	str	r3, [sp, #32]
 80101d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80101d2:	9014      	str	r0, [sp, #80]	; 0x50
 80101d4:	9115      	str	r1, [sp, #84]	; 0x54
 80101d6:	4463      	add	r3, ip
 80101d8:	9319      	str	r3, [sp, #100]	; 0x64
 80101da:	0030      	movs	r0, r6
 80101dc:	0039      	movs	r1, r7
 80101de:	f7f2 fc9f 	bl	8002b20 <__aeabi_d2iz>
 80101e2:	9018      	str	r0, [sp, #96]	; 0x60
 80101e4:	f7f2 fcd2 	bl	8002b8c <__aeabi_i2d>
 80101e8:	0002      	movs	r2, r0
 80101ea:	000b      	movs	r3, r1
 80101ec:	0030      	movs	r0, r6
 80101ee:	0039      	movs	r1, r7
 80101f0:	f7f2 f8f6 	bl	80023e0 <__aeabi_dsub>
 80101f4:	9e18      	ldr	r6, [sp, #96]	; 0x60
 80101f6:	9b08      	ldr	r3, [sp, #32]
 80101f8:	3630      	adds	r6, #48	; 0x30
 80101fa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80101fc:	701e      	strb	r6, [r3, #0]
 80101fe:	3301      	adds	r3, #1
 8010200:	0004      	movs	r4, r0
 8010202:	000d      	movs	r5, r1
 8010204:	9308      	str	r3, [sp, #32]
 8010206:	4293      	cmp	r3, r2
 8010208:	d12d      	bne.n	8010266 <_dtoa_r+0x672>
 801020a:	9814      	ldr	r0, [sp, #80]	; 0x50
 801020c:	9915      	ldr	r1, [sp, #84]	; 0x54
 801020e:	9a06      	ldr	r2, [sp, #24]
 8010210:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010212:	4694      	mov	ip, r2
 8010214:	4463      	add	r3, ip
 8010216:	2200      	movs	r2, #0
 8010218:	9308      	str	r3, [sp, #32]
 801021a:	4b47      	ldr	r3, [pc, #284]	; (8010338 <_dtoa_r+0x744>)
 801021c:	f7f0 fec4 	bl	8000fa8 <__aeabi_dadd>
 8010220:	0002      	movs	r2, r0
 8010222:	000b      	movs	r3, r1
 8010224:	0020      	movs	r0, r4
 8010226:	0029      	movs	r1, r5
 8010228:	f7f0 f934 	bl	8000494 <__aeabi_dcmpgt>
 801022c:	2800      	cmp	r0, #0
 801022e:	d000      	beq.n	8010232 <_dtoa_r+0x63e>
 8010230:	e086      	b.n	8010340 <_dtoa_r+0x74c>
 8010232:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010234:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010236:	2000      	movs	r0, #0
 8010238:	493f      	ldr	r1, [pc, #252]	; (8010338 <_dtoa_r+0x744>)
 801023a:	f7f2 f8d1 	bl	80023e0 <__aeabi_dsub>
 801023e:	0002      	movs	r2, r0
 8010240:	000b      	movs	r3, r1
 8010242:	0020      	movs	r0, r4
 8010244:	0029      	movs	r1, r5
 8010246:	f7f0 f911 	bl	800046c <__aeabi_dcmplt>
 801024a:	2800      	cmp	r0, #0
 801024c:	d100      	bne.n	8010250 <_dtoa_r+0x65c>
 801024e:	e716      	b.n	801007e <_dtoa_r+0x48a>
 8010250:	9b08      	ldr	r3, [sp, #32]
 8010252:	001a      	movs	r2, r3
 8010254:	3a01      	subs	r2, #1
 8010256:	9208      	str	r2, [sp, #32]
 8010258:	7812      	ldrb	r2, [r2, #0]
 801025a:	2a30      	cmp	r2, #48	; 0x30
 801025c:	d0f8      	beq.n	8010250 <_dtoa_r+0x65c>
 801025e:	9308      	str	r3, [sp, #32]
 8010260:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010262:	9303      	str	r3, [sp, #12]
 8010264:	e046      	b.n	80102f4 <_dtoa_r+0x700>
 8010266:	2200      	movs	r2, #0
 8010268:	4b2e      	ldr	r3, [pc, #184]	; (8010324 <_dtoa_r+0x730>)
 801026a:	f7f1 fdf7 	bl	8001e5c <__aeabi_dmul>
 801026e:	0006      	movs	r6, r0
 8010270:	000f      	movs	r7, r1
 8010272:	e7b2      	b.n	80101da <_dtoa_r+0x5e6>
 8010274:	9b06      	ldr	r3, [sp, #24]
 8010276:	9a06      	ldr	r2, [sp, #24]
 8010278:	930a      	str	r3, [sp, #40]	; 0x28
 801027a:	9b07      	ldr	r3, [sp, #28]
 801027c:	9c08      	ldr	r4, [sp, #32]
 801027e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010280:	3b01      	subs	r3, #1
 8010282:	189b      	adds	r3, r3, r2
 8010284:	930b      	str	r3, [sp, #44]	; 0x2c
 8010286:	0032      	movs	r2, r6
 8010288:	003b      	movs	r3, r7
 801028a:	0020      	movs	r0, r4
 801028c:	0029      	movs	r1, r5
 801028e:	f7f1 f9eb 	bl	8001668 <__aeabi_ddiv>
 8010292:	f7f2 fc45 	bl	8002b20 <__aeabi_d2iz>
 8010296:	9007      	str	r0, [sp, #28]
 8010298:	f7f2 fc78 	bl	8002b8c <__aeabi_i2d>
 801029c:	0032      	movs	r2, r6
 801029e:	003b      	movs	r3, r7
 80102a0:	f7f1 fddc 	bl	8001e5c <__aeabi_dmul>
 80102a4:	0002      	movs	r2, r0
 80102a6:	000b      	movs	r3, r1
 80102a8:	0020      	movs	r0, r4
 80102aa:	0029      	movs	r1, r5
 80102ac:	f7f2 f898 	bl	80023e0 <__aeabi_dsub>
 80102b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102b2:	001a      	movs	r2, r3
 80102b4:	3201      	adds	r2, #1
 80102b6:	920a      	str	r2, [sp, #40]	; 0x28
 80102b8:	9208      	str	r2, [sp, #32]
 80102ba:	9a07      	ldr	r2, [sp, #28]
 80102bc:	3230      	adds	r2, #48	; 0x30
 80102be:	701a      	strb	r2, [r3, #0]
 80102c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80102c2:	429a      	cmp	r2, r3
 80102c4:	d14f      	bne.n	8010366 <_dtoa_r+0x772>
 80102c6:	0002      	movs	r2, r0
 80102c8:	000b      	movs	r3, r1
 80102ca:	f7f0 fe6d 	bl	8000fa8 <__aeabi_dadd>
 80102ce:	0032      	movs	r2, r6
 80102d0:	003b      	movs	r3, r7
 80102d2:	0004      	movs	r4, r0
 80102d4:	000d      	movs	r5, r1
 80102d6:	f7f0 f8dd 	bl	8000494 <__aeabi_dcmpgt>
 80102da:	2800      	cmp	r0, #0
 80102dc:	d12e      	bne.n	801033c <_dtoa_r+0x748>
 80102de:	0032      	movs	r2, r6
 80102e0:	003b      	movs	r3, r7
 80102e2:	0020      	movs	r0, r4
 80102e4:	0029      	movs	r1, r5
 80102e6:	f7f0 f8bb 	bl	8000460 <__aeabi_dcmpeq>
 80102ea:	2800      	cmp	r0, #0
 80102ec:	d002      	beq.n	80102f4 <_dtoa_r+0x700>
 80102ee:	9b07      	ldr	r3, [sp, #28]
 80102f0:	07de      	lsls	r6, r3, #31
 80102f2:	d423      	bmi.n	801033c <_dtoa_r+0x748>
 80102f4:	9905      	ldr	r1, [sp, #20]
 80102f6:	9804      	ldr	r0, [sp, #16]
 80102f8:	f000 ff44 	bl	8011184 <_Bfree>
 80102fc:	2300      	movs	r3, #0
 80102fe:	9a08      	ldr	r2, [sp, #32]
 8010300:	7013      	strb	r3, [r2, #0]
 8010302:	9b03      	ldr	r3, [sp, #12]
 8010304:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010306:	3301      	adds	r3, #1
 8010308:	6013      	str	r3, [r2, #0]
 801030a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801030c:	2b00      	cmp	r3, #0
 801030e:	d100      	bne.n	8010312 <_dtoa_r+0x71e>
 8010310:	e4ba      	b.n	800fc88 <_dtoa_r+0x94>
 8010312:	9a08      	ldr	r2, [sp, #32]
 8010314:	601a      	str	r2, [r3, #0]
 8010316:	e4b7      	b.n	800fc88 <_dtoa_r+0x94>
 8010318:	08013a48 	.word	0x08013a48
 801031c:	08013a20 	.word	0x08013a20
 8010320:	3ff00000 	.word	0x3ff00000
 8010324:	40240000 	.word	0x40240000
 8010328:	401c0000 	.word	0x401c0000
 801032c:	fcc00000 	.word	0xfcc00000
 8010330:	40140000 	.word	0x40140000
 8010334:	7cc00000 	.word	0x7cc00000
 8010338:	3fe00000 	.word	0x3fe00000
 801033c:	9b03      	ldr	r3, [sp, #12]
 801033e:	930e      	str	r3, [sp, #56]	; 0x38
 8010340:	9b08      	ldr	r3, [sp, #32]
 8010342:	9308      	str	r3, [sp, #32]
 8010344:	3b01      	subs	r3, #1
 8010346:	781a      	ldrb	r2, [r3, #0]
 8010348:	2a39      	cmp	r2, #57	; 0x39
 801034a:	d108      	bne.n	801035e <_dtoa_r+0x76a>
 801034c:	9a06      	ldr	r2, [sp, #24]
 801034e:	429a      	cmp	r2, r3
 8010350:	d1f7      	bne.n	8010342 <_dtoa_r+0x74e>
 8010352:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010354:	9906      	ldr	r1, [sp, #24]
 8010356:	3201      	adds	r2, #1
 8010358:	920e      	str	r2, [sp, #56]	; 0x38
 801035a:	2230      	movs	r2, #48	; 0x30
 801035c:	700a      	strb	r2, [r1, #0]
 801035e:	781a      	ldrb	r2, [r3, #0]
 8010360:	3201      	adds	r2, #1
 8010362:	701a      	strb	r2, [r3, #0]
 8010364:	e77c      	b.n	8010260 <_dtoa_r+0x66c>
 8010366:	2200      	movs	r2, #0
 8010368:	4ba9      	ldr	r3, [pc, #676]	; (8010610 <_dtoa_r+0xa1c>)
 801036a:	f7f1 fd77 	bl	8001e5c <__aeabi_dmul>
 801036e:	2200      	movs	r2, #0
 8010370:	2300      	movs	r3, #0
 8010372:	0004      	movs	r4, r0
 8010374:	000d      	movs	r5, r1
 8010376:	f7f0 f873 	bl	8000460 <__aeabi_dcmpeq>
 801037a:	2800      	cmp	r0, #0
 801037c:	d100      	bne.n	8010380 <_dtoa_r+0x78c>
 801037e:	e782      	b.n	8010286 <_dtoa_r+0x692>
 8010380:	e7b8      	b.n	80102f4 <_dtoa_r+0x700>
 8010382:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8010384:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010386:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010388:	2f00      	cmp	r7, #0
 801038a:	d012      	beq.n	80103b2 <_dtoa_r+0x7be>
 801038c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801038e:	2a01      	cmp	r2, #1
 8010390:	dc6e      	bgt.n	8010470 <_dtoa_r+0x87c>
 8010392:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010394:	2a00      	cmp	r2, #0
 8010396:	d065      	beq.n	8010464 <_dtoa_r+0x870>
 8010398:	4a9e      	ldr	r2, [pc, #632]	; (8010614 <_dtoa_r+0xa20>)
 801039a:	189b      	adds	r3, r3, r2
 801039c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801039e:	2101      	movs	r1, #1
 80103a0:	18d2      	adds	r2, r2, r3
 80103a2:	920a      	str	r2, [sp, #40]	; 0x28
 80103a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80103a6:	9804      	ldr	r0, [sp, #16]
 80103a8:	18d3      	adds	r3, r2, r3
 80103aa:	930c      	str	r3, [sp, #48]	; 0x30
 80103ac:	f000 ffe6 	bl	801137c <__i2b>
 80103b0:	0007      	movs	r7, r0
 80103b2:	2c00      	cmp	r4, #0
 80103b4:	d00e      	beq.n	80103d4 <_dtoa_r+0x7e0>
 80103b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	dd0b      	ble.n	80103d4 <_dtoa_r+0x7e0>
 80103bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80103be:	0023      	movs	r3, r4
 80103c0:	4294      	cmp	r4, r2
 80103c2:	dd00      	ble.n	80103c6 <_dtoa_r+0x7d2>
 80103c4:	0013      	movs	r3, r2
 80103c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80103c8:	1ae4      	subs	r4, r4, r3
 80103ca:	1ad2      	subs	r2, r2, r3
 80103cc:	920a      	str	r2, [sp, #40]	; 0x28
 80103ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80103d0:	1ad3      	subs	r3, r2, r3
 80103d2:	930c      	str	r3, [sp, #48]	; 0x30
 80103d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d01e      	beq.n	8010418 <_dtoa_r+0x824>
 80103da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d05c      	beq.n	801049a <_dtoa_r+0x8a6>
 80103e0:	2d00      	cmp	r5, #0
 80103e2:	dd10      	ble.n	8010406 <_dtoa_r+0x812>
 80103e4:	0039      	movs	r1, r7
 80103e6:	002a      	movs	r2, r5
 80103e8:	9804      	ldr	r0, [sp, #16]
 80103ea:	f001 f88f 	bl	801150c <__pow5mult>
 80103ee:	9a05      	ldr	r2, [sp, #20]
 80103f0:	0001      	movs	r1, r0
 80103f2:	0007      	movs	r7, r0
 80103f4:	9804      	ldr	r0, [sp, #16]
 80103f6:	f000 ffd9 	bl	80113ac <__multiply>
 80103fa:	0006      	movs	r6, r0
 80103fc:	9905      	ldr	r1, [sp, #20]
 80103fe:	9804      	ldr	r0, [sp, #16]
 8010400:	f000 fec0 	bl	8011184 <_Bfree>
 8010404:	9605      	str	r6, [sp, #20]
 8010406:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010408:	1b5a      	subs	r2, r3, r5
 801040a:	42ab      	cmp	r3, r5
 801040c:	d004      	beq.n	8010418 <_dtoa_r+0x824>
 801040e:	9905      	ldr	r1, [sp, #20]
 8010410:	9804      	ldr	r0, [sp, #16]
 8010412:	f001 f87b 	bl	801150c <__pow5mult>
 8010416:	9005      	str	r0, [sp, #20]
 8010418:	2101      	movs	r1, #1
 801041a:	9804      	ldr	r0, [sp, #16]
 801041c:	f000 ffae 	bl	801137c <__i2b>
 8010420:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010422:	0006      	movs	r6, r0
 8010424:	2b00      	cmp	r3, #0
 8010426:	dd3a      	ble.n	801049e <_dtoa_r+0x8aa>
 8010428:	001a      	movs	r2, r3
 801042a:	0001      	movs	r1, r0
 801042c:	9804      	ldr	r0, [sp, #16]
 801042e:	f001 f86d 	bl	801150c <__pow5mult>
 8010432:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010434:	0006      	movs	r6, r0
 8010436:	2500      	movs	r5, #0
 8010438:	2b01      	cmp	r3, #1
 801043a:	dc38      	bgt.n	80104ae <_dtoa_r+0x8ba>
 801043c:	2500      	movs	r5, #0
 801043e:	9b08      	ldr	r3, [sp, #32]
 8010440:	42ab      	cmp	r3, r5
 8010442:	d130      	bne.n	80104a6 <_dtoa_r+0x8b2>
 8010444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010446:	031b      	lsls	r3, r3, #12
 8010448:	42ab      	cmp	r3, r5
 801044a:	d12c      	bne.n	80104a6 <_dtoa_r+0x8b2>
 801044c:	4b72      	ldr	r3, [pc, #456]	; (8010618 <_dtoa_r+0xa24>)
 801044e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010450:	4213      	tst	r3, r2
 8010452:	d028      	beq.n	80104a6 <_dtoa_r+0x8b2>
 8010454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010456:	3501      	adds	r5, #1
 8010458:	3301      	adds	r3, #1
 801045a:	930a      	str	r3, [sp, #40]	; 0x28
 801045c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801045e:	3301      	adds	r3, #1
 8010460:	930c      	str	r3, [sp, #48]	; 0x30
 8010462:	e020      	b.n	80104a6 <_dtoa_r+0x8b2>
 8010464:	2336      	movs	r3, #54	; 0x36
 8010466:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010468:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801046a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801046c:	1a9b      	subs	r3, r3, r2
 801046e:	e795      	b.n	801039c <_dtoa_r+0x7a8>
 8010470:	9b07      	ldr	r3, [sp, #28]
 8010472:	1e5d      	subs	r5, r3, #1
 8010474:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010476:	42ab      	cmp	r3, r5
 8010478:	db07      	blt.n	801048a <_dtoa_r+0x896>
 801047a:	1b5d      	subs	r5, r3, r5
 801047c:	9b07      	ldr	r3, [sp, #28]
 801047e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010480:	2b00      	cmp	r3, #0
 8010482:	da8b      	bge.n	801039c <_dtoa_r+0x7a8>
 8010484:	1ae4      	subs	r4, r4, r3
 8010486:	2300      	movs	r3, #0
 8010488:	e788      	b.n	801039c <_dtoa_r+0x7a8>
 801048a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801048c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801048e:	1aeb      	subs	r3, r5, r3
 8010490:	18d3      	adds	r3, r2, r3
 8010492:	950d      	str	r5, [sp, #52]	; 0x34
 8010494:	9313      	str	r3, [sp, #76]	; 0x4c
 8010496:	2500      	movs	r5, #0
 8010498:	e7f0      	b.n	801047c <_dtoa_r+0x888>
 801049a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801049c:	e7b7      	b.n	801040e <_dtoa_r+0x81a>
 801049e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80104a0:	2500      	movs	r5, #0
 80104a2:	2b01      	cmp	r3, #1
 80104a4:	ddca      	ble.n	801043c <_dtoa_r+0x848>
 80104a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80104a8:	2001      	movs	r0, #1
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d008      	beq.n	80104c0 <_dtoa_r+0x8cc>
 80104ae:	6933      	ldr	r3, [r6, #16]
 80104b0:	3303      	adds	r3, #3
 80104b2:	009b      	lsls	r3, r3, #2
 80104b4:	18f3      	adds	r3, r6, r3
 80104b6:	6858      	ldr	r0, [r3, #4]
 80104b8:	f000 ff18 	bl	80112ec <__hi0bits>
 80104bc:	2320      	movs	r3, #32
 80104be:	1a18      	subs	r0, r3, r0
 80104c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80104c2:	1818      	adds	r0, r3, r0
 80104c4:	0002      	movs	r2, r0
 80104c6:	231f      	movs	r3, #31
 80104c8:	401a      	ands	r2, r3
 80104ca:	4218      	tst	r0, r3
 80104cc:	d047      	beq.n	801055e <_dtoa_r+0x96a>
 80104ce:	3301      	adds	r3, #1
 80104d0:	1a9b      	subs	r3, r3, r2
 80104d2:	2b04      	cmp	r3, #4
 80104d4:	dd3f      	ble.n	8010556 <_dtoa_r+0x962>
 80104d6:	231c      	movs	r3, #28
 80104d8:	1a9b      	subs	r3, r3, r2
 80104da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80104dc:	18e4      	adds	r4, r4, r3
 80104de:	18d2      	adds	r2, r2, r3
 80104e0:	920a      	str	r2, [sp, #40]	; 0x28
 80104e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80104e4:	18d3      	adds	r3, r2, r3
 80104e6:	930c      	str	r3, [sp, #48]	; 0x30
 80104e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	dd05      	ble.n	80104fa <_dtoa_r+0x906>
 80104ee:	001a      	movs	r2, r3
 80104f0:	9905      	ldr	r1, [sp, #20]
 80104f2:	9804      	ldr	r0, [sp, #16]
 80104f4:	f001 f866 	bl	80115c4 <__lshift>
 80104f8:	9005      	str	r0, [sp, #20]
 80104fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	dd05      	ble.n	801050c <_dtoa_r+0x918>
 8010500:	0031      	movs	r1, r6
 8010502:	001a      	movs	r2, r3
 8010504:	9804      	ldr	r0, [sp, #16]
 8010506:	f001 f85d 	bl	80115c4 <__lshift>
 801050a:	0006      	movs	r6, r0
 801050c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801050e:	2b00      	cmp	r3, #0
 8010510:	d027      	beq.n	8010562 <_dtoa_r+0x96e>
 8010512:	0031      	movs	r1, r6
 8010514:	9805      	ldr	r0, [sp, #20]
 8010516:	f001 f8c3 	bl	80116a0 <__mcmp>
 801051a:	2800      	cmp	r0, #0
 801051c:	da21      	bge.n	8010562 <_dtoa_r+0x96e>
 801051e:	9b03      	ldr	r3, [sp, #12]
 8010520:	220a      	movs	r2, #10
 8010522:	3b01      	subs	r3, #1
 8010524:	9303      	str	r3, [sp, #12]
 8010526:	9905      	ldr	r1, [sp, #20]
 8010528:	2300      	movs	r3, #0
 801052a:	9804      	ldr	r0, [sp, #16]
 801052c:	f000 fe4e 	bl	80111cc <__multadd>
 8010530:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010532:	9005      	str	r0, [sp, #20]
 8010534:	2b00      	cmp	r3, #0
 8010536:	d100      	bne.n	801053a <_dtoa_r+0x946>
 8010538:	e15d      	b.n	80107f6 <_dtoa_r+0xc02>
 801053a:	2300      	movs	r3, #0
 801053c:	0039      	movs	r1, r7
 801053e:	220a      	movs	r2, #10
 8010540:	9804      	ldr	r0, [sp, #16]
 8010542:	f000 fe43 	bl	80111cc <__multadd>
 8010546:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010548:	0007      	movs	r7, r0
 801054a:	2b00      	cmp	r3, #0
 801054c:	dc49      	bgt.n	80105e2 <_dtoa_r+0x9ee>
 801054e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010550:	2b02      	cmp	r3, #2
 8010552:	dc0e      	bgt.n	8010572 <_dtoa_r+0x97e>
 8010554:	e045      	b.n	80105e2 <_dtoa_r+0x9ee>
 8010556:	2b04      	cmp	r3, #4
 8010558:	d0c6      	beq.n	80104e8 <_dtoa_r+0x8f4>
 801055a:	331c      	adds	r3, #28
 801055c:	e7bd      	b.n	80104da <_dtoa_r+0x8e6>
 801055e:	0013      	movs	r3, r2
 8010560:	e7fb      	b.n	801055a <_dtoa_r+0x966>
 8010562:	9b07      	ldr	r3, [sp, #28]
 8010564:	2b00      	cmp	r3, #0
 8010566:	dc36      	bgt.n	80105d6 <_dtoa_r+0x9e2>
 8010568:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801056a:	2b02      	cmp	r3, #2
 801056c:	dd33      	ble.n	80105d6 <_dtoa_r+0x9e2>
 801056e:	9b07      	ldr	r3, [sp, #28]
 8010570:	930b      	str	r3, [sp, #44]	; 0x2c
 8010572:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010574:	2b00      	cmp	r3, #0
 8010576:	d10c      	bne.n	8010592 <_dtoa_r+0x99e>
 8010578:	0031      	movs	r1, r6
 801057a:	2205      	movs	r2, #5
 801057c:	9804      	ldr	r0, [sp, #16]
 801057e:	f000 fe25 	bl	80111cc <__multadd>
 8010582:	0006      	movs	r6, r0
 8010584:	0001      	movs	r1, r0
 8010586:	9805      	ldr	r0, [sp, #20]
 8010588:	f001 f88a 	bl	80116a0 <__mcmp>
 801058c:	2800      	cmp	r0, #0
 801058e:	dd00      	ble.n	8010592 <_dtoa_r+0x99e>
 8010590:	e59f      	b.n	80100d2 <_dtoa_r+0x4de>
 8010592:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010594:	43db      	mvns	r3, r3
 8010596:	9303      	str	r3, [sp, #12]
 8010598:	9b06      	ldr	r3, [sp, #24]
 801059a:	9308      	str	r3, [sp, #32]
 801059c:	2500      	movs	r5, #0
 801059e:	0031      	movs	r1, r6
 80105a0:	9804      	ldr	r0, [sp, #16]
 80105a2:	f000 fdef 	bl	8011184 <_Bfree>
 80105a6:	2f00      	cmp	r7, #0
 80105a8:	d100      	bne.n	80105ac <_dtoa_r+0x9b8>
 80105aa:	e6a3      	b.n	80102f4 <_dtoa_r+0x700>
 80105ac:	2d00      	cmp	r5, #0
 80105ae:	d005      	beq.n	80105bc <_dtoa_r+0x9c8>
 80105b0:	42bd      	cmp	r5, r7
 80105b2:	d003      	beq.n	80105bc <_dtoa_r+0x9c8>
 80105b4:	0029      	movs	r1, r5
 80105b6:	9804      	ldr	r0, [sp, #16]
 80105b8:	f000 fde4 	bl	8011184 <_Bfree>
 80105bc:	0039      	movs	r1, r7
 80105be:	9804      	ldr	r0, [sp, #16]
 80105c0:	f000 fde0 	bl	8011184 <_Bfree>
 80105c4:	e696      	b.n	80102f4 <_dtoa_r+0x700>
 80105c6:	2600      	movs	r6, #0
 80105c8:	0037      	movs	r7, r6
 80105ca:	e7e2      	b.n	8010592 <_dtoa_r+0x99e>
 80105cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80105ce:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80105d0:	9303      	str	r3, [sp, #12]
 80105d2:	0037      	movs	r7, r6
 80105d4:	e57d      	b.n	80100d2 <_dtoa_r+0x4de>
 80105d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d100      	bne.n	80105de <_dtoa_r+0x9ea>
 80105dc:	e0c3      	b.n	8010766 <_dtoa_r+0xb72>
 80105de:	9b07      	ldr	r3, [sp, #28]
 80105e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80105e2:	2c00      	cmp	r4, #0
 80105e4:	dd05      	ble.n	80105f2 <_dtoa_r+0x9fe>
 80105e6:	0039      	movs	r1, r7
 80105e8:	0022      	movs	r2, r4
 80105ea:	9804      	ldr	r0, [sp, #16]
 80105ec:	f000 ffea 	bl	80115c4 <__lshift>
 80105f0:	0007      	movs	r7, r0
 80105f2:	0038      	movs	r0, r7
 80105f4:	2d00      	cmp	r5, #0
 80105f6:	d024      	beq.n	8010642 <_dtoa_r+0xa4e>
 80105f8:	6879      	ldr	r1, [r7, #4]
 80105fa:	9804      	ldr	r0, [sp, #16]
 80105fc:	f000 fd7e 	bl	80110fc <_Balloc>
 8010600:	1e04      	subs	r4, r0, #0
 8010602:	d111      	bne.n	8010628 <_dtoa_r+0xa34>
 8010604:	0022      	movs	r2, r4
 8010606:	4b05      	ldr	r3, [pc, #20]	; (801061c <_dtoa_r+0xa28>)
 8010608:	4805      	ldr	r0, [pc, #20]	; (8010620 <_dtoa_r+0xa2c>)
 801060a:	4906      	ldr	r1, [pc, #24]	; (8010624 <_dtoa_r+0xa30>)
 801060c:	f7ff fb07 	bl	800fc1e <_dtoa_r+0x2a>
 8010610:	40240000 	.word	0x40240000
 8010614:	00000433 	.word	0x00000433
 8010618:	7ff00000 	.word	0x7ff00000
 801061c:	08013952 	.word	0x08013952
 8010620:	080138fa 	.word	0x080138fa
 8010624:	000002ef 	.word	0x000002ef
 8010628:	0039      	movs	r1, r7
 801062a:	693a      	ldr	r2, [r7, #16]
 801062c:	310c      	adds	r1, #12
 801062e:	3202      	adds	r2, #2
 8010630:	0092      	lsls	r2, r2, #2
 8010632:	300c      	adds	r0, #12
 8010634:	f7ff fa1c 	bl	800fa70 <memcpy>
 8010638:	2201      	movs	r2, #1
 801063a:	0021      	movs	r1, r4
 801063c:	9804      	ldr	r0, [sp, #16]
 801063e:	f000 ffc1 	bl	80115c4 <__lshift>
 8010642:	9b06      	ldr	r3, [sp, #24]
 8010644:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010646:	9307      	str	r3, [sp, #28]
 8010648:	3b01      	subs	r3, #1
 801064a:	189b      	adds	r3, r3, r2
 801064c:	2201      	movs	r2, #1
 801064e:	003d      	movs	r5, r7
 8010650:	0007      	movs	r7, r0
 8010652:	930e      	str	r3, [sp, #56]	; 0x38
 8010654:	9b08      	ldr	r3, [sp, #32]
 8010656:	4013      	ands	r3, r2
 8010658:	930d      	str	r3, [sp, #52]	; 0x34
 801065a:	0031      	movs	r1, r6
 801065c:	9805      	ldr	r0, [sp, #20]
 801065e:	f7ff fa39 	bl	800fad4 <quorem>
 8010662:	0029      	movs	r1, r5
 8010664:	0004      	movs	r4, r0
 8010666:	900b      	str	r0, [sp, #44]	; 0x2c
 8010668:	9805      	ldr	r0, [sp, #20]
 801066a:	f001 f819 	bl	80116a0 <__mcmp>
 801066e:	003a      	movs	r2, r7
 8010670:	900c      	str	r0, [sp, #48]	; 0x30
 8010672:	0031      	movs	r1, r6
 8010674:	9804      	ldr	r0, [sp, #16]
 8010676:	f001 f82f 	bl	80116d8 <__mdiff>
 801067a:	2201      	movs	r2, #1
 801067c:	68c3      	ldr	r3, [r0, #12]
 801067e:	3430      	adds	r4, #48	; 0x30
 8010680:	9008      	str	r0, [sp, #32]
 8010682:	920a      	str	r2, [sp, #40]	; 0x28
 8010684:	2b00      	cmp	r3, #0
 8010686:	d104      	bne.n	8010692 <_dtoa_r+0xa9e>
 8010688:	0001      	movs	r1, r0
 801068a:	9805      	ldr	r0, [sp, #20]
 801068c:	f001 f808 	bl	80116a0 <__mcmp>
 8010690:	900a      	str	r0, [sp, #40]	; 0x28
 8010692:	9908      	ldr	r1, [sp, #32]
 8010694:	9804      	ldr	r0, [sp, #16]
 8010696:	f000 fd75 	bl	8011184 <_Bfree>
 801069a:	9b07      	ldr	r3, [sp, #28]
 801069c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801069e:	3301      	adds	r3, #1
 80106a0:	9308      	str	r3, [sp, #32]
 80106a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80106a4:	4313      	orrs	r3, r2
 80106a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80106a8:	4313      	orrs	r3, r2
 80106aa:	d109      	bne.n	80106c0 <_dtoa_r+0xacc>
 80106ac:	2c39      	cmp	r4, #57	; 0x39
 80106ae:	d022      	beq.n	80106f6 <_dtoa_r+0xb02>
 80106b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	dd01      	ble.n	80106ba <_dtoa_r+0xac6>
 80106b6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80106b8:	3431      	adds	r4, #49	; 0x31
 80106ba:	9b07      	ldr	r3, [sp, #28]
 80106bc:	701c      	strb	r4, [r3, #0]
 80106be:	e76e      	b.n	801059e <_dtoa_r+0x9aa>
 80106c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	db04      	blt.n	80106d0 <_dtoa_r+0xadc>
 80106c6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80106c8:	4313      	orrs	r3, r2
 80106ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80106cc:	4313      	orrs	r3, r2
 80106ce:	d11e      	bne.n	801070e <_dtoa_r+0xb1a>
 80106d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	ddf1      	ble.n	80106ba <_dtoa_r+0xac6>
 80106d6:	9905      	ldr	r1, [sp, #20]
 80106d8:	2201      	movs	r2, #1
 80106da:	9804      	ldr	r0, [sp, #16]
 80106dc:	f000 ff72 	bl	80115c4 <__lshift>
 80106e0:	0031      	movs	r1, r6
 80106e2:	9005      	str	r0, [sp, #20]
 80106e4:	f000 ffdc 	bl	80116a0 <__mcmp>
 80106e8:	2800      	cmp	r0, #0
 80106ea:	dc02      	bgt.n	80106f2 <_dtoa_r+0xafe>
 80106ec:	d1e5      	bne.n	80106ba <_dtoa_r+0xac6>
 80106ee:	07e3      	lsls	r3, r4, #31
 80106f0:	d5e3      	bpl.n	80106ba <_dtoa_r+0xac6>
 80106f2:	2c39      	cmp	r4, #57	; 0x39
 80106f4:	d1df      	bne.n	80106b6 <_dtoa_r+0xac2>
 80106f6:	2339      	movs	r3, #57	; 0x39
 80106f8:	9a07      	ldr	r2, [sp, #28]
 80106fa:	7013      	strb	r3, [r2, #0]
 80106fc:	9b08      	ldr	r3, [sp, #32]
 80106fe:	9308      	str	r3, [sp, #32]
 8010700:	3b01      	subs	r3, #1
 8010702:	781a      	ldrb	r2, [r3, #0]
 8010704:	2a39      	cmp	r2, #57	; 0x39
 8010706:	d063      	beq.n	80107d0 <_dtoa_r+0xbdc>
 8010708:	3201      	adds	r2, #1
 801070a:	701a      	strb	r2, [r3, #0]
 801070c:	e747      	b.n	801059e <_dtoa_r+0x9aa>
 801070e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010710:	2b00      	cmp	r3, #0
 8010712:	dd03      	ble.n	801071c <_dtoa_r+0xb28>
 8010714:	2c39      	cmp	r4, #57	; 0x39
 8010716:	d0ee      	beq.n	80106f6 <_dtoa_r+0xb02>
 8010718:	3401      	adds	r4, #1
 801071a:	e7ce      	b.n	80106ba <_dtoa_r+0xac6>
 801071c:	9b07      	ldr	r3, [sp, #28]
 801071e:	9a07      	ldr	r2, [sp, #28]
 8010720:	701c      	strb	r4, [r3, #0]
 8010722:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010724:	4293      	cmp	r3, r2
 8010726:	d03e      	beq.n	80107a6 <_dtoa_r+0xbb2>
 8010728:	2300      	movs	r3, #0
 801072a:	220a      	movs	r2, #10
 801072c:	9905      	ldr	r1, [sp, #20]
 801072e:	9804      	ldr	r0, [sp, #16]
 8010730:	f000 fd4c 	bl	80111cc <__multadd>
 8010734:	2300      	movs	r3, #0
 8010736:	9005      	str	r0, [sp, #20]
 8010738:	220a      	movs	r2, #10
 801073a:	0029      	movs	r1, r5
 801073c:	9804      	ldr	r0, [sp, #16]
 801073e:	42bd      	cmp	r5, r7
 8010740:	d106      	bne.n	8010750 <_dtoa_r+0xb5c>
 8010742:	f000 fd43 	bl	80111cc <__multadd>
 8010746:	0005      	movs	r5, r0
 8010748:	0007      	movs	r7, r0
 801074a:	9b08      	ldr	r3, [sp, #32]
 801074c:	9307      	str	r3, [sp, #28]
 801074e:	e784      	b.n	801065a <_dtoa_r+0xa66>
 8010750:	f000 fd3c 	bl	80111cc <__multadd>
 8010754:	0039      	movs	r1, r7
 8010756:	0005      	movs	r5, r0
 8010758:	2300      	movs	r3, #0
 801075a:	220a      	movs	r2, #10
 801075c:	9804      	ldr	r0, [sp, #16]
 801075e:	f000 fd35 	bl	80111cc <__multadd>
 8010762:	0007      	movs	r7, r0
 8010764:	e7f1      	b.n	801074a <_dtoa_r+0xb56>
 8010766:	9b07      	ldr	r3, [sp, #28]
 8010768:	930b      	str	r3, [sp, #44]	; 0x2c
 801076a:	2500      	movs	r5, #0
 801076c:	0031      	movs	r1, r6
 801076e:	9805      	ldr	r0, [sp, #20]
 8010770:	f7ff f9b0 	bl	800fad4 <quorem>
 8010774:	9b06      	ldr	r3, [sp, #24]
 8010776:	3030      	adds	r0, #48	; 0x30
 8010778:	5558      	strb	r0, [r3, r5]
 801077a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801077c:	3501      	adds	r5, #1
 801077e:	0004      	movs	r4, r0
 8010780:	42ab      	cmp	r3, r5
 8010782:	dd07      	ble.n	8010794 <_dtoa_r+0xba0>
 8010784:	2300      	movs	r3, #0
 8010786:	220a      	movs	r2, #10
 8010788:	9905      	ldr	r1, [sp, #20]
 801078a:	9804      	ldr	r0, [sp, #16]
 801078c:	f000 fd1e 	bl	80111cc <__multadd>
 8010790:	9005      	str	r0, [sp, #20]
 8010792:	e7eb      	b.n	801076c <_dtoa_r+0xb78>
 8010794:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010796:	2301      	movs	r3, #1
 8010798:	2a00      	cmp	r2, #0
 801079a:	dd00      	ble.n	801079e <_dtoa_r+0xbaa>
 801079c:	0013      	movs	r3, r2
 801079e:	2500      	movs	r5, #0
 80107a0:	9a06      	ldr	r2, [sp, #24]
 80107a2:	18d3      	adds	r3, r2, r3
 80107a4:	9308      	str	r3, [sp, #32]
 80107a6:	9905      	ldr	r1, [sp, #20]
 80107a8:	2201      	movs	r2, #1
 80107aa:	9804      	ldr	r0, [sp, #16]
 80107ac:	f000 ff0a 	bl	80115c4 <__lshift>
 80107b0:	0031      	movs	r1, r6
 80107b2:	9005      	str	r0, [sp, #20]
 80107b4:	f000 ff74 	bl	80116a0 <__mcmp>
 80107b8:	2800      	cmp	r0, #0
 80107ba:	dc9f      	bgt.n	80106fc <_dtoa_r+0xb08>
 80107bc:	d101      	bne.n	80107c2 <_dtoa_r+0xbce>
 80107be:	07e4      	lsls	r4, r4, #31
 80107c0:	d49c      	bmi.n	80106fc <_dtoa_r+0xb08>
 80107c2:	9b08      	ldr	r3, [sp, #32]
 80107c4:	9308      	str	r3, [sp, #32]
 80107c6:	3b01      	subs	r3, #1
 80107c8:	781a      	ldrb	r2, [r3, #0]
 80107ca:	2a30      	cmp	r2, #48	; 0x30
 80107cc:	d0fa      	beq.n	80107c4 <_dtoa_r+0xbd0>
 80107ce:	e6e6      	b.n	801059e <_dtoa_r+0x9aa>
 80107d0:	9a06      	ldr	r2, [sp, #24]
 80107d2:	429a      	cmp	r2, r3
 80107d4:	d193      	bne.n	80106fe <_dtoa_r+0xb0a>
 80107d6:	9b03      	ldr	r3, [sp, #12]
 80107d8:	3301      	adds	r3, #1
 80107da:	9303      	str	r3, [sp, #12]
 80107dc:	2331      	movs	r3, #49	; 0x31
 80107de:	7013      	strb	r3, [r2, #0]
 80107e0:	e6dd      	b.n	801059e <_dtoa_r+0x9aa>
 80107e2:	4b09      	ldr	r3, [pc, #36]	; (8010808 <_dtoa_r+0xc14>)
 80107e4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80107e6:	9306      	str	r3, [sp, #24]
 80107e8:	4b08      	ldr	r3, [pc, #32]	; (801080c <_dtoa_r+0xc18>)
 80107ea:	2a00      	cmp	r2, #0
 80107ec:	d001      	beq.n	80107f2 <_dtoa_r+0xbfe>
 80107ee:	f7ff fa49 	bl	800fc84 <_dtoa_r+0x90>
 80107f2:	f7ff fa49 	bl	800fc88 <_dtoa_r+0x94>
 80107f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	dcb6      	bgt.n	801076a <_dtoa_r+0xb76>
 80107fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80107fe:	2b02      	cmp	r3, #2
 8010800:	dd00      	ble.n	8010804 <_dtoa_r+0xc10>
 8010802:	e6b6      	b.n	8010572 <_dtoa_r+0x97e>
 8010804:	e7b1      	b.n	801076a <_dtoa_r+0xb76>
 8010806:	46c0      	nop			; (mov r8, r8)
 8010808:	080138ed 	.word	0x080138ed
 801080c:	080138f5 	.word	0x080138f5

08010810 <_free_r>:
 8010810:	b570      	push	{r4, r5, r6, lr}
 8010812:	0005      	movs	r5, r0
 8010814:	2900      	cmp	r1, #0
 8010816:	d010      	beq.n	801083a <_free_r+0x2a>
 8010818:	1f0c      	subs	r4, r1, #4
 801081a:	6823      	ldr	r3, [r4, #0]
 801081c:	2b00      	cmp	r3, #0
 801081e:	da00      	bge.n	8010822 <_free_r+0x12>
 8010820:	18e4      	adds	r4, r4, r3
 8010822:	0028      	movs	r0, r5
 8010824:	f000 fc5a 	bl	80110dc <__malloc_lock>
 8010828:	4a1d      	ldr	r2, [pc, #116]	; (80108a0 <_free_r+0x90>)
 801082a:	6813      	ldr	r3, [r2, #0]
 801082c:	2b00      	cmp	r3, #0
 801082e:	d105      	bne.n	801083c <_free_r+0x2c>
 8010830:	6063      	str	r3, [r4, #4]
 8010832:	6014      	str	r4, [r2, #0]
 8010834:	0028      	movs	r0, r5
 8010836:	f000 fc59 	bl	80110ec <__malloc_unlock>
 801083a:	bd70      	pop	{r4, r5, r6, pc}
 801083c:	42a3      	cmp	r3, r4
 801083e:	d908      	bls.n	8010852 <_free_r+0x42>
 8010840:	6820      	ldr	r0, [r4, #0]
 8010842:	1821      	adds	r1, r4, r0
 8010844:	428b      	cmp	r3, r1
 8010846:	d1f3      	bne.n	8010830 <_free_r+0x20>
 8010848:	6819      	ldr	r1, [r3, #0]
 801084a:	685b      	ldr	r3, [r3, #4]
 801084c:	1809      	adds	r1, r1, r0
 801084e:	6021      	str	r1, [r4, #0]
 8010850:	e7ee      	b.n	8010830 <_free_r+0x20>
 8010852:	001a      	movs	r2, r3
 8010854:	685b      	ldr	r3, [r3, #4]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d001      	beq.n	801085e <_free_r+0x4e>
 801085a:	42a3      	cmp	r3, r4
 801085c:	d9f9      	bls.n	8010852 <_free_r+0x42>
 801085e:	6811      	ldr	r1, [r2, #0]
 8010860:	1850      	adds	r0, r2, r1
 8010862:	42a0      	cmp	r0, r4
 8010864:	d10b      	bne.n	801087e <_free_r+0x6e>
 8010866:	6820      	ldr	r0, [r4, #0]
 8010868:	1809      	adds	r1, r1, r0
 801086a:	1850      	adds	r0, r2, r1
 801086c:	6011      	str	r1, [r2, #0]
 801086e:	4283      	cmp	r3, r0
 8010870:	d1e0      	bne.n	8010834 <_free_r+0x24>
 8010872:	6818      	ldr	r0, [r3, #0]
 8010874:	685b      	ldr	r3, [r3, #4]
 8010876:	1841      	adds	r1, r0, r1
 8010878:	6011      	str	r1, [r2, #0]
 801087a:	6053      	str	r3, [r2, #4]
 801087c:	e7da      	b.n	8010834 <_free_r+0x24>
 801087e:	42a0      	cmp	r0, r4
 8010880:	d902      	bls.n	8010888 <_free_r+0x78>
 8010882:	230c      	movs	r3, #12
 8010884:	602b      	str	r3, [r5, #0]
 8010886:	e7d5      	b.n	8010834 <_free_r+0x24>
 8010888:	6820      	ldr	r0, [r4, #0]
 801088a:	1821      	adds	r1, r4, r0
 801088c:	428b      	cmp	r3, r1
 801088e:	d103      	bne.n	8010898 <_free_r+0x88>
 8010890:	6819      	ldr	r1, [r3, #0]
 8010892:	685b      	ldr	r3, [r3, #4]
 8010894:	1809      	adds	r1, r1, r0
 8010896:	6021      	str	r1, [r4, #0]
 8010898:	6063      	str	r3, [r4, #4]
 801089a:	6054      	str	r4, [r2, #4]
 801089c:	e7ca      	b.n	8010834 <_free_r+0x24>
 801089e:	46c0      	nop			; (mov r8, r8)
 80108a0:	2000481c 	.word	0x2000481c

080108a4 <rshift>:
 80108a4:	0002      	movs	r2, r0
 80108a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80108a8:	6904      	ldr	r4, [r0, #16]
 80108aa:	114b      	asrs	r3, r1, #5
 80108ac:	b085      	sub	sp, #20
 80108ae:	3214      	adds	r2, #20
 80108b0:	9302      	str	r3, [sp, #8]
 80108b2:	114d      	asrs	r5, r1, #5
 80108b4:	0013      	movs	r3, r2
 80108b6:	42ac      	cmp	r4, r5
 80108b8:	dd32      	ble.n	8010920 <rshift+0x7c>
 80108ba:	261f      	movs	r6, #31
 80108bc:	000f      	movs	r7, r1
 80108be:	114b      	asrs	r3, r1, #5
 80108c0:	009b      	lsls	r3, r3, #2
 80108c2:	00a5      	lsls	r5, r4, #2
 80108c4:	18d3      	adds	r3, r2, r3
 80108c6:	4037      	ands	r7, r6
 80108c8:	1955      	adds	r5, r2, r5
 80108ca:	9300      	str	r3, [sp, #0]
 80108cc:	9701      	str	r7, [sp, #4]
 80108ce:	4231      	tst	r1, r6
 80108d0:	d10d      	bne.n	80108ee <rshift+0x4a>
 80108d2:	0016      	movs	r6, r2
 80108d4:	0019      	movs	r1, r3
 80108d6:	428d      	cmp	r5, r1
 80108d8:	d836      	bhi.n	8010948 <rshift+0xa4>
 80108da:	9900      	ldr	r1, [sp, #0]
 80108dc:	2300      	movs	r3, #0
 80108de:	3903      	subs	r1, #3
 80108e0:	428d      	cmp	r5, r1
 80108e2:	d302      	bcc.n	80108ea <rshift+0x46>
 80108e4:	9b02      	ldr	r3, [sp, #8]
 80108e6:	1ae4      	subs	r4, r4, r3
 80108e8:	00a3      	lsls	r3, r4, #2
 80108ea:	18d3      	adds	r3, r2, r3
 80108ec:	e018      	b.n	8010920 <rshift+0x7c>
 80108ee:	2120      	movs	r1, #32
 80108f0:	9e01      	ldr	r6, [sp, #4]
 80108f2:	9f01      	ldr	r7, [sp, #4]
 80108f4:	1b89      	subs	r1, r1, r6
 80108f6:	9e00      	ldr	r6, [sp, #0]
 80108f8:	9103      	str	r1, [sp, #12]
 80108fa:	ce02      	ldmia	r6!, {r1}
 80108fc:	4694      	mov	ip, r2
 80108fe:	40f9      	lsrs	r1, r7
 8010900:	42b5      	cmp	r5, r6
 8010902:	d816      	bhi.n	8010932 <rshift+0x8e>
 8010904:	9e00      	ldr	r6, [sp, #0]
 8010906:	2300      	movs	r3, #0
 8010908:	3601      	adds	r6, #1
 801090a:	42b5      	cmp	r5, r6
 801090c:	d303      	bcc.n	8010916 <rshift+0x72>
 801090e:	9b02      	ldr	r3, [sp, #8]
 8010910:	1ae3      	subs	r3, r4, r3
 8010912:	009b      	lsls	r3, r3, #2
 8010914:	3b04      	subs	r3, #4
 8010916:	18d3      	adds	r3, r2, r3
 8010918:	6019      	str	r1, [r3, #0]
 801091a:	2900      	cmp	r1, #0
 801091c:	d000      	beq.n	8010920 <rshift+0x7c>
 801091e:	3304      	adds	r3, #4
 8010920:	1a99      	subs	r1, r3, r2
 8010922:	1089      	asrs	r1, r1, #2
 8010924:	6101      	str	r1, [r0, #16]
 8010926:	4293      	cmp	r3, r2
 8010928:	d101      	bne.n	801092e <rshift+0x8a>
 801092a:	2300      	movs	r3, #0
 801092c:	6143      	str	r3, [r0, #20]
 801092e:	b005      	add	sp, #20
 8010930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010932:	6837      	ldr	r7, [r6, #0]
 8010934:	9b03      	ldr	r3, [sp, #12]
 8010936:	409f      	lsls	r7, r3
 8010938:	430f      	orrs	r7, r1
 801093a:	4661      	mov	r1, ip
 801093c:	c180      	stmia	r1!, {r7}
 801093e:	468c      	mov	ip, r1
 8010940:	9b01      	ldr	r3, [sp, #4]
 8010942:	ce02      	ldmia	r6!, {r1}
 8010944:	40d9      	lsrs	r1, r3
 8010946:	e7db      	b.n	8010900 <rshift+0x5c>
 8010948:	c980      	ldmia	r1!, {r7}
 801094a:	c680      	stmia	r6!, {r7}
 801094c:	e7c3      	b.n	80108d6 <rshift+0x32>

0801094e <__hexdig_fun>:
 801094e:	0002      	movs	r2, r0
 8010950:	3a30      	subs	r2, #48	; 0x30
 8010952:	0003      	movs	r3, r0
 8010954:	2a09      	cmp	r2, #9
 8010956:	d802      	bhi.n	801095e <__hexdig_fun+0x10>
 8010958:	3b20      	subs	r3, #32
 801095a:	b2d8      	uxtb	r0, r3
 801095c:	4770      	bx	lr
 801095e:	0002      	movs	r2, r0
 8010960:	3a61      	subs	r2, #97	; 0x61
 8010962:	2a05      	cmp	r2, #5
 8010964:	d801      	bhi.n	801096a <__hexdig_fun+0x1c>
 8010966:	3b47      	subs	r3, #71	; 0x47
 8010968:	e7f7      	b.n	801095a <__hexdig_fun+0xc>
 801096a:	001a      	movs	r2, r3
 801096c:	3a41      	subs	r2, #65	; 0x41
 801096e:	2000      	movs	r0, #0
 8010970:	2a05      	cmp	r2, #5
 8010972:	d8f3      	bhi.n	801095c <__hexdig_fun+0xe>
 8010974:	3b27      	subs	r3, #39	; 0x27
 8010976:	e7f0      	b.n	801095a <__hexdig_fun+0xc>

08010978 <__gethex>:
 8010978:	b5f0      	push	{r4, r5, r6, r7, lr}
 801097a:	b089      	sub	sp, #36	; 0x24
 801097c:	9307      	str	r3, [sp, #28]
 801097e:	2302      	movs	r3, #2
 8010980:	9201      	str	r2, [sp, #4]
 8010982:	680a      	ldr	r2, [r1, #0]
 8010984:	425b      	negs	r3, r3
 8010986:	9003      	str	r0, [sp, #12]
 8010988:	9106      	str	r1, [sp, #24]
 801098a:	1c96      	adds	r6, r2, #2
 801098c:	1a9b      	subs	r3, r3, r2
 801098e:	199a      	adds	r2, r3, r6
 8010990:	9600      	str	r6, [sp, #0]
 8010992:	9205      	str	r2, [sp, #20]
 8010994:	9a00      	ldr	r2, [sp, #0]
 8010996:	3601      	adds	r6, #1
 8010998:	7810      	ldrb	r0, [r2, #0]
 801099a:	2830      	cmp	r0, #48	; 0x30
 801099c:	d0f7      	beq.n	801098e <__gethex+0x16>
 801099e:	f7ff ffd6 	bl	801094e <__hexdig_fun>
 80109a2:	2300      	movs	r3, #0
 80109a4:	001d      	movs	r5, r3
 80109a6:	9302      	str	r3, [sp, #8]
 80109a8:	4298      	cmp	r0, r3
 80109aa:	d11d      	bne.n	80109e8 <__gethex+0x70>
 80109ac:	2201      	movs	r2, #1
 80109ae:	49a6      	ldr	r1, [pc, #664]	; (8010c48 <__gethex+0x2d0>)
 80109b0:	9800      	ldr	r0, [sp, #0]
 80109b2:	f7fe ff42 	bl	800f83a <strncmp>
 80109b6:	0007      	movs	r7, r0
 80109b8:	42a8      	cmp	r0, r5
 80109ba:	d169      	bne.n	8010a90 <__gethex+0x118>
 80109bc:	9b00      	ldr	r3, [sp, #0]
 80109be:	0034      	movs	r4, r6
 80109c0:	7858      	ldrb	r0, [r3, #1]
 80109c2:	f7ff ffc4 	bl	801094e <__hexdig_fun>
 80109c6:	2301      	movs	r3, #1
 80109c8:	9302      	str	r3, [sp, #8]
 80109ca:	42a8      	cmp	r0, r5
 80109cc:	d02f      	beq.n	8010a2e <__gethex+0xb6>
 80109ce:	9600      	str	r6, [sp, #0]
 80109d0:	9b00      	ldr	r3, [sp, #0]
 80109d2:	7818      	ldrb	r0, [r3, #0]
 80109d4:	2830      	cmp	r0, #48	; 0x30
 80109d6:	d009      	beq.n	80109ec <__gethex+0x74>
 80109d8:	f7ff ffb9 	bl	801094e <__hexdig_fun>
 80109dc:	4242      	negs	r2, r0
 80109de:	4142      	adcs	r2, r0
 80109e0:	2301      	movs	r3, #1
 80109e2:	0035      	movs	r5, r6
 80109e4:	9202      	str	r2, [sp, #8]
 80109e6:	9305      	str	r3, [sp, #20]
 80109e8:	9c00      	ldr	r4, [sp, #0]
 80109ea:	e004      	b.n	80109f6 <__gethex+0x7e>
 80109ec:	9b00      	ldr	r3, [sp, #0]
 80109ee:	3301      	adds	r3, #1
 80109f0:	9300      	str	r3, [sp, #0]
 80109f2:	e7ed      	b.n	80109d0 <__gethex+0x58>
 80109f4:	3401      	adds	r4, #1
 80109f6:	7820      	ldrb	r0, [r4, #0]
 80109f8:	f7ff ffa9 	bl	801094e <__hexdig_fun>
 80109fc:	1e07      	subs	r7, r0, #0
 80109fe:	d1f9      	bne.n	80109f4 <__gethex+0x7c>
 8010a00:	2201      	movs	r2, #1
 8010a02:	0020      	movs	r0, r4
 8010a04:	4990      	ldr	r1, [pc, #576]	; (8010c48 <__gethex+0x2d0>)
 8010a06:	f7fe ff18 	bl	800f83a <strncmp>
 8010a0a:	2800      	cmp	r0, #0
 8010a0c:	d10d      	bne.n	8010a2a <__gethex+0xb2>
 8010a0e:	2d00      	cmp	r5, #0
 8010a10:	d106      	bne.n	8010a20 <__gethex+0xa8>
 8010a12:	3401      	adds	r4, #1
 8010a14:	0025      	movs	r5, r4
 8010a16:	7820      	ldrb	r0, [r4, #0]
 8010a18:	f7ff ff99 	bl	801094e <__hexdig_fun>
 8010a1c:	2800      	cmp	r0, #0
 8010a1e:	d102      	bne.n	8010a26 <__gethex+0xae>
 8010a20:	1b2d      	subs	r5, r5, r4
 8010a22:	00af      	lsls	r7, r5, #2
 8010a24:	e003      	b.n	8010a2e <__gethex+0xb6>
 8010a26:	3401      	adds	r4, #1
 8010a28:	e7f5      	b.n	8010a16 <__gethex+0x9e>
 8010a2a:	2d00      	cmp	r5, #0
 8010a2c:	d1f8      	bne.n	8010a20 <__gethex+0xa8>
 8010a2e:	2220      	movs	r2, #32
 8010a30:	7823      	ldrb	r3, [r4, #0]
 8010a32:	0026      	movs	r6, r4
 8010a34:	4393      	bics	r3, r2
 8010a36:	2b50      	cmp	r3, #80	; 0x50
 8010a38:	d11d      	bne.n	8010a76 <__gethex+0xfe>
 8010a3a:	7863      	ldrb	r3, [r4, #1]
 8010a3c:	2b2b      	cmp	r3, #43	; 0x2b
 8010a3e:	d02c      	beq.n	8010a9a <__gethex+0x122>
 8010a40:	2b2d      	cmp	r3, #45	; 0x2d
 8010a42:	d02e      	beq.n	8010aa2 <__gethex+0x12a>
 8010a44:	2300      	movs	r3, #0
 8010a46:	1c66      	adds	r6, r4, #1
 8010a48:	9304      	str	r3, [sp, #16]
 8010a4a:	7830      	ldrb	r0, [r6, #0]
 8010a4c:	f7ff ff7f 	bl	801094e <__hexdig_fun>
 8010a50:	1e43      	subs	r3, r0, #1
 8010a52:	b2db      	uxtb	r3, r3
 8010a54:	2b18      	cmp	r3, #24
 8010a56:	d82b      	bhi.n	8010ab0 <__gethex+0x138>
 8010a58:	3810      	subs	r0, #16
 8010a5a:	0005      	movs	r5, r0
 8010a5c:	7870      	ldrb	r0, [r6, #1]
 8010a5e:	f7ff ff76 	bl	801094e <__hexdig_fun>
 8010a62:	1e43      	subs	r3, r0, #1
 8010a64:	b2db      	uxtb	r3, r3
 8010a66:	3601      	adds	r6, #1
 8010a68:	2b18      	cmp	r3, #24
 8010a6a:	d91c      	bls.n	8010aa6 <__gethex+0x12e>
 8010a6c:	9b04      	ldr	r3, [sp, #16]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d000      	beq.n	8010a74 <__gethex+0xfc>
 8010a72:	426d      	negs	r5, r5
 8010a74:	197f      	adds	r7, r7, r5
 8010a76:	9b06      	ldr	r3, [sp, #24]
 8010a78:	601e      	str	r6, [r3, #0]
 8010a7a:	9b02      	ldr	r3, [sp, #8]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d019      	beq.n	8010ab4 <__gethex+0x13c>
 8010a80:	2600      	movs	r6, #0
 8010a82:	9b05      	ldr	r3, [sp, #20]
 8010a84:	42b3      	cmp	r3, r6
 8010a86:	d100      	bne.n	8010a8a <__gethex+0x112>
 8010a88:	3606      	adds	r6, #6
 8010a8a:	0030      	movs	r0, r6
 8010a8c:	b009      	add	sp, #36	; 0x24
 8010a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a90:	2301      	movs	r3, #1
 8010a92:	2700      	movs	r7, #0
 8010a94:	9c00      	ldr	r4, [sp, #0]
 8010a96:	9302      	str	r3, [sp, #8]
 8010a98:	e7c9      	b.n	8010a2e <__gethex+0xb6>
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	9304      	str	r3, [sp, #16]
 8010a9e:	1ca6      	adds	r6, r4, #2
 8010aa0:	e7d3      	b.n	8010a4a <__gethex+0xd2>
 8010aa2:	2301      	movs	r3, #1
 8010aa4:	e7fa      	b.n	8010a9c <__gethex+0x124>
 8010aa6:	230a      	movs	r3, #10
 8010aa8:	435d      	muls	r5, r3
 8010aaa:	182d      	adds	r5, r5, r0
 8010aac:	3d10      	subs	r5, #16
 8010aae:	e7d5      	b.n	8010a5c <__gethex+0xe4>
 8010ab0:	0026      	movs	r6, r4
 8010ab2:	e7e0      	b.n	8010a76 <__gethex+0xfe>
 8010ab4:	9b00      	ldr	r3, [sp, #0]
 8010ab6:	9902      	ldr	r1, [sp, #8]
 8010ab8:	1ae3      	subs	r3, r4, r3
 8010aba:	3b01      	subs	r3, #1
 8010abc:	2b07      	cmp	r3, #7
 8010abe:	dc0a      	bgt.n	8010ad6 <__gethex+0x15e>
 8010ac0:	9803      	ldr	r0, [sp, #12]
 8010ac2:	f000 fb1b 	bl	80110fc <_Balloc>
 8010ac6:	1e05      	subs	r5, r0, #0
 8010ac8:	d108      	bne.n	8010adc <__gethex+0x164>
 8010aca:	002a      	movs	r2, r5
 8010acc:	21e4      	movs	r1, #228	; 0xe4
 8010ace:	4b5f      	ldr	r3, [pc, #380]	; (8010c4c <__gethex+0x2d4>)
 8010ad0:	485f      	ldr	r0, [pc, #380]	; (8010c50 <__gethex+0x2d8>)
 8010ad2:	f7fe ffe1 	bl	800fa98 <__assert_func>
 8010ad6:	3101      	adds	r1, #1
 8010ad8:	105b      	asrs	r3, r3, #1
 8010ada:	e7ef      	b.n	8010abc <__gethex+0x144>
 8010adc:	0003      	movs	r3, r0
 8010ade:	3314      	adds	r3, #20
 8010ae0:	9302      	str	r3, [sp, #8]
 8010ae2:	9305      	str	r3, [sp, #20]
 8010ae4:	2300      	movs	r3, #0
 8010ae6:	001e      	movs	r6, r3
 8010ae8:	9304      	str	r3, [sp, #16]
 8010aea:	9b00      	ldr	r3, [sp, #0]
 8010aec:	42a3      	cmp	r3, r4
 8010aee:	d33f      	bcc.n	8010b70 <__gethex+0x1f8>
 8010af0:	9c05      	ldr	r4, [sp, #20]
 8010af2:	9b02      	ldr	r3, [sp, #8]
 8010af4:	c440      	stmia	r4!, {r6}
 8010af6:	1ae4      	subs	r4, r4, r3
 8010af8:	10a4      	asrs	r4, r4, #2
 8010afa:	0030      	movs	r0, r6
 8010afc:	612c      	str	r4, [r5, #16]
 8010afe:	f000 fbf5 	bl	80112ec <__hi0bits>
 8010b02:	9b01      	ldr	r3, [sp, #4]
 8010b04:	0164      	lsls	r4, r4, #5
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	1a26      	subs	r6, r4, r0
 8010b0a:	9300      	str	r3, [sp, #0]
 8010b0c:	429e      	cmp	r6, r3
 8010b0e:	dd51      	ble.n	8010bb4 <__gethex+0x23c>
 8010b10:	1af6      	subs	r6, r6, r3
 8010b12:	0031      	movs	r1, r6
 8010b14:	0028      	movs	r0, r5
 8010b16:	f000 ff89 	bl	8011a2c <__any_on>
 8010b1a:	1e04      	subs	r4, r0, #0
 8010b1c:	d016      	beq.n	8010b4c <__gethex+0x1d4>
 8010b1e:	2401      	movs	r4, #1
 8010b20:	231f      	movs	r3, #31
 8010b22:	0020      	movs	r0, r4
 8010b24:	1e72      	subs	r2, r6, #1
 8010b26:	4013      	ands	r3, r2
 8010b28:	4098      	lsls	r0, r3
 8010b2a:	0003      	movs	r3, r0
 8010b2c:	1151      	asrs	r1, r2, #5
 8010b2e:	9802      	ldr	r0, [sp, #8]
 8010b30:	0089      	lsls	r1, r1, #2
 8010b32:	5809      	ldr	r1, [r1, r0]
 8010b34:	4219      	tst	r1, r3
 8010b36:	d009      	beq.n	8010b4c <__gethex+0x1d4>
 8010b38:	42a2      	cmp	r2, r4
 8010b3a:	dd06      	ble.n	8010b4a <__gethex+0x1d2>
 8010b3c:	0028      	movs	r0, r5
 8010b3e:	1eb1      	subs	r1, r6, #2
 8010b40:	f000 ff74 	bl	8011a2c <__any_on>
 8010b44:	3402      	adds	r4, #2
 8010b46:	2800      	cmp	r0, #0
 8010b48:	d100      	bne.n	8010b4c <__gethex+0x1d4>
 8010b4a:	2402      	movs	r4, #2
 8010b4c:	0031      	movs	r1, r6
 8010b4e:	0028      	movs	r0, r5
 8010b50:	f7ff fea8 	bl	80108a4 <rshift>
 8010b54:	19bf      	adds	r7, r7, r6
 8010b56:	9b01      	ldr	r3, [sp, #4]
 8010b58:	689b      	ldr	r3, [r3, #8]
 8010b5a:	42bb      	cmp	r3, r7
 8010b5c:	da3a      	bge.n	8010bd4 <__gethex+0x25c>
 8010b5e:	0029      	movs	r1, r5
 8010b60:	9803      	ldr	r0, [sp, #12]
 8010b62:	f000 fb0f 	bl	8011184 <_Bfree>
 8010b66:	2300      	movs	r3, #0
 8010b68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010b6a:	26a3      	movs	r6, #163	; 0xa3
 8010b6c:	6013      	str	r3, [r2, #0]
 8010b6e:	e78c      	b.n	8010a8a <__gethex+0x112>
 8010b70:	3c01      	subs	r4, #1
 8010b72:	7823      	ldrb	r3, [r4, #0]
 8010b74:	2b2e      	cmp	r3, #46	; 0x2e
 8010b76:	d012      	beq.n	8010b9e <__gethex+0x226>
 8010b78:	9b04      	ldr	r3, [sp, #16]
 8010b7a:	2b20      	cmp	r3, #32
 8010b7c:	d104      	bne.n	8010b88 <__gethex+0x210>
 8010b7e:	9b05      	ldr	r3, [sp, #20]
 8010b80:	c340      	stmia	r3!, {r6}
 8010b82:	2600      	movs	r6, #0
 8010b84:	9305      	str	r3, [sp, #20]
 8010b86:	9604      	str	r6, [sp, #16]
 8010b88:	7820      	ldrb	r0, [r4, #0]
 8010b8a:	f7ff fee0 	bl	801094e <__hexdig_fun>
 8010b8e:	230f      	movs	r3, #15
 8010b90:	4018      	ands	r0, r3
 8010b92:	9b04      	ldr	r3, [sp, #16]
 8010b94:	4098      	lsls	r0, r3
 8010b96:	3304      	adds	r3, #4
 8010b98:	4306      	orrs	r6, r0
 8010b9a:	9304      	str	r3, [sp, #16]
 8010b9c:	e7a5      	b.n	8010aea <__gethex+0x172>
 8010b9e:	9b00      	ldr	r3, [sp, #0]
 8010ba0:	42a3      	cmp	r3, r4
 8010ba2:	d8e9      	bhi.n	8010b78 <__gethex+0x200>
 8010ba4:	2201      	movs	r2, #1
 8010ba6:	0020      	movs	r0, r4
 8010ba8:	4927      	ldr	r1, [pc, #156]	; (8010c48 <__gethex+0x2d0>)
 8010baa:	f7fe fe46 	bl	800f83a <strncmp>
 8010bae:	2800      	cmp	r0, #0
 8010bb0:	d1e2      	bne.n	8010b78 <__gethex+0x200>
 8010bb2:	e79a      	b.n	8010aea <__gethex+0x172>
 8010bb4:	9b00      	ldr	r3, [sp, #0]
 8010bb6:	2400      	movs	r4, #0
 8010bb8:	429e      	cmp	r6, r3
 8010bba:	dacc      	bge.n	8010b56 <__gethex+0x1de>
 8010bbc:	1b9e      	subs	r6, r3, r6
 8010bbe:	0029      	movs	r1, r5
 8010bc0:	0032      	movs	r2, r6
 8010bc2:	9803      	ldr	r0, [sp, #12]
 8010bc4:	f000 fcfe 	bl	80115c4 <__lshift>
 8010bc8:	0003      	movs	r3, r0
 8010bca:	3314      	adds	r3, #20
 8010bcc:	0005      	movs	r5, r0
 8010bce:	1bbf      	subs	r7, r7, r6
 8010bd0:	9302      	str	r3, [sp, #8]
 8010bd2:	e7c0      	b.n	8010b56 <__gethex+0x1de>
 8010bd4:	9b01      	ldr	r3, [sp, #4]
 8010bd6:	685e      	ldr	r6, [r3, #4]
 8010bd8:	42be      	cmp	r6, r7
 8010bda:	dd70      	ble.n	8010cbe <__gethex+0x346>
 8010bdc:	9b00      	ldr	r3, [sp, #0]
 8010bde:	1bf6      	subs	r6, r6, r7
 8010be0:	42b3      	cmp	r3, r6
 8010be2:	dc37      	bgt.n	8010c54 <__gethex+0x2dc>
 8010be4:	9b01      	ldr	r3, [sp, #4]
 8010be6:	68db      	ldr	r3, [r3, #12]
 8010be8:	2b02      	cmp	r3, #2
 8010bea:	d024      	beq.n	8010c36 <__gethex+0x2be>
 8010bec:	2b03      	cmp	r3, #3
 8010bee:	d026      	beq.n	8010c3e <__gethex+0x2c6>
 8010bf0:	2b01      	cmp	r3, #1
 8010bf2:	d117      	bne.n	8010c24 <__gethex+0x2ac>
 8010bf4:	9b00      	ldr	r3, [sp, #0]
 8010bf6:	42b3      	cmp	r3, r6
 8010bf8:	d114      	bne.n	8010c24 <__gethex+0x2ac>
 8010bfa:	2b01      	cmp	r3, #1
 8010bfc:	d10b      	bne.n	8010c16 <__gethex+0x29e>
 8010bfe:	9b01      	ldr	r3, [sp, #4]
 8010c00:	9a07      	ldr	r2, [sp, #28]
 8010c02:	685b      	ldr	r3, [r3, #4]
 8010c04:	2662      	movs	r6, #98	; 0x62
 8010c06:	6013      	str	r3, [r2, #0]
 8010c08:	2301      	movs	r3, #1
 8010c0a:	9a02      	ldr	r2, [sp, #8]
 8010c0c:	612b      	str	r3, [r5, #16]
 8010c0e:	6013      	str	r3, [r2, #0]
 8010c10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010c12:	601d      	str	r5, [r3, #0]
 8010c14:	e739      	b.n	8010a8a <__gethex+0x112>
 8010c16:	9900      	ldr	r1, [sp, #0]
 8010c18:	0028      	movs	r0, r5
 8010c1a:	3901      	subs	r1, #1
 8010c1c:	f000 ff06 	bl	8011a2c <__any_on>
 8010c20:	2800      	cmp	r0, #0
 8010c22:	d1ec      	bne.n	8010bfe <__gethex+0x286>
 8010c24:	0029      	movs	r1, r5
 8010c26:	9803      	ldr	r0, [sp, #12]
 8010c28:	f000 faac 	bl	8011184 <_Bfree>
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010c30:	2650      	movs	r6, #80	; 0x50
 8010c32:	6013      	str	r3, [r2, #0]
 8010c34:	e729      	b.n	8010a8a <__gethex+0x112>
 8010c36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d1f3      	bne.n	8010c24 <__gethex+0x2ac>
 8010c3c:	e7df      	b.n	8010bfe <__gethex+0x286>
 8010c3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d1dc      	bne.n	8010bfe <__gethex+0x286>
 8010c44:	e7ee      	b.n	8010c24 <__gethex+0x2ac>
 8010c46:	46c0      	nop			; (mov r8, r8)
 8010c48:	080136ac 	.word	0x080136ac
 8010c4c:	08013952 	.word	0x08013952
 8010c50:	08013963 	.word	0x08013963
 8010c54:	1e77      	subs	r7, r6, #1
 8010c56:	2c00      	cmp	r4, #0
 8010c58:	d12f      	bne.n	8010cba <__gethex+0x342>
 8010c5a:	2f00      	cmp	r7, #0
 8010c5c:	d004      	beq.n	8010c68 <__gethex+0x2f0>
 8010c5e:	0039      	movs	r1, r7
 8010c60:	0028      	movs	r0, r5
 8010c62:	f000 fee3 	bl	8011a2c <__any_on>
 8010c66:	0004      	movs	r4, r0
 8010c68:	231f      	movs	r3, #31
 8010c6a:	117a      	asrs	r2, r7, #5
 8010c6c:	401f      	ands	r7, r3
 8010c6e:	3b1e      	subs	r3, #30
 8010c70:	40bb      	lsls	r3, r7
 8010c72:	9902      	ldr	r1, [sp, #8]
 8010c74:	0092      	lsls	r2, r2, #2
 8010c76:	5852      	ldr	r2, [r2, r1]
 8010c78:	421a      	tst	r2, r3
 8010c7a:	d001      	beq.n	8010c80 <__gethex+0x308>
 8010c7c:	2302      	movs	r3, #2
 8010c7e:	431c      	orrs	r4, r3
 8010c80:	9b00      	ldr	r3, [sp, #0]
 8010c82:	0031      	movs	r1, r6
 8010c84:	1b9b      	subs	r3, r3, r6
 8010c86:	2602      	movs	r6, #2
 8010c88:	0028      	movs	r0, r5
 8010c8a:	9300      	str	r3, [sp, #0]
 8010c8c:	f7ff fe0a 	bl	80108a4 <rshift>
 8010c90:	9b01      	ldr	r3, [sp, #4]
 8010c92:	685f      	ldr	r7, [r3, #4]
 8010c94:	2c00      	cmp	r4, #0
 8010c96:	d041      	beq.n	8010d1c <__gethex+0x3a4>
 8010c98:	9b01      	ldr	r3, [sp, #4]
 8010c9a:	68db      	ldr	r3, [r3, #12]
 8010c9c:	2b02      	cmp	r3, #2
 8010c9e:	d010      	beq.n	8010cc2 <__gethex+0x34a>
 8010ca0:	2b03      	cmp	r3, #3
 8010ca2:	d012      	beq.n	8010cca <__gethex+0x352>
 8010ca4:	2b01      	cmp	r3, #1
 8010ca6:	d106      	bne.n	8010cb6 <__gethex+0x33e>
 8010ca8:	07a2      	lsls	r2, r4, #30
 8010caa:	d504      	bpl.n	8010cb6 <__gethex+0x33e>
 8010cac:	9a02      	ldr	r2, [sp, #8]
 8010cae:	6812      	ldr	r2, [r2, #0]
 8010cb0:	4314      	orrs	r4, r2
 8010cb2:	421c      	tst	r4, r3
 8010cb4:	d10c      	bne.n	8010cd0 <__gethex+0x358>
 8010cb6:	2310      	movs	r3, #16
 8010cb8:	e02f      	b.n	8010d1a <__gethex+0x3a2>
 8010cba:	2401      	movs	r4, #1
 8010cbc:	e7d4      	b.n	8010c68 <__gethex+0x2f0>
 8010cbe:	2601      	movs	r6, #1
 8010cc0:	e7e8      	b.n	8010c94 <__gethex+0x31c>
 8010cc2:	2301      	movs	r3, #1
 8010cc4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010cc6:	1a9b      	subs	r3, r3, r2
 8010cc8:	930f      	str	r3, [sp, #60]	; 0x3c
 8010cca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d0f2      	beq.n	8010cb6 <__gethex+0x33e>
 8010cd0:	692b      	ldr	r3, [r5, #16]
 8010cd2:	2000      	movs	r0, #0
 8010cd4:	9302      	str	r3, [sp, #8]
 8010cd6:	009b      	lsls	r3, r3, #2
 8010cd8:	9304      	str	r3, [sp, #16]
 8010cda:	002b      	movs	r3, r5
 8010cdc:	9a04      	ldr	r2, [sp, #16]
 8010cde:	3314      	adds	r3, #20
 8010ce0:	1899      	adds	r1, r3, r2
 8010ce2:	681a      	ldr	r2, [r3, #0]
 8010ce4:	1c54      	adds	r4, r2, #1
 8010ce6:	d01e      	beq.n	8010d26 <__gethex+0x3ae>
 8010ce8:	3201      	adds	r2, #1
 8010cea:	601a      	str	r2, [r3, #0]
 8010cec:	002b      	movs	r3, r5
 8010cee:	3314      	adds	r3, #20
 8010cf0:	2e02      	cmp	r6, #2
 8010cf2:	d141      	bne.n	8010d78 <__gethex+0x400>
 8010cf4:	9a01      	ldr	r2, [sp, #4]
 8010cf6:	9900      	ldr	r1, [sp, #0]
 8010cf8:	6812      	ldr	r2, [r2, #0]
 8010cfa:	3a01      	subs	r2, #1
 8010cfc:	428a      	cmp	r2, r1
 8010cfe:	d10b      	bne.n	8010d18 <__gethex+0x3a0>
 8010d00:	221f      	movs	r2, #31
 8010d02:	9800      	ldr	r0, [sp, #0]
 8010d04:	1149      	asrs	r1, r1, #5
 8010d06:	4002      	ands	r2, r0
 8010d08:	2001      	movs	r0, #1
 8010d0a:	0004      	movs	r4, r0
 8010d0c:	4094      	lsls	r4, r2
 8010d0e:	0089      	lsls	r1, r1, #2
 8010d10:	58cb      	ldr	r3, [r1, r3]
 8010d12:	4223      	tst	r3, r4
 8010d14:	d000      	beq.n	8010d18 <__gethex+0x3a0>
 8010d16:	2601      	movs	r6, #1
 8010d18:	2320      	movs	r3, #32
 8010d1a:	431e      	orrs	r6, r3
 8010d1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010d1e:	601d      	str	r5, [r3, #0]
 8010d20:	9b07      	ldr	r3, [sp, #28]
 8010d22:	601f      	str	r7, [r3, #0]
 8010d24:	e6b1      	b.n	8010a8a <__gethex+0x112>
 8010d26:	c301      	stmia	r3!, {r0}
 8010d28:	4299      	cmp	r1, r3
 8010d2a:	d8da      	bhi.n	8010ce2 <__gethex+0x36a>
 8010d2c:	68ab      	ldr	r3, [r5, #8]
 8010d2e:	9a02      	ldr	r2, [sp, #8]
 8010d30:	429a      	cmp	r2, r3
 8010d32:	db18      	blt.n	8010d66 <__gethex+0x3ee>
 8010d34:	6869      	ldr	r1, [r5, #4]
 8010d36:	9803      	ldr	r0, [sp, #12]
 8010d38:	3101      	adds	r1, #1
 8010d3a:	f000 f9df 	bl	80110fc <_Balloc>
 8010d3e:	1e04      	subs	r4, r0, #0
 8010d40:	d104      	bne.n	8010d4c <__gethex+0x3d4>
 8010d42:	0022      	movs	r2, r4
 8010d44:	2184      	movs	r1, #132	; 0x84
 8010d46:	4b1c      	ldr	r3, [pc, #112]	; (8010db8 <__gethex+0x440>)
 8010d48:	481c      	ldr	r0, [pc, #112]	; (8010dbc <__gethex+0x444>)
 8010d4a:	e6c2      	b.n	8010ad2 <__gethex+0x15a>
 8010d4c:	0029      	movs	r1, r5
 8010d4e:	692a      	ldr	r2, [r5, #16]
 8010d50:	310c      	adds	r1, #12
 8010d52:	3202      	adds	r2, #2
 8010d54:	0092      	lsls	r2, r2, #2
 8010d56:	300c      	adds	r0, #12
 8010d58:	f7fe fe8a 	bl	800fa70 <memcpy>
 8010d5c:	0029      	movs	r1, r5
 8010d5e:	9803      	ldr	r0, [sp, #12]
 8010d60:	f000 fa10 	bl	8011184 <_Bfree>
 8010d64:	0025      	movs	r5, r4
 8010d66:	692b      	ldr	r3, [r5, #16]
 8010d68:	1c5a      	adds	r2, r3, #1
 8010d6a:	612a      	str	r2, [r5, #16]
 8010d6c:	2201      	movs	r2, #1
 8010d6e:	3304      	adds	r3, #4
 8010d70:	009b      	lsls	r3, r3, #2
 8010d72:	18eb      	adds	r3, r5, r3
 8010d74:	605a      	str	r2, [r3, #4]
 8010d76:	e7b9      	b.n	8010cec <__gethex+0x374>
 8010d78:	692a      	ldr	r2, [r5, #16]
 8010d7a:	9902      	ldr	r1, [sp, #8]
 8010d7c:	428a      	cmp	r2, r1
 8010d7e:	dd09      	ble.n	8010d94 <__gethex+0x41c>
 8010d80:	2101      	movs	r1, #1
 8010d82:	0028      	movs	r0, r5
 8010d84:	f7ff fd8e 	bl	80108a4 <rshift>
 8010d88:	9b01      	ldr	r3, [sp, #4]
 8010d8a:	3701      	adds	r7, #1
 8010d8c:	689b      	ldr	r3, [r3, #8]
 8010d8e:	42bb      	cmp	r3, r7
 8010d90:	dac1      	bge.n	8010d16 <__gethex+0x39e>
 8010d92:	e6e4      	b.n	8010b5e <__gethex+0x1e6>
 8010d94:	221f      	movs	r2, #31
 8010d96:	9c00      	ldr	r4, [sp, #0]
 8010d98:	9900      	ldr	r1, [sp, #0]
 8010d9a:	2601      	movs	r6, #1
 8010d9c:	4014      	ands	r4, r2
 8010d9e:	4211      	tst	r1, r2
 8010da0:	d0ba      	beq.n	8010d18 <__gethex+0x3a0>
 8010da2:	9a04      	ldr	r2, [sp, #16]
 8010da4:	189b      	adds	r3, r3, r2
 8010da6:	3b04      	subs	r3, #4
 8010da8:	6818      	ldr	r0, [r3, #0]
 8010daa:	f000 fa9f 	bl	80112ec <__hi0bits>
 8010dae:	2320      	movs	r3, #32
 8010db0:	1b1b      	subs	r3, r3, r4
 8010db2:	4298      	cmp	r0, r3
 8010db4:	dbe4      	blt.n	8010d80 <__gethex+0x408>
 8010db6:	e7af      	b.n	8010d18 <__gethex+0x3a0>
 8010db8:	08013952 	.word	0x08013952
 8010dbc:	08013963 	.word	0x08013963

08010dc0 <L_shift>:
 8010dc0:	2308      	movs	r3, #8
 8010dc2:	b570      	push	{r4, r5, r6, lr}
 8010dc4:	2520      	movs	r5, #32
 8010dc6:	1a9a      	subs	r2, r3, r2
 8010dc8:	0092      	lsls	r2, r2, #2
 8010dca:	1aad      	subs	r5, r5, r2
 8010dcc:	6843      	ldr	r3, [r0, #4]
 8010dce:	6804      	ldr	r4, [r0, #0]
 8010dd0:	001e      	movs	r6, r3
 8010dd2:	40ae      	lsls	r6, r5
 8010dd4:	40d3      	lsrs	r3, r2
 8010dd6:	4334      	orrs	r4, r6
 8010dd8:	6004      	str	r4, [r0, #0]
 8010dda:	6043      	str	r3, [r0, #4]
 8010ddc:	3004      	adds	r0, #4
 8010dde:	4288      	cmp	r0, r1
 8010de0:	d3f4      	bcc.n	8010dcc <L_shift+0xc>
 8010de2:	bd70      	pop	{r4, r5, r6, pc}

08010de4 <__match>:
 8010de4:	b530      	push	{r4, r5, lr}
 8010de6:	6803      	ldr	r3, [r0, #0]
 8010de8:	780c      	ldrb	r4, [r1, #0]
 8010dea:	3301      	adds	r3, #1
 8010dec:	2c00      	cmp	r4, #0
 8010dee:	d102      	bne.n	8010df6 <__match+0x12>
 8010df0:	6003      	str	r3, [r0, #0]
 8010df2:	2001      	movs	r0, #1
 8010df4:	bd30      	pop	{r4, r5, pc}
 8010df6:	781a      	ldrb	r2, [r3, #0]
 8010df8:	0015      	movs	r5, r2
 8010dfa:	3d41      	subs	r5, #65	; 0x41
 8010dfc:	2d19      	cmp	r5, #25
 8010dfe:	d800      	bhi.n	8010e02 <__match+0x1e>
 8010e00:	3220      	adds	r2, #32
 8010e02:	3101      	adds	r1, #1
 8010e04:	42a2      	cmp	r2, r4
 8010e06:	d0ef      	beq.n	8010de8 <__match+0x4>
 8010e08:	2000      	movs	r0, #0
 8010e0a:	e7f3      	b.n	8010df4 <__match+0x10>

08010e0c <__hexnan>:
 8010e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e0e:	680b      	ldr	r3, [r1, #0]
 8010e10:	b08b      	sub	sp, #44	; 0x2c
 8010e12:	9201      	str	r2, [sp, #4]
 8010e14:	9901      	ldr	r1, [sp, #4]
 8010e16:	115a      	asrs	r2, r3, #5
 8010e18:	0092      	lsls	r2, r2, #2
 8010e1a:	188a      	adds	r2, r1, r2
 8010e1c:	9202      	str	r2, [sp, #8]
 8010e1e:	0019      	movs	r1, r3
 8010e20:	221f      	movs	r2, #31
 8010e22:	4011      	ands	r1, r2
 8010e24:	9008      	str	r0, [sp, #32]
 8010e26:	9106      	str	r1, [sp, #24]
 8010e28:	4213      	tst	r3, r2
 8010e2a:	d002      	beq.n	8010e32 <__hexnan+0x26>
 8010e2c:	9b02      	ldr	r3, [sp, #8]
 8010e2e:	3304      	adds	r3, #4
 8010e30:	9302      	str	r3, [sp, #8]
 8010e32:	9b02      	ldr	r3, [sp, #8]
 8010e34:	2500      	movs	r5, #0
 8010e36:	1f1f      	subs	r7, r3, #4
 8010e38:	003e      	movs	r6, r7
 8010e3a:	003c      	movs	r4, r7
 8010e3c:	9b08      	ldr	r3, [sp, #32]
 8010e3e:	603d      	str	r5, [r7, #0]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	9507      	str	r5, [sp, #28]
 8010e44:	9305      	str	r3, [sp, #20]
 8010e46:	9503      	str	r5, [sp, #12]
 8010e48:	9b05      	ldr	r3, [sp, #20]
 8010e4a:	3301      	adds	r3, #1
 8010e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8010e4e:	9b05      	ldr	r3, [sp, #20]
 8010e50:	785b      	ldrb	r3, [r3, #1]
 8010e52:	9304      	str	r3, [sp, #16]
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d028      	beq.n	8010eaa <__hexnan+0x9e>
 8010e58:	9804      	ldr	r0, [sp, #16]
 8010e5a:	f7ff fd78 	bl	801094e <__hexdig_fun>
 8010e5e:	2800      	cmp	r0, #0
 8010e60:	d154      	bne.n	8010f0c <__hexnan+0x100>
 8010e62:	9b04      	ldr	r3, [sp, #16]
 8010e64:	2b20      	cmp	r3, #32
 8010e66:	d819      	bhi.n	8010e9c <__hexnan+0x90>
 8010e68:	9b03      	ldr	r3, [sp, #12]
 8010e6a:	9a07      	ldr	r2, [sp, #28]
 8010e6c:	4293      	cmp	r3, r2
 8010e6e:	dd12      	ble.n	8010e96 <__hexnan+0x8a>
 8010e70:	42b4      	cmp	r4, r6
 8010e72:	d206      	bcs.n	8010e82 <__hexnan+0x76>
 8010e74:	2d07      	cmp	r5, #7
 8010e76:	dc04      	bgt.n	8010e82 <__hexnan+0x76>
 8010e78:	002a      	movs	r2, r5
 8010e7a:	0031      	movs	r1, r6
 8010e7c:	0020      	movs	r0, r4
 8010e7e:	f7ff ff9f 	bl	8010dc0 <L_shift>
 8010e82:	9b01      	ldr	r3, [sp, #4]
 8010e84:	2508      	movs	r5, #8
 8010e86:	429c      	cmp	r4, r3
 8010e88:	d905      	bls.n	8010e96 <__hexnan+0x8a>
 8010e8a:	1f26      	subs	r6, r4, #4
 8010e8c:	2500      	movs	r5, #0
 8010e8e:	0034      	movs	r4, r6
 8010e90:	9b03      	ldr	r3, [sp, #12]
 8010e92:	6035      	str	r5, [r6, #0]
 8010e94:	9307      	str	r3, [sp, #28]
 8010e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e98:	9305      	str	r3, [sp, #20]
 8010e9a:	e7d5      	b.n	8010e48 <__hexnan+0x3c>
 8010e9c:	9b04      	ldr	r3, [sp, #16]
 8010e9e:	2b29      	cmp	r3, #41	; 0x29
 8010ea0:	d159      	bne.n	8010f56 <__hexnan+0x14a>
 8010ea2:	9b05      	ldr	r3, [sp, #20]
 8010ea4:	9a08      	ldr	r2, [sp, #32]
 8010ea6:	3302      	adds	r3, #2
 8010ea8:	6013      	str	r3, [r2, #0]
 8010eaa:	9b03      	ldr	r3, [sp, #12]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d052      	beq.n	8010f56 <__hexnan+0x14a>
 8010eb0:	42b4      	cmp	r4, r6
 8010eb2:	d206      	bcs.n	8010ec2 <__hexnan+0xb6>
 8010eb4:	2d07      	cmp	r5, #7
 8010eb6:	dc04      	bgt.n	8010ec2 <__hexnan+0xb6>
 8010eb8:	002a      	movs	r2, r5
 8010eba:	0031      	movs	r1, r6
 8010ebc:	0020      	movs	r0, r4
 8010ebe:	f7ff ff7f 	bl	8010dc0 <L_shift>
 8010ec2:	9b01      	ldr	r3, [sp, #4]
 8010ec4:	429c      	cmp	r4, r3
 8010ec6:	d935      	bls.n	8010f34 <__hexnan+0x128>
 8010ec8:	001a      	movs	r2, r3
 8010eca:	0023      	movs	r3, r4
 8010ecc:	cb02      	ldmia	r3!, {r1}
 8010ece:	c202      	stmia	r2!, {r1}
 8010ed0:	429f      	cmp	r7, r3
 8010ed2:	d2fb      	bcs.n	8010ecc <__hexnan+0xc0>
 8010ed4:	9b02      	ldr	r3, [sp, #8]
 8010ed6:	1c62      	adds	r2, r4, #1
 8010ed8:	1ed9      	subs	r1, r3, #3
 8010eda:	2304      	movs	r3, #4
 8010edc:	4291      	cmp	r1, r2
 8010ede:	d305      	bcc.n	8010eec <__hexnan+0xe0>
 8010ee0:	9b02      	ldr	r3, [sp, #8]
 8010ee2:	3b04      	subs	r3, #4
 8010ee4:	1b1b      	subs	r3, r3, r4
 8010ee6:	089b      	lsrs	r3, r3, #2
 8010ee8:	3301      	adds	r3, #1
 8010eea:	009b      	lsls	r3, r3, #2
 8010eec:	9a01      	ldr	r2, [sp, #4]
 8010eee:	18d3      	adds	r3, r2, r3
 8010ef0:	2200      	movs	r2, #0
 8010ef2:	c304      	stmia	r3!, {r2}
 8010ef4:	429f      	cmp	r7, r3
 8010ef6:	d2fc      	bcs.n	8010ef2 <__hexnan+0xe6>
 8010ef8:	683b      	ldr	r3, [r7, #0]
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d104      	bne.n	8010f08 <__hexnan+0xfc>
 8010efe:	9b01      	ldr	r3, [sp, #4]
 8010f00:	429f      	cmp	r7, r3
 8010f02:	d126      	bne.n	8010f52 <__hexnan+0x146>
 8010f04:	2301      	movs	r3, #1
 8010f06:	603b      	str	r3, [r7, #0]
 8010f08:	2005      	movs	r0, #5
 8010f0a:	e025      	b.n	8010f58 <__hexnan+0x14c>
 8010f0c:	9b03      	ldr	r3, [sp, #12]
 8010f0e:	3501      	adds	r5, #1
 8010f10:	3301      	adds	r3, #1
 8010f12:	9303      	str	r3, [sp, #12]
 8010f14:	2d08      	cmp	r5, #8
 8010f16:	dd06      	ble.n	8010f26 <__hexnan+0x11a>
 8010f18:	9b01      	ldr	r3, [sp, #4]
 8010f1a:	429c      	cmp	r4, r3
 8010f1c:	d9bb      	bls.n	8010e96 <__hexnan+0x8a>
 8010f1e:	2300      	movs	r3, #0
 8010f20:	2501      	movs	r5, #1
 8010f22:	3c04      	subs	r4, #4
 8010f24:	6023      	str	r3, [r4, #0]
 8010f26:	220f      	movs	r2, #15
 8010f28:	6823      	ldr	r3, [r4, #0]
 8010f2a:	4010      	ands	r0, r2
 8010f2c:	011b      	lsls	r3, r3, #4
 8010f2e:	4303      	orrs	r3, r0
 8010f30:	6023      	str	r3, [r4, #0]
 8010f32:	e7b0      	b.n	8010e96 <__hexnan+0x8a>
 8010f34:	9b06      	ldr	r3, [sp, #24]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d0de      	beq.n	8010ef8 <__hexnan+0xec>
 8010f3a:	2320      	movs	r3, #32
 8010f3c:	9a06      	ldr	r2, [sp, #24]
 8010f3e:	9902      	ldr	r1, [sp, #8]
 8010f40:	1a9b      	subs	r3, r3, r2
 8010f42:	2201      	movs	r2, #1
 8010f44:	4252      	negs	r2, r2
 8010f46:	40da      	lsrs	r2, r3
 8010f48:	3904      	subs	r1, #4
 8010f4a:	680b      	ldr	r3, [r1, #0]
 8010f4c:	4013      	ands	r3, r2
 8010f4e:	600b      	str	r3, [r1, #0]
 8010f50:	e7d2      	b.n	8010ef8 <__hexnan+0xec>
 8010f52:	3f04      	subs	r7, #4
 8010f54:	e7d0      	b.n	8010ef8 <__hexnan+0xec>
 8010f56:	2004      	movs	r0, #4
 8010f58:	b00b      	add	sp, #44	; 0x2c
 8010f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010f5c <malloc>:
 8010f5c:	b510      	push	{r4, lr}
 8010f5e:	4b03      	ldr	r3, [pc, #12]	; (8010f6c <malloc+0x10>)
 8010f60:	0001      	movs	r1, r0
 8010f62:	6818      	ldr	r0, [r3, #0]
 8010f64:	f000 f826 	bl	8010fb4 <_malloc_r>
 8010f68:	bd10      	pop	{r4, pc}
 8010f6a:	46c0      	nop			; (mov r8, r8)
 8010f6c:	2000021c 	.word	0x2000021c

08010f70 <sbrk_aligned>:
 8010f70:	b570      	push	{r4, r5, r6, lr}
 8010f72:	4e0f      	ldr	r6, [pc, #60]	; (8010fb0 <sbrk_aligned+0x40>)
 8010f74:	000d      	movs	r5, r1
 8010f76:	6831      	ldr	r1, [r6, #0]
 8010f78:	0004      	movs	r4, r0
 8010f7a:	2900      	cmp	r1, #0
 8010f7c:	d102      	bne.n	8010f84 <sbrk_aligned+0x14>
 8010f7e:	f001 fb63 	bl	8012648 <_sbrk_r>
 8010f82:	6030      	str	r0, [r6, #0]
 8010f84:	0029      	movs	r1, r5
 8010f86:	0020      	movs	r0, r4
 8010f88:	f001 fb5e 	bl	8012648 <_sbrk_r>
 8010f8c:	1c43      	adds	r3, r0, #1
 8010f8e:	d00a      	beq.n	8010fa6 <sbrk_aligned+0x36>
 8010f90:	2303      	movs	r3, #3
 8010f92:	1cc5      	adds	r5, r0, #3
 8010f94:	439d      	bics	r5, r3
 8010f96:	42a8      	cmp	r0, r5
 8010f98:	d007      	beq.n	8010faa <sbrk_aligned+0x3a>
 8010f9a:	1a29      	subs	r1, r5, r0
 8010f9c:	0020      	movs	r0, r4
 8010f9e:	f001 fb53 	bl	8012648 <_sbrk_r>
 8010fa2:	3001      	adds	r0, #1
 8010fa4:	d101      	bne.n	8010faa <sbrk_aligned+0x3a>
 8010fa6:	2501      	movs	r5, #1
 8010fa8:	426d      	negs	r5, r5
 8010faa:	0028      	movs	r0, r5
 8010fac:	bd70      	pop	{r4, r5, r6, pc}
 8010fae:	46c0      	nop			; (mov r8, r8)
 8010fb0:	20004820 	.word	0x20004820

08010fb4 <_malloc_r>:
 8010fb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010fb6:	2203      	movs	r2, #3
 8010fb8:	1ccb      	adds	r3, r1, #3
 8010fba:	4393      	bics	r3, r2
 8010fbc:	3308      	adds	r3, #8
 8010fbe:	0006      	movs	r6, r0
 8010fc0:	001f      	movs	r7, r3
 8010fc2:	2b0c      	cmp	r3, #12
 8010fc4:	d238      	bcs.n	8011038 <_malloc_r+0x84>
 8010fc6:	270c      	movs	r7, #12
 8010fc8:	42b9      	cmp	r1, r7
 8010fca:	d837      	bhi.n	801103c <_malloc_r+0x88>
 8010fcc:	0030      	movs	r0, r6
 8010fce:	f000 f885 	bl	80110dc <__malloc_lock>
 8010fd2:	4b38      	ldr	r3, [pc, #224]	; (80110b4 <_malloc_r+0x100>)
 8010fd4:	9300      	str	r3, [sp, #0]
 8010fd6:	681b      	ldr	r3, [r3, #0]
 8010fd8:	001c      	movs	r4, r3
 8010fda:	2c00      	cmp	r4, #0
 8010fdc:	d133      	bne.n	8011046 <_malloc_r+0x92>
 8010fde:	0039      	movs	r1, r7
 8010fe0:	0030      	movs	r0, r6
 8010fe2:	f7ff ffc5 	bl	8010f70 <sbrk_aligned>
 8010fe6:	0004      	movs	r4, r0
 8010fe8:	1c43      	adds	r3, r0, #1
 8010fea:	d15e      	bne.n	80110aa <_malloc_r+0xf6>
 8010fec:	9b00      	ldr	r3, [sp, #0]
 8010fee:	681c      	ldr	r4, [r3, #0]
 8010ff0:	0025      	movs	r5, r4
 8010ff2:	2d00      	cmp	r5, #0
 8010ff4:	d14e      	bne.n	8011094 <_malloc_r+0xe0>
 8010ff6:	2c00      	cmp	r4, #0
 8010ff8:	d051      	beq.n	801109e <_malloc_r+0xea>
 8010ffa:	6823      	ldr	r3, [r4, #0]
 8010ffc:	0029      	movs	r1, r5
 8010ffe:	18e3      	adds	r3, r4, r3
 8011000:	0030      	movs	r0, r6
 8011002:	9301      	str	r3, [sp, #4]
 8011004:	f001 fb20 	bl	8012648 <_sbrk_r>
 8011008:	9b01      	ldr	r3, [sp, #4]
 801100a:	4283      	cmp	r3, r0
 801100c:	d147      	bne.n	801109e <_malloc_r+0xea>
 801100e:	6823      	ldr	r3, [r4, #0]
 8011010:	0030      	movs	r0, r6
 8011012:	1aff      	subs	r7, r7, r3
 8011014:	0039      	movs	r1, r7
 8011016:	f7ff ffab 	bl	8010f70 <sbrk_aligned>
 801101a:	3001      	adds	r0, #1
 801101c:	d03f      	beq.n	801109e <_malloc_r+0xea>
 801101e:	6823      	ldr	r3, [r4, #0]
 8011020:	19db      	adds	r3, r3, r7
 8011022:	6023      	str	r3, [r4, #0]
 8011024:	9b00      	ldr	r3, [sp, #0]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d040      	beq.n	80110ae <_malloc_r+0xfa>
 801102c:	685a      	ldr	r2, [r3, #4]
 801102e:	42a2      	cmp	r2, r4
 8011030:	d133      	bne.n	801109a <_malloc_r+0xe6>
 8011032:	2200      	movs	r2, #0
 8011034:	605a      	str	r2, [r3, #4]
 8011036:	e014      	b.n	8011062 <_malloc_r+0xae>
 8011038:	2b00      	cmp	r3, #0
 801103a:	dac5      	bge.n	8010fc8 <_malloc_r+0x14>
 801103c:	230c      	movs	r3, #12
 801103e:	2500      	movs	r5, #0
 8011040:	6033      	str	r3, [r6, #0]
 8011042:	0028      	movs	r0, r5
 8011044:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011046:	6821      	ldr	r1, [r4, #0]
 8011048:	1bc9      	subs	r1, r1, r7
 801104a:	d420      	bmi.n	801108e <_malloc_r+0xda>
 801104c:	290b      	cmp	r1, #11
 801104e:	d918      	bls.n	8011082 <_malloc_r+0xce>
 8011050:	19e2      	adds	r2, r4, r7
 8011052:	6027      	str	r7, [r4, #0]
 8011054:	42a3      	cmp	r3, r4
 8011056:	d112      	bne.n	801107e <_malloc_r+0xca>
 8011058:	9b00      	ldr	r3, [sp, #0]
 801105a:	601a      	str	r2, [r3, #0]
 801105c:	6863      	ldr	r3, [r4, #4]
 801105e:	6011      	str	r1, [r2, #0]
 8011060:	6053      	str	r3, [r2, #4]
 8011062:	0030      	movs	r0, r6
 8011064:	0025      	movs	r5, r4
 8011066:	f000 f841 	bl	80110ec <__malloc_unlock>
 801106a:	2207      	movs	r2, #7
 801106c:	350b      	adds	r5, #11
 801106e:	1d23      	adds	r3, r4, #4
 8011070:	4395      	bics	r5, r2
 8011072:	1aea      	subs	r2, r5, r3
 8011074:	429d      	cmp	r5, r3
 8011076:	d0e4      	beq.n	8011042 <_malloc_r+0x8e>
 8011078:	1b5b      	subs	r3, r3, r5
 801107a:	50a3      	str	r3, [r4, r2]
 801107c:	e7e1      	b.n	8011042 <_malloc_r+0x8e>
 801107e:	605a      	str	r2, [r3, #4]
 8011080:	e7ec      	b.n	801105c <_malloc_r+0xa8>
 8011082:	6862      	ldr	r2, [r4, #4]
 8011084:	42a3      	cmp	r3, r4
 8011086:	d1d5      	bne.n	8011034 <_malloc_r+0x80>
 8011088:	9b00      	ldr	r3, [sp, #0]
 801108a:	601a      	str	r2, [r3, #0]
 801108c:	e7e9      	b.n	8011062 <_malloc_r+0xae>
 801108e:	0023      	movs	r3, r4
 8011090:	6864      	ldr	r4, [r4, #4]
 8011092:	e7a2      	b.n	8010fda <_malloc_r+0x26>
 8011094:	002c      	movs	r4, r5
 8011096:	686d      	ldr	r5, [r5, #4]
 8011098:	e7ab      	b.n	8010ff2 <_malloc_r+0x3e>
 801109a:	0013      	movs	r3, r2
 801109c:	e7c4      	b.n	8011028 <_malloc_r+0x74>
 801109e:	230c      	movs	r3, #12
 80110a0:	0030      	movs	r0, r6
 80110a2:	6033      	str	r3, [r6, #0]
 80110a4:	f000 f822 	bl	80110ec <__malloc_unlock>
 80110a8:	e7cb      	b.n	8011042 <_malloc_r+0x8e>
 80110aa:	6027      	str	r7, [r4, #0]
 80110ac:	e7d9      	b.n	8011062 <_malloc_r+0xae>
 80110ae:	605b      	str	r3, [r3, #4]
 80110b0:	deff      	udf	#255	; 0xff
 80110b2:	46c0      	nop			; (mov r8, r8)
 80110b4:	2000481c 	.word	0x2000481c

080110b8 <__ascii_mbtowc>:
 80110b8:	b082      	sub	sp, #8
 80110ba:	2900      	cmp	r1, #0
 80110bc:	d100      	bne.n	80110c0 <__ascii_mbtowc+0x8>
 80110be:	a901      	add	r1, sp, #4
 80110c0:	1e10      	subs	r0, r2, #0
 80110c2:	d006      	beq.n	80110d2 <__ascii_mbtowc+0x1a>
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d006      	beq.n	80110d6 <__ascii_mbtowc+0x1e>
 80110c8:	7813      	ldrb	r3, [r2, #0]
 80110ca:	600b      	str	r3, [r1, #0]
 80110cc:	7810      	ldrb	r0, [r2, #0]
 80110ce:	1e43      	subs	r3, r0, #1
 80110d0:	4198      	sbcs	r0, r3
 80110d2:	b002      	add	sp, #8
 80110d4:	4770      	bx	lr
 80110d6:	2002      	movs	r0, #2
 80110d8:	4240      	negs	r0, r0
 80110da:	e7fa      	b.n	80110d2 <__ascii_mbtowc+0x1a>

080110dc <__malloc_lock>:
 80110dc:	b510      	push	{r4, lr}
 80110de:	4802      	ldr	r0, [pc, #8]	; (80110e8 <__malloc_lock+0xc>)
 80110e0:	f7fe fcb1 	bl	800fa46 <__retarget_lock_acquire_recursive>
 80110e4:	bd10      	pop	{r4, pc}
 80110e6:	46c0      	nop			; (mov r8, r8)
 80110e8:	20004818 	.word	0x20004818

080110ec <__malloc_unlock>:
 80110ec:	b510      	push	{r4, lr}
 80110ee:	4802      	ldr	r0, [pc, #8]	; (80110f8 <__malloc_unlock+0xc>)
 80110f0:	f7fe fcaa 	bl	800fa48 <__retarget_lock_release_recursive>
 80110f4:	bd10      	pop	{r4, pc}
 80110f6:	46c0      	nop			; (mov r8, r8)
 80110f8:	20004818 	.word	0x20004818

080110fc <_Balloc>:
 80110fc:	b570      	push	{r4, r5, r6, lr}
 80110fe:	69c5      	ldr	r5, [r0, #28]
 8011100:	0006      	movs	r6, r0
 8011102:	000c      	movs	r4, r1
 8011104:	2d00      	cmp	r5, #0
 8011106:	d10e      	bne.n	8011126 <_Balloc+0x2a>
 8011108:	2010      	movs	r0, #16
 801110a:	f7ff ff27 	bl	8010f5c <malloc>
 801110e:	1e02      	subs	r2, r0, #0
 8011110:	61f0      	str	r0, [r6, #28]
 8011112:	d104      	bne.n	801111e <_Balloc+0x22>
 8011114:	216b      	movs	r1, #107	; 0x6b
 8011116:	4b19      	ldr	r3, [pc, #100]	; (801117c <_Balloc+0x80>)
 8011118:	4819      	ldr	r0, [pc, #100]	; (8011180 <_Balloc+0x84>)
 801111a:	f7fe fcbd 	bl	800fa98 <__assert_func>
 801111e:	6045      	str	r5, [r0, #4]
 8011120:	6085      	str	r5, [r0, #8]
 8011122:	6005      	str	r5, [r0, #0]
 8011124:	60c5      	str	r5, [r0, #12]
 8011126:	69f5      	ldr	r5, [r6, #28]
 8011128:	68eb      	ldr	r3, [r5, #12]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d013      	beq.n	8011156 <_Balloc+0x5a>
 801112e:	69f3      	ldr	r3, [r6, #28]
 8011130:	00a2      	lsls	r2, r4, #2
 8011132:	68db      	ldr	r3, [r3, #12]
 8011134:	189b      	adds	r3, r3, r2
 8011136:	6818      	ldr	r0, [r3, #0]
 8011138:	2800      	cmp	r0, #0
 801113a:	d118      	bne.n	801116e <_Balloc+0x72>
 801113c:	2101      	movs	r1, #1
 801113e:	000d      	movs	r5, r1
 8011140:	40a5      	lsls	r5, r4
 8011142:	1d6a      	adds	r2, r5, #5
 8011144:	0030      	movs	r0, r6
 8011146:	0092      	lsls	r2, r2, #2
 8011148:	f001 fa97 	bl	801267a <_calloc_r>
 801114c:	2800      	cmp	r0, #0
 801114e:	d00c      	beq.n	801116a <_Balloc+0x6e>
 8011150:	6044      	str	r4, [r0, #4]
 8011152:	6085      	str	r5, [r0, #8]
 8011154:	e00d      	b.n	8011172 <_Balloc+0x76>
 8011156:	2221      	movs	r2, #33	; 0x21
 8011158:	2104      	movs	r1, #4
 801115a:	0030      	movs	r0, r6
 801115c:	f001 fa8d 	bl	801267a <_calloc_r>
 8011160:	69f3      	ldr	r3, [r6, #28]
 8011162:	60e8      	str	r0, [r5, #12]
 8011164:	68db      	ldr	r3, [r3, #12]
 8011166:	2b00      	cmp	r3, #0
 8011168:	d1e1      	bne.n	801112e <_Balloc+0x32>
 801116a:	2000      	movs	r0, #0
 801116c:	bd70      	pop	{r4, r5, r6, pc}
 801116e:	6802      	ldr	r2, [r0, #0]
 8011170:	601a      	str	r2, [r3, #0]
 8011172:	2300      	movs	r3, #0
 8011174:	6103      	str	r3, [r0, #16]
 8011176:	60c3      	str	r3, [r0, #12]
 8011178:	e7f8      	b.n	801116c <_Balloc+0x70>
 801117a:	46c0      	nop			; (mov r8, r8)
 801117c:	08013838 	.word	0x08013838
 8011180:	080139c3 	.word	0x080139c3

08011184 <_Bfree>:
 8011184:	b570      	push	{r4, r5, r6, lr}
 8011186:	69c6      	ldr	r6, [r0, #28]
 8011188:	0005      	movs	r5, r0
 801118a:	000c      	movs	r4, r1
 801118c:	2e00      	cmp	r6, #0
 801118e:	d10e      	bne.n	80111ae <_Bfree+0x2a>
 8011190:	2010      	movs	r0, #16
 8011192:	f7ff fee3 	bl	8010f5c <malloc>
 8011196:	1e02      	subs	r2, r0, #0
 8011198:	61e8      	str	r0, [r5, #28]
 801119a:	d104      	bne.n	80111a6 <_Bfree+0x22>
 801119c:	218f      	movs	r1, #143	; 0x8f
 801119e:	4b09      	ldr	r3, [pc, #36]	; (80111c4 <_Bfree+0x40>)
 80111a0:	4809      	ldr	r0, [pc, #36]	; (80111c8 <_Bfree+0x44>)
 80111a2:	f7fe fc79 	bl	800fa98 <__assert_func>
 80111a6:	6046      	str	r6, [r0, #4]
 80111a8:	6086      	str	r6, [r0, #8]
 80111aa:	6006      	str	r6, [r0, #0]
 80111ac:	60c6      	str	r6, [r0, #12]
 80111ae:	2c00      	cmp	r4, #0
 80111b0:	d007      	beq.n	80111c2 <_Bfree+0x3e>
 80111b2:	69eb      	ldr	r3, [r5, #28]
 80111b4:	6862      	ldr	r2, [r4, #4]
 80111b6:	68db      	ldr	r3, [r3, #12]
 80111b8:	0092      	lsls	r2, r2, #2
 80111ba:	189b      	adds	r3, r3, r2
 80111bc:	681a      	ldr	r2, [r3, #0]
 80111be:	6022      	str	r2, [r4, #0]
 80111c0:	601c      	str	r4, [r3, #0]
 80111c2:	bd70      	pop	{r4, r5, r6, pc}
 80111c4:	08013838 	.word	0x08013838
 80111c8:	080139c3 	.word	0x080139c3

080111cc <__multadd>:
 80111cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80111ce:	000e      	movs	r6, r1
 80111d0:	9001      	str	r0, [sp, #4]
 80111d2:	000c      	movs	r4, r1
 80111d4:	001d      	movs	r5, r3
 80111d6:	2000      	movs	r0, #0
 80111d8:	690f      	ldr	r7, [r1, #16]
 80111da:	3614      	adds	r6, #20
 80111dc:	6833      	ldr	r3, [r6, #0]
 80111de:	3001      	adds	r0, #1
 80111e0:	b299      	uxth	r1, r3
 80111e2:	4351      	muls	r1, r2
 80111e4:	0c1b      	lsrs	r3, r3, #16
 80111e6:	4353      	muls	r3, r2
 80111e8:	1949      	adds	r1, r1, r5
 80111ea:	0c0d      	lsrs	r5, r1, #16
 80111ec:	195b      	adds	r3, r3, r5
 80111ee:	0c1d      	lsrs	r5, r3, #16
 80111f0:	b289      	uxth	r1, r1
 80111f2:	041b      	lsls	r3, r3, #16
 80111f4:	185b      	adds	r3, r3, r1
 80111f6:	c608      	stmia	r6!, {r3}
 80111f8:	4287      	cmp	r7, r0
 80111fa:	dcef      	bgt.n	80111dc <__multadd+0x10>
 80111fc:	2d00      	cmp	r5, #0
 80111fe:	d022      	beq.n	8011246 <__multadd+0x7a>
 8011200:	68a3      	ldr	r3, [r4, #8]
 8011202:	42bb      	cmp	r3, r7
 8011204:	dc19      	bgt.n	801123a <__multadd+0x6e>
 8011206:	6861      	ldr	r1, [r4, #4]
 8011208:	9801      	ldr	r0, [sp, #4]
 801120a:	3101      	adds	r1, #1
 801120c:	f7ff ff76 	bl	80110fc <_Balloc>
 8011210:	1e06      	subs	r6, r0, #0
 8011212:	d105      	bne.n	8011220 <__multadd+0x54>
 8011214:	0032      	movs	r2, r6
 8011216:	21ba      	movs	r1, #186	; 0xba
 8011218:	4b0c      	ldr	r3, [pc, #48]	; (801124c <__multadd+0x80>)
 801121a:	480d      	ldr	r0, [pc, #52]	; (8011250 <__multadd+0x84>)
 801121c:	f7fe fc3c 	bl	800fa98 <__assert_func>
 8011220:	0021      	movs	r1, r4
 8011222:	6922      	ldr	r2, [r4, #16]
 8011224:	310c      	adds	r1, #12
 8011226:	3202      	adds	r2, #2
 8011228:	0092      	lsls	r2, r2, #2
 801122a:	300c      	adds	r0, #12
 801122c:	f7fe fc20 	bl	800fa70 <memcpy>
 8011230:	0021      	movs	r1, r4
 8011232:	9801      	ldr	r0, [sp, #4]
 8011234:	f7ff ffa6 	bl	8011184 <_Bfree>
 8011238:	0034      	movs	r4, r6
 801123a:	1d3b      	adds	r3, r7, #4
 801123c:	009b      	lsls	r3, r3, #2
 801123e:	18e3      	adds	r3, r4, r3
 8011240:	605d      	str	r5, [r3, #4]
 8011242:	1c7b      	adds	r3, r7, #1
 8011244:	6123      	str	r3, [r4, #16]
 8011246:	0020      	movs	r0, r4
 8011248:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801124a:	46c0      	nop			; (mov r8, r8)
 801124c:	08013952 	.word	0x08013952
 8011250:	080139c3 	.word	0x080139c3

08011254 <__s2b>:
 8011254:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011256:	0006      	movs	r6, r0
 8011258:	0018      	movs	r0, r3
 801125a:	000c      	movs	r4, r1
 801125c:	3008      	adds	r0, #8
 801125e:	2109      	movs	r1, #9
 8011260:	9301      	str	r3, [sp, #4]
 8011262:	0015      	movs	r5, r2
 8011264:	f7ef f800 	bl	8000268 <__divsi3>
 8011268:	2301      	movs	r3, #1
 801126a:	2100      	movs	r1, #0
 801126c:	4283      	cmp	r3, r0
 801126e:	db0a      	blt.n	8011286 <__s2b+0x32>
 8011270:	0030      	movs	r0, r6
 8011272:	f7ff ff43 	bl	80110fc <_Balloc>
 8011276:	1e01      	subs	r1, r0, #0
 8011278:	d108      	bne.n	801128c <__s2b+0x38>
 801127a:	000a      	movs	r2, r1
 801127c:	4b19      	ldr	r3, [pc, #100]	; (80112e4 <__s2b+0x90>)
 801127e:	481a      	ldr	r0, [pc, #104]	; (80112e8 <__s2b+0x94>)
 8011280:	31d3      	adds	r1, #211	; 0xd3
 8011282:	f7fe fc09 	bl	800fa98 <__assert_func>
 8011286:	005b      	lsls	r3, r3, #1
 8011288:	3101      	adds	r1, #1
 801128a:	e7ef      	b.n	801126c <__s2b+0x18>
 801128c:	9b08      	ldr	r3, [sp, #32]
 801128e:	6143      	str	r3, [r0, #20]
 8011290:	2301      	movs	r3, #1
 8011292:	6103      	str	r3, [r0, #16]
 8011294:	2d09      	cmp	r5, #9
 8011296:	dd18      	ble.n	80112ca <__s2b+0x76>
 8011298:	0023      	movs	r3, r4
 801129a:	3309      	adds	r3, #9
 801129c:	001f      	movs	r7, r3
 801129e:	9300      	str	r3, [sp, #0]
 80112a0:	1964      	adds	r4, r4, r5
 80112a2:	783b      	ldrb	r3, [r7, #0]
 80112a4:	220a      	movs	r2, #10
 80112a6:	0030      	movs	r0, r6
 80112a8:	3b30      	subs	r3, #48	; 0x30
 80112aa:	f7ff ff8f 	bl	80111cc <__multadd>
 80112ae:	3701      	adds	r7, #1
 80112b0:	0001      	movs	r1, r0
 80112b2:	42a7      	cmp	r7, r4
 80112b4:	d1f5      	bne.n	80112a2 <__s2b+0x4e>
 80112b6:	002c      	movs	r4, r5
 80112b8:	9b00      	ldr	r3, [sp, #0]
 80112ba:	3c08      	subs	r4, #8
 80112bc:	191c      	adds	r4, r3, r4
 80112be:	002f      	movs	r7, r5
 80112c0:	9b01      	ldr	r3, [sp, #4]
 80112c2:	429f      	cmp	r7, r3
 80112c4:	db04      	blt.n	80112d0 <__s2b+0x7c>
 80112c6:	0008      	movs	r0, r1
 80112c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80112ca:	2509      	movs	r5, #9
 80112cc:	340a      	adds	r4, #10
 80112ce:	e7f6      	b.n	80112be <__s2b+0x6a>
 80112d0:	1b63      	subs	r3, r4, r5
 80112d2:	5ddb      	ldrb	r3, [r3, r7]
 80112d4:	220a      	movs	r2, #10
 80112d6:	0030      	movs	r0, r6
 80112d8:	3b30      	subs	r3, #48	; 0x30
 80112da:	f7ff ff77 	bl	80111cc <__multadd>
 80112de:	3701      	adds	r7, #1
 80112e0:	0001      	movs	r1, r0
 80112e2:	e7ed      	b.n	80112c0 <__s2b+0x6c>
 80112e4:	08013952 	.word	0x08013952
 80112e8:	080139c3 	.word	0x080139c3

080112ec <__hi0bits>:
 80112ec:	0003      	movs	r3, r0
 80112ee:	0c02      	lsrs	r2, r0, #16
 80112f0:	2000      	movs	r0, #0
 80112f2:	4282      	cmp	r2, r0
 80112f4:	d101      	bne.n	80112fa <__hi0bits+0xe>
 80112f6:	041b      	lsls	r3, r3, #16
 80112f8:	3010      	adds	r0, #16
 80112fa:	0e1a      	lsrs	r2, r3, #24
 80112fc:	d101      	bne.n	8011302 <__hi0bits+0x16>
 80112fe:	3008      	adds	r0, #8
 8011300:	021b      	lsls	r3, r3, #8
 8011302:	0f1a      	lsrs	r2, r3, #28
 8011304:	d101      	bne.n	801130a <__hi0bits+0x1e>
 8011306:	3004      	adds	r0, #4
 8011308:	011b      	lsls	r3, r3, #4
 801130a:	0f9a      	lsrs	r2, r3, #30
 801130c:	d101      	bne.n	8011312 <__hi0bits+0x26>
 801130e:	3002      	adds	r0, #2
 8011310:	009b      	lsls	r3, r3, #2
 8011312:	2b00      	cmp	r3, #0
 8011314:	db03      	blt.n	801131e <__hi0bits+0x32>
 8011316:	3001      	adds	r0, #1
 8011318:	005b      	lsls	r3, r3, #1
 801131a:	d400      	bmi.n	801131e <__hi0bits+0x32>
 801131c:	2020      	movs	r0, #32
 801131e:	4770      	bx	lr

08011320 <__lo0bits>:
 8011320:	6803      	ldr	r3, [r0, #0]
 8011322:	0001      	movs	r1, r0
 8011324:	2207      	movs	r2, #7
 8011326:	0018      	movs	r0, r3
 8011328:	4010      	ands	r0, r2
 801132a:	4213      	tst	r3, r2
 801132c:	d00d      	beq.n	801134a <__lo0bits+0x2a>
 801132e:	3a06      	subs	r2, #6
 8011330:	2000      	movs	r0, #0
 8011332:	4213      	tst	r3, r2
 8011334:	d105      	bne.n	8011342 <__lo0bits+0x22>
 8011336:	3002      	adds	r0, #2
 8011338:	4203      	tst	r3, r0
 801133a:	d003      	beq.n	8011344 <__lo0bits+0x24>
 801133c:	40d3      	lsrs	r3, r2
 801133e:	0010      	movs	r0, r2
 8011340:	600b      	str	r3, [r1, #0]
 8011342:	4770      	bx	lr
 8011344:	089b      	lsrs	r3, r3, #2
 8011346:	600b      	str	r3, [r1, #0]
 8011348:	e7fb      	b.n	8011342 <__lo0bits+0x22>
 801134a:	b29a      	uxth	r2, r3
 801134c:	2a00      	cmp	r2, #0
 801134e:	d101      	bne.n	8011354 <__lo0bits+0x34>
 8011350:	2010      	movs	r0, #16
 8011352:	0c1b      	lsrs	r3, r3, #16
 8011354:	b2da      	uxtb	r2, r3
 8011356:	2a00      	cmp	r2, #0
 8011358:	d101      	bne.n	801135e <__lo0bits+0x3e>
 801135a:	3008      	adds	r0, #8
 801135c:	0a1b      	lsrs	r3, r3, #8
 801135e:	071a      	lsls	r2, r3, #28
 8011360:	d101      	bne.n	8011366 <__lo0bits+0x46>
 8011362:	3004      	adds	r0, #4
 8011364:	091b      	lsrs	r3, r3, #4
 8011366:	079a      	lsls	r2, r3, #30
 8011368:	d101      	bne.n	801136e <__lo0bits+0x4e>
 801136a:	3002      	adds	r0, #2
 801136c:	089b      	lsrs	r3, r3, #2
 801136e:	07da      	lsls	r2, r3, #31
 8011370:	d4e9      	bmi.n	8011346 <__lo0bits+0x26>
 8011372:	3001      	adds	r0, #1
 8011374:	085b      	lsrs	r3, r3, #1
 8011376:	d1e6      	bne.n	8011346 <__lo0bits+0x26>
 8011378:	2020      	movs	r0, #32
 801137a:	e7e2      	b.n	8011342 <__lo0bits+0x22>

0801137c <__i2b>:
 801137c:	b510      	push	{r4, lr}
 801137e:	000c      	movs	r4, r1
 8011380:	2101      	movs	r1, #1
 8011382:	f7ff febb 	bl	80110fc <_Balloc>
 8011386:	2800      	cmp	r0, #0
 8011388:	d107      	bne.n	801139a <__i2b+0x1e>
 801138a:	2146      	movs	r1, #70	; 0x46
 801138c:	4c05      	ldr	r4, [pc, #20]	; (80113a4 <__i2b+0x28>)
 801138e:	0002      	movs	r2, r0
 8011390:	4b05      	ldr	r3, [pc, #20]	; (80113a8 <__i2b+0x2c>)
 8011392:	0020      	movs	r0, r4
 8011394:	31ff      	adds	r1, #255	; 0xff
 8011396:	f7fe fb7f 	bl	800fa98 <__assert_func>
 801139a:	2301      	movs	r3, #1
 801139c:	6144      	str	r4, [r0, #20]
 801139e:	6103      	str	r3, [r0, #16]
 80113a0:	bd10      	pop	{r4, pc}
 80113a2:	46c0      	nop			; (mov r8, r8)
 80113a4:	080139c3 	.word	0x080139c3
 80113a8:	08013952 	.word	0x08013952

080113ac <__multiply>:
 80113ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80113ae:	0015      	movs	r5, r2
 80113b0:	690a      	ldr	r2, [r1, #16]
 80113b2:	692b      	ldr	r3, [r5, #16]
 80113b4:	000c      	movs	r4, r1
 80113b6:	b08b      	sub	sp, #44	; 0x2c
 80113b8:	429a      	cmp	r2, r3
 80113ba:	da01      	bge.n	80113c0 <__multiply+0x14>
 80113bc:	002c      	movs	r4, r5
 80113be:	000d      	movs	r5, r1
 80113c0:	6927      	ldr	r7, [r4, #16]
 80113c2:	692e      	ldr	r6, [r5, #16]
 80113c4:	6861      	ldr	r1, [r4, #4]
 80113c6:	19bb      	adds	r3, r7, r6
 80113c8:	9303      	str	r3, [sp, #12]
 80113ca:	68a3      	ldr	r3, [r4, #8]
 80113cc:	19ba      	adds	r2, r7, r6
 80113ce:	4293      	cmp	r3, r2
 80113d0:	da00      	bge.n	80113d4 <__multiply+0x28>
 80113d2:	3101      	adds	r1, #1
 80113d4:	f7ff fe92 	bl	80110fc <_Balloc>
 80113d8:	9002      	str	r0, [sp, #8]
 80113da:	2800      	cmp	r0, #0
 80113dc:	d106      	bne.n	80113ec <__multiply+0x40>
 80113de:	21b1      	movs	r1, #177	; 0xb1
 80113e0:	4b48      	ldr	r3, [pc, #288]	; (8011504 <__multiply+0x158>)
 80113e2:	4849      	ldr	r0, [pc, #292]	; (8011508 <__multiply+0x15c>)
 80113e4:	9a02      	ldr	r2, [sp, #8]
 80113e6:	0049      	lsls	r1, r1, #1
 80113e8:	f7fe fb56 	bl	800fa98 <__assert_func>
 80113ec:	9b02      	ldr	r3, [sp, #8]
 80113ee:	2200      	movs	r2, #0
 80113f0:	3314      	adds	r3, #20
 80113f2:	469c      	mov	ip, r3
 80113f4:	19bb      	adds	r3, r7, r6
 80113f6:	009b      	lsls	r3, r3, #2
 80113f8:	4463      	add	r3, ip
 80113fa:	9304      	str	r3, [sp, #16]
 80113fc:	4663      	mov	r3, ip
 80113fe:	9904      	ldr	r1, [sp, #16]
 8011400:	428b      	cmp	r3, r1
 8011402:	d32a      	bcc.n	801145a <__multiply+0xae>
 8011404:	0023      	movs	r3, r4
 8011406:	00bf      	lsls	r7, r7, #2
 8011408:	3314      	adds	r3, #20
 801140a:	3514      	adds	r5, #20
 801140c:	9308      	str	r3, [sp, #32]
 801140e:	00b6      	lsls	r6, r6, #2
 8011410:	19db      	adds	r3, r3, r7
 8011412:	9305      	str	r3, [sp, #20]
 8011414:	19ab      	adds	r3, r5, r6
 8011416:	9309      	str	r3, [sp, #36]	; 0x24
 8011418:	2304      	movs	r3, #4
 801141a:	9306      	str	r3, [sp, #24]
 801141c:	0023      	movs	r3, r4
 801141e:	9a05      	ldr	r2, [sp, #20]
 8011420:	3315      	adds	r3, #21
 8011422:	9501      	str	r5, [sp, #4]
 8011424:	429a      	cmp	r2, r3
 8011426:	d305      	bcc.n	8011434 <__multiply+0x88>
 8011428:	1b13      	subs	r3, r2, r4
 801142a:	3b15      	subs	r3, #21
 801142c:	089b      	lsrs	r3, r3, #2
 801142e:	3301      	adds	r3, #1
 8011430:	009b      	lsls	r3, r3, #2
 8011432:	9306      	str	r3, [sp, #24]
 8011434:	9b01      	ldr	r3, [sp, #4]
 8011436:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011438:	4293      	cmp	r3, r2
 801143a:	d310      	bcc.n	801145e <__multiply+0xb2>
 801143c:	9b03      	ldr	r3, [sp, #12]
 801143e:	2b00      	cmp	r3, #0
 8011440:	dd05      	ble.n	801144e <__multiply+0xa2>
 8011442:	9b04      	ldr	r3, [sp, #16]
 8011444:	3b04      	subs	r3, #4
 8011446:	9304      	str	r3, [sp, #16]
 8011448:	681b      	ldr	r3, [r3, #0]
 801144a:	2b00      	cmp	r3, #0
 801144c:	d056      	beq.n	80114fc <__multiply+0x150>
 801144e:	9b02      	ldr	r3, [sp, #8]
 8011450:	9a03      	ldr	r2, [sp, #12]
 8011452:	0018      	movs	r0, r3
 8011454:	611a      	str	r2, [r3, #16]
 8011456:	b00b      	add	sp, #44	; 0x2c
 8011458:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801145a:	c304      	stmia	r3!, {r2}
 801145c:	e7cf      	b.n	80113fe <__multiply+0x52>
 801145e:	9b01      	ldr	r3, [sp, #4]
 8011460:	6818      	ldr	r0, [r3, #0]
 8011462:	b280      	uxth	r0, r0
 8011464:	2800      	cmp	r0, #0
 8011466:	d01e      	beq.n	80114a6 <__multiply+0xfa>
 8011468:	4667      	mov	r7, ip
 801146a:	2500      	movs	r5, #0
 801146c:	9e08      	ldr	r6, [sp, #32]
 801146e:	ce02      	ldmia	r6!, {r1}
 8011470:	683b      	ldr	r3, [r7, #0]
 8011472:	9307      	str	r3, [sp, #28]
 8011474:	b28b      	uxth	r3, r1
 8011476:	4343      	muls	r3, r0
 8011478:	001a      	movs	r2, r3
 801147a:	466b      	mov	r3, sp
 801147c:	8b9b      	ldrh	r3, [r3, #28]
 801147e:	18d3      	adds	r3, r2, r3
 8011480:	195b      	adds	r3, r3, r5
 8011482:	0c0d      	lsrs	r5, r1, #16
 8011484:	4345      	muls	r5, r0
 8011486:	9a07      	ldr	r2, [sp, #28]
 8011488:	0c11      	lsrs	r1, r2, #16
 801148a:	1869      	adds	r1, r5, r1
 801148c:	0c1a      	lsrs	r2, r3, #16
 801148e:	188a      	adds	r2, r1, r2
 8011490:	b29b      	uxth	r3, r3
 8011492:	0c15      	lsrs	r5, r2, #16
 8011494:	0412      	lsls	r2, r2, #16
 8011496:	431a      	orrs	r2, r3
 8011498:	9b05      	ldr	r3, [sp, #20]
 801149a:	c704      	stmia	r7!, {r2}
 801149c:	42b3      	cmp	r3, r6
 801149e:	d8e6      	bhi.n	801146e <__multiply+0xc2>
 80114a0:	4663      	mov	r3, ip
 80114a2:	9a06      	ldr	r2, [sp, #24]
 80114a4:	509d      	str	r5, [r3, r2]
 80114a6:	9b01      	ldr	r3, [sp, #4]
 80114a8:	6818      	ldr	r0, [r3, #0]
 80114aa:	0c00      	lsrs	r0, r0, #16
 80114ac:	d020      	beq.n	80114f0 <__multiply+0x144>
 80114ae:	4663      	mov	r3, ip
 80114b0:	0025      	movs	r5, r4
 80114b2:	4661      	mov	r1, ip
 80114b4:	2700      	movs	r7, #0
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	3514      	adds	r5, #20
 80114ba:	682a      	ldr	r2, [r5, #0]
 80114bc:	680e      	ldr	r6, [r1, #0]
 80114be:	b292      	uxth	r2, r2
 80114c0:	4342      	muls	r2, r0
 80114c2:	0c36      	lsrs	r6, r6, #16
 80114c4:	1992      	adds	r2, r2, r6
 80114c6:	19d2      	adds	r2, r2, r7
 80114c8:	0416      	lsls	r6, r2, #16
 80114ca:	b29b      	uxth	r3, r3
 80114cc:	431e      	orrs	r6, r3
 80114ce:	600e      	str	r6, [r1, #0]
 80114d0:	cd40      	ldmia	r5!, {r6}
 80114d2:	684b      	ldr	r3, [r1, #4]
 80114d4:	0c36      	lsrs	r6, r6, #16
 80114d6:	4346      	muls	r6, r0
 80114d8:	b29b      	uxth	r3, r3
 80114da:	0c12      	lsrs	r2, r2, #16
 80114dc:	18f3      	adds	r3, r6, r3
 80114de:	189b      	adds	r3, r3, r2
 80114e0:	9a05      	ldr	r2, [sp, #20]
 80114e2:	0c1f      	lsrs	r7, r3, #16
 80114e4:	3104      	adds	r1, #4
 80114e6:	42aa      	cmp	r2, r5
 80114e8:	d8e7      	bhi.n	80114ba <__multiply+0x10e>
 80114ea:	4662      	mov	r2, ip
 80114ec:	9906      	ldr	r1, [sp, #24]
 80114ee:	5053      	str	r3, [r2, r1]
 80114f0:	9b01      	ldr	r3, [sp, #4]
 80114f2:	3304      	adds	r3, #4
 80114f4:	9301      	str	r3, [sp, #4]
 80114f6:	2304      	movs	r3, #4
 80114f8:	449c      	add	ip, r3
 80114fa:	e79b      	b.n	8011434 <__multiply+0x88>
 80114fc:	9b03      	ldr	r3, [sp, #12]
 80114fe:	3b01      	subs	r3, #1
 8011500:	9303      	str	r3, [sp, #12]
 8011502:	e79b      	b.n	801143c <__multiply+0x90>
 8011504:	08013952 	.word	0x08013952
 8011508:	080139c3 	.word	0x080139c3

0801150c <__pow5mult>:
 801150c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801150e:	2303      	movs	r3, #3
 8011510:	0015      	movs	r5, r2
 8011512:	0007      	movs	r7, r0
 8011514:	000e      	movs	r6, r1
 8011516:	401a      	ands	r2, r3
 8011518:	421d      	tst	r5, r3
 801151a:	d008      	beq.n	801152e <__pow5mult+0x22>
 801151c:	4925      	ldr	r1, [pc, #148]	; (80115b4 <__pow5mult+0xa8>)
 801151e:	3a01      	subs	r2, #1
 8011520:	0092      	lsls	r2, r2, #2
 8011522:	5852      	ldr	r2, [r2, r1]
 8011524:	2300      	movs	r3, #0
 8011526:	0031      	movs	r1, r6
 8011528:	f7ff fe50 	bl	80111cc <__multadd>
 801152c:	0006      	movs	r6, r0
 801152e:	10ad      	asrs	r5, r5, #2
 8011530:	d03d      	beq.n	80115ae <__pow5mult+0xa2>
 8011532:	69fc      	ldr	r4, [r7, #28]
 8011534:	2c00      	cmp	r4, #0
 8011536:	d10f      	bne.n	8011558 <__pow5mult+0x4c>
 8011538:	2010      	movs	r0, #16
 801153a:	f7ff fd0f 	bl	8010f5c <malloc>
 801153e:	1e02      	subs	r2, r0, #0
 8011540:	61f8      	str	r0, [r7, #28]
 8011542:	d105      	bne.n	8011550 <__pow5mult+0x44>
 8011544:	21b4      	movs	r1, #180	; 0xb4
 8011546:	4b1c      	ldr	r3, [pc, #112]	; (80115b8 <__pow5mult+0xac>)
 8011548:	481c      	ldr	r0, [pc, #112]	; (80115bc <__pow5mult+0xb0>)
 801154a:	31ff      	adds	r1, #255	; 0xff
 801154c:	f7fe faa4 	bl	800fa98 <__assert_func>
 8011550:	6044      	str	r4, [r0, #4]
 8011552:	6084      	str	r4, [r0, #8]
 8011554:	6004      	str	r4, [r0, #0]
 8011556:	60c4      	str	r4, [r0, #12]
 8011558:	69fb      	ldr	r3, [r7, #28]
 801155a:	689c      	ldr	r4, [r3, #8]
 801155c:	9301      	str	r3, [sp, #4]
 801155e:	2c00      	cmp	r4, #0
 8011560:	d108      	bne.n	8011574 <__pow5mult+0x68>
 8011562:	0038      	movs	r0, r7
 8011564:	4916      	ldr	r1, [pc, #88]	; (80115c0 <__pow5mult+0xb4>)
 8011566:	f7ff ff09 	bl	801137c <__i2b>
 801156a:	9b01      	ldr	r3, [sp, #4]
 801156c:	0004      	movs	r4, r0
 801156e:	6098      	str	r0, [r3, #8]
 8011570:	2300      	movs	r3, #0
 8011572:	6003      	str	r3, [r0, #0]
 8011574:	2301      	movs	r3, #1
 8011576:	421d      	tst	r5, r3
 8011578:	d00a      	beq.n	8011590 <__pow5mult+0x84>
 801157a:	0031      	movs	r1, r6
 801157c:	0022      	movs	r2, r4
 801157e:	0038      	movs	r0, r7
 8011580:	f7ff ff14 	bl	80113ac <__multiply>
 8011584:	0031      	movs	r1, r6
 8011586:	9001      	str	r0, [sp, #4]
 8011588:	0038      	movs	r0, r7
 801158a:	f7ff fdfb 	bl	8011184 <_Bfree>
 801158e:	9e01      	ldr	r6, [sp, #4]
 8011590:	106d      	asrs	r5, r5, #1
 8011592:	d00c      	beq.n	80115ae <__pow5mult+0xa2>
 8011594:	6820      	ldr	r0, [r4, #0]
 8011596:	2800      	cmp	r0, #0
 8011598:	d107      	bne.n	80115aa <__pow5mult+0x9e>
 801159a:	0022      	movs	r2, r4
 801159c:	0021      	movs	r1, r4
 801159e:	0038      	movs	r0, r7
 80115a0:	f7ff ff04 	bl	80113ac <__multiply>
 80115a4:	2300      	movs	r3, #0
 80115a6:	6020      	str	r0, [r4, #0]
 80115a8:	6003      	str	r3, [r0, #0]
 80115aa:	0004      	movs	r4, r0
 80115ac:	e7e2      	b.n	8011574 <__pow5mult+0x68>
 80115ae:	0030      	movs	r0, r6
 80115b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80115b2:	46c0      	nop			; (mov r8, r8)
 80115b4:	08013b10 	.word	0x08013b10
 80115b8:	08013838 	.word	0x08013838
 80115bc:	080139c3 	.word	0x080139c3
 80115c0:	00000271 	.word	0x00000271

080115c4 <__lshift>:
 80115c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80115c6:	000c      	movs	r4, r1
 80115c8:	0017      	movs	r7, r2
 80115ca:	6923      	ldr	r3, [r4, #16]
 80115cc:	1155      	asrs	r5, r2, #5
 80115ce:	b087      	sub	sp, #28
 80115d0:	18eb      	adds	r3, r5, r3
 80115d2:	9302      	str	r3, [sp, #8]
 80115d4:	3301      	adds	r3, #1
 80115d6:	9301      	str	r3, [sp, #4]
 80115d8:	6849      	ldr	r1, [r1, #4]
 80115da:	68a3      	ldr	r3, [r4, #8]
 80115dc:	9004      	str	r0, [sp, #16]
 80115de:	9a01      	ldr	r2, [sp, #4]
 80115e0:	4293      	cmp	r3, r2
 80115e2:	db10      	blt.n	8011606 <__lshift+0x42>
 80115e4:	9804      	ldr	r0, [sp, #16]
 80115e6:	f7ff fd89 	bl	80110fc <_Balloc>
 80115ea:	2300      	movs	r3, #0
 80115ec:	0002      	movs	r2, r0
 80115ee:	0006      	movs	r6, r0
 80115f0:	0019      	movs	r1, r3
 80115f2:	3214      	adds	r2, #20
 80115f4:	4298      	cmp	r0, r3
 80115f6:	d10c      	bne.n	8011612 <__lshift+0x4e>
 80115f8:	31df      	adds	r1, #223	; 0xdf
 80115fa:	0032      	movs	r2, r6
 80115fc:	4b26      	ldr	r3, [pc, #152]	; (8011698 <__lshift+0xd4>)
 80115fe:	4827      	ldr	r0, [pc, #156]	; (801169c <__lshift+0xd8>)
 8011600:	31ff      	adds	r1, #255	; 0xff
 8011602:	f7fe fa49 	bl	800fa98 <__assert_func>
 8011606:	3101      	adds	r1, #1
 8011608:	005b      	lsls	r3, r3, #1
 801160a:	e7e8      	b.n	80115de <__lshift+0x1a>
 801160c:	0098      	lsls	r0, r3, #2
 801160e:	5011      	str	r1, [r2, r0]
 8011610:	3301      	adds	r3, #1
 8011612:	42ab      	cmp	r3, r5
 8011614:	dbfa      	blt.n	801160c <__lshift+0x48>
 8011616:	43eb      	mvns	r3, r5
 8011618:	17db      	asrs	r3, r3, #31
 801161a:	401d      	ands	r5, r3
 801161c:	211f      	movs	r1, #31
 801161e:	0023      	movs	r3, r4
 8011620:	0038      	movs	r0, r7
 8011622:	00ad      	lsls	r5, r5, #2
 8011624:	1955      	adds	r5, r2, r5
 8011626:	6922      	ldr	r2, [r4, #16]
 8011628:	3314      	adds	r3, #20
 801162a:	0092      	lsls	r2, r2, #2
 801162c:	4008      	ands	r0, r1
 801162e:	4684      	mov	ip, r0
 8011630:	189a      	adds	r2, r3, r2
 8011632:	420f      	tst	r7, r1
 8011634:	d02a      	beq.n	801168c <__lshift+0xc8>
 8011636:	3101      	adds	r1, #1
 8011638:	1a09      	subs	r1, r1, r0
 801163a:	9105      	str	r1, [sp, #20]
 801163c:	2100      	movs	r1, #0
 801163e:	9503      	str	r5, [sp, #12]
 8011640:	4667      	mov	r7, ip
 8011642:	6818      	ldr	r0, [r3, #0]
 8011644:	40b8      	lsls	r0, r7
 8011646:	4308      	orrs	r0, r1
 8011648:	9903      	ldr	r1, [sp, #12]
 801164a:	c101      	stmia	r1!, {r0}
 801164c:	9103      	str	r1, [sp, #12]
 801164e:	9805      	ldr	r0, [sp, #20]
 8011650:	cb02      	ldmia	r3!, {r1}
 8011652:	40c1      	lsrs	r1, r0
 8011654:	429a      	cmp	r2, r3
 8011656:	d8f3      	bhi.n	8011640 <__lshift+0x7c>
 8011658:	0020      	movs	r0, r4
 801165a:	3015      	adds	r0, #21
 801165c:	2304      	movs	r3, #4
 801165e:	4282      	cmp	r2, r0
 8011660:	d304      	bcc.n	801166c <__lshift+0xa8>
 8011662:	1b13      	subs	r3, r2, r4
 8011664:	3b15      	subs	r3, #21
 8011666:	089b      	lsrs	r3, r3, #2
 8011668:	3301      	adds	r3, #1
 801166a:	009b      	lsls	r3, r3, #2
 801166c:	50e9      	str	r1, [r5, r3]
 801166e:	2900      	cmp	r1, #0
 8011670:	d002      	beq.n	8011678 <__lshift+0xb4>
 8011672:	9b02      	ldr	r3, [sp, #8]
 8011674:	3302      	adds	r3, #2
 8011676:	9301      	str	r3, [sp, #4]
 8011678:	9b01      	ldr	r3, [sp, #4]
 801167a:	9804      	ldr	r0, [sp, #16]
 801167c:	3b01      	subs	r3, #1
 801167e:	0021      	movs	r1, r4
 8011680:	6133      	str	r3, [r6, #16]
 8011682:	f7ff fd7f 	bl	8011184 <_Bfree>
 8011686:	0030      	movs	r0, r6
 8011688:	b007      	add	sp, #28
 801168a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801168c:	cb02      	ldmia	r3!, {r1}
 801168e:	c502      	stmia	r5!, {r1}
 8011690:	429a      	cmp	r2, r3
 8011692:	d8fb      	bhi.n	801168c <__lshift+0xc8>
 8011694:	e7f0      	b.n	8011678 <__lshift+0xb4>
 8011696:	46c0      	nop			; (mov r8, r8)
 8011698:	08013952 	.word	0x08013952
 801169c:	080139c3 	.word	0x080139c3

080116a0 <__mcmp>:
 80116a0:	b530      	push	{r4, r5, lr}
 80116a2:	690b      	ldr	r3, [r1, #16]
 80116a4:	6904      	ldr	r4, [r0, #16]
 80116a6:	0002      	movs	r2, r0
 80116a8:	1ae0      	subs	r0, r4, r3
 80116aa:	429c      	cmp	r4, r3
 80116ac:	d10e      	bne.n	80116cc <__mcmp+0x2c>
 80116ae:	3214      	adds	r2, #20
 80116b0:	009b      	lsls	r3, r3, #2
 80116b2:	3114      	adds	r1, #20
 80116b4:	0014      	movs	r4, r2
 80116b6:	18c9      	adds	r1, r1, r3
 80116b8:	18d2      	adds	r2, r2, r3
 80116ba:	3a04      	subs	r2, #4
 80116bc:	3904      	subs	r1, #4
 80116be:	6815      	ldr	r5, [r2, #0]
 80116c0:	680b      	ldr	r3, [r1, #0]
 80116c2:	429d      	cmp	r5, r3
 80116c4:	d003      	beq.n	80116ce <__mcmp+0x2e>
 80116c6:	2001      	movs	r0, #1
 80116c8:	429d      	cmp	r5, r3
 80116ca:	d303      	bcc.n	80116d4 <__mcmp+0x34>
 80116cc:	bd30      	pop	{r4, r5, pc}
 80116ce:	4294      	cmp	r4, r2
 80116d0:	d3f3      	bcc.n	80116ba <__mcmp+0x1a>
 80116d2:	e7fb      	b.n	80116cc <__mcmp+0x2c>
 80116d4:	4240      	negs	r0, r0
 80116d6:	e7f9      	b.n	80116cc <__mcmp+0x2c>

080116d8 <__mdiff>:
 80116d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80116da:	000e      	movs	r6, r1
 80116dc:	0007      	movs	r7, r0
 80116de:	0011      	movs	r1, r2
 80116e0:	0030      	movs	r0, r6
 80116e2:	b087      	sub	sp, #28
 80116e4:	0014      	movs	r4, r2
 80116e6:	f7ff ffdb 	bl	80116a0 <__mcmp>
 80116ea:	1e05      	subs	r5, r0, #0
 80116ec:	d110      	bne.n	8011710 <__mdiff+0x38>
 80116ee:	0001      	movs	r1, r0
 80116f0:	0038      	movs	r0, r7
 80116f2:	f7ff fd03 	bl	80110fc <_Balloc>
 80116f6:	1e02      	subs	r2, r0, #0
 80116f8:	d104      	bne.n	8011704 <__mdiff+0x2c>
 80116fa:	4b3f      	ldr	r3, [pc, #252]	; (80117f8 <__mdiff+0x120>)
 80116fc:	483f      	ldr	r0, [pc, #252]	; (80117fc <__mdiff+0x124>)
 80116fe:	4940      	ldr	r1, [pc, #256]	; (8011800 <__mdiff+0x128>)
 8011700:	f7fe f9ca 	bl	800fa98 <__assert_func>
 8011704:	2301      	movs	r3, #1
 8011706:	6145      	str	r5, [r0, #20]
 8011708:	6103      	str	r3, [r0, #16]
 801170a:	0010      	movs	r0, r2
 801170c:	b007      	add	sp, #28
 801170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011710:	2301      	movs	r3, #1
 8011712:	9301      	str	r3, [sp, #4]
 8011714:	2800      	cmp	r0, #0
 8011716:	db04      	blt.n	8011722 <__mdiff+0x4a>
 8011718:	0023      	movs	r3, r4
 801171a:	0034      	movs	r4, r6
 801171c:	001e      	movs	r6, r3
 801171e:	2300      	movs	r3, #0
 8011720:	9301      	str	r3, [sp, #4]
 8011722:	0038      	movs	r0, r7
 8011724:	6861      	ldr	r1, [r4, #4]
 8011726:	f7ff fce9 	bl	80110fc <_Balloc>
 801172a:	1e02      	subs	r2, r0, #0
 801172c:	d103      	bne.n	8011736 <__mdiff+0x5e>
 801172e:	4b32      	ldr	r3, [pc, #200]	; (80117f8 <__mdiff+0x120>)
 8011730:	4832      	ldr	r0, [pc, #200]	; (80117fc <__mdiff+0x124>)
 8011732:	4934      	ldr	r1, [pc, #208]	; (8011804 <__mdiff+0x12c>)
 8011734:	e7e4      	b.n	8011700 <__mdiff+0x28>
 8011736:	9b01      	ldr	r3, [sp, #4]
 8011738:	2700      	movs	r7, #0
 801173a:	60c3      	str	r3, [r0, #12]
 801173c:	6920      	ldr	r0, [r4, #16]
 801173e:	3414      	adds	r4, #20
 8011740:	0083      	lsls	r3, r0, #2
 8011742:	18e3      	adds	r3, r4, r3
 8011744:	0021      	movs	r1, r4
 8011746:	9401      	str	r4, [sp, #4]
 8011748:	0034      	movs	r4, r6
 801174a:	9302      	str	r3, [sp, #8]
 801174c:	6933      	ldr	r3, [r6, #16]
 801174e:	3414      	adds	r4, #20
 8011750:	009b      	lsls	r3, r3, #2
 8011752:	18e3      	adds	r3, r4, r3
 8011754:	9303      	str	r3, [sp, #12]
 8011756:	0013      	movs	r3, r2
 8011758:	3314      	adds	r3, #20
 801175a:	469c      	mov	ip, r3
 801175c:	9305      	str	r3, [sp, #20]
 801175e:	9104      	str	r1, [sp, #16]
 8011760:	9b04      	ldr	r3, [sp, #16]
 8011762:	cc02      	ldmia	r4!, {r1}
 8011764:	cb20      	ldmia	r3!, {r5}
 8011766:	9304      	str	r3, [sp, #16]
 8011768:	b2ab      	uxth	r3, r5
 801176a:	19df      	adds	r7, r3, r7
 801176c:	b28b      	uxth	r3, r1
 801176e:	1afb      	subs	r3, r7, r3
 8011770:	0c09      	lsrs	r1, r1, #16
 8011772:	0c2d      	lsrs	r5, r5, #16
 8011774:	1a6d      	subs	r5, r5, r1
 8011776:	1419      	asrs	r1, r3, #16
 8011778:	1869      	adds	r1, r5, r1
 801177a:	b29b      	uxth	r3, r3
 801177c:	140f      	asrs	r7, r1, #16
 801177e:	0409      	lsls	r1, r1, #16
 8011780:	4319      	orrs	r1, r3
 8011782:	4663      	mov	r3, ip
 8011784:	c302      	stmia	r3!, {r1}
 8011786:	469c      	mov	ip, r3
 8011788:	9b03      	ldr	r3, [sp, #12]
 801178a:	42a3      	cmp	r3, r4
 801178c:	d8e8      	bhi.n	8011760 <__mdiff+0x88>
 801178e:	0031      	movs	r1, r6
 8011790:	9c03      	ldr	r4, [sp, #12]
 8011792:	3115      	adds	r1, #21
 8011794:	2304      	movs	r3, #4
 8011796:	428c      	cmp	r4, r1
 8011798:	d304      	bcc.n	80117a4 <__mdiff+0xcc>
 801179a:	1ba3      	subs	r3, r4, r6
 801179c:	3b15      	subs	r3, #21
 801179e:	089b      	lsrs	r3, r3, #2
 80117a0:	3301      	adds	r3, #1
 80117a2:	009b      	lsls	r3, r3, #2
 80117a4:	9901      	ldr	r1, [sp, #4]
 80117a6:	18cd      	adds	r5, r1, r3
 80117a8:	9905      	ldr	r1, [sp, #20]
 80117aa:	002e      	movs	r6, r5
 80117ac:	18cb      	adds	r3, r1, r3
 80117ae:	469c      	mov	ip, r3
 80117b0:	9902      	ldr	r1, [sp, #8]
 80117b2:	428e      	cmp	r6, r1
 80117b4:	d310      	bcc.n	80117d8 <__mdiff+0x100>
 80117b6:	9e02      	ldr	r6, [sp, #8]
 80117b8:	1ee9      	subs	r1, r5, #3
 80117ba:	2400      	movs	r4, #0
 80117bc:	428e      	cmp	r6, r1
 80117be:	d304      	bcc.n	80117ca <__mdiff+0xf2>
 80117c0:	0031      	movs	r1, r6
 80117c2:	3103      	adds	r1, #3
 80117c4:	1b49      	subs	r1, r1, r5
 80117c6:	0889      	lsrs	r1, r1, #2
 80117c8:	008c      	lsls	r4, r1, #2
 80117ca:	191b      	adds	r3, r3, r4
 80117cc:	3b04      	subs	r3, #4
 80117ce:	6819      	ldr	r1, [r3, #0]
 80117d0:	2900      	cmp	r1, #0
 80117d2:	d00f      	beq.n	80117f4 <__mdiff+0x11c>
 80117d4:	6110      	str	r0, [r2, #16]
 80117d6:	e798      	b.n	801170a <__mdiff+0x32>
 80117d8:	ce02      	ldmia	r6!, {r1}
 80117da:	b28c      	uxth	r4, r1
 80117dc:	19e4      	adds	r4, r4, r7
 80117de:	0c0f      	lsrs	r7, r1, #16
 80117e0:	1421      	asrs	r1, r4, #16
 80117e2:	1879      	adds	r1, r7, r1
 80117e4:	b2a4      	uxth	r4, r4
 80117e6:	140f      	asrs	r7, r1, #16
 80117e8:	0409      	lsls	r1, r1, #16
 80117ea:	4321      	orrs	r1, r4
 80117ec:	4664      	mov	r4, ip
 80117ee:	c402      	stmia	r4!, {r1}
 80117f0:	46a4      	mov	ip, r4
 80117f2:	e7dd      	b.n	80117b0 <__mdiff+0xd8>
 80117f4:	3801      	subs	r0, #1
 80117f6:	e7e9      	b.n	80117cc <__mdiff+0xf4>
 80117f8:	08013952 	.word	0x08013952
 80117fc:	080139c3 	.word	0x080139c3
 8011800:	00000237 	.word	0x00000237
 8011804:	00000245 	.word	0x00000245

08011808 <__ulp>:
 8011808:	2000      	movs	r0, #0
 801180a:	4b0b      	ldr	r3, [pc, #44]	; (8011838 <__ulp+0x30>)
 801180c:	4019      	ands	r1, r3
 801180e:	4b0b      	ldr	r3, [pc, #44]	; (801183c <__ulp+0x34>)
 8011810:	18c9      	adds	r1, r1, r3
 8011812:	4281      	cmp	r1, r0
 8011814:	dc06      	bgt.n	8011824 <__ulp+0x1c>
 8011816:	4249      	negs	r1, r1
 8011818:	150b      	asrs	r3, r1, #20
 801181a:	2b13      	cmp	r3, #19
 801181c:	dc03      	bgt.n	8011826 <__ulp+0x1e>
 801181e:	2180      	movs	r1, #128	; 0x80
 8011820:	0309      	lsls	r1, r1, #12
 8011822:	4119      	asrs	r1, r3
 8011824:	4770      	bx	lr
 8011826:	3b14      	subs	r3, #20
 8011828:	2001      	movs	r0, #1
 801182a:	2b1e      	cmp	r3, #30
 801182c:	dc02      	bgt.n	8011834 <__ulp+0x2c>
 801182e:	2080      	movs	r0, #128	; 0x80
 8011830:	0600      	lsls	r0, r0, #24
 8011832:	40d8      	lsrs	r0, r3
 8011834:	2100      	movs	r1, #0
 8011836:	e7f5      	b.n	8011824 <__ulp+0x1c>
 8011838:	7ff00000 	.word	0x7ff00000
 801183c:	fcc00000 	.word	0xfcc00000

08011840 <__b2d>:
 8011840:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011842:	0006      	movs	r6, r0
 8011844:	6903      	ldr	r3, [r0, #16]
 8011846:	3614      	adds	r6, #20
 8011848:	009b      	lsls	r3, r3, #2
 801184a:	18f3      	adds	r3, r6, r3
 801184c:	1f1d      	subs	r5, r3, #4
 801184e:	682c      	ldr	r4, [r5, #0]
 8011850:	000f      	movs	r7, r1
 8011852:	0020      	movs	r0, r4
 8011854:	9301      	str	r3, [sp, #4]
 8011856:	f7ff fd49 	bl	80112ec <__hi0bits>
 801185a:	2220      	movs	r2, #32
 801185c:	1a12      	subs	r2, r2, r0
 801185e:	603a      	str	r2, [r7, #0]
 8011860:	0003      	movs	r3, r0
 8011862:	4a1c      	ldr	r2, [pc, #112]	; (80118d4 <__b2d+0x94>)
 8011864:	280a      	cmp	r0, #10
 8011866:	dc15      	bgt.n	8011894 <__b2d+0x54>
 8011868:	210b      	movs	r1, #11
 801186a:	0027      	movs	r7, r4
 801186c:	1a09      	subs	r1, r1, r0
 801186e:	40cf      	lsrs	r7, r1
 8011870:	433a      	orrs	r2, r7
 8011872:	468c      	mov	ip, r1
 8011874:	0011      	movs	r1, r2
 8011876:	2200      	movs	r2, #0
 8011878:	42ae      	cmp	r6, r5
 801187a:	d202      	bcs.n	8011882 <__b2d+0x42>
 801187c:	9a01      	ldr	r2, [sp, #4]
 801187e:	3a08      	subs	r2, #8
 8011880:	6812      	ldr	r2, [r2, #0]
 8011882:	3315      	adds	r3, #21
 8011884:	409c      	lsls	r4, r3
 8011886:	4663      	mov	r3, ip
 8011888:	0027      	movs	r7, r4
 801188a:	40da      	lsrs	r2, r3
 801188c:	4317      	orrs	r7, r2
 801188e:	0038      	movs	r0, r7
 8011890:	b003      	add	sp, #12
 8011892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011894:	2700      	movs	r7, #0
 8011896:	42ae      	cmp	r6, r5
 8011898:	d202      	bcs.n	80118a0 <__b2d+0x60>
 801189a:	9d01      	ldr	r5, [sp, #4]
 801189c:	3d08      	subs	r5, #8
 801189e:	682f      	ldr	r7, [r5, #0]
 80118a0:	210b      	movs	r1, #11
 80118a2:	4249      	negs	r1, r1
 80118a4:	468c      	mov	ip, r1
 80118a6:	449c      	add	ip, r3
 80118a8:	2b0b      	cmp	r3, #11
 80118aa:	d010      	beq.n	80118ce <__b2d+0x8e>
 80118ac:	4661      	mov	r1, ip
 80118ae:	2320      	movs	r3, #32
 80118b0:	408c      	lsls	r4, r1
 80118b2:	1a5b      	subs	r3, r3, r1
 80118b4:	0039      	movs	r1, r7
 80118b6:	40d9      	lsrs	r1, r3
 80118b8:	430c      	orrs	r4, r1
 80118ba:	4322      	orrs	r2, r4
 80118bc:	0011      	movs	r1, r2
 80118be:	2200      	movs	r2, #0
 80118c0:	42b5      	cmp	r5, r6
 80118c2:	d901      	bls.n	80118c8 <__b2d+0x88>
 80118c4:	3d04      	subs	r5, #4
 80118c6:	682a      	ldr	r2, [r5, #0]
 80118c8:	4664      	mov	r4, ip
 80118ca:	40a7      	lsls	r7, r4
 80118cc:	e7dd      	b.n	801188a <__b2d+0x4a>
 80118ce:	4322      	orrs	r2, r4
 80118d0:	0011      	movs	r1, r2
 80118d2:	e7dc      	b.n	801188e <__b2d+0x4e>
 80118d4:	3ff00000 	.word	0x3ff00000

080118d8 <__d2b>:
 80118d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80118da:	2101      	movs	r1, #1
 80118dc:	0014      	movs	r4, r2
 80118de:	001d      	movs	r5, r3
 80118e0:	9f08      	ldr	r7, [sp, #32]
 80118e2:	f7ff fc0b 	bl	80110fc <_Balloc>
 80118e6:	1e06      	subs	r6, r0, #0
 80118e8:	d105      	bne.n	80118f6 <__d2b+0x1e>
 80118ea:	0032      	movs	r2, r6
 80118ec:	4b24      	ldr	r3, [pc, #144]	; (8011980 <__d2b+0xa8>)
 80118ee:	4825      	ldr	r0, [pc, #148]	; (8011984 <__d2b+0xac>)
 80118f0:	4925      	ldr	r1, [pc, #148]	; (8011988 <__d2b+0xb0>)
 80118f2:	f7fe f8d1 	bl	800fa98 <__assert_func>
 80118f6:	032b      	lsls	r3, r5, #12
 80118f8:	006d      	lsls	r5, r5, #1
 80118fa:	0b1b      	lsrs	r3, r3, #12
 80118fc:	0d6d      	lsrs	r5, r5, #21
 80118fe:	d125      	bne.n	801194c <__d2b+0x74>
 8011900:	9301      	str	r3, [sp, #4]
 8011902:	2c00      	cmp	r4, #0
 8011904:	d028      	beq.n	8011958 <__d2b+0x80>
 8011906:	4668      	mov	r0, sp
 8011908:	9400      	str	r4, [sp, #0]
 801190a:	f7ff fd09 	bl	8011320 <__lo0bits>
 801190e:	9b01      	ldr	r3, [sp, #4]
 8011910:	9900      	ldr	r1, [sp, #0]
 8011912:	2800      	cmp	r0, #0
 8011914:	d01e      	beq.n	8011954 <__d2b+0x7c>
 8011916:	2220      	movs	r2, #32
 8011918:	001c      	movs	r4, r3
 801191a:	1a12      	subs	r2, r2, r0
 801191c:	4094      	lsls	r4, r2
 801191e:	0022      	movs	r2, r4
 8011920:	40c3      	lsrs	r3, r0
 8011922:	430a      	orrs	r2, r1
 8011924:	6172      	str	r2, [r6, #20]
 8011926:	9301      	str	r3, [sp, #4]
 8011928:	9c01      	ldr	r4, [sp, #4]
 801192a:	61b4      	str	r4, [r6, #24]
 801192c:	1e63      	subs	r3, r4, #1
 801192e:	419c      	sbcs	r4, r3
 8011930:	3401      	adds	r4, #1
 8011932:	6134      	str	r4, [r6, #16]
 8011934:	2d00      	cmp	r5, #0
 8011936:	d017      	beq.n	8011968 <__d2b+0x90>
 8011938:	2435      	movs	r4, #53	; 0x35
 801193a:	4b14      	ldr	r3, [pc, #80]	; (801198c <__d2b+0xb4>)
 801193c:	18ed      	adds	r5, r5, r3
 801193e:	182d      	adds	r5, r5, r0
 8011940:	603d      	str	r5, [r7, #0]
 8011942:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011944:	1a24      	subs	r4, r4, r0
 8011946:	601c      	str	r4, [r3, #0]
 8011948:	0030      	movs	r0, r6
 801194a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801194c:	2280      	movs	r2, #128	; 0x80
 801194e:	0352      	lsls	r2, r2, #13
 8011950:	4313      	orrs	r3, r2
 8011952:	e7d5      	b.n	8011900 <__d2b+0x28>
 8011954:	6171      	str	r1, [r6, #20]
 8011956:	e7e7      	b.n	8011928 <__d2b+0x50>
 8011958:	a801      	add	r0, sp, #4
 801195a:	f7ff fce1 	bl	8011320 <__lo0bits>
 801195e:	9b01      	ldr	r3, [sp, #4]
 8011960:	2401      	movs	r4, #1
 8011962:	6173      	str	r3, [r6, #20]
 8011964:	3020      	adds	r0, #32
 8011966:	e7e4      	b.n	8011932 <__d2b+0x5a>
 8011968:	4b09      	ldr	r3, [pc, #36]	; (8011990 <__d2b+0xb8>)
 801196a:	18c0      	adds	r0, r0, r3
 801196c:	4b09      	ldr	r3, [pc, #36]	; (8011994 <__d2b+0xbc>)
 801196e:	6038      	str	r0, [r7, #0]
 8011970:	18e3      	adds	r3, r4, r3
 8011972:	009b      	lsls	r3, r3, #2
 8011974:	18f3      	adds	r3, r6, r3
 8011976:	6958      	ldr	r0, [r3, #20]
 8011978:	f7ff fcb8 	bl	80112ec <__hi0bits>
 801197c:	0164      	lsls	r4, r4, #5
 801197e:	e7e0      	b.n	8011942 <__d2b+0x6a>
 8011980:	08013952 	.word	0x08013952
 8011984:	080139c3 	.word	0x080139c3
 8011988:	0000030f 	.word	0x0000030f
 801198c:	fffffbcd 	.word	0xfffffbcd
 8011990:	fffffbce 	.word	0xfffffbce
 8011994:	3fffffff 	.word	0x3fffffff

08011998 <__ratio>:
 8011998:	b5f0      	push	{r4, r5, r6, r7, lr}
 801199a:	b087      	sub	sp, #28
 801199c:	000f      	movs	r7, r1
 801199e:	a904      	add	r1, sp, #16
 80119a0:	0006      	movs	r6, r0
 80119a2:	f7ff ff4d 	bl	8011840 <__b2d>
 80119a6:	9000      	str	r0, [sp, #0]
 80119a8:	9101      	str	r1, [sp, #4]
 80119aa:	9c00      	ldr	r4, [sp, #0]
 80119ac:	9d01      	ldr	r5, [sp, #4]
 80119ae:	0038      	movs	r0, r7
 80119b0:	a905      	add	r1, sp, #20
 80119b2:	f7ff ff45 	bl	8011840 <__b2d>
 80119b6:	9002      	str	r0, [sp, #8]
 80119b8:	9103      	str	r1, [sp, #12]
 80119ba:	9a02      	ldr	r2, [sp, #8]
 80119bc:	9b03      	ldr	r3, [sp, #12]
 80119be:	6930      	ldr	r0, [r6, #16]
 80119c0:	6939      	ldr	r1, [r7, #16]
 80119c2:	9e04      	ldr	r6, [sp, #16]
 80119c4:	1a40      	subs	r0, r0, r1
 80119c6:	9905      	ldr	r1, [sp, #20]
 80119c8:	0140      	lsls	r0, r0, #5
 80119ca:	1a71      	subs	r1, r6, r1
 80119cc:	1841      	adds	r1, r0, r1
 80119ce:	0508      	lsls	r0, r1, #20
 80119d0:	2900      	cmp	r1, #0
 80119d2:	dd07      	ble.n	80119e4 <__ratio+0x4c>
 80119d4:	9901      	ldr	r1, [sp, #4]
 80119d6:	1845      	adds	r5, r0, r1
 80119d8:	0020      	movs	r0, r4
 80119da:	0029      	movs	r1, r5
 80119dc:	f7ef fe44 	bl	8001668 <__aeabi_ddiv>
 80119e0:	b007      	add	sp, #28
 80119e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80119e4:	9903      	ldr	r1, [sp, #12]
 80119e6:	1a0b      	subs	r3, r1, r0
 80119e8:	e7f6      	b.n	80119d8 <__ratio+0x40>

080119ea <__copybits>:
 80119ea:	b570      	push	{r4, r5, r6, lr}
 80119ec:	0014      	movs	r4, r2
 80119ee:	0005      	movs	r5, r0
 80119f0:	3901      	subs	r1, #1
 80119f2:	6913      	ldr	r3, [r2, #16]
 80119f4:	1149      	asrs	r1, r1, #5
 80119f6:	3101      	adds	r1, #1
 80119f8:	0089      	lsls	r1, r1, #2
 80119fa:	3414      	adds	r4, #20
 80119fc:	009b      	lsls	r3, r3, #2
 80119fe:	1841      	adds	r1, r0, r1
 8011a00:	18e3      	adds	r3, r4, r3
 8011a02:	42a3      	cmp	r3, r4
 8011a04:	d80d      	bhi.n	8011a22 <__copybits+0x38>
 8011a06:	0014      	movs	r4, r2
 8011a08:	3411      	adds	r4, #17
 8011a0a:	2500      	movs	r5, #0
 8011a0c:	429c      	cmp	r4, r3
 8011a0e:	d803      	bhi.n	8011a18 <__copybits+0x2e>
 8011a10:	1a9b      	subs	r3, r3, r2
 8011a12:	3b11      	subs	r3, #17
 8011a14:	089b      	lsrs	r3, r3, #2
 8011a16:	009d      	lsls	r5, r3, #2
 8011a18:	2300      	movs	r3, #0
 8011a1a:	1940      	adds	r0, r0, r5
 8011a1c:	4281      	cmp	r1, r0
 8011a1e:	d803      	bhi.n	8011a28 <__copybits+0x3e>
 8011a20:	bd70      	pop	{r4, r5, r6, pc}
 8011a22:	cc40      	ldmia	r4!, {r6}
 8011a24:	c540      	stmia	r5!, {r6}
 8011a26:	e7ec      	b.n	8011a02 <__copybits+0x18>
 8011a28:	c008      	stmia	r0!, {r3}
 8011a2a:	e7f7      	b.n	8011a1c <__copybits+0x32>

08011a2c <__any_on>:
 8011a2c:	0002      	movs	r2, r0
 8011a2e:	6900      	ldr	r0, [r0, #16]
 8011a30:	b510      	push	{r4, lr}
 8011a32:	3214      	adds	r2, #20
 8011a34:	114b      	asrs	r3, r1, #5
 8011a36:	4298      	cmp	r0, r3
 8011a38:	db13      	blt.n	8011a62 <__any_on+0x36>
 8011a3a:	dd0c      	ble.n	8011a56 <__any_on+0x2a>
 8011a3c:	241f      	movs	r4, #31
 8011a3e:	0008      	movs	r0, r1
 8011a40:	4020      	ands	r0, r4
 8011a42:	4221      	tst	r1, r4
 8011a44:	d007      	beq.n	8011a56 <__any_on+0x2a>
 8011a46:	0099      	lsls	r1, r3, #2
 8011a48:	588c      	ldr	r4, [r1, r2]
 8011a4a:	0021      	movs	r1, r4
 8011a4c:	40c1      	lsrs	r1, r0
 8011a4e:	4081      	lsls	r1, r0
 8011a50:	2001      	movs	r0, #1
 8011a52:	428c      	cmp	r4, r1
 8011a54:	d104      	bne.n	8011a60 <__any_on+0x34>
 8011a56:	009b      	lsls	r3, r3, #2
 8011a58:	18d3      	adds	r3, r2, r3
 8011a5a:	4293      	cmp	r3, r2
 8011a5c:	d803      	bhi.n	8011a66 <__any_on+0x3a>
 8011a5e:	2000      	movs	r0, #0
 8011a60:	bd10      	pop	{r4, pc}
 8011a62:	0003      	movs	r3, r0
 8011a64:	e7f7      	b.n	8011a56 <__any_on+0x2a>
 8011a66:	3b04      	subs	r3, #4
 8011a68:	6819      	ldr	r1, [r3, #0]
 8011a6a:	2900      	cmp	r1, #0
 8011a6c:	d0f5      	beq.n	8011a5a <__any_on+0x2e>
 8011a6e:	2001      	movs	r0, #1
 8011a70:	e7f6      	b.n	8011a60 <__any_on+0x34>

08011a72 <__ascii_wctomb>:
 8011a72:	0003      	movs	r3, r0
 8011a74:	1e08      	subs	r0, r1, #0
 8011a76:	d005      	beq.n	8011a84 <__ascii_wctomb+0x12>
 8011a78:	2aff      	cmp	r2, #255	; 0xff
 8011a7a:	d904      	bls.n	8011a86 <__ascii_wctomb+0x14>
 8011a7c:	228a      	movs	r2, #138	; 0x8a
 8011a7e:	2001      	movs	r0, #1
 8011a80:	601a      	str	r2, [r3, #0]
 8011a82:	4240      	negs	r0, r0
 8011a84:	4770      	bx	lr
 8011a86:	2001      	movs	r0, #1
 8011a88:	700a      	strb	r2, [r1, #0]
 8011a8a:	e7fb      	b.n	8011a84 <__ascii_wctomb+0x12>

08011a8c <__ssputs_r>:
 8011a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011a8e:	b085      	sub	sp, #20
 8011a90:	9301      	str	r3, [sp, #4]
 8011a92:	9203      	str	r2, [sp, #12]
 8011a94:	688e      	ldr	r6, [r1, #8]
 8011a96:	9a01      	ldr	r2, [sp, #4]
 8011a98:	0007      	movs	r7, r0
 8011a9a:	000c      	movs	r4, r1
 8011a9c:	680b      	ldr	r3, [r1, #0]
 8011a9e:	4296      	cmp	r6, r2
 8011aa0:	d831      	bhi.n	8011b06 <__ssputs_r+0x7a>
 8011aa2:	898a      	ldrh	r2, [r1, #12]
 8011aa4:	2190      	movs	r1, #144	; 0x90
 8011aa6:	00c9      	lsls	r1, r1, #3
 8011aa8:	420a      	tst	r2, r1
 8011aaa:	d029      	beq.n	8011b00 <__ssputs_r+0x74>
 8011aac:	2003      	movs	r0, #3
 8011aae:	6921      	ldr	r1, [r4, #16]
 8011ab0:	1a5b      	subs	r3, r3, r1
 8011ab2:	9302      	str	r3, [sp, #8]
 8011ab4:	6963      	ldr	r3, [r4, #20]
 8011ab6:	4343      	muls	r3, r0
 8011ab8:	0fdd      	lsrs	r5, r3, #31
 8011aba:	18ed      	adds	r5, r5, r3
 8011abc:	9b01      	ldr	r3, [sp, #4]
 8011abe:	9802      	ldr	r0, [sp, #8]
 8011ac0:	3301      	adds	r3, #1
 8011ac2:	181b      	adds	r3, r3, r0
 8011ac4:	106d      	asrs	r5, r5, #1
 8011ac6:	42ab      	cmp	r3, r5
 8011ac8:	d900      	bls.n	8011acc <__ssputs_r+0x40>
 8011aca:	001d      	movs	r5, r3
 8011acc:	0552      	lsls	r2, r2, #21
 8011ace:	d529      	bpl.n	8011b24 <__ssputs_r+0x98>
 8011ad0:	0029      	movs	r1, r5
 8011ad2:	0038      	movs	r0, r7
 8011ad4:	f7ff fa6e 	bl	8010fb4 <_malloc_r>
 8011ad8:	1e06      	subs	r6, r0, #0
 8011ada:	d02d      	beq.n	8011b38 <__ssputs_r+0xac>
 8011adc:	9a02      	ldr	r2, [sp, #8]
 8011ade:	6921      	ldr	r1, [r4, #16]
 8011ae0:	f7fd ffc6 	bl	800fa70 <memcpy>
 8011ae4:	89a2      	ldrh	r2, [r4, #12]
 8011ae6:	4b19      	ldr	r3, [pc, #100]	; (8011b4c <__ssputs_r+0xc0>)
 8011ae8:	401a      	ands	r2, r3
 8011aea:	2380      	movs	r3, #128	; 0x80
 8011aec:	4313      	orrs	r3, r2
 8011aee:	81a3      	strh	r3, [r4, #12]
 8011af0:	9b02      	ldr	r3, [sp, #8]
 8011af2:	6126      	str	r6, [r4, #16]
 8011af4:	18f6      	adds	r6, r6, r3
 8011af6:	6026      	str	r6, [r4, #0]
 8011af8:	6165      	str	r5, [r4, #20]
 8011afa:	9e01      	ldr	r6, [sp, #4]
 8011afc:	1aed      	subs	r5, r5, r3
 8011afe:	60a5      	str	r5, [r4, #8]
 8011b00:	9b01      	ldr	r3, [sp, #4]
 8011b02:	429e      	cmp	r6, r3
 8011b04:	d900      	bls.n	8011b08 <__ssputs_r+0x7c>
 8011b06:	9e01      	ldr	r6, [sp, #4]
 8011b08:	0032      	movs	r2, r6
 8011b0a:	9903      	ldr	r1, [sp, #12]
 8011b0c:	6820      	ldr	r0, [r4, #0]
 8011b0e:	f000 fd87 	bl	8012620 <memmove>
 8011b12:	2000      	movs	r0, #0
 8011b14:	68a3      	ldr	r3, [r4, #8]
 8011b16:	1b9b      	subs	r3, r3, r6
 8011b18:	60a3      	str	r3, [r4, #8]
 8011b1a:	6823      	ldr	r3, [r4, #0]
 8011b1c:	199b      	adds	r3, r3, r6
 8011b1e:	6023      	str	r3, [r4, #0]
 8011b20:	b005      	add	sp, #20
 8011b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b24:	002a      	movs	r2, r5
 8011b26:	0038      	movs	r0, r7
 8011b28:	f000 fdd4 	bl	80126d4 <_realloc_r>
 8011b2c:	1e06      	subs	r6, r0, #0
 8011b2e:	d1df      	bne.n	8011af0 <__ssputs_r+0x64>
 8011b30:	0038      	movs	r0, r7
 8011b32:	6921      	ldr	r1, [r4, #16]
 8011b34:	f7fe fe6c 	bl	8010810 <_free_r>
 8011b38:	230c      	movs	r3, #12
 8011b3a:	2001      	movs	r0, #1
 8011b3c:	603b      	str	r3, [r7, #0]
 8011b3e:	89a2      	ldrh	r2, [r4, #12]
 8011b40:	3334      	adds	r3, #52	; 0x34
 8011b42:	4313      	orrs	r3, r2
 8011b44:	81a3      	strh	r3, [r4, #12]
 8011b46:	4240      	negs	r0, r0
 8011b48:	e7ea      	b.n	8011b20 <__ssputs_r+0x94>
 8011b4a:	46c0      	nop			; (mov r8, r8)
 8011b4c:	fffffb7f 	.word	0xfffffb7f

08011b50 <_svfiprintf_r>:
 8011b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011b52:	b0a1      	sub	sp, #132	; 0x84
 8011b54:	9003      	str	r0, [sp, #12]
 8011b56:	001d      	movs	r5, r3
 8011b58:	898b      	ldrh	r3, [r1, #12]
 8011b5a:	000f      	movs	r7, r1
 8011b5c:	0016      	movs	r6, r2
 8011b5e:	061b      	lsls	r3, r3, #24
 8011b60:	d511      	bpl.n	8011b86 <_svfiprintf_r+0x36>
 8011b62:	690b      	ldr	r3, [r1, #16]
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d10e      	bne.n	8011b86 <_svfiprintf_r+0x36>
 8011b68:	2140      	movs	r1, #64	; 0x40
 8011b6a:	f7ff fa23 	bl	8010fb4 <_malloc_r>
 8011b6e:	6038      	str	r0, [r7, #0]
 8011b70:	6138      	str	r0, [r7, #16]
 8011b72:	2800      	cmp	r0, #0
 8011b74:	d105      	bne.n	8011b82 <_svfiprintf_r+0x32>
 8011b76:	230c      	movs	r3, #12
 8011b78:	9a03      	ldr	r2, [sp, #12]
 8011b7a:	3801      	subs	r0, #1
 8011b7c:	6013      	str	r3, [r2, #0]
 8011b7e:	b021      	add	sp, #132	; 0x84
 8011b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b82:	2340      	movs	r3, #64	; 0x40
 8011b84:	617b      	str	r3, [r7, #20]
 8011b86:	2300      	movs	r3, #0
 8011b88:	ac08      	add	r4, sp, #32
 8011b8a:	6163      	str	r3, [r4, #20]
 8011b8c:	3320      	adds	r3, #32
 8011b8e:	7663      	strb	r3, [r4, #25]
 8011b90:	3310      	adds	r3, #16
 8011b92:	76a3      	strb	r3, [r4, #26]
 8011b94:	9507      	str	r5, [sp, #28]
 8011b96:	0035      	movs	r5, r6
 8011b98:	782b      	ldrb	r3, [r5, #0]
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d001      	beq.n	8011ba2 <_svfiprintf_r+0x52>
 8011b9e:	2b25      	cmp	r3, #37	; 0x25
 8011ba0:	d148      	bne.n	8011c34 <_svfiprintf_r+0xe4>
 8011ba2:	1bab      	subs	r3, r5, r6
 8011ba4:	9305      	str	r3, [sp, #20]
 8011ba6:	42b5      	cmp	r5, r6
 8011ba8:	d00b      	beq.n	8011bc2 <_svfiprintf_r+0x72>
 8011baa:	0032      	movs	r2, r6
 8011bac:	0039      	movs	r1, r7
 8011bae:	9803      	ldr	r0, [sp, #12]
 8011bb0:	f7ff ff6c 	bl	8011a8c <__ssputs_r>
 8011bb4:	3001      	adds	r0, #1
 8011bb6:	d100      	bne.n	8011bba <_svfiprintf_r+0x6a>
 8011bb8:	e0af      	b.n	8011d1a <_svfiprintf_r+0x1ca>
 8011bba:	6963      	ldr	r3, [r4, #20]
 8011bbc:	9a05      	ldr	r2, [sp, #20]
 8011bbe:	189b      	adds	r3, r3, r2
 8011bc0:	6163      	str	r3, [r4, #20]
 8011bc2:	782b      	ldrb	r3, [r5, #0]
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d100      	bne.n	8011bca <_svfiprintf_r+0x7a>
 8011bc8:	e0a7      	b.n	8011d1a <_svfiprintf_r+0x1ca>
 8011bca:	2201      	movs	r2, #1
 8011bcc:	2300      	movs	r3, #0
 8011bce:	4252      	negs	r2, r2
 8011bd0:	6062      	str	r2, [r4, #4]
 8011bd2:	a904      	add	r1, sp, #16
 8011bd4:	3254      	adds	r2, #84	; 0x54
 8011bd6:	1852      	adds	r2, r2, r1
 8011bd8:	1c6e      	adds	r6, r5, #1
 8011bda:	6023      	str	r3, [r4, #0]
 8011bdc:	60e3      	str	r3, [r4, #12]
 8011bde:	60a3      	str	r3, [r4, #8]
 8011be0:	7013      	strb	r3, [r2, #0]
 8011be2:	65a3      	str	r3, [r4, #88]	; 0x58
 8011be4:	4b55      	ldr	r3, [pc, #340]	; (8011d3c <_svfiprintf_r+0x1ec>)
 8011be6:	2205      	movs	r2, #5
 8011be8:	0018      	movs	r0, r3
 8011bea:	7831      	ldrb	r1, [r6, #0]
 8011bec:	9305      	str	r3, [sp, #20]
 8011bee:	f7fd ff34 	bl	800fa5a <memchr>
 8011bf2:	1c75      	adds	r5, r6, #1
 8011bf4:	2800      	cmp	r0, #0
 8011bf6:	d11f      	bne.n	8011c38 <_svfiprintf_r+0xe8>
 8011bf8:	6822      	ldr	r2, [r4, #0]
 8011bfa:	06d3      	lsls	r3, r2, #27
 8011bfc:	d504      	bpl.n	8011c08 <_svfiprintf_r+0xb8>
 8011bfe:	2353      	movs	r3, #83	; 0x53
 8011c00:	a904      	add	r1, sp, #16
 8011c02:	185b      	adds	r3, r3, r1
 8011c04:	2120      	movs	r1, #32
 8011c06:	7019      	strb	r1, [r3, #0]
 8011c08:	0713      	lsls	r3, r2, #28
 8011c0a:	d504      	bpl.n	8011c16 <_svfiprintf_r+0xc6>
 8011c0c:	2353      	movs	r3, #83	; 0x53
 8011c0e:	a904      	add	r1, sp, #16
 8011c10:	185b      	adds	r3, r3, r1
 8011c12:	212b      	movs	r1, #43	; 0x2b
 8011c14:	7019      	strb	r1, [r3, #0]
 8011c16:	7833      	ldrb	r3, [r6, #0]
 8011c18:	2b2a      	cmp	r3, #42	; 0x2a
 8011c1a:	d016      	beq.n	8011c4a <_svfiprintf_r+0xfa>
 8011c1c:	0035      	movs	r5, r6
 8011c1e:	2100      	movs	r1, #0
 8011c20:	200a      	movs	r0, #10
 8011c22:	68e3      	ldr	r3, [r4, #12]
 8011c24:	782a      	ldrb	r2, [r5, #0]
 8011c26:	1c6e      	adds	r6, r5, #1
 8011c28:	3a30      	subs	r2, #48	; 0x30
 8011c2a:	2a09      	cmp	r2, #9
 8011c2c:	d94e      	bls.n	8011ccc <_svfiprintf_r+0x17c>
 8011c2e:	2900      	cmp	r1, #0
 8011c30:	d111      	bne.n	8011c56 <_svfiprintf_r+0x106>
 8011c32:	e017      	b.n	8011c64 <_svfiprintf_r+0x114>
 8011c34:	3501      	adds	r5, #1
 8011c36:	e7af      	b.n	8011b98 <_svfiprintf_r+0x48>
 8011c38:	9b05      	ldr	r3, [sp, #20]
 8011c3a:	6822      	ldr	r2, [r4, #0]
 8011c3c:	1ac0      	subs	r0, r0, r3
 8011c3e:	2301      	movs	r3, #1
 8011c40:	4083      	lsls	r3, r0
 8011c42:	4313      	orrs	r3, r2
 8011c44:	002e      	movs	r6, r5
 8011c46:	6023      	str	r3, [r4, #0]
 8011c48:	e7cc      	b.n	8011be4 <_svfiprintf_r+0x94>
 8011c4a:	9b07      	ldr	r3, [sp, #28]
 8011c4c:	1d19      	adds	r1, r3, #4
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	9107      	str	r1, [sp, #28]
 8011c52:	2b00      	cmp	r3, #0
 8011c54:	db01      	blt.n	8011c5a <_svfiprintf_r+0x10a>
 8011c56:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c58:	e004      	b.n	8011c64 <_svfiprintf_r+0x114>
 8011c5a:	425b      	negs	r3, r3
 8011c5c:	60e3      	str	r3, [r4, #12]
 8011c5e:	2302      	movs	r3, #2
 8011c60:	4313      	orrs	r3, r2
 8011c62:	6023      	str	r3, [r4, #0]
 8011c64:	782b      	ldrb	r3, [r5, #0]
 8011c66:	2b2e      	cmp	r3, #46	; 0x2e
 8011c68:	d10a      	bne.n	8011c80 <_svfiprintf_r+0x130>
 8011c6a:	786b      	ldrb	r3, [r5, #1]
 8011c6c:	2b2a      	cmp	r3, #42	; 0x2a
 8011c6e:	d135      	bne.n	8011cdc <_svfiprintf_r+0x18c>
 8011c70:	9b07      	ldr	r3, [sp, #28]
 8011c72:	3502      	adds	r5, #2
 8011c74:	1d1a      	adds	r2, r3, #4
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	9207      	str	r2, [sp, #28]
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	db2b      	blt.n	8011cd6 <_svfiprintf_r+0x186>
 8011c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8011c80:	4e2f      	ldr	r6, [pc, #188]	; (8011d40 <_svfiprintf_r+0x1f0>)
 8011c82:	2203      	movs	r2, #3
 8011c84:	0030      	movs	r0, r6
 8011c86:	7829      	ldrb	r1, [r5, #0]
 8011c88:	f7fd fee7 	bl	800fa5a <memchr>
 8011c8c:	2800      	cmp	r0, #0
 8011c8e:	d006      	beq.n	8011c9e <_svfiprintf_r+0x14e>
 8011c90:	2340      	movs	r3, #64	; 0x40
 8011c92:	1b80      	subs	r0, r0, r6
 8011c94:	4083      	lsls	r3, r0
 8011c96:	6822      	ldr	r2, [r4, #0]
 8011c98:	3501      	adds	r5, #1
 8011c9a:	4313      	orrs	r3, r2
 8011c9c:	6023      	str	r3, [r4, #0]
 8011c9e:	7829      	ldrb	r1, [r5, #0]
 8011ca0:	2206      	movs	r2, #6
 8011ca2:	4828      	ldr	r0, [pc, #160]	; (8011d44 <_svfiprintf_r+0x1f4>)
 8011ca4:	1c6e      	adds	r6, r5, #1
 8011ca6:	7621      	strb	r1, [r4, #24]
 8011ca8:	f7fd fed7 	bl	800fa5a <memchr>
 8011cac:	2800      	cmp	r0, #0
 8011cae:	d03c      	beq.n	8011d2a <_svfiprintf_r+0x1da>
 8011cb0:	4b25      	ldr	r3, [pc, #148]	; (8011d48 <_svfiprintf_r+0x1f8>)
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d125      	bne.n	8011d02 <_svfiprintf_r+0x1b2>
 8011cb6:	2207      	movs	r2, #7
 8011cb8:	9b07      	ldr	r3, [sp, #28]
 8011cba:	3307      	adds	r3, #7
 8011cbc:	4393      	bics	r3, r2
 8011cbe:	3308      	adds	r3, #8
 8011cc0:	9307      	str	r3, [sp, #28]
 8011cc2:	6963      	ldr	r3, [r4, #20]
 8011cc4:	9a04      	ldr	r2, [sp, #16]
 8011cc6:	189b      	adds	r3, r3, r2
 8011cc8:	6163      	str	r3, [r4, #20]
 8011cca:	e764      	b.n	8011b96 <_svfiprintf_r+0x46>
 8011ccc:	4343      	muls	r3, r0
 8011cce:	0035      	movs	r5, r6
 8011cd0:	2101      	movs	r1, #1
 8011cd2:	189b      	adds	r3, r3, r2
 8011cd4:	e7a6      	b.n	8011c24 <_svfiprintf_r+0xd4>
 8011cd6:	2301      	movs	r3, #1
 8011cd8:	425b      	negs	r3, r3
 8011cda:	e7d0      	b.n	8011c7e <_svfiprintf_r+0x12e>
 8011cdc:	2300      	movs	r3, #0
 8011cde:	200a      	movs	r0, #10
 8011ce0:	001a      	movs	r2, r3
 8011ce2:	3501      	adds	r5, #1
 8011ce4:	6063      	str	r3, [r4, #4]
 8011ce6:	7829      	ldrb	r1, [r5, #0]
 8011ce8:	1c6e      	adds	r6, r5, #1
 8011cea:	3930      	subs	r1, #48	; 0x30
 8011cec:	2909      	cmp	r1, #9
 8011cee:	d903      	bls.n	8011cf8 <_svfiprintf_r+0x1a8>
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d0c5      	beq.n	8011c80 <_svfiprintf_r+0x130>
 8011cf4:	9209      	str	r2, [sp, #36]	; 0x24
 8011cf6:	e7c3      	b.n	8011c80 <_svfiprintf_r+0x130>
 8011cf8:	4342      	muls	r2, r0
 8011cfa:	0035      	movs	r5, r6
 8011cfc:	2301      	movs	r3, #1
 8011cfe:	1852      	adds	r2, r2, r1
 8011d00:	e7f1      	b.n	8011ce6 <_svfiprintf_r+0x196>
 8011d02:	aa07      	add	r2, sp, #28
 8011d04:	9200      	str	r2, [sp, #0]
 8011d06:	0021      	movs	r1, r4
 8011d08:	003a      	movs	r2, r7
 8011d0a:	4b10      	ldr	r3, [pc, #64]	; (8011d4c <_svfiprintf_r+0x1fc>)
 8011d0c:	9803      	ldr	r0, [sp, #12]
 8011d0e:	f7fc fe39 	bl	800e984 <_printf_float>
 8011d12:	9004      	str	r0, [sp, #16]
 8011d14:	9b04      	ldr	r3, [sp, #16]
 8011d16:	3301      	adds	r3, #1
 8011d18:	d1d3      	bne.n	8011cc2 <_svfiprintf_r+0x172>
 8011d1a:	89bb      	ldrh	r3, [r7, #12]
 8011d1c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011d1e:	065b      	lsls	r3, r3, #25
 8011d20:	d400      	bmi.n	8011d24 <_svfiprintf_r+0x1d4>
 8011d22:	e72c      	b.n	8011b7e <_svfiprintf_r+0x2e>
 8011d24:	2001      	movs	r0, #1
 8011d26:	4240      	negs	r0, r0
 8011d28:	e729      	b.n	8011b7e <_svfiprintf_r+0x2e>
 8011d2a:	aa07      	add	r2, sp, #28
 8011d2c:	9200      	str	r2, [sp, #0]
 8011d2e:	0021      	movs	r1, r4
 8011d30:	003a      	movs	r2, r7
 8011d32:	4b06      	ldr	r3, [pc, #24]	; (8011d4c <_svfiprintf_r+0x1fc>)
 8011d34:	9803      	ldr	r0, [sp, #12]
 8011d36:	f7fd f8eb 	bl	800ef10 <_printf_i>
 8011d3a:	e7ea      	b.n	8011d12 <_svfiprintf_r+0x1c2>
 8011d3c:	08013b1c 	.word	0x08013b1c
 8011d40:	08013b22 	.word	0x08013b22
 8011d44:	08013b26 	.word	0x08013b26
 8011d48:	0800e985 	.word	0x0800e985
 8011d4c:	08011a8d 	.word	0x08011a8d

08011d50 <_sungetc_r>:
 8011d50:	b570      	push	{r4, r5, r6, lr}
 8011d52:	0014      	movs	r4, r2
 8011d54:	1c4b      	adds	r3, r1, #1
 8011d56:	d103      	bne.n	8011d60 <_sungetc_r+0x10>
 8011d58:	2501      	movs	r5, #1
 8011d5a:	426d      	negs	r5, r5
 8011d5c:	0028      	movs	r0, r5
 8011d5e:	bd70      	pop	{r4, r5, r6, pc}
 8011d60:	8993      	ldrh	r3, [r2, #12]
 8011d62:	2220      	movs	r2, #32
 8011d64:	4393      	bics	r3, r2
 8011d66:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8011d68:	81a3      	strh	r3, [r4, #12]
 8011d6a:	b2ce      	uxtb	r6, r1
 8011d6c:	6863      	ldr	r3, [r4, #4]
 8011d6e:	b2cd      	uxtb	r5, r1
 8011d70:	2a00      	cmp	r2, #0
 8011d72:	d010      	beq.n	8011d96 <_sungetc_r+0x46>
 8011d74:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8011d76:	429a      	cmp	r2, r3
 8011d78:	dd07      	ble.n	8011d8a <_sungetc_r+0x3a>
 8011d7a:	6823      	ldr	r3, [r4, #0]
 8011d7c:	3b01      	subs	r3, #1
 8011d7e:	6023      	str	r3, [r4, #0]
 8011d80:	701e      	strb	r6, [r3, #0]
 8011d82:	6863      	ldr	r3, [r4, #4]
 8011d84:	3301      	adds	r3, #1
 8011d86:	6063      	str	r3, [r4, #4]
 8011d88:	e7e8      	b.n	8011d5c <_sungetc_r+0xc>
 8011d8a:	0021      	movs	r1, r4
 8011d8c:	f000 fc0a 	bl	80125a4 <__submore>
 8011d90:	2800      	cmp	r0, #0
 8011d92:	d0f2      	beq.n	8011d7a <_sungetc_r+0x2a>
 8011d94:	e7e0      	b.n	8011d58 <_sungetc_r+0x8>
 8011d96:	6921      	ldr	r1, [r4, #16]
 8011d98:	6822      	ldr	r2, [r4, #0]
 8011d9a:	2900      	cmp	r1, #0
 8011d9c:	d007      	beq.n	8011dae <_sungetc_r+0x5e>
 8011d9e:	4291      	cmp	r1, r2
 8011da0:	d205      	bcs.n	8011dae <_sungetc_r+0x5e>
 8011da2:	1e51      	subs	r1, r2, #1
 8011da4:	7808      	ldrb	r0, [r1, #0]
 8011da6:	42a8      	cmp	r0, r5
 8011da8:	d101      	bne.n	8011dae <_sungetc_r+0x5e>
 8011daa:	6021      	str	r1, [r4, #0]
 8011dac:	e7ea      	b.n	8011d84 <_sungetc_r+0x34>
 8011dae:	6423      	str	r3, [r4, #64]	; 0x40
 8011db0:	0023      	movs	r3, r4
 8011db2:	3344      	adds	r3, #68	; 0x44
 8011db4:	6363      	str	r3, [r4, #52]	; 0x34
 8011db6:	2303      	movs	r3, #3
 8011db8:	63a3      	str	r3, [r4, #56]	; 0x38
 8011dba:	0023      	movs	r3, r4
 8011dbc:	3346      	adds	r3, #70	; 0x46
 8011dbe:	63e2      	str	r2, [r4, #60]	; 0x3c
 8011dc0:	701e      	strb	r6, [r3, #0]
 8011dc2:	6023      	str	r3, [r4, #0]
 8011dc4:	2301      	movs	r3, #1
 8011dc6:	e7de      	b.n	8011d86 <_sungetc_r+0x36>

08011dc8 <__ssrefill_r>:
 8011dc8:	b510      	push	{r4, lr}
 8011dca:	000c      	movs	r4, r1
 8011dcc:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8011dce:	2900      	cmp	r1, #0
 8011dd0:	d00e      	beq.n	8011df0 <__ssrefill_r+0x28>
 8011dd2:	0023      	movs	r3, r4
 8011dd4:	3344      	adds	r3, #68	; 0x44
 8011dd6:	4299      	cmp	r1, r3
 8011dd8:	d001      	beq.n	8011dde <__ssrefill_r+0x16>
 8011dda:	f7fe fd19 	bl	8010810 <_free_r>
 8011dde:	2000      	movs	r0, #0
 8011de0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011de2:	6360      	str	r0, [r4, #52]	; 0x34
 8011de4:	6063      	str	r3, [r4, #4]
 8011de6:	4283      	cmp	r3, r0
 8011de8:	d002      	beq.n	8011df0 <__ssrefill_r+0x28>
 8011dea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8011dec:	6023      	str	r3, [r4, #0]
 8011dee:	bd10      	pop	{r4, pc}
 8011df0:	6923      	ldr	r3, [r4, #16]
 8011df2:	2001      	movs	r0, #1
 8011df4:	6023      	str	r3, [r4, #0]
 8011df6:	2300      	movs	r3, #0
 8011df8:	89a2      	ldrh	r2, [r4, #12]
 8011dfa:	6063      	str	r3, [r4, #4]
 8011dfc:	3320      	adds	r3, #32
 8011dfe:	4313      	orrs	r3, r2
 8011e00:	81a3      	strh	r3, [r4, #12]
 8011e02:	4240      	negs	r0, r0
 8011e04:	e7f3      	b.n	8011dee <__ssrefill_r+0x26>
	...

08011e08 <__ssvfiscanf_r>:
 8011e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e0a:	4cae      	ldr	r4, [pc, #696]	; (80120c4 <__ssvfiscanf_r+0x2bc>)
 8011e0c:	0006      	movs	r6, r0
 8011e0e:	44a5      	add	sp, r4
 8011e10:	000c      	movs	r4, r1
 8011e12:	2100      	movs	r1, #0
 8011e14:	20be      	movs	r0, #190	; 0xbe
 8011e16:	9146      	str	r1, [sp, #280]	; 0x118
 8011e18:	9147      	str	r1, [sp, #284]	; 0x11c
 8011e1a:	a903      	add	r1, sp, #12
 8011e1c:	9148      	str	r1, [sp, #288]	; 0x120
 8011e1e:	49aa      	ldr	r1, [pc, #680]	; (80120c8 <__ssvfiscanf_r+0x2c0>)
 8011e20:	0040      	lsls	r0, r0, #1
 8011e22:	ad43      	add	r5, sp, #268	; 0x10c
 8011e24:	5029      	str	r1, [r5, r0]
 8011e26:	25c0      	movs	r5, #192	; 0xc0
 8011e28:	49a8      	ldr	r1, [pc, #672]	; (80120cc <__ssvfiscanf_r+0x2c4>)
 8011e2a:	006d      	lsls	r5, r5, #1
 8011e2c:	a843      	add	r0, sp, #268	; 0x10c
 8011e2e:	5141      	str	r1, [r0, r5]
 8011e30:	9302      	str	r3, [sp, #8]
 8011e32:	7815      	ldrb	r5, [r2, #0]
 8011e34:	2d00      	cmp	r5, #0
 8011e36:	d100      	bne.n	8011e3a <__ssvfiscanf_r+0x32>
 8011e38:	e141      	b.n	80120be <__ssvfiscanf_r+0x2b6>
 8011e3a:	4ba5      	ldr	r3, [pc, #660]	; (80120d0 <__ssvfiscanf_r+0x2c8>)
 8011e3c:	2008      	movs	r0, #8
 8011e3e:	5d59      	ldrb	r1, [r3, r5]
 8011e40:	9300      	str	r3, [sp, #0]
 8011e42:	2308      	movs	r3, #8
 8011e44:	1c57      	adds	r7, r2, #1
 8011e46:	400b      	ands	r3, r1
 8011e48:	4201      	tst	r1, r0
 8011e4a:	d01e      	beq.n	8011e8a <__ssvfiscanf_r+0x82>
 8011e4c:	6863      	ldr	r3, [r4, #4]
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	dd11      	ble.n	8011e76 <__ssvfiscanf_r+0x6e>
 8011e52:	6823      	ldr	r3, [r4, #0]
 8011e54:	9900      	ldr	r1, [sp, #0]
 8011e56:	781a      	ldrb	r2, [r3, #0]
 8011e58:	5c8a      	ldrb	r2, [r1, r2]
 8011e5a:	2108      	movs	r1, #8
 8011e5c:	420a      	tst	r2, r1
 8011e5e:	d101      	bne.n	8011e64 <__ssvfiscanf_r+0x5c>
 8011e60:	003a      	movs	r2, r7
 8011e62:	e7e6      	b.n	8011e32 <__ssvfiscanf_r+0x2a>
 8011e64:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8011e66:	3301      	adds	r3, #1
 8011e68:	3201      	adds	r2, #1
 8011e6a:	9247      	str	r2, [sp, #284]	; 0x11c
 8011e6c:	6862      	ldr	r2, [r4, #4]
 8011e6e:	6023      	str	r3, [r4, #0]
 8011e70:	3a01      	subs	r2, #1
 8011e72:	6062      	str	r2, [r4, #4]
 8011e74:	e7ea      	b.n	8011e4c <__ssvfiscanf_r+0x44>
 8011e76:	22c0      	movs	r2, #192	; 0xc0
 8011e78:	ab43      	add	r3, sp, #268	; 0x10c
 8011e7a:	0052      	lsls	r2, r2, #1
 8011e7c:	0021      	movs	r1, r4
 8011e7e:	0030      	movs	r0, r6
 8011e80:	589b      	ldr	r3, [r3, r2]
 8011e82:	4798      	blx	r3
 8011e84:	2800      	cmp	r0, #0
 8011e86:	d0e4      	beq.n	8011e52 <__ssvfiscanf_r+0x4a>
 8011e88:	e7ea      	b.n	8011e60 <__ssvfiscanf_r+0x58>
 8011e8a:	2d25      	cmp	r5, #37	; 0x25
 8011e8c:	d162      	bne.n	8011f54 <__ssvfiscanf_r+0x14c>
 8011e8e:	9345      	str	r3, [sp, #276]	; 0x114
 8011e90:	9343      	str	r3, [sp, #268]	; 0x10c
 8011e92:	7853      	ldrb	r3, [r2, #1]
 8011e94:	2b2a      	cmp	r3, #42	; 0x2a
 8011e96:	d102      	bne.n	8011e9e <__ssvfiscanf_r+0x96>
 8011e98:	3b1a      	subs	r3, #26
 8011e9a:	9343      	str	r3, [sp, #268]	; 0x10c
 8011e9c:	1c97      	adds	r7, r2, #2
 8011e9e:	003d      	movs	r5, r7
 8011ea0:	220a      	movs	r2, #10
 8011ea2:	7829      	ldrb	r1, [r5, #0]
 8011ea4:	1c6b      	adds	r3, r5, #1
 8011ea6:	9301      	str	r3, [sp, #4]
 8011ea8:	000b      	movs	r3, r1
 8011eaa:	3b30      	subs	r3, #48	; 0x30
 8011eac:	2b09      	cmp	r3, #9
 8011eae:	d91e      	bls.n	8011eee <__ssvfiscanf_r+0xe6>
 8011eb0:	4f88      	ldr	r7, [pc, #544]	; (80120d4 <__ssvfiscanf_r+0x2cc>)
 8011eb2:	2203      	movs	r2, #3
 8011eb4:	0038      	movs	r0, r7
 8011eb6:	f7fd fdd0 	bl	800fa5a <memchr>
 8011eba:	2800      	cmp	r0, #0
 8011ebc:	d006      	beq.n	8011ecc <__ssvfiscanf_r+0xc4>
 8011ebe:	2301      	movs	r3, #1
 8011ec0:	1bc0      	subs	r0, r0, r7
 8011ec2:	4083      	lsls	r3, r0
 8011ec4:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8011ec6:	9d01      	ldr	r5, [sp, #4]
 8011ec8:	4313      	orrs	r3, r2
 8011eca:	9343      	str	r3, [sp, #268]	; 0x10c
 8011ecc:	1c6f      	adds	r7, r5, #1
 8011ece:	782d      	ldrb	r5, [r5, #0]
 8011ed0:	2d78      	cmp	r5, #120	; 0x78
 8011ed2:	d807      	bhi.n	8011ee4 <__ssvfiscanf_r+0xdc>
 8011ed4:	2d57      	cmp	r5, #87	; 0x57
 8011ed6:	d811      	bhi.n	8011efc <__ssvfiscanf_r+0xf4>
 8011ed8:	2d25      	cmp	r5, #37	; 0x25
 8011eda:	d03b      	beq.n	8011f54 <__ssvfiscanf_r+0x14c>
 8011edc:	d835      	bhi.n	8011f4a <__ssvfiscanf_r+0x142>
 8011ede:	2d00      	cmp	r5, #0
 8011ee0:	d100      	bne.n	8011ee4 <__ssvfiscanf_r+0xdc>
 8011ee2:	e0e9      	b.n	80120b8 <__ssvfiscanf_r+0x2b0>
 8011ee4:	2303      	movs	r3, #3
 8011ee6:	9349      	str	r3, [sp, #292]	; 0x124
 8011ee8:	3307      	adds	r3, #7
 8011eea:	9344      	str	r3, [sp, #272]	; 0x110
 8011eec:	e06d      	b.n	8011fca <__ssvfiscanf_r+0x1c2>
 8011eee:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8011ef0:	9d01      	ldr	r5, [sp, #4]
 8011ef2:	4353      	muls	r3, r2
 8011ef4:	3b30      	subs	r3, #48	; 0x30
 8011ef6:	185b      	adds	r3, r3, r1
 8011ef8:	9345      	str	r3, [sp, #276]	; 0x114
 8011efa:	e7d2      	b.n	8011ea2 <__ssvfiscanf_r+0x9a>
 8011efc:	0028      	movs	r0, r5
 8011efe:	3858      	subs	r0, #88	; 0x58
 8011f00:	2820      	cmp	r0, #32
 8011f02:	d8ef      	bhi.n	8011ee4 <__ssvfiscanf_r+0xdc>
 8011f04:	f7ee f91c 	bl	8000140 <__gnu_thumb1_case_shi>
 8011f08:	ffee004d 	.word	0xffee004d
 8011f0c:	007fffee 	.word	0x007fffee
 8011f10:	ffeeffee 	.word	0xffeeffee
 8011f14:	ffeeffee 	.word	0xffeeffee
 8011f18:	ffeeffee 	.word	0xffeeffee
 8011f1c:	008affee 	.word	0x008affee
 8011f20:	0024007d 	.word	0x0024007d
 8011f24:	00240024 	.word	0x00240024
 8011f28:	0059ffee 	.word	0x0059ffee
 8011f2c:	ffeeffee 	.word	0xffeeffee
 8011f30:	ffeeffee 	.word	0xffeeffee
 8011f34:	005d0092 	.word	0x005d0092
 8011f38:	ffee0049 	.word	0xffee0049
 8011f3c:	0090ffee 	.word	0x0090ffee
 8011f40:	007dffee 	.word	0x007dffee
 8011f44:	ffeeffee 	.word	0xffeeffee
 8011f48:	004d      	.short	0x004d
 8011f4a:	3d45      	subs	r5, #69	; 0x45
 8011f4c:	2d02      	cmp	r5, #2
 8011f4e:	d8c9      	bhi.n	8011ee4 <__ssvfiscanf_r+0xdc>
 8011f50:	2305      	movs	r3, #5
 8011f52:	e039      	b.n	8011fc8 <__ssvfiscanf_r+0x1c0>
 8011f54:	6863      	ldr	r3, [r4, #4]
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	dd0d      	ble.n	8011f76 <__ssvfiscanf_r+0x16e>
 8011f5a:	6823      	ldr	r3, [r4, #0]
 8011f5c:	781a      	ldrb	r2, [r3, #0]
 8011f5e:	42aa      	cmp	r2, r5
 8011f60:	d000      	beq.n	8011f64 <__ssvfiscanf_r+0x15c>
 8011f62:	e0ac      	b.n	80120be <__ssvfiscanf_r+0x2b6>
 8011f64:	3301      	adds	r3, #1
 8011f66:	6862      	ldr	r2, [r4, #4]
 8011f68:	6023      	str	r3, [r4, #0]
 8011f6a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8011f6c:	3a01      	subs	r2, #1
 8011f6e:	3301      	adds	r3, #1
 8011f70:	6062      	str	r2, [r4, #4]
 8011f72:	9347      	str	r3, [sp, #284]	; 0x11c
 8011f74:	e774      	b.n	8011e60 <__ssvfiscanf_r+0x58>
 8011f76:	22c0      	movs	r2, #192	; 0xc0
 8011f78:	ab43      	add	r3, sp, #268	; 0x10c
 8011f7a:	0052      	lsls	r2, r2, #1
 8011f7c:	0021      	movs	r1, r4
 8011f7e:	0030      	movs	r0, r6
 8011f80:	589b      	ldr	r3, [r3, r2]
 8011f82:	4798      	blx	r3
 8011f84:	2800      	cmp	r0, #0
 8011f86:	d0e8      	beq.n	8011f5a <__ssvfiscanf_r+0x152>
 8011f88:	9846      	ldr	r0, [sp, #280]	; 0x118
 8011f8a:	2800      	cmp	r0, #0
 8011f8c:	d000      	beq.n	8011f90 <__ssvfiscanf_r+0x188>
 8011f8e:	e08f      	b.n	80120b0 <__ssvfiscanf_r+0x2a8>
 8011f90:	3801      	subs	r0, #1
 8011f92:	23a5      	movs	r3, #165	; 0xa5
 8011f94:	009b      	lsls	r3, r3, #2
 8011f96:	449d      	add	sp, r3
 8011f98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f9a:	2320      	movs	r3, #32
 8011f9c:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8011f9e:	4313      	orrs	r3, r2
 8011fa0:	9343      	str	r3, [sp, #268]	; 0x10c
 8011fa2:	2380      	movs	r3, #128	; 0x80
 8011fa4:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8011fa6:	009b      	lsls	r3, r3, #2
 8011fa8:	4313      	orrs	r3, r2
 8011faa:	9343      	str	r3, [sp, #268]	; 0x10c
 8011fac:	2310      	movs	r3, #16
 8011fae:	9344      	str	r3, [sp, #272]	; 0x110
 8011fb0:	236e      	movs	r3, #110	; 0x6e
 8011fb2:	42ab      	cmp	r3, r5
 8011fb4:	419b      	sbcs	r3, r3
 8011fb6:	425b      	negs	r3, r3
 8011fb8:	e001      	b.n	8011fbe <__ssvfiscanf_r+0x1b6>
 8011fba:	2300      	movs	r3, #0
 8011fbc:	9344      	str	r3, [sp, #272]	; 0x110
 8011fbe:	3303      	adds	r3, #3
 8011fc0:	e002      	b.n	8011fc8 <__ssvfiscanf_r+0x1c0>
 8011fc2:	2308      	movs	r3, #8
 8011fc4:	9344      	str	r3, [sp, #272]	; 0x110
 8011fc6:	3b04      	subs	r3, #4
 8011fc8:	9349      	str	r3, [sp, #292]	; 0x124
 8011fca:	6863      	ldr	r3, [r4, #4]
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	dd3c      	ble.n	801204a <__ssvfiscanf_r+0x242>
 8011fd0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8011fd2:	065b      	lsls	r3, r3, #25
 8011fd4:	d406      	bmi.n	8011fe4 <__ssvfiscanf_r+0x1dc>
 8011fd6:	6823      	ldr	r3, [r4, #0]
 8011fd8:	9900      	ldr	r1, [sp, #0]
 8011fda:	781a      	ldrb	r2, [r3, #0]
 8011fdc:	5c8a      	ldrb	r2, [r1, r2]
 8011fde:	2108      	movs	r1, #8
 8011fe0:	420a      	tst	r2, r1
 8011fe2:	d13c      	bne.n	801205e <__ssvfiscanf_r+0x256>
 8011fe4:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8011fe6:	2b02      	cmp	r3, #2
 8011fe8:	dc4e      	bgt.n	8012088 <__ssvfiscanf_r+0x280>
 8011fea:	0022      	movs	r2, r4
 8011fec:	0030      	movs	r0, r6
 8011fee:	ab02      	add	r3, sp, #8
 8011ff0:	a943      	add	r1, sp, #268	; 0x10c
 8011ff2:	f000 f873 	bl	80120dc <_scanf_chars>
 8011ff6:	2801      	cmp	r0, #1
 8011ff8:	d061      	beq.n	80120be <__ssvfiscanf_r+0x2b6>
 8011ffa:	2802      	cmp	r0, #2
 8011ffc:	d000      	beq.n	8012000 <__ssvfiscanf_r+0x1f8>
 8011ffe:	e72f      	b.n	8011e60 <__ssvfiscanf_r+0x58>
 8012000:	e7c2      	b.n	8011f88 <__ssvfiscanf_r+0x180>
 8012002:	230a      	movs	r3, #10
 8012004:	e7d3      	b.n	8011fae <__ssvfiscanf_r+0x1a6>
 8012006:	0039      	movs	r1, r7
 8012008:	a803      	add	r0, sp, #12
 801200a:	f000 fa8f 	bl	801252c <__sccl>
 801200e:	2340      	movs	r3, #64	; 0x40
 8012010:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8012012:	0007      	movs	r7, r0
 8012014:	4313      	orrs	r3, r2
 8012016:	9343      	str	r3, [sp, #268]	; 0x10c
 8012018:	2301      	movs	r3, #1
 801201a:	e7d5      	b.n	8011fc8 <__ssvfiscanf_r+0x1c0>
 801201c:	2340      	movs	r3, #64	; 0x40
 801201e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8012020:	4313      	orrs	r3, r2
 8012022:	9343      	str	r3, [sp, #268]	; 0x10c
 8012024:	2300      	movs	r3, #0
 8012026:	e7cf      	b.n	8011fc8 <__ssvfiscanf_r+0x1c0>
 8012028:	2302      	movs	r3, #2
 801202a:	e7cd      	b.n	8011fc8 <__ssvfiscanf_r+0x1c0>
 801202c:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 801202e:	06d3      	lsls	r3, r2, #27
 8012030:	d500      	bpl.n	8012034 <__ssvfiscanf_r+0x22c>
 8012032:	e715      	b.n	8011e60 <__ssvfiscanf_r+0x58>
 8012034:	9b02      	ldr	r3, [sp, #8]
 8012036:	9947      	ldr	r1, [sp, #284]	; 0x11c
 8012038:	1d18      	adds	r0, r3, #4
 801203a:	9002      	str	r0, [sp, #8]
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	07d5      	lsls	r5, r2, #31
 8012040:	d501      	bpl.n	8012046 <__ssvfiscanf_r+0x23e>
 8012042:	8019      	strh	r1, [r3, #0]
 8012044:	e70c      	b.n	8011e60 <__ssvfiscanf_r+0x58>
 8012046:	6019      	str	r1, [r3, #0]
 8012048:	e70a      	b.n	8011e60 <__ssvfiscanf_r+0x58>
 801204a:	22c0      	movs	r2, #192	; 0xc0
 801204c:	ab43      	add	r3, sp, #268	; 0x10c
 801204e:	0052      	lsls	r2, r2, #1
 8012050:	0021      	movs	r1, r4
 8012052:	0030      	movs	r0, r6
 8012054:	589b      	ldr	r3, [r3, r2]
 8012056:	4798      	blx	r3
 8012058:	2800      	cmp	r0, #0
 801205a:	d0b9      	beq.n	8011fd0 <__ssvfiscanf_r+0x1c8>
 801205c:	e794      	b.n	8011f88 <__ssvfiscanf_r+0x180>
 801205e:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8012060:	3201      	adds	r2, #1
 8012062:	9247      	str	r2, [sp, #284]	; 0x11c
 8012064:	6862      	ldr	r2, [r4, #4]
 8012066:	3a01      	subs	r2, #1
 8012068:	6062      	str	r2, [r4, #4]
 801206a:	2a00      	cmp	r2, #0
 801206c:	dd02      	ble.n	8012074 <__ssvfiscanf_r+0x26c>
 801206e:	3301      	adds	r3, #1
 8012070:	6023      	str	r3, [r4, #0]
 8012072:	e7b0      	b.n	8011fd6 <__ssvfiscanf_r+0x1ce>
 8012074:	22c0      	movs	r2, #192	; 0xc0
 8012076:	ab43      	add	r3, sp, #268	; 0x10c
 8012078:	0052      	lsls	r2, r2, #1
 801207a:	0021      	movs	r1, r4
 801207c:	0030      	movs	r0, r6
 801207e:	589b      	ldr	r3, [r3, r2]
 8012080:	4798      	blx	r3
 8012082:	2800      	cmp	r0, #0
 8012084:	d0a7      	beq.n	8011fd6 <__ssvfiscanf_r+0x1ce>
 8012086:	e77f      	b.n	8011f88 <__ssvfiscanf_r+0x180>
 8012088:	2b04      	cmp	r3, #4
 801208a:	dc06      	bgt.n	801209a <__ssvfiscanf_r+0x292>
 801208c:	0022      	movs	r2, r4
 801208e:	0030      	movs	r0, r6
 8012090:	ab02      	add	r3, sp, #8
 8012092:	a943      	add	r1, sp, #268	; 0x10c
 8012094:	f000 f880 	bl	8012198 <_scanf_i>
 8012098:	e7ad      	b.n	8011ff6 <__ssvfiscanf_r+0x1ee>
 801209a:	4b0f      	ldr	r3, [pc, #60]	; (80120d8 <__ssvfiscanf_r+0x2d0>)
 801209c:	2b00      	cmp	r3, #0
 801209e:	d100      	bne.n	80120a2 <__ssvfiscanf_r+0x29a>
 80120a0:	e6de      	b.n	8011e60 <__ssvfiscanf_r+0x58>
 80120a2:	0022      	movs	r2, r4
 80120a4:	0030      	movs	r0, r6
 80120a6:	ab02      	add	r3, sp, #8
 80120a8:	a943      	add	r1, sp, #268	; 0x10c
 80120aa:	f7fd f841 	bl	800f130 <_scanf_float>
 80120ae:	e7a2      	b.n	8011ff6 <__ssvfiscanf_r+0x1ee>
 80120b0:	89a3      	ldrh	r3, [r4, #12]
 80120b2:	065b      	lsls	r3, r3, #25
 80120b4:	d400      	bmi.n	80120b8 <__ssvfiscanf_r+0x2b0>
 80120b6:	e76c      	b.n	8011f92 <__ssvfiscanf_r+0x18a>
 80120b8:	2001      	movs	r0, #1
 80120ba:	4240      	negs	r0, r0
 80120bc:	e769      	b.n	8011f92 <__ssvfiscanf_r+0x18a>
 80120be:	9846      	ldr	r0, [sp, #280]	; 0x118
 80120c0:	e767      	b.n	8011f92 <__ssvfiscanf_r+0x18a>
 80120c2:	46c0      	nop			; (mov r8, r8)
 80120c4:	fffffd6c 	.word	0xfffffd6c
 80120c8:	08011d51 	.word	0x08011d51
 80120cc:	08011dc9 	.word	0x08011dc9
 80120d0:	08013701 	.word	0x08013701
 80120d4:	08013b22 	.word	0x08013b22
 80120d8:	0800f131 	.word	0x0800f131

080120dc <_scanf_chars>:
 80120dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80120de:	0015      	movs	r5, r2
 80120e0:	688a      	ldr	r2, [r1, #8]
 80120e2:	000c      	movs	r4, r1
 80120e4:	9001      	str	r0, [sp, #4]
 80120e6:	2a00      	cmp	r2, #0
 80120e8:	d105      	bne.n	80120f6 <_scanf_chars+0x1a>
 80120ea:	6989      	ldr	r1, [r1, #24]
 80120ec:	3201      	adds	r2, #1
 80120ee:	2900      	cmp	r1, #0
 80120f0:	d000      	beq.n	80120f4 <_scanf_chars+0x18>
 80120f2:	3a02      	subs	r2, #2
 80120f4:	60a2      	str	r2, [r4, #8]
 80120f6:	6822      	ldr	r2, [r4, #0]
 80120f8:	06d2      	lsls	r2, r2, #27
 80120fa:	d403      	bmi.n	8012104 <_scanf_chars+0x28>
 80120fc:	681a      	ldr	r2, [r3, #0]
 80120fe:	1d11      	adds	r1, r2, #4
 8012100:	6019      	str	r1, [r3, #0]
 8012102:	6817      	ldr	r7, [r2, #0]
 8012104:	2600      	movs	r6, #0
 8012106:	69a0      	ldr	r0, [r4, #24]
 8012108:	2800      	cmp	r0, #0
 801210a:	d013      	beq.n	8012134 <_scanf_chars+0x58>
 801210c:	2801      	cmp	r0, #1
 801210e:	d108      	bne.n	8012122 <_scanf_chars+0x46>
 8012110:	682b      	ldr	r3, [r5, #0]
 8012112:	6962      	ldr	r2, [r4, #20]
 8012114:	781b      	ldrb	r3, [r3, #0]
 8012116:	5cd3      	ldrb	r3, [r2, r3]
 8012118:	2b00      	cmp	r3, #0
 801211a:	d10b      	bne.n	8012134 <_scanf_chars+0x58>
 801211c:	2e00      	cmp	r6, #0
 801211e:	d038      	beq.n	8012192 <_scanf_chars+0xb6>
 8012120:	e026      	b.n	8012170 <_scanf_chars+0x94>
 8012122:	2802      	cmp	r0, #2
 8012124:	d124      	bne.n	8012170 <_scanf_chars+0x94>
 8012126:	682b      	ldr	r3, [r5, #0]
 8012128:	4a1a      	ldr	r2, [pc, #104]	; (8012194 <_scanf_chars+0xb8>)
 801212a:	781b      	ldrb	r3, [r3, #0]
 801212c:	5cd3      	ldrb	r3, [r2, r3]
 801212e:	2208      	movs	r2, #8
 8012130:	4213      	tst	r3, r2
 8012132:	d11d      	bne.n	8012170 <_scanf_chars+0x94>
 8012134:	2210      	movs	r2, #16
 8012136:	6823      	ldr	r3, [r4, #0]
 8012138:	3601      	adds	r6, #1
 801213a:	4213      	tst	r3, r2
 801213c:	d103      	bne.n	8012146 <_scanf_chars+0x6a>
 801213e:	682b      	ldr	r3, [r5, #0]
 8012140:	781b      	ldrb	r3, [r3, #0]
 8012142:	703b      	strb	r3, [r7, #0]
 8012144:	3701      	adds	r7, #1
 8012146:	682a      	ldr	r2, [r5, #0]
 8012148:	686b      	ldr	r3, [r5, #4]
 801214a:	3201      	adds	r2, #1
 801214c:	602a      	str	r2, [r5, #0]
 801214e:	68a2      	ldr	r2, [r4, #8]
 8012150:	3b01      	subs	r3, #1
 8012152:	3a01      	subs	r2, #1
 8012154:	606b      	str	r3, [r5, #4]
 8012156:	60a2      	str	r2, [r4, #8]
 8012158:	2a00      	cmp	r2, #0
 801215a:	d009      	beq.n	8012170 <_scanf_chars+0x94>
 801215c:	2b00      	cmp	r3, #0
 801215e:	dcd2      	bgt.n	8012106 <_scanf_chars+0x2a>
 8012160:	23c0      	movs	r3, #192	; 0xc0
 8012162:	005b      	lsls	r3, r3, #1
 8012164:	0029      	movs	r1, r5
 8012166:	58e3      	ldr	r3, [r4, r3]
 8012168:	9801      	ldr	r0, [sp, #4]
 801216a:	4798      	blx	r3
 801216c:	2800      	cmp	r0, #0
 801216e:	d0ca      	beq.n	8012106 <_scanf_chars+0x2a>
 8012170:	6822      	ldr	r2, [r4, #0]
 8012172:	2310      	movs	r3, #16
 8012174:	0011      	movs	r1, r2
 8012176:	4019      	ands	r1, r3
 8012178:	421a      	tst	r2, r3
 801217a:	d106      	bne.n	801218a <_scanf_chars+0xae>
 801217c:	68e3      	ldr	r3, [r4, #12]
 801217e:	3301      	adds	r3, #1
 8012180:	60e3      	str	r3, [r4, #12]
 8012182:	69a3      	ldr	r3, [r4, #24]
 8012184:	2b00      	cmp	r3, #0
 8012186:	d000      	beq.n	801218a <_scanf_chars+0xae>
 8012188:	7039      	strb	r1, [r7, #0]
 801218a:	2000      	movs	r0, #0
 801218c:	6923      	ldr	r3, [r4, #16]
 801218e:	199b      	adds	r3, r3, r6
 8012190:	6123      	str	r3, [r4, #16]
 8012192:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012194:	08013701 	.word	0x08013701

08012198 <_scanf_i>:
 8012198:	b5f0      	push	{r4, r5, r6, r7, lr}
 801219a:	b08b      	sub	sp, #44	; 0x2c
 801219c:	9301      	str	r3, [sp, #4]
 801219e:	4b7a      	ldr	r3, [pc, #488]	; (8012388 <_scanf_i+0x1f0>)
 80121a0:	0016      	movs	r6, r2
 80121a2:	9004      	str	r0, [sp, #16]
 80121a4:	aa07      	add	r2, sp, #28
 80121a6:	cba1      	ldmia	r3!, {r0, r5, r7}
 80121a8:	c2a1      	stmia	r2!, {r0, r5, r7}
 80121aa:	4a78      	ldr	r2, [pc, #480]	; (801238c <_scanf_i+0x1f4>)
 80121ac:	698b      	ldr	r3, [r1, #24]
 80121ae:	000c      	movs	r4, r1
 80121b0:	9205      	str	r2, [sp, #20]
 80121b2:	2b03      	cmp	r3, #3
 80121b4:	d001      	beq.n	80121ba <_scanf_i+0x22>
 80121b6:	4b76      	ldr	r3, [pc, #472]	; (8012390 <_scanf_i+0x1f8>)
 80121b8:	9305      	str	r3, [sp, #20]
 80121ba:	22ae      	movs	r2, #174	; 0xae
 80121bc:	2000      	movs	r0, #0
 80121be:	68a3      	ldr	r3, [r4, #8]
 80121c0:	0052      	lsls	r2, r2, #1
 80121c2:	1e59      	subs	r1, r3, #1
 80121c4:	9003      	str	r0, [sp, #12]
 80121c6:	4291      	cmp	r1, r2
 80121c8:	d905      	bls.n	80121d6 <_scanf_i+0x3e>
 80121ca:	3b5e      	subs	r3, #94	; 0x5e
 80121cc:	3bff      	subs	r3, #255	; 0xff
 80121ce:	9303      	str	r3, [sp, #12]
 80121d0:	235e      	movs	r3, #94	; 0x5e
 80121d2:	33ff      	adds	r3, #255	; 0xff
 80121d4:	60a3      	str	r3, [r4, #8]
 80121d6:	0023      	movs	r3, r4
 80121d8:	331c      	adds	r3, #28
 80121da:	9300      	str	r3, [sp, #0]
 80121dc:	23d0      	movs	r3, #208	; 0xd0
 80121de:	2700      	movs	r7, #0
 80121e0:	6822      	ldr	r2, [r4, #0]
 80121e2:	011b      	lsls	r3, r3, #4
 80121e4:	4313      	orrs	r3, r2
 80121e6:	6023      	str	r3, [r4, #0]
 80121e8:	9b00      	ldr	r3, [sp, #0]
 80121ea:	9302      	str	r3, [sp, #8]
 80121ec:	6833      	ldr	r3, [r6, #0]
 80121ee:	a807      	add	r0, sp, #28
 80121f0:	7819      	ldrb	r1, [r3, #0]
 80121f2:	00bb      	lsls	r3, r7, #2
 80121f4:	2202      	movs	r2, #2
 80121f6:	5818      	ldr	r0, [r3, r0]
 80121f8:	f7fd fc2f 	bl	800fa5a <memchr>
 80121fc:	2800      	cmp	r0, #0
 80121fe:	d02a      	beq.n	8012256 <_scanf_i+0xbe>
 8012200:	2f01      	cmp	r7, #1
 8012202:	d161      	bne.n	80122c8 <_scanf_i+0x130>
 8012204:	6863      	ldr	r3, [r4, #4]
 8012206:	2b00      	cmp	r3, #0
 8012208:	d106      	bne.n	8012218 <_scanf_i+0x80>
 801220a:	3308      	adds	r3, #8
 801220c:	6822      	ldr	r2, [r4, #0]
 801220e:	6063      	str	r3, [r4, #4]
 8012210:	33f9      	adds	r3, #249	; 0xf9
 8012212:	33ff      	adds	r3, #255	; 0xff
 8012214:	4313      	orrs	r3, r2
 8012216:	6023      	str	r3, [r4, #0]
 8012218:	6823      	ldr	r3, [r4, #0]
 801221a:	4a5e      	ldr	r2, [pc, #376]	; (8012394 <_scanf_i+0x1fc>)
 801221c:	4013      	ands	r3, r2
 801221e:	6023      	str	r3, [r4, #0]
 8012220:	68a3      	ldr	r3, [r4, #8]
 8012222:	1e5a      	subs	r2, r3, #1
 8012224:	60a2      	str	r2, [r4, #8]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d015      	beq.n	8012256 <_scanf_i+0xbe>
 801222a:	6833      	ldr	r3, [r6, #0]
 801222c:	1c5a      	adds	r2, r3, #1
 801222e:	6032      	str	r2, [r6, #0]
 8012230:	781b      	ldrb	r3, [r3, #0]
 8012232:	9a02      	ldr	r2, [sp, #8]
 8012234:	7013      	strb	r3, [r2, #0]
 8012236:	6873      	ldr	r3, [r6, #4]
 8012238:	1c55      	adds	r5, r2, #1
 801223a:	3b01      	subs	r3, #1
 801223c:	6073      	str	r3, [r6, #4]
 801223e:	9502      	str	r5, [sp, #8]
 8012240:	2b00      	cmp	r3, #0
 8012242:	dc08      	bgt.n	8012256 <_scanf_i+0xbe>
 8012244:	23c0      	movs	r3, #192	; 0xc0
 8012246:	005b      	lsls	r3, r3, #1
 8012248:	0031      	movs	r1, r6
 801224a:	58e3      	ldr	r3, [r4, r3]
 801224c:	9804      	ldr	r0, [sp, #16]
 801224e:	4798      	blx	r3
 8012250:	2800      	cmp	r0, #0
 8012252:	d000      	beq.n	8012256 <_scanf_i+0xbe>
 8012254:	e080      	b.n	8012358 <_scanf_i+0x1c0>
 8012256:	3701      	adds	r7, #1
 8012258:	2f03      	cmp	r7, #3
 801225a:	d1c7      	bne.n	80121ec <_scanf_i+0x54>
 801225c:	6863      	ldr	r3, [r4, #4]
 801225e:	2b00      	cmp	r3, #0
 8012260:	d101      	bne.n	8012266 <_scanf_i+0xce>
 8012262:	330a      	adds	r3, #10
 8012264:	6063      	str	r3, [r4, #4]
 8012266:	2110      	movs	r1, #16
 8012268:	2700      	movs	r7, #0
 801226a:	6863      	ldr	r3, [r4, #4]
 801226c:	6960      	ldr	r0, [r4, #20]
 801226e:	1ac9      	subs	r1, r1, r3
 8012270:	4b49      	ldr	r3, [pc, #292]	; (8012398 <_scanf_i+0x200>)
 8012272:	18c9      	adds	r1, r1, r3
 8012274:	f000 f95a 	bl	801252c <__sccl>
 8012278:	9d02      	ldr	r5, [sp, #8]
 801227a:	68a3      	ldr	r3, [r4, #8]
 801227c:	6820      	ldr	r0, [r4, #0]
 801227e:	9302      	str	r3, [sp, #8]
 8012280:	2b00      	cmp	r3, #0
 8012282:	d040      	beq.n	8012306 <_scanf_i+0x16e>
 8012284:	6831      	ldr	r1, [r6, #0]
 8012286:	6963      	ldr	r3, [r4, #20]
 8012288:	780a      	ldrb	r2, [r1, #0]
 801228a:	5c9b      	ldrb	r3, [r3, r2]
 801228c:	2b00      	cmp	r3, #0
 801228e:	d03a      	beq.n	8012306 <_scanf_i+0x16e>
 8012290:	2a30      	cmp	r2, #48	; 0x30
 8012292:	d129      	bne.n	80122e8 <_scanf_i+0x150>
 8012294:	2380      	movs	r3, #128	; 0x80
 8012296:	011b      	lsls	r3, r3, #4
 8012298:	4218      	tst	r0, r3
 801229a:	d025      	beq.n	80122e8 <_scanf_i+0x150>
 801229c:	9b03      	ldr	r3, [sp, #12]
 801229e:	3701      	adds	r7, #1
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d005      	beq.n	80122b0 <_scanf_i+0x118>
 80122a4:	001a      	movs	r2, r3
 80122a6:	9b02      	ldr	r3, [sp, #8]
 80122a8:	3a01      	subs	r2, #1
 80122aa:	3301      	adds	r3, #1
 80122ac:	9203      	str	r2, [sp, #12]
 80122ae:	60a3      	str	r3, [r4, #8]
 80122b0:	6873      	ldr	r3, [r6, #4]
 80122b2:	3b01      	subs	r3, #1
 80122b4:	6073      	str	r3, [r6, #4]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	dd1d      	ble.n	80122f6 <_scanf_i+0x15e>
 80122ba:	6833      	ldr	r3, [r6, #0]
 80122bc:	3301      	adds	r3, #1
 80122be:	6033      	str	r3, [r6, #0]
 80122c0:	68a3      	ldr	r3, [r4, #8]
 80122c2:	3b01      	subs	r3, #1
 80122c4:	60a3      	str	r3, [r4, #8]
 80122c6:	e7d8      	b.n	801227a <_scanf_i+0xe2>
 80122c8:	2f02      	cmp	r7, #2
 80122ca:	d1a9      	bne.n	8012220 <_scanf_i+0x88>
 80122cc:	21c0      	movs	r1, #192	; 0xc0
 80122ce:	2380      	movs	r3, #128	; 0x80
 80122d0:	6822      	ldr	r2, [r4, #0]
 80122d2:	00c9      	lsls	r1, r1, #3
 80122d4:	4011      	ands	r1, r2
 80122d6:	009b      	lsls	r3, r3, #2
 80122d8:	4299      	cmp	r1, r3
 80122da:	d1bf      	bne.n	801225c <_scanf_i+0xc4>
 80122dc:	3bf1      	subs	r3, #241	; 0xf1
 80122de:	3bff      	subs	r3, #255	; 0xff
 80122e0:	6063      	str	r3, [r4, #4]
 80122e2:	33f0      	adds	r3, #240	; 0xf0
 80122e4:	4313      	orrs	r3, r2
 80122e6:	e79a      	b.n	801221e <_scanf_i+0x86>
 80122e8:	4b2c      	ldr	r3, [pc, #176]	; (801239c <_scanf_i+0x204>)
 80122ea:	4003      	ands	r3, r0
 80122ec:	6023      	str	r3, [r4, #0]
 80122ee:	780b      	ldrb	r3, [r1, #0]
 80122f0:	702b      	strb	r3, [r5, #0]
 80122f2:	3501      	adds	r5, #1
 80122f4:	e7dc      	b.n	80122b0 <_scanf_i+0x118>
 80122f6:	23c0      	movs	r3, #192	; 0xc0
 80122f8:	005b      	lsls	r3, r3, #1
 80122fa:	0031      	movs	r1, r6
 80122fc:	58e3      	ldr	r3, [r4, r3]
 80122fe:	9804      	ldr	r0, [sp, #16]
 8012300:	4798      	blx	r3
 8012302:	2800      	cmp	r0, #0
 8012304:	d0dc      	beq.n	80122c0 <_scanf_i+0x128>
 8012306:	6823      	ldr	r3, [r4, #0]
 8012308:	05db      	lsls	r3, r3, #23
 801230a:	d50e      	bpl.n	801232a <_scanf_i+0x192>
 801230c:	9b00      	ldr	r3, [sp, #0]
 801230e:	429d      	cmp	r5, r3
 8012310:	d907      	bls.n	8012322 <_scanf_i+0x18a>
 8012312:	23be      	movs	r3, #190	; 0xbe
 8012314:	3d01      	subs	r5, #1
 8012316:	005b      	lsls	r3, r3, #1
 8012318:	0032      	movs	r2, r6
 801231a:	7829      	ldrb	r1, [r5, #0]
 801231c:	58e3      	ldr	r3, [r4, r3]
 801231e:	9804      	ldr	r0, [sp, #16]
 8012320:	4798      	blx	r3
 8012322:	9b00      	ldr	r3, [sp, #0]
 8012324:	2001      	movs	r0, #1
 8012326:	429d      	cmp	r5, r3
 8012328:	d029      	beq.n	801237e <_scanf_i+0x1e6>
 801232a:	6821      	ldr	r1, [r4, #0]
 801232c:	2310      	movs	r3, #16
 801232e:	000a      	movs	r2, r1
 8012330:	401a      	ands	r2, r3
 8012332:	4219      	tst	r1, r3
 8012334:	d11c      	bne.n	8012370 <_scanf_i+0x1d8>
 8012336:	702a      	strb	r2, [r5, #0]
 8012338:	6863      	ldr	r3, [r4, #4]
 801233a:	9900      	ldr	r1, [sp, #0]
 801233c:	9804      	ldr	r0, [sp, #16]
 801233e:	9e05      	ldr	r6, [sp, #20]
 8012340:	47b0      	blx	r6
 8012342:	9b01      	ldr	r3, [sp, #4]
 8012344:	6822      	ldr	r2, [r4, #0]
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	0691      	lsls	r1, r2, #26
 801234a:	d507      	bpl.n	801235c <_scanf_i+0x1c4>
 801234c:	9901      	ldr	r1, [sp, #4]
 801234e:	1d1a      	adds	r2, r3, #4
 8012350:	600a      	str	r2, [r1, #0]
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	6018      	str	r0, [r3, #0]
 8012356:	e008      	b.n	801236a <_scanf_i+0x1d2>
 8012358:	2700      	movs	r7, #0
 801235a:	e7d4      	b.n	8012306 <_scanf_i+0x16e>
 801235c:	1d19      	adds	r1, r3, #4
 801235e:	07d6      	lsls	r6, r2, #31
 8012360:	d50f      	bpl.n	8012382 <_scanf_i+0x1ea>
 8012362:	9a01      	ldr	r2, [sp, #4]
 8012364:	6011      	str	r1, [r2, #0]
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	8018      	strh	r0, [r3, #0]
 801236a:	68e3      	ldr	r3, [r4, #12]
 801236c:	3301      	adds	r3, #1
 801236e:	60e3      	str	r3, [r4, #12]
 8012370:	2000      	movs	r0, #0
 8012372:	9b00      	ldr	r3, [sp, #0]
 8012374:	1aed      	subs	r5, r5, r3
 8012376:	6923      	ldr	r3, [r4, #16]
 8012378:	19ed      	adds	r5, r5, r7
 801237a:	195b      	adds	r3, r3, r5
 801237c:	6123      	str	r3, [r4, #16]
 801237e:	b00b      	add	sp, #44	; 0x2c
 8012380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012382:	9a01      	ldr	r2, [sp, #4]
 8012384:	6011      	str	r1, [r2, #0]
 8012386:	e7e4      	b.n	8012352 <_scanf_i+0x1ba>
 8012388:	080130a0 	.word	0x080130a0
 801238c:	0800e815 	.word	0x0800e815
 8012390:	08012839 	.word	0x08012839
 8012394:	fffffaff 	.word	0xfffffaff
 8012398:	08013b2d 	.word	0x08013b2d
 801239c:	fffff6ff 	.word	0xfffff6ff

080123a0 <__sflush_r>:
 80123a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80123a2:	898b      	ldrh	r3, [r1, #12]
 80123a4:	0005      	movs	r5, r0
 80123a6:	000c      	movs	r4, r1
 80123a8:	071a      	lsls	r2, r3, #28
 80123aa:	d45c      	bmi.n	8012466 <__sflush_r+0xc6>
 80123ac:	684a      	ldr	r2, [r1, #4]
 80123ae:	2a00      	cmp	r2, #0
 80123b0:	dc04      	bgt.n	80123bc <__sflush_r+0x1c>
 80123b2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80123b4:	2a00      	cmp	r2, #0
 80123b6:	dc01      	bgt.n	80123bc <__sflush_r+0x1c>
 80123b8:	2000      	movs	r0, #0
 80123ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80123bc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80123be:	2f00      	cmp	r7, #0
 80123c0:	d0fa      	beq.n	80123b8 <__sflush_r+0x18>
 80123c2:	2200      	movs	r2, #0
 80123c4:	2080      	movs	r0, #128	; 0x80
 80123c6:	682e      	ldr	r6, [r5, #0]
 80123c8:	602a      	str	r2, [r5, #0]
 80123ca:	001a      	movs	r2, r3
 80123cc:	0140      	lsls	r0, r0, #5
 80123ce:	6a21      	ldr	r1, [r4, #32]
 80123d0:	4002      	ands	r2, r0
 80123d2:	4203      	tst	r3, r0
 80123d4:	d034      	beq.n	8012440 <__sflush_r+0xa0>
 80123d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80123d8:	89a3      	ldrh	r3, [r4, #12]
 80123da:	075b      	lsls	r3, r3, #29
 80123dc:	d506      	bpl.n	80123ec <__sflush_r+0x4c>
 80123de:	6863      	ldr	r3, [r4, #4]
 80123e0:	1ac0      	subs	r0, r0, r3
 80123e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d001      	beq.n	80123ec <__sflush_r+0x4c>
 80123e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80123ea:	1ac0      	subs	r0, r0, r3
 80123ec:	0002      	movs	r2, r0
 80123ee:	2300      	movs	r3, #0
 80123f0:	0028      	movs	r0, r5
 80123f2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80123f4:	6a21      	ldr	r1, [r4, #32]
 80123f6:	47b8      	blx	r7
 80123f8:	89a2      	ldrh	r2, [r4, #12]
 80123fa:	1c43      	adds	r3, r0, #1
 80123fc:	d106      	bne.n	801240c <__sflush_r+0x6c>
 80123fe:	6829      	ldr	r1, [r5, #0]
 8012400:	291d      	cmp	r1, #29
 8012402:	d82c      	bhi.n	801245e <__sflush_r+0xbe>
 8012404:	4b2a      	ldr	r3, [pc, #168]	; (80124b0 <__sflush_r+0x110>)
 8012406:	410b      	asrs	r3, r1
 8012408:	07db      	lsls	r3, r3, #31
 801240a:	d428      	bmi.n	801245e <__sflush_r+0xbe>
 801240c:	2300      	movs	r3, #0
 801240e:	6063      	str	r3, [r4, #4]
 8012410:	6923      	ldr	r3, [r4, #16]
 8012412:	6023      	str	r3, [r4, #0]
 8012414:	04d2      	lsls	r2, r2, #19
 8012416:	d505      	bpl.n	8012424 <__sflush_r+0x84>
 8012418:	1c43      	adds	r3, r0, #1
 801241a:	d102      	bne.n	8012422 <__sflush_r+0x82>
 801241c:	682b      	ldr	r3, [r5, #0]
 801241e:	2b00      	cmp	r3, #0
 8012420:	d100      	bne.n	8012424 <__sflush_r+0x84>
 8012422:	6560      	str	r0, [r4, #84]	; 0x54
 8012424:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012426:	602e      	str	r6, [r5, #0]
 8012428:	2900      	cmp	r1, #0
 801242a:	d0c5      	beq.n	80123b8 <__sflush_r+0x18>
 801242c:	0023      	movs	r3, r4
 801242e:	3344      	adds	r3, #68	; 0x44
 8012430:	4299      	cmp	r1, r3
 8012432:	d002      	beq.n	801243a <__sflush_r+0x9a>
 8012434:	0028      	movs	r0, r5
 8012436:	f7fe f9eb 	bl	8010810 <_free_r>
 801243a:	2000      	movs	r0, #0
 801243c:	6360      	str	r0, [r4, #52]	; 0x34
 801243e:	e7bc      	b.n	80123ba <__sflush_r+0x1a>
 8012440:	2301      	movs	r3, #1
 8012442:	0028      	movs	r0, r5
 8012444:	47b8      	blx	r7
 8012446:	1c43      	adds	r3, r0, #1
 8012448:	d1c6      	bne.n	80123d8 <__sflush_r+0x38>
 801244a:	682b      	ldr	r3, [r5, #0]
 801244c:	2b00      	cmp	r3, #0
 801244e:	d0c3      	beq.n	80123d8 <__sflush_r+0x38>
 8012450:	2b1d      	cmp	r3, #29
 8012452:	d001      	beq.n	8012458 <__sflush_r+0xb8>
 8012454:	2b16      	cmp	r3, #22
 8012456:	d101      	bne.n	801245c <__sflush_r+0xbc>
 8012458:	602e      	str	r6, [r5, #0]
 801245a:	e7ad      	b.n	80123b8 <__sflush_r+0x18>
 801245c:	89a2      	ldrh	r2, [r4, #12]
 801245e:	2340      	movs	r3, #64	; 0x40
 8012460:	4313      	orrs	r3, r2
 8012462:	81a3      	strh	r3, [r4, #12]
 8012464:	e7a9      	b.n	80123ba <__sflush_r+0x1a>
 8012466:	690e      	ldr	r6, [r1, #16]
 8012468:	2e00      	cmp	r6, #0
 801246a:	d0a5      	beq.n	80123b8 <__sflush_r+0x18>
 801246c:	680f      	ldr	r7, [r1, #0]
 801246e:	600e      	str	r6, [r1, #0]
 8012470:	1bba      	subs	r2, r7, r6
 8012472:	9201      	str	r2, [sp, #4]
 8012474:	2200      	movs	r2, #0
 8012476:	079b      	lsls	r3, r3, #30
 8012478:	d100      	bne.n	801247c <__sflush_r+0xdc>
 801247a:	694a      	ldr	r2, [r1, #20]
 801247c:	60a2      	str	r2, [r4, #8]
 801247e:	9b01      	ldr	r3, [sp, #4]
 8012480:	2b00      	cmp	r3, #0
 8012482:	dd99      	ble.n	80123b8 <__sflush_r+0x18>
 8012484:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8012486:	0032      	movs	r2, r6
 8012488:	001f      	movs	r7, r3
 801248a:	0028      	movs	r0, r5
 801248c:	9b01      	ldr	r3, [sp, #4]
 801248e:	6a21      	ldr	r1, [r4, #32]
 8012490:	47b8      	blx	r7
 8012492:	2800      	cmp	r0, #0
 8012494:	dc06      	bgt.n	80124a4 <__sflush_r+0x104>
 8012496:	2340      	movs	r3, #64	; 0x40
 8012498:	2001      	movs	r0, #1
 801249a:	89a2      	ldrh	r2, [r4, #12]
 801249c:	4240      	negs	r0, r0
 801249e:	4313      	orrs	r3, r2
 80124a0:	81a3      	strh	r3, [r4, #12]
 80124a2:	e78a      	b.n	80123ba <__sflush_r+0x1a>
 80124a4:	9b01      	ldr	r3, [sp, #4]
 80124a6:	1836      	adds	r6, r6, r0
 80124a8:	1a1b      	subs	r3, r3, r0
 80124aa:	9301      	str	r3, [sp, #4]
 80124ac:	e7e7      	b.n	801247e <__sflush_r+0xde>
 80124ae:	46c0      	nop			; (mov r8, r8)
 80124b0:	dfbffffe 	.word	0xdfbffffe

080124b4 <_fflush_r>:
 80124b4:	690b      	ldr	r3, [r1, #16]
 80124b6:	b570      	push	{r4, r5, r6, lr}
 80124b8:	0005      	movs	r5, r0
 80124ba:	000c      	movs	r4, r1
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d102      	bne.n	80124c6 <_fflush_r+0x12>
 80124c0:	2500      	movs	r5, #0
 80124c2:	0028      	movs	r0, r5
 80124c4:	bd70      	pop	{r4, r5, r6, pc}
 80124c6:	2800      	cmp	r0, #0
 80124c8:	d004      	beq.n	80124d4 <_fflush_r+0x20>
 80124ca:	6a03      	ldr	r3, [r0, #32]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d101      	bne.n	80124d4 <_fflush_r+0x20>
 80124d0:	f7fd f8c6 	bl	800f660 <__sinit>
 80124d4:	220c      	movs	r2, #12
 80124d6:	5ea3      	ldrsh	r3, [r4, r2]
 80124d8:	2b00      	cmp	r3, #0
 80124da:	d0f1      	beq.n	80124c0 <_fflush_r+0xc>
 80124dc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80124de:	07d2      	lsls	r2, r2, #31
 80124e0:	d404      	bmi.n	80124ec <_fflush_r+0x38>
 80124e2:	059b      	lsls	r3, r3, #22
 80124e4:	d402      	bmi.n	80124ec <_fflush_r+0x38>
 80124e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80124e8:	f7fd faad 	bl	800fa46 <__retarget_lock_acquire_recursive>
 80124ec:	0028      	movs	r0, r5
 80124ee:	0021      	movs	r1, r4
 80124f0:	f7ff ff56 	bl	80123a0 <__sflush_r>
 80124f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80124f6:	0005      	movs	r5, r0
 80124f8:	07db      	lsls	r3, r3, #31
 80124fa:	d4e2      	bmi.n	80124c2 <_fflush_r+0xe>
 80124fc:	89a3      	ldrh	r3, [r4, #12]
 80124fe:	059b      	lsls	r3, r3, #22
 8012500:	d4df      	bmi.n	80124c2 <_fflush_r+0xe>
 8012502:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012504:	f7fd faa0 	bl	800fa48 <__retarget_lock_release_recursive>
 8012508:	e7db      	b.n	80124c2 <_fflush_r+0xe>
	...

0801250c <fiprintf>:
 801250c:	b40e      	push	{r1, r2, r3}
 801250e:	b517      	push	{r0, r1, r2, r4, lr}
 8012510:	4c05      	ldr	r4, [pc, #20]	; (8012528 <fiprintf+0x1c>)
 8012512:	ab05      	add	r3, sp, #20
 8012514:	cb04      	ldmia	r3!, {r2}
 8012516:	0001      	movs	r1, r0
 8012518:	6820      	ldr	r0, [r4, #0]
 801251a:	9301      	str	r3, [sp, #4]
 801251c:	f000 f9b8 	bl	8012890 <_vfiprintf_r>
 8012520:	bc1e      	pop	{r1, r2, r3, r4}
 8012522:	bc08      	pop	{r3}
 8012524:	b003      	add	sp, #12
 8012526:	4718      	bx	r3
 8012528:	2000021c 	.word	0x2000021c

0801252c <__sccl>:
 801252c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801252e:	780b      	ldrb	r3, [r1, #0]
 8012530:	0004      	movs	r4, r0
 8012532:	2b5e      	cmp	r3, #94	; 0x5e
 8012534:	d019      	beq.n	801256a <__sccl+0x3e>
 8012536:	2200      	movs	r2, #0
 8012538:	1c4d      	adds	r5, r1, #1
 801253a:	0021      	movs	r1, r4
 801253c:	1c60      	adds	r0, r4, #1
 801253e:	30ff      	adds	r0, #255	; 0xff
 8012540:	700a      	strb	r2, [r1, #0]
 8012542:	3101      	adds	r1, #1
 8012544:	4281      	cmp	r1, r0
 8012546:	d1fb      	bne.n	8012540 <__sccl+0x14>
 8012548:	1e68      	subs	r0, r5, #1
 801254a:	2b00      	cmp	r3, #0
 801254c:	d00c      	beq.n	8012568 <__sccl+0x3c>
 801254e:	2101      	movs	r1, #1
 8012550:	262d      	movs	r6, #45	; 0x2d
 8012552:	404a      	eors	r2, r1
 8012554:	0028      	movs	r0, r5
 8012556:	54e2      	strb	r2, [r4, r3]
 8012558:	7801      	ldrb	r1, [r0, #0]
 801255a:	1c45      	adds	r5, r0, #1
 801255c:	292d      	cmp	r1, #45	; 0x2d
 801255e:	d00c      	beq.n	801257a <__sccl+0x4e>
 8012560:	295d      	cmp	r1, #93	; 0x5d
 8012562:	d01d      	beq.n	80125a0 <__sccl+0x74>
 8012564:	2900      	cmp	r1, #0
 8012566:	d104      	bne.n	8012572 <__sccl+0x46>
 8012568:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801256a:	2201      	movs	r2, #1
 801256c:	784b      	ldrb	r3, [r1, #1]
 801256e:	1c8d      	adds	r5, r1, #2
 8012570:	e7e3      	b.n	801253a <__sccl+0xe>
 8012572:	000b      	movs	r3, r1
 8012574:	e7ee      	b.n	8012554 <__sccl+0x28>
 8012576:	0033      	movs	r3, r6
 8012578:	e7ec      	b.n	8012554 <__sccl+0x28>
 801257a:	7841      	ldrb	r1, [r0, #1]
 801257c:	295d      	cmp	r1, #93	; 0x5d
 801257e:	d0fa      	beq.n	8012576 <__sccl+0x4a>
 8012580:	428b      	cmp	r3, r1
 8012582:	dcf8      	bgt.n	8012576 <__sccl+0x4a>
 8012584:	001d      	movs	r5, r3
 8012586:	3002      	adds	r0, #2
 8012588:	3501      	adds	r5, #1
 801258a:	5562      	strb	r2, [r4, r5]
 801258c:	42a9      	cmp	r1, r5
 801258e:	dcfb      	bgt.n	8012588 <__sccl+0x5c>
 8012590:	2500      	movs	r5, #0
 8012592:	1c5f      	adds	r7, r3, #1
 8012594:	428b      	cmp	r3, r1
 8012596:	da01      	bge.n	801259c <__sccl+0x70>
 8012598:	1acd      	subs	r5, r1, r3
 801259a:	3d01      	subs	r5, #1
 801259c:	197b      	adds	r3, r7, r5
 801259e:	e7db      	b.n	8012558 <__sccl+0x2c>
 80125a0:	0028      	movs	r0, r5
 80125a2:	e7e1      	b.n	8012568 <__sccl+0x3c>

080125a4 <__submore>:
 80125a4:	000b      	movs	r3, r1
 80125a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80125a8:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 80125aa:	3344      	adds	r3, #68	; 0x44
 80125ac:	000c      	movs	r4, r1
 80125ae:	429d      	cmp	r5, r3
 80125b0:	d11c      	bne.n	80125ec <__submore+0x48>
 80125b2:	2680      	movs	r6, #128	; 0x80
 80125b4:	00f6      	lsls	r6, r6, #3
 80125b6:	0031      	movs	r1, r6
 80125b8:	f7fe fcfc 	bl	8010fb4 <_malloc_r>
 80125bc:	2800      	cmp	r0, #0
 80125be:	d102      	bne.n	80125c6 <__submore+0x22>
 80125c0:	2001      	movs	r0, #1
 80125c2:	4240      	negs	r0, r0
 80125c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80125c6:	0023      	movs	r3, r4
 80125c8:	6360      	str	r0, [r4, #52]	; 0x34
 80125ca:	63a6      	str	r6, [r4, #56]	; 0x38
 80125cc:	3346      	adds	r3, #70	; 0x46
 80125ce:	781a      	ldrb	r2, [r3, #0]
 80125d0:	4b10      	ldr	r3, [pc, #64]	; (8012614 <__submore+0x70>)
 80125d2:	54c2      	strb	r2, [r0, r3]
 80125d4:	0023      	movs	r3, r4
 80125d6:	3345      	adds	r3, #69	; 0x45
 80125d8:	781a      	ldrb	r2, [r3, #0]
 80125da:	4b0f      	ldr	r3, [pc, #60]	; (8012618 <__submore+0x74>)
 80125dc:	54c2      	strb	r2, [r0, r3]
 80125de:	782a      	ldrb	r2, [r5, #0]
 80125e0:	4b0e      	ldr	r3, [pc, #56]	; (801261c <__submore+0x78>)
 80125e2:	54c2      	strb	r2, [r0, r3]
 80125e4:	18c0      	adds	r0, r0, r3
 80125e6:	6020      	str	r0, [r4, #0]
 80125e8:	2000      	movs	r0, #0
 80125ea:	e7eb      	b.n	80125c4 <__submore+0x20>
 80125ec:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 80125ee:	0029      	movs	r1, r5
 80125f0:	0073      	lsls	r3, r6, #1
 80125f2:	001a      	movs	r2, r3
 80125f4:	9301      	str	r3, [sp, #4]
 80125f6:	f000 f86d 	bl	80126d4 <_realloc_r>
 80125fa:	1e05      	subs	r5, r0, #0
 80125fc:	d0e0      	beq.n	80125c0 <__submore+0x1c>
 80125fe:	1987      	adds	r7, r0, r6
 8012600:	0001      	movs	r1, r0
 8012602:	0032      	movs	r2, r6
 8012604:	0038      	movs	r0, r7
 8012606:	f7fd fa33 	bl	800fa70 <memcpy>
 801260a:	9b01      	ldr	r3, [sp, #4]
 801260c:	6027      	str	r7, [r4, #0]
 801260e:	6365      	str	r5, [r4, #52]	; 0x34
 8012610:	63a3      	str	r3, [r4, #56]	; 0x38
 8012612:	e7e9      	b.n	80125e8 <__submore+0x44>
 8012614:	000003ff 	.word	0x000003ff
 8012618:	000003fe 	.word	0x000003fe
 801261c:	000003fd 	.word	0x000003fd

08012620 <memmove>:
 8012620:	b510      	push	{r4, lr}
 8012622:	4288      	cmp	r0, r1
 8012624:	d902      	bls.n	801262c <memmove+0xc>
 8012626:	188b      	adds	r3, r1, r2
 8012628:	4298      	cmp	r0, r3
 801262a:	d303      	bcc.n	8012634 <memmove+0x14>
 801262c:	2300      	movs	r3, #0
 801262e:	e007      	b.n	8012640 <memmove+0x20>
 8012630:	5c8b      	ldrb	r3, [r1, r2]
 8012632:	5483      	strb	r3, [r0, r2]
 8012634:	3a01      	subs	r2, #1
 8012636:	d2fb      	bcs.n	8012630 <memmove+0x10>
 8012638:	bd10      	pop	{r4, pc}
 801263a:	5ccc      	ldrb	r4, [r1, r3]
 801263c:	54c4      	strb	r4, [r0, r3]
 801263e:	3301      	adds	r3, #1
 8012640:	429a      	cmp	r2, r3
 8012642:	d1fa      	bne.n	801263a <memmove+0x1a>
 8012644:	e7f8      	b.n	8012638 <memmove+0x18>
	...

08012648 <_sbrk_r>:
 8012648:	2300      	movs	r3, #0
 801264a:	b570      	push	{r4, r5, r6, lr}
 801264c:	4d06      	ldr	r5, [pc, #24]	; (8012668 <_sbrk_r+0x20>)
 801264e:	0004      	movs	r4, r0
 8012650:	0008      	movs	r0, r1
 8012652:	602b      	str	r3, [r5, #0]
 8012654:	f7f2 fc0c 	bl	8004e70 <_sbrk>
 8012658:	1c43      	adds	r3, r0, #1
 801265a:	d103      	bne.n	8012664 <_sbrk_r+0x1c>
 801265c:	682b      	ldr	r3, [r5, #0]
 801265e:	2b00      	cmp	r3, #0
 8012660:	d000      	beq.n	8012664 <_sbrk_r+0x1c>
 8012662:	6023      	str	r3, [r4, #0]
 8012664:	bd70      	pop	{r4, r5, r6, pc}
 8012666:	46c0      	nop			; (mov r8, r8)
 8012668:	20004814 	.word	0x20004814

0801266c <abort>:
 801266c:	2006      	movs	r0, #6
 801266e:	b510      	push	{r4, lr}
 8012670:	f000 fafa 	bl	8012c68 <raise>
 8012674:	2001      	movs	r0, #1
 8012676:	f7f2 fb89 	bl	8004d8c <_exit>

0801267a <_calloc_r>:
 801267a:	b570      	push	{r4, r5, r6, lr}
 801267c:	0c0b      	lsrs	r3, r1, #16
 801267e:	0c15      	lsrs	r5, r2, #16
 8012680:	2b00      	cmp	r3, #0
 8012682:	d11e      	bne.n	80126c2 <_calloc_r+0x48>
 8012684:	2d00      	cmp	r5, #0
 8012686:	d10c      	bne.n	80126a2 <_calloc_r+0x28>
 8012688:	b289      	uxth	r1, r1
 801268a:	b294      	uxth	r4, r2
 801268c:	434c      	muls	r4, r1
 801268e:	0021      	movs	r1, r4
 8012690:	f7fe fc90 	bl	8010fb4 <_malloc_r>
 8012694:	1e05      	subs	r5, r0, #0
 8012696:	d01b      	beq.n	80126d0 <_calloc_r+0x56>
 8012698:	0022      	movs	r2, r4
 801269a:	2100      	movs	r1, #0
 801269c:	f7fd f8aa 	bl	800f7f4 <memset>
 80126a0:	e016      	b.n	80126d0 <_calloc_r+0x56>
 80126a2:	1c2b      	adds	r3, r5, #0
 80126a4:	1c0c      	adds	r4, r1, #0
 80126a6:	b289      	uxth	r1, r1
 80126a8:	b292      	uxth	r2, r2
 80126aa:	434a      	muls	r2, r1
 80126ac:	b2a1      	uxth	r1, r4
 80126ae:	b29c      	uxth	r4, r3
 80126b0:	434c      	muls	r4, r1
 80126b2:	0c13      	lsrs	r3, r2, #16
 80126b4:	18e4      	adds	r4, r4, r3
 80126b6:	0c23      	lsrs	r3, r4, #16
 80126b8:	d107      	bne.n	80126ca <_calloc_r+0x50>
 80126ba:	0424      	lsls	r4, r4, #16
 80126bc:	b292      	uxth	r2, r2
 80126be:	4314      	orrs	r4, r2
 80126c0:	e7e5      	b.n	801268e <_calloc_r+0x14>
 80126c2:	2d00      	cmp	r5, #0
 80126c4:	d101      	bne.n	80126ca <_calloc_r+0x50>
 80126c6:	1c14      	adds	r4, r2, #0
 80126c8:	e7ed      	b.n	80126a6 <_calloc_r+0x2c>
 80126ca:	230c      	movs	r3, #12
 80126cc:	2500      	movs	r5, #0
 80126ce:	6003      	str	r3, [r0, #0]
 80126d0:	0028      	movs	r0, r5
 80126d2:	bd70      	pop	{r4, r5, r6, pc}

080126d4 <_realloc_r>:
 80126d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80126d6:	0007      	movs	r7, r0
 80126d8:	000e      	movs	r6, r1
 80126da:	0014      	movs	r4, r2
 80126dc:	2900      	cmp	r1, #0
 80126de:	d105      	bne.n	80126ec <_realloc_r+0x18>
 80126e0:	0011      	movs	r1, r2
 80126e2:	f7fe fc67 	bl	8010fb4 <_malloc_r>
 80126e6:	0005      	movs	r5, r0
 80126e8:	0028      	movs	r0, r5
 80126ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80126ec:	2a00      	cmp	r2, #0
 80126ee:	d103      	bne.n	80126f8 <_realloc_r+0x24>
 80126f0:	f7fe f88e 	bl	8010810 <_free_r>
 80126f4:	0025      	movs	r5, r4
 80126f6:	e7f7      	b.n	80126e8 <_realloc_r+0x14>
 80126f8:	f000 fad6 	bl	8012ca8 <_malloc_usable_size_r>
 80126fc:	9001      	str	r0, [sp, #4]
 80126fe:	4284      	cmp	r4, r0
 8012700:	d803      	bhi.n	801270a <_realloc_r+0x36>
 8012702:	0035      	movs	r5, r6
 8012704:	0843      	lsrs	r3, r0, #1
 8012706:	42a3      	cmp	r3, r4
 8012708:	d3ee      	bcc.n	80126e8 <_realloc_r+0x14>
 801270a:	0021      	movs	r1, r4
 801270c:	0038      	movs	r0, r7
 801270e:	f7fe fc51 	bl	8010fb4 <_malloc_r>
 8012712:	1e05      	subs	r5, r0, #0
 8012714:	d0e8      	beq.n	80126e8 <_realloc_r+0x14>
 8012716:	9b01      	ldr	r3, [sp, #4]
 8012718:	0022      	movs	r2, r4
 801271a:	429c      	cmp	r4, r3
 801271c:	d900      	bls.n	8012720 <_realloc_r+0x4c>
 801271e:	001a      	movs	r2, r3
 8012720:	0031      	movs	r1, r6
 8012722:	0028      	movs	r0, r5
 8012724:	f7fd f9a4 	bl	800fa70 <memcpy>
 8012728:	0031      	movs	r1, r6
 801272a:	0038      	movs	r0, r7
 801272c:	f7fe f870 	bl	8010810 <_free_r>
 8012730:	e7da      	b.n	80126e8 <_realloc_r+0x14>
	...

08012734 <_strtoul_l.constprop.0>:
 8012734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012736:	b087      	sub	sp, #28
 8012738:	9202      	str	r2, [sp, #8]
 801273a:	4a3e      	ldr	r2, [pc, #248]	; (8012834 <_strtoul_l.constprop.0+0x100>)
 801273c:	001e      	movs	r6, r3
 801273e:	9101      	str	r1, [sp, #4]
 8012740:	000b      	movs	r3, r1
 8012742:	4694      	mov	ip, r2
 8012744:	2108      	movs	r1, #8
 8012746:	9005      	str	r0, [sp, #20]
 8012748:	001a      	movs	r2, r3
 801274a:	4660      	mov	r0, ip
 801274c:	7814      	ldrb	r4, [r2, #0]
 801274e:	3301      	adds	r3, #1
 8012750:	5d00      	ldrb	r0, [r0, r4]
 8012752:	001d      	movs	r5, r3
 8012754:	0007      	movs	r7, r0
 8012756:	400f      	ands	r7, r1
 8012758:	4208      	tst	r0, r1
 801275a:	d1f5      	bne.n	8012748 <_strtoul_l.constprop.0+0x14>
 801275c:	2c2d      	cmp	r4, #45	; 0x2d
 801275e:	d13d      	bne.n	80127dc <_strtoul_l.constprop.0+0xa8>
 8012760:	2701      	movs	r7, #1
 8012762:	781c      	ldrb	r4, [r3, #0]
 8012764:	1c95      	adds	r5, r2, #2
 8012766:	2e00      	cmp	r6, #0
 8012768:	d05f      	beq.n	801282a <_strtoul_l.constprop.0+0xf6>
 801276a:	2e10      	cmp	r6, #16
 801276c:	d109      	bne.n	8012782 <_strtoul_l.constprop.0+0x4e>
 801276e:	2c30      	cmp	r4, #48	; 0x30
 8012770:	d107      	bne.n	8012782 <_strtoul_l.constprop.0+0x4e>
 8012772:	2220      	movs	r2, #32
 8012774:	782b      	ldrb	r3, [r5, #0]
 8012776:	4393      	bics	r3, r2
 8012778:	2b58      	cmp	r3, #88	; 0x58
 801277a:	d151      	bne.n	8012820 <_strtoul_l.constprop.0+0xec>
 801277c:	2610      	movs	r6, #16
 801277e:	786c      	ldrb	r4, [r5, #1]
 8012780:	3502      	adds	r5, #2
 8012782:	2001      	movs	r0, #1
 8012784:	0031      	movs	r1, r6
 8012786:	4240      	negs	r0, r0
 8012788:	f7ed fce4 	bl	8000154 <__udivsi3>
 801278c:	9003      	str	r0, [sp, #12]
 801278e:	2001      	movs	r0, #1
 8012790:	0031      	movs	r1, r6
 8012792:	4240      	negs	r0, r0
 8012794:	f7ed fd64 	bl	8000260 <__aeabi_uidivmod>
 8012798:	2300      	movs	r3, #0
 801279a:	2201      	movs	r2, #1
 801279c:	9104      	str	r1, [sp, #16]
 801279e:	2101      	movs	r1, #1
 80127a0:	0018      	movs	r0, r3
 80127a2:	4694      	mov	ip, r2
 80127a4:	4249      	negs	r1, r1
 80127a6:	0022      	movs	r2, r4
 80127a8:	3a30      	subs	r2, #48	; 0x30
 80127aa:	2a09      	cmp	r2, #9
 80127ac:	d903      	bls.n	80127b6 <_strtoul_l.constprop.0+0x82>
 80127ae:	3a11      	subs	r2, #17
 80127b0:	2a19      	cmp	r2, #25
 80127b2:	d818      	bhi.n	80127e6 <_strtoul_l.constprop.0+0xb2>
 80127b4:	320a      	adds	r2, #10
 80127b6:	4296      	cmp	r6, r2
 80127b8:	dd19      	ble.n	80127ee <_strtoul_l.constprop.0+0xba>
 80127ba:	1c5c      	adds	r4, r3, #1
 80127bc:	d00b      	beq.n	80127d6 <_strtoul_l.constprop.0+0xa2>
 80127be:	9c03      	ldr	r4, [sp, #12]
 80127c0:	000b      	movs	r3, r1
 80127c2:	4284      	cmp	r4, r0
 80127c4:	d307      	bcc.n	80127d6 <_strtoul_l.constprop.0+0xa2>
 80127c6:	d103      	bne.n	80127d0 <_strtoul_l.constprop.0+0x9c>
 80127c8:	9c04      	ldr	r4, [sp, #16]
 80127ca:	000b      	movs	r3, r1
 80127cc:	4294      	cmp	r4, r2
 80127ce:	db02      	blt.n	80127d6 <_strtoul_l.constprop.0+0xa2>
 80127d0:	4663      	mov	r3, ip
 80127d2:	4370      	muls	r0, r6
 80127d4:	1810      	adds	r0, r2, r0
 80127d6:	782c      	ldrb	r4, [r5, #0]
 80127d8:	3501      	adds	r5, #1
 80127da:	e7e4      	b.n	80127a6 <_strtoul_l.constprop.0+0x72>
 80127dc:	2c2b      	cmp	r4, #43	; 0x2b
 80127de:	d1c2      	bne.n	8012766 <_strtoul_l.constprop.0+0x32>
 80127e0:	781c      	ldrb	r4, [r3, #0]
 80127e2:	1c95      	adds	r5, r2, #2
 80127e4:	e7bf      	b.n	8012766 <_strtoul_l.constprop.0+0x32>
 80127e6:	0022      	movs	r2, r4
 80127e8:	3a61      	subs	r2, #97	; 0x61
 80127ea:	2a19      	cmp	r2, #25
 80127ec:	d9e2      	bls.n	80127b4 <_strtoul_l.constprop.0+0x80>
 80127ee:	1c5a      	adds	r2, r3, #1
 80127f0:	d108      	bne.n	8012804 <_strtoul_l.constprop.0+0xd0>
 80127f2:	2222      	movs	r2, #34	; 0x22
 80127f4:	9905      	ldr	r1, [sp, #20]
 80127f6:	0018      	movs	r0, r3
 80127f8:	600a      	str	r2, [r1, #0]
 80127fa:	9a02      	ldr	r2, [sp, #8]
 80127fc:	2a00      	cmp	r2, #0
 80127fe:	d109      	bne.n	8012814 <_strtoul_l.constprop.0+0xe0>
 8012800:	b007      	add	sp, #28
 8012802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012804:	2f00      	cmp	r7, #0
 8012806:	d000      	beq.n	801280a <_strtoul_l.constprop.0+0xd6>
 8012808:	4240      	negs	r0, r0
 801280a:	9a02      	ldr	r2, [sp, #8]
 801280c:	2a00      	cmp	r2, #0
 801280e:	d0f7      	beq.n	8012800 <_strtoul_l.constprop.0+0xcc>
 8012810:	2b00      	cmp	r3, #0
 8012812:	d001      	beq.n	8012818 <_strtoul_l.constprop.0+0xe4>
 8012814:	1e6b      	subs	r3, r5, #1
 8012816:	9301      	str	r3, [sp, #4]
 8012818:	9b02      	ldr	r3, [sp, #8]
 801281a:	9a01      	ldr	r2, [sp, #4]
 801281c:	601a      	str	r2, [r3, #0]
 801281e:	e7ef      	b.n	8012800 <_strtoul_l.constprop.0+0xcc>
 8012820:	2430      	movs	r4, #48	; 0x30
 8012822:	2e00      	cmp	r6, #0
 8012824:	d1ad      	bne.n	8012782 <_strtoul_l.constprop.0+0x4e>
 8012826:	3608      	adds	r6, #8
 8012828:	e7ab      	b.n	8012782 <_strtoul_l.constprop.0+0x4e>
 801282a:	2c30      	cmp	r4, #48	; 0x30
 801282c:	d0a1      	beq.n	8012772 <_strtoul_l.constprop.0+0x3e>
 801282e:	260a      	movs	r6, #10
 8012830:	e7a7      	b.n	8012782 <_strtoul_l.constprop.0+0x4e>
 8012832:	46c0      	nop			; (mov r8, r8)
 8012834:	08013701 	.word	0x08013701

08012838 <_strtoul_r>:
 8012838:	b510      	push	{r4, lr}
 801283a:	f7ff ff7b 	bl	8012734 <_strtoul_l.constprop.0>
 801283e:	bd10      	pop	{r4, pc}

08012840 <__sfputc_r>:
 8012840:	6893      	ldr	r3, [r2, #8]
 8012842:	b510      	push	{r4, lr}
 8012844:	3b01      	subs	r3, #1
 8012846:	6093      	str	r3, [r2, #8]
 8012848:	2b00      	cmp	r3, #0
 801284a:	da04      	bge.n	8012856 <__sfputc_r+0x16>
 801284c:	6994      	ldr	r4, [r2, #24]
 801284e:	42a3      	cmp	r3, r4
 8012850:	db07      	blt.n	8012862 <__sfputc_r+0x22>
 8012852:	290a      	cmp	r1, #10
 8012854:	d005      	beq.n	8012862 <__sfputc_r+0x22>
 8012856:	6813      	ldr	r3, [r2, #0]
 8012858:	1c58      	adds	r0, r3, #1
 801285a:	6010      	str	r0, [r2, #0]
 801285c:	7019      	strb	r1, [r3, #0]
 801285e:	0008      	movs	r0, r1
 8012860:	bd10      	pop	{r4, pc}
 8012862:	f000 f931 	bl	8012ac8 <__swbuf_r>
 8012866:	0001      	movs	r1, r0
 8012868:	e7f9      	b.n	801285e <__sfputc_r+0x1e>

0801286a <__sfputs_r>:
 801286a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801286c:	0006      	movs	r6, r0
 801286e:	000f      	movs	r7, r1
 8012870:	0014      	movs	r4, r2
 8012872:	18d5      	adds	r5, r2, r3
 8012874:	42ac      	cmp	r4, r5
 8012876:	d101      	bne.n	801287c <__sfputs_r+0x12>
 8012878:	2000      	movs	r0, #0
 801287a:	e007      	b.n	801288c <__sfputs_r+0x22>
 801287c:	7821      	ldrb	r1, [r4, #0]
 801287e:	003a      	movs	r2, r7
 8012880:	0030      	movs	r0, r6
 8012882:	f7ff ffdd 	bl	8012840 <__sfputc_r>
 8012886:	3401      	adds	r4, #1
 8012888:	1c43      	adds	r3, r0, #1
 801288a:	d1f3      	bne.n	8012874 <__sfputs_r+0xa>
 801288c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012890 <_vfiprintf_r>:
 8012890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012892:	b0a1      	sub	sp, #132	; 0x84
 8012894:	000f      	movs	r7, r1
 8012896:	0015      	movs	r5, r2
 8012898:	001e      	movs	r6, r3
 801289a:	9003      	str	r0, [sp, #12]
 801289c:	2800      	cmp	r0, #0
 801289e:	d004      	beq.n	80128aa <_vfiprintf_r+0x1a>
 80128a0:	6a03      	ldr	r3, [r0, #32]
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d101      	bne.n	80128aa <_vfiprintf_r+0x1a>
 80128a6:	f7fc fedb 	bl	800f660 <__sinit>
 80128aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80128ac:	07db      	lsls	r3, r3, #31
 80128ae:	d405      	bmi.n	80128bc <_vfiprintf_r+0x2c>
 80128b0:	89bb      	ldrh	r3, [r7, #12]
 80128b2:	059b      	lsls	r3, r3, #22
 80128b4:	d402      	bmi.n	80128bc <_vfiprintf_r+0x2c>
 80128b6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80128b8:	f7fd f8c5 	bl	800fa46 <__retarget_lock_acquire_recursive>
 80128bc:	89bb      	ldrh	r3, [r7, #12]
 80128be:	071b      	lsls	r3, r3, #28
 80128c0:	d502      	bpl.n	80128c8 <_vfiprintf_r+0x38>
 80128c2:	693b      	ldr	r3, [r7, #16]
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d113      	bne.n	80128f0 <_vfiprintf_r+0x60>
 80128c8:	0039      	movs	r1, r7
 80128ca:	9803      	ldr	r0, [sp, #12]
 80128cc:	f000 f93e 	bl	8012b4c <__swsetup_r>
 80128d0:	2800      	cmp	r0, #0
 80128d2:	d00d      	beq.n	80128f0 <_vfiprintf_r+0x60>
 80128d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80128d6:	07db      	lsls	r3, r3, #31
 80128d8:	d503      	bpl.n	80128e2 <_vfiprintf_r+0x52>
 80128da:	2001      	movs	r0, #1
 80128dc:	4240      	negs	r0, r0
 80128de:	b021      	add	sp, #132	; 0x84
 80128e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80128e2:	89bb      	ldrh	r3, [r7, #12]
 80128e4:	059b      	lsls	r3, r3, #22
 80128e6:	d4f8      	bmi.n	80128da <_vfiprintf_r+0x4a>
 80128e8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80128ea:	f7fd f8ad 	bl	800fa48 <__retarget_lock_release_recursive>
 80128ee:	e7f4      	b.n	80128da <_vfiprintf_r+0x4a>
 80128f0:	2300      	movs	r3, #0
 80128f2:	ac08      	add	r4, sp, #32
 80128f4:	6163      	str	r3, [r4, #20]
 80128f6:	3320      	adds	r3, #32
 80128f8:	7663      	strb	r3, [r4, #25]
 80128fa:	3310      	adds	r3, #16
 80128fc:	76a3      	strb	r3, [r4, #26]
 80128fe:	9607      	str	r6, [sp, #28]
 8012900:	002e      	movs	r6, r5
 8012902:	7833      	ldrb	r3, [r6, #0]
 8012904:	2b00      	cmp	r3, #0
 8012906:	d001      	beq.n	801290c <_vfiprintf_r+0x7c>
 8012908:	2b25      	cmp	r3, #37	; 0x25
 801290a:	d148      	bne.n	801299e <_vfiprintf_r+0x10e>
 801290c:	1b73      	subs	r3, r6, r5
 801290e:	9305      	str	r3, [sp, #20]
 8012910:	42ae      	cmp	r6, r5
 8012912:	d00b      	beq.n	801292c <_vfiprintf_r+0x9c>
 8012914:	002a      	movs	r2, r5
 8012916:	0039      	movs	r1, r7
 8012918:	9803      	ldr	r0, [sp, #12]
 801291a:	f7ff ffa6 	bl	801286a <__sfputs_r>
 801291e:	3001      	adds	r0, #1
 8012920:	d100      	bne.n	8012924 <_vfiprintf_r+0x94>
 8012922:	e0af      	b.n	8012a84 <_vfiprintf_r+0x1f4>
 8012924:	6963      	ldr	r3, [r4, #20]
 8012926:	9a05      	ldr	r2, [sp, #20]
 8012928:	189b      	adds	r3, r3, r2
 801292a:	6163      	str	r3, [r4, #20]
 801292c:	7833      	ldrb	r3, [r6, #0]
 801292e:	2b00      	cmp	r3, #0
 8012930:	d100      	bne.n	8012934 <_vfiprintf_r+0xa4>
 8012932:	e0a7      	b.n	8012a84 <_vfiprintf_r+0x1f4>
 8012934:	2201      	movs	r2, #1
 8012936:	2300      	movs	r3, #0
 8012938:	4252      	negs	r2, r2
 801293a:	6062      	str	r2, [r4, #4]
 801293c:	a904      	add	r1, sp, #16
 801293e:	3254      	adds	r2, #84	; 0x54
 8012940:	1852      	adds	r2, r2, r1
 8012942:	1c75      	adds	r5, r6, #1
 8012944:	6023      	str	r3, [r4, #0]
 8012946:	60e3      	str	r3, [r4, #12]
 8012948:	60a3      	str	r3, [r4, #8]
 801294a:	7013      	strb	r3, [r2, #0]
 801294c:	65a3      	str	r3, [r4, #88]	; 0x58
 801294e:	4b59      	ldr	r3, [pc, #356]	; (8012ab4 <_vfiprintf_r+0x224>)
 8012950:	2205      	movs	r2, #5
 8012952:	0018      	movs	r0, r3
 8012954:	7829      	ldrb	r1, [r5, #0]
 8012956:	9305      	str	r3, [sp, #20]
 8012958:	f7fd f87f 	bl	800fa5a <memchr>
 801295c:	1c6e      	adds	r6, r5, #1
 801295e:	2800      	cmp	r0, #0
 8012960:	d11f      	bne.n	80129a2 <_vfiprintf_r+0x112>
 8012962:	6822      	ldr	r2, [r4, #0]
 8012964:	06d3      	lsls	r3, r2, #27
 8012966:	d504      	bpl.n	8012972 <_vfiprintf_r+0xe2>
 8012968:	2353      	movs	r3, #83	; 0x53
 801296a:	a904      	add	r1, sp, #16
 801296c:	185b      	adds	r3, r3, r1
 801296e:	2120      	movs	r1, #32
 8012970:	7019      	strb	r1, [r3, #0]
 8012972:	0713      	lsls	r3, r2, #28
 8012974:	d504      	bpl.n	8012980 <_vfiprintf_r+0xf0>
 8012976:	2353      	movs	r3, #83	; 0x53
 8012978:	a904      	add	r1, sp, #16
 801297a:	185b      	adds	r3, r3, r1
 801297c:	212b      	movs	r1, #43	; 0x2b
 801297e:	7019      	strb	r1, [r3, #0]
 8012980:	782b      	ldrb	r3, [r5, #0]
 8012982:	2b2a      	cmp	r3, #42	; 0x2a
 8012984:	d016      	beq.n	80129b4 <_vfiprintf_r+0x124>
 8012986:	002e      	movs	r6, r5
 8012988:	2100      	movs	r1, #0
 801298a:	200a      	movs	r0, #10
 801298c:	68e3      	ldr	r3, [r4, #12]
 801298e:	7832      	ldrb	r2, [r6, #0]
 8012990:	1c75      	adds	r5, r6, #1
 8012992:	3a30      	subs	r2, #48	; 0x30
 8012994:	2a09      	cmp	r2, #9
 8012996:	d94e      	bls.n	8012a36 <_vfiprintf_r+0x1a6>
 8012998:	2900      	cmp	r1, #0
 801299a:	d111      	bne.n	80129c0 <_vfiprintf_r+0x130>
 801299c:	e017      	b.n	80129ce <_vfiprintf_r+0x13e>
 801299e:	3601      	adds	r6, #1
 80129a0:	e7af      	b.n	8012902 <_vfiprintf_r+0x72>
 80129a2:	9b05      	ldr	r3, [sp, #20]
 80129a4:	6822      	ldr	r2, [r4, #0]
 80129a6:	1ac0      	subs	r0, r0, r3
 80129a8:	2301      	movs	r3, #1
 80129aa:	4083      	lsls	r3, r0
 80129ac:	4313      	orrs	r3, r2
 80129ae:	0035      	movs	r5, r6
 80129b0:	6023      	str	r3, [r4, #0]
 80129b2:	e7cc      	b.n	801294e <_vfiprintf_r+0xbe>
 80129b4:	9b07      	ldr	r3, [sp, #28]
 80129b6:	1d19      	adds	r1, r3, #4
 80129b8:	681b      	ldr	r3, [r3, #0]
 80129ba:	9107      	str	r1, [sp, #28]
 80129bc:	2b00      	cmp	r3, #0
 80129be:	db01      	blt.n	80129c4 <_vfiprintf_r+0x134>
 80129c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80129c2:	e004      	b.n	80129ce <_vfiprintf_r+0x13e>
 80129c4:	425b      	negs	r3, r3
 80129c6:	60e3      	str	r3, [r4, #12]
 80129c8:	2302      	movs	r3, #2
 80129ca:	4313      	orrs	r3, r2
 80129cc:	6023      	str	r3, [r4, #0]
 80129ce:	7833      	ldrb	r3, [r6, #0]
 80129d0:	2b2e      	cmp	r3, #46	; 0x2e
 80129d2:	d10a      	bne.n	80129ea <_vfiprintf_r+0x15a>
 80129d4:	7873      	ldrb	r3, [r6, #1]
 80129d6:	2b2a      	cmp	r3, #42	; 0x2a
 80129d8:	d135      	bne.n	8012a46 <_vfiprintf_r+0x1b6>
 80129da:	9b07      	ldr	r3, [sp, #28]
 80129dc:	3602      	adds	r6, #2
 80129de:	1d1a      	adds	r2, r3, #4
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	9207      	str	r2, [sp, #28]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	db2b      	blt.n	8012a40 <_vfiprintf_r+0x1b0>
 80129e8:	9309      	str	r3, [sp, #36]	; 0x24
 80129ea:	4d33      	ldr	r5, [pc, #204]	; (8012ab8 <_vfiprintf_r+0x228>)
 80129ec:	2203      	movs	r2, #3
 80129ee:	0028      	movs	r0, r5
 80129f0:	7831      	ldrb	r1, [r6, #0]
 80129f2:	f7fd f832 	bl	800fa5a <memchr>
 80129f6:	2800      	cmp	r0, #0
 80129f8:	d006      	beq.n	8012a08 <_vfiprintf_r+0x178>
 80129fa:	2340      	movs	r3, #64	; 0x40
 80129fc:	1b40      	subs	r0, r0, r5
 80129fe:	4083      	lsls	r3, r0
 8012a00:	6822      	ldr	r2, [r4, #0]
 8012a02:	3601      	adds	r6, #1
 8012a04:	4313      	orrs	r3, r2
 8012a06:	6023      	str	r3, [r4, #0]
 8012a08:	7831      	ldrb	r1, [r6, #0]
 8012a0a:	2206      	movs	r2, #6
 8012a0c:	482b      	ldr	r0, [pc, #172]	; (8012abc <_vfiprintf_r+0x22c>)
 8012a0e:	1c75      	adds	r5, r6, #1
 8012a10:	7621      	strb	r1, [r4, #24]
 8012a12:	f7fd f822 	bl	800fa5a <memchr>
 8012a16:	2800      	cmp	r0, #0
 8012a18:	d043      	beq.n	8012aa2 <_vfiprintf_r+0x212>
 8012a1a:	4b29      	ldr	r3, [pc, #164]	; (8012ac0 <_vfiprintf_r+0x230>)
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d125      	bne.n	8012a6c <_vfiprintf_r+0x1dc>
 8012a20:	2207      	movs	r2, #7
 8012a22:	9b07      	ldr	r3, [sp, #28]
 8012a24:	3307      	adds	r3, #7
 8012a26:	4393      	bics	r3, r2
 8012a28:	3308      	adds	r3, #8
 8012a2a:	9307      	str	r3, [sp, #28]
 8012a2c:	6963      	ldr	r3, [r4, #20]
 8012a2e:	9a04      	ldr	r2, [sp, #16]
 8012a30:	189b      	adds	r3, r3, r2
 8012a32:	6163      	str	r3, [r4, #20]
 8012a34:	e764      	b.n	8012900 <_vfiprintf_r+0x70>
 8012a36:	4343      	muls	r3, r0
 8012a38:	002e      	movs	r6, r5
 8012a3a:	2101      	movs	r1, #1
 8012a3c:	189b      	adds	r3, r3, r2
 8012a3e:	e7a6      	b.n	801298e <_vfiprintf_r+0xfe>
 8012a40:	2301      	movs	r3, #1
 8012a42:	425b      	negs	r3, r3
 8012a44:	e7d0      	b.n	80129e8 <_vfiprintf_r+0x158>
 8012a46:	2300      	movs	r3, #0
 8012a48:	200a      	movs	r0, #10
 8012a4a:	001a      	movs	r2, r3
 8012a4c:	3601      	adds	r6, #1
 8012a4e:	6063      	str	r3, [r4, #4]
 8012a50:	7831      	ldrb	r1, [r6, #0]
 8012a52:	1c75      	adds	r5, r6, #1
 8012a54:	3930      	subs	r1, #48	; 0x30
 8012a56:	2909      	cmp	r1, #9
 8012a58:	d903      	bls.n	8012a62 <_vfiprintf_r+0x1d2>
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d0c5      	beq.n	80129ea <_vfiprintf_r+0x15a>
 8012a5e:	9209      	str	r2, [sp, #36]	; 0x24
 8012a60:	e7c3      	b.n	80129ea <_vfiprintf_r+0x15a>
 8012a62:	4342      	muls	r2, r0
 8012a64:	002e      	movs	r6, r5
 8012a66:	2301      	movs	r3, #1
 8012a68:	1852      	adds	r2, r2, r1
 8012a6a:	e7f1      	b.n	8012a50 <_vfiprintf_r+0x1c0>
 8012a6c:	aa07      	add	r2, sp, #28
 8012a6e:	9200      	str	r2, [sp, #0]
 8012a70:	0021      	movs	r1, r4
 8012a72:	003a      	movs	r2, r7
 8012a74:	4b13      	ldr	r3, [pc, #76]	; (8012ac4 <_vfiprintf_r+0x234>)
 8012a76:	9803      	ldr	r0, [sp, #12]
 8012a78:	f7fb ff84 	bl	800e984 <_printf_float>
 8012a7c:	9004      	str	r0, [sp, #16]
 8012a7e:	9b04      	ldr	r3, [sp, #16]
 8012a80:	3301      	adds	r3, #1
 8012a82:	d1d3      	bne.n	8012a2c <_vfiprintf_r+0x19c>
 8012a84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012a86:	07db      	lsls	r3, r3, #31
 8012a88:	d405      	bmi.n	8012a96 <_vfiprintf_r+0x206>
 8012a8a:	89bb      	ldrh	r3, [r7, #12]
 8012a8c:	059b      	lsls	r3, r3, #22
 8012a8e:	d402      	bmi.n	8012a96 <_vfiprintf_r+0x206>
 8012a90:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8012a92:	f7fc ffd9 	bl	800fa48 <__retarget_lock_release_recursive>
 8012a96:	89bb      	ldrh	r3, [r7, #12]
 8012a98:	065b      	lsls	r3, r3, #25
 8012a9a:	d500      	bpl.n	8012a9e <_vfiprintf_r+0x20e>
 8012a9c:	e71d      	b.n	80128da <_vfiprintf_r+0x4a>
 8012a9e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8012aa0:	e71d      	b.n	80128de <_vfiprintf_r+0x4e>
 8012aa2:	aa07      	add	r2, sp, #28
 8012aa4:	9200      	str	r2, [sp, #0]
 8012aa6:	0021      	movs	r1, r4
 8012aa8:	003a      	movs	r2, r7
 8012aaa:	4b06      	ldr	r3, [pc, #24]	; (8012ac4 <_vfiprintf_r+0x234>)
 8012aac:	9803      	ldr	r0, [sp, #12]
 8012aae:	f7fc fa2f 	bl	800ef10 <_printf_i>
 8012ab2:	e7e3      	b.n	8012a7c <_vfiprintf_r+0x1ec>
 8012ab4:	08013b1c 	.word	0x08013b1c
 8012ab8:	08013b22 	.word	0x08013b22
 8012abc:	08013b26 	.word	0x08013b26
 8012ac0:	0800e985 	.word	0x0800e985
 8012ac4:	0801286b 	.word	0x0801286b

08012ac8 <__swbuf_r>:
 8012ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012aca:	0006      	movs	r6, r0
 8012acc:	000d      	movs	r5, r1
 8012ace:	0014      	movs	r4, r2
 8012ad0:	2800      	cmp	r0, #0
 8012ad2:	d004      	beq.n	8012ade <__swbuf_r+0x16>
 8012ad4:	6a03      	ldr	r3, [r0, #32]
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d101      	bne.n	8012ade <__swbuf_r+0x16>
 8012ada:	f7fc fdc1 	bl	800f660 <__sinit>
 8012ade:	69a3      	ldr	r3, [r4, #24]
 8012ae0:	60a3      	str	r3, [r4, #8]
 8012ae2:	89a3      	ldrh	r3, [r4, #12]
 8012ae4:	071b      	lsls	r3, r3, #28
 8012ae6:	d528      	bpl.n	8012b3a <__swbuf_r+0x72>
 8012ae8:	6923      	ldr	r3, [r4, #16]
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d025      	beq.n	8012b3a <__swbuf_r+0x72>
 8012aee:	6923      	ldr	r3, [r4, #16]
 8012af0:	6820      	ldr	r0, [r4, #0]
 8012af2:	b2ef      	uxtb	r7, r5
 8012af4:	1ac0      	subs	r0, r0, r3
 8012af6:	6963      	ldr	r3, [r4, #20]
 8012af8:	b2ed      	uxtb	r5, r5
 8012afa:	4283      	cmp	r3, r0
 8012afc:	dc05      	bgt.n	8012b0a <__swbuf_r+0x42>
 8012afe:	0021      	movs	r1, r4
 8012b00:	0030      	movs	r0, r6
 8012b02:	f7ff fcd7 	bl	80124b4 <_fflush_r>
 8012b06:	2800      	cmp	r0, #0
 8012b08:	d11d      	bne.n	8012b46 <__swbuf_r+0x7e>
 8012b0a:	68a3      	ldr	r3, [r4, #8]
 8012b0c:	3001      	adds	r0, #1
 8012b0e:	3b01      	subs	r3, #1
 8012b10:	60a3      	str	r3, [r4, #8]
 8012b12:	6823      	ldr	r3, [r4, #0]
 8012b14:	1c5a      	adds	r2, r3, #1
 8012b16:	6022      	str	r2, [r4, #0]
 8012b18:	701f      	strb	r7, [r3, #0]
 8012b1a:	6963      	ldr	r3, [r4, #20]
 8012b1c:	4283      	cmp	r3, r0
 8012b1e:	d004      	beq.n	8012b2a <__swbuf_r+0x62>
 8012b20:	89a3      	ldrh	r3, [r4, #12]
 8012b22:	07db      	lsls	r3, r3, #31
 8012b24:	d507      	bpl.n	8012b36 <__swbuf_r+0x6e>
 8012b26:	2d0a      	cmp	r5, #10
 8012b28:	d105      	bne.n	8012b36 <__swbuf_r+0x6e>
 8012b2a:	0021      	movs	r1, r4
 8012b2c:	0030      	movs	r0, r6
 8012b2e:	f7ff fcc1 	bl	80124b4 <_fflush_r>
 8012b32:	2800      	cmp	r0, #0
 8012b34:	d107      	bne.n	8012b46 <__swbuf_r+0x7e>
 8012b36:	0028      	movs	r0, r5
 8012b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b3a:	0021      	movs	r1, r4
 8012b3c:	0030      	movs	r0, r6
 8012b3e:	f000 f805 	bl	8012b4c <__swsetup_r>
 8012b42:	2800      	cmp	r0, #0
 8012b44:	d0d3      	beq.n	8012aee <__swbuf_r+0x26>
 8012b46:	2501      	movs	r5, #1
 8012b48:	426d      	negs	r5, r5
 8012b4a:	e7f4      	b.n	8012b36 <__swbuf_r+0x6e>

08012b4c <__swsetup_r>:
 8012b4c:	4b30      	ldr	r3, [pc, #192]	; (8012c10 <__swsetup_r+0xc4>)
 8012b4e:	b570      	push	{r4, r5, r6, lr}
 8012b50:	0005      	movs	r5, r0
 8012b52:	6818      	ldr	r0, [r3, #0]
 8012b54:	000c      	movs	r4, r1
 8012b56:	2800      	cmp	r0, #0
 8012b58:	d004      	beq.n	8012b64 <__swsetup_r+0x18>
 8012b5a:	6a03      	ldr	r3, [r0, #32]
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d101      	bne.n	8012b64 <__swsetup_r+0x18>
 8012b60:	f7fc fd7e 	bl	800f660 <__sinit>
 8012b64:	230c      	movs	r3, #12
 8012b66:	5ee2      	ldrsh	r2, [r4, r3]
 8012b68:	b293      	uxth	r3, r2
 8012b6a:	0711      	lsls	r1, r2, #28
 8012b6c:	d423      	bmi.n	8012bb6 <__swsetup_r+0x6a>
 8012b6e:	06d9      	lsls	r1, r3, #27
 8012b70:	d407      	bmi.n	8012b82 <__swsetup_r+0x36>
 8012b72:	2309      	movs	r3, #9
 8012b74:	2001      	movs	r0, #1
 8012b76:	602b      	str	r3, [r5, #0]
 8012b78:	3337      	adds	r3, #55	; 0x37
 8012b7a:	4313      	orrs	r3, r2
 8012b7c:	81a3      	strh	r3, [r4, #12]
 8012b7e:	4240      	negs	r0, r0
 8012b80:	bd70      	pop	{r4, r5, r6, pc}
 8012b82:	075b      	lsls	r3, r3, #29
 8012b84:	d513      	bpl.n	8012bae <__swsetup_r+0x62>
 8012b86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012b88:	2900      	cmp	r1, #0
 8012b8a:	d008      	beq.n	8012b9e <__swsetup_r+0x52>
 8012b8c:	0023      	movs	r3, r4
 8012b8e:	3344      	adds	r3, #68	; 0x44
 8012b90:	4299      	cmp	r1, r3
 8012b92:	d002      	beq.n	8012b9a <__swsetup_r+0x4e>
 8012b94:	0028      	movs	r0, r5
 8012b96:	f7fd fe3b 	bl	8010810 <_free_r>
 8012b9a:	2300      	movs	r3, #0
 8012b9c:	6363      	str	r3, [r4, #52]	; 0x34
 8012b9e:	2224      	movs	r2, #36	; 0x24
 8012ba0:	89a3      	ldrh	r3, [r4, #12]
 8012ba2:	4393      	bics	r3, r2
 8012ba4:	81a3      	strh	r3, [r4, #12]
 8012ba6:	2300      	movs	r3, #0
 8012ba8:	6063      	str	r3, [r4, #4]
 8012baa:	6923      	ldr	r3, [r4, #16]
 8012bac:	6023      	str	r3, [r4, #0]
 8012bae:	2308      	movs	r3, #8
 8012bb0:	89a2      	ldrh	r2, [r4, #12]
 8012bb2:	4313      	orrs	r3, r2
 8012bb4:	81a3      	strh	r3, [r4, #12]
 8012bb6:	6923      	ldr	r3, [r4, #16]
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d10b      	bne.n	8012bd4 <__swsetup_r+0x88>
 8012bbc:	21a0      	movs	r1, #160	; 0xa0
 8012bbe:	2280      	movs	r2, #128	; 0x80
 8012bc0:	89a3      	ldrh	r3, [r4, #12]
 8012bc2:	0089      	lsls	r1, r1, #2
 8012bc4:	0092      	lsls	r2, r2, #2
 8012bc6:	400b      	ands	r3, r1
 8012bc8:	4293      	cmp	r3, r2
 8012bca:	d003      	beq.n	8012bd4 <__swsetup_r+0x88>
 8012bcc:	0021      	movs	r1, r4
 8012bce:	0028      	movs	r0, r5
 8012bd0:	f000 f89a 	bl	8012d08 <__smakebuf_r>
 8012bd4:	220c      	movs	r2, #12
 8012bd6:	5ea3      	ldrsh	r3, [r4, r2]
 8012bd8:	2001      	movs	r0, #1
 8012bda:	001a      	movs	r2, r3
 8012bdc:	b299      	uxth	r1, r3
 8012bde:	4002      	ands	r2, r0
 8012be0:	4203      	tst	r3, r0
 8012be2:	d00f      	beq.n	8012c04 <__swsetup_r+0xb8>
 8012be4:	2200      	movs	r2, #0
 8012be6:	60a2      	str	r2, [r4, #8]
 8012be8:	6962      	ldr	r2, [r4, #20]
 8012bea:	4252      	negs	r2, r2
 8012bec:	61a2      	str	r2, [r4, #24]
 8012bee:	2000      	movs	r0, #0
 8012bf0:	6922      	ldr	r2, [r4, #16]
 8012bf2:	4282      	cmp	r2, r0
 8012bf4:	d1c4      	bne.n	8012b80 <__swsetup_r+0x34>
 8012bf6:	0609      	lsls	r1, r1, #24
 8012bf8:	d5c2      	bpl.n	8012b80 <__swsetup_r+0x34>
 8012bfa:	2240      	movs	r2, #64	; 0x40
 8012bfc:	4313      	orrs	r3, r2
 8012bfe:	81a3      	strh	r3, [r4, #12]
 8012c00:	3801      	subs	r0, #1
 8012c02:	e7bd      	b.n	8012b80 <__swsetup_r+0x34>
 8012c04:	0788      	lsls	r0, r1, #30
 8012c06:	d400      	bmi.n	8012c0a <__swsetup_r+0xbe>
 8012c08:	6962      	ldr	r2, [r4, #20]
 8012c0a:	60a2      	str	r2, [r4, #8]
 8012c0c:	e7ef      	b.n	8012bee <__swsetup_r+0xa2>
 8012c0e:	46c0      	nop			; (mov r8, r8)
 8012c10:	2000021c 	.word	0x2000021c

08012c14 <_raise_r>:
 8012c14:	b570      	push	{r4, r5, r6, lr}
 8012c16:	0004      	movs	r4, r0
 8012c18:	000d      	movs	r5, r1
 8012c1a:	291f      	cmp	r1, #31
 8012c1c:	d904      	bls.n	8012c28 <_raise_r+0x14>
 8012c1e:	2316      	movs	r3, #22
 8012c20:	6003      	str	r3, [r0, #0]
 8012c22:	2001      	movs	r0, #1
 8012c24:	4240      	negs	r0, r0
 8012c26:	bd70      	pop	{r4, r5, r6, pc}
 8012c28:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d004      	beq.n	8012c38 <_raise_r+0x24>
 8012c2e:	008a      	lsls	r2, r1, #2
 8012c30:	189b      	adds	r3, r3, r2
 8012c32:	681a      	ldr	r2, [r3, #0]
 8012c34:	2a00      	cmp	r2, #0
 8012c36:	d108      	bne.n	8012c4a <_raise_r+0x36>
 8012c38:	0020      	movs	r0, r4
 8012c3a:	f000 f831 	bl	8012ca0 <_getpid_r>
 8012c3e:	002a      	movs	r2, r5
 8012c40:	0001      	movs	r1, r0
 8012c42:	0020      	movs	r0, r4
 8012c44:	f000 f81a 	bl	8012c7c <_kill_r>
 8012c48:	e7ed      	b.n	8012c26 <_raise_r+0x12>
 8012c4a:	2000      	movs	r0, #0
 8012c4c:	2a01      	cmp	r2, #1
 8012c4e:	d0ea      	beq.n	8012c26 <_raise_r+0x12>
 8012c50:	1c51      	adds	r1, r2, #1
 8012c52:	d103      	bne.n	8012c5c <_raise_r+0x48>
 8012c54:	2316      	movs	r3, #22
 8012c56:	3001      	adds	r0, #1
 8012c58:	6023      	str	r3, [r4, #0]
 8012c5a:	e7e4      	b.n	8012c26 <_raise_r+0x12>
 8012c5c:	2400      	movs	r4, #0
 8012c5e:	0028      	movs	r0, r5
 8012c60:	601c      	str	r4, [r3, #0]
 8012c62:	4790      	blx	r2
 8012c64:	0020      	movs	r0, r4
 8012c66:	e7de      	b.n	8012c26 <_raise_r+0x12>

08012c68 <raise>:
 8012c68:	b510      	push	{r4, lr}
 8012c6a:	4b03      	ldr	r3, [pc, #12]	; (8012c78 <raise+0x10>)
 8012c6c:	0001      	movs	r1, r0
 8012c6e:	6818      	ldr	r0, [r3, #0]
 8012c70:	f7ff ffd0 	bl	8012c14 <_raise_r>
 8012c74:	bd10      	pop	{r4, pc}
 8012c76:	46c0      	nop			; (mov r8, r8)
 8012c78:	2000021c 	.word	0x2000021c

08012c7c <_kill_r>:
 8012c7c:	2300      	movs	r3, #0
 8012c7e:	b570      	push	{r4, r5, r6, lr}
 8012c80:	4d06      	ldr	r5, [pc, #24]	; (8012c9c <_kill_r+0x20>)
 8012c82:	0004      	movs	r4, r0
 8012c84:	0008      	movs	r0, r1
 8012c86:	0011      	movs	r1, r2
 8012c88:	602b      	str	r3, [r5, #0]
 8012c8a:	f7f2 f86f 	bl	8004d6c <_kill>
 8012c8e:	1c43      	adds	r3, r0, #1
 8012c90:	d103      	bne.n	8012c9a <_kill_r+0x1e>
 8012c92:	682b      	ldr	r3, [r5, #0]
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d000      	beq.n	8012c9a <_kill_r+0x1e>
 8012c98:	6023      	str	r3, [r4, #0]
 8012c9a:	bd70      	pop	{r4, r5, r6, pc}
 8012c9c:	20004814 	.word	0x20004814

08012ca0 <_getpid_r>:
 8012ca0:	b510      	push	{r4, lr}
 8012ca2:	f7f2 f85d 	bl	8004d60 <_getpid>
 8012ca6:	bd10      	pop	{r4, pc}

08012ca8 <_malloc_usable_size_r>:
 8012ca8:	1f0b      	subs	r3, r1, #4
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	1f18      	subs	r0, r3, #4
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	da01      	bge.n	8012cb6 <_malloc_usable_size_r+0xe>
 8012cb2:	580b      	ldr	r3, [r1, r0]
 8012cb4:	18c0      	adds	r0, r0, r3
 8012cb6:	4770      	bx	lr

08012cb8 <__swhatbuf_r>:
 8012cb8:	b570      	push	{r4, r5, r6, lr}
 8012cba:	000e      	movs	r6, r1
 8012cbc:	001d      	movs	r5, r3
 8012cbe:	230e      	movs	r3, #14
 8012cc0:	5ec9      	ldrsh	r1, [r1, r3]
 8012cc2:	0014      	movs	r4, r2
 8012cc4:	b096      	sub	sp, #88	; 0x58
 8012cc6:	2900      	cmp	r1, #0
 8012cc8:	da0c      	bge.n	8012ce4 <__swhatbuf_r+0x2c>
 8012cca:	89b2      	ldrh	r2, [r6, #12]
 8012ccc:	2380      	movs	r3, #128	; 0x80
 8012cce:	0011      	movs	r1, r2
 8012cd0:	4019      	ands	r1, r3
 8012cd2:	421a      	tst	r2, r3
 8012cd4:	d013      	beq.n	8012cfe <__swhatbuf_r+0x46>
 8012cd6:	2100      	movs	r1, #0
 8012cd8:	3b40      	subs	r3, #64	; 0x40
 8012cda:	2000      	movs	r0, #0
 8012cdc:	6029      	str	r1, [r5, #0]
 8012cde:	6023      	str	r3, [r4, #0]
 8012ce0:	b016      	add	sp, #88	; 0x58
 8012ce2:	bd70      	pop	{r4, r5, r6, pc}
 8012ce4:	466a      	mov	r2, sp
 8012ce6:	f000 f84d 	bl	8012d84 <_fstat_r>
 8012cea:	2800      	cmp	r0, #0
 8012cec:	dbed      	blt.n	8012cca <__swhatbuf_r+0x12>
 8012cee:	23f0      	movs	r3, #240	; 0xf0
 8012cf0:	9901      	ldr	r1, [sp, #4]
 8012cf2:	021b      	lsls	r3, r3, #8
 8012cf4:	4019      	ands	r1, r3
 8012cf6:	4b03      	ldr	r3, [pc, #12]	; (8012d04 <__swhatbuf_r+0x4c>)
 8012cf8:	18c9      	adds	r1, r1, r3
 8012cfa:	424b      	negs	r3, r1
 8012cfc:	4159      	adcs	r1, r3
 8012cfe:	2380      	movs	r3, #128	; 0x80
 8012d00:	00db      	lsls	r3, r3, #3
 8012d02:	e7ea      	b.n	8012cda <__swhatbuf_r+0x22>
 8012d04:	ffffe000 	.word	0xffffe000

08012d08 <__smakebuf_r>:
 8012d08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012d0a:	2602      	movs	r6, #2
 8012d0c:	898b      	ldrh	r3, [r1, #12]
 8012d0e:	0005      	movs	r5, r0
 8012d10:	000c      	movs	r4, r1
 8012d12:	4233      	tst	r3, r6
 8012d14:	d006      	beq.n	8012d24 <__smakebuf_r+0x1c>
 8012d16:	0023      	movs	r3, r4
 8012d18:	3347      	adds	r3, #71	; 0x47
 8012d1a:	6023      	str	r3, [r4, #0]
 8012d1c:	6123      	str	r3, [r4, #16]
 8012d1e:	2301      	movs	r3, #1
 8012d20:	6163      	str	r3, [r4, #20]
 8012d22:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8012d24:	466a      	mov	r2, sp
 8012d26:	ab01      	add	r3, sp, #4
 8012d28:	f7ff ffc6 	bl	8012cb8 <__swhatbuf_r>
 8012d2c:	9900      	ldr	r1, [sp, #0]
 8012d2e:	0007      	movs	r7, r0
 8012d30:	0028      	movs	r0, r5
 8012d32:	f7fe f93f 	bl	8010fb4 <_malloc_r>
 8012d36:	2800      	cmp	r0, #0
 8012d38:	d108      	bne.n	8012d4c <__smakebuf_r+0x44>
 8012d3a:	220c      	movs	r2, #12
 8012d3c:	5ea3      	ldrsh	r3, [r4, r2]
 8012d3e:	059a      	lsls	r2, r3, #22
 8012d40:	d4ef      	bmi.n	8012d22 <__smakebuf_r+0x1a>
 8012d42:	2203      	movs	r2, #3
 8012d44:	4393      	bics	r3, r2
 8012d46:	431e      	orrs	r6, r3
 8012d48:	81a6      	strh	r6, [r4, #12]
 8012d4a:	e7e4      	b.n	8012d16 <__smakebuf_r+0xe>
 8012d4c:	2380      	movs	r3, #128	; 0x80
 8012d4e:	89a2      	ldrh	r2, [r4, #12]
 8012d50:	6020      	str	r0, [r4, #0]
 8012d52:	4313      	orrs	r3, r2
 8012d54:	81a3      	strh	r3, [r4, #12]
 8012d56:	9b00      	ldr	r3, [sp, #0]
 8012d58:	6120      	str	r0, [r4, #16]
 8012d5a:	6163      	str	r3, [r4, #20]
 8012d5c:	9b01      	ldr	r3, [sp, #4]
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d00c      	beq.n	8012d7c <__smakebuf_r+0x74>
 8012d62:	0028      	movs	r0, r5
 8012d64:	230e      	movs	r3, #14
 8012d66:	5ee1      	ldrsh	r1, [r4, r3]
 8012d68:	f000 f81e 	bl	8012da8 <_isatty_r>
 8012d6c:	2800      	cmp	r0, #0
 8012d6e:	d005      	beq.n	8012d7c <__smakebuf_r+0x74>
 8012d70:	2303      	movs	r3, #3
 8012d72:	89a2      	ldrh	r2, [r4, #12]
 8012d74:	439a      	bics	r2, r3
 8012d76:	3b02      	subs	r3, #2
 8012d78:	4313      	orrs	r3, r2
 8012d7a:	81a3      	strh	r3, [r4, #12]
 8012d7c:	89a3      	ldrh	r3, [r4, #12]
 8012d7e:	433b      	orrs	r3, r7
 8012d80:	81a3      	strh	r3, [r4, #12]
 8012d82:	e7ce      	b.n	8012d22 <__smakebuf_r+0x1a>

08012d84 <_fstat_r>:
 8012d84:	2300      	movs	r3, #0
 8012d86:	b570      	push	{r4, r5, r6, lr}
 8012d88:	4d06      	ldr	r5, [pc, #24]	; (8012da4 <_fstat_r+0x20>)
 8012d8a:	0004      	movs	r4, r0
 8012d8c:	0008      	movs	r0, r1
 8012d8e:	0011      	movs	r1, r2
 8012d90:	602b      	str	r3, [r5, #0]
 8012d92:	f7f2 f84a 	bl	8004e2a <_fstat>
 8012d96:	1c43      	adds	r3, r0, #1
 8012d98:	d103      	bne.n	8012da2 <_fstat_r+0x1e>
 8012d9a:	682b      	ldr	r3, [r5, #0]
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d000      	beq.n	8012da2 <_fstat_r+0x1e>
 8012da0:	6023      	str	r3, [r4, #0]
 8012da2:	bd70      	pop	{r4, r5, r6, pc}
 8012da4:	20004814 	.word	0x20004814

08012da8 <_isatty_r>:
 8012da8:	2300      	movs	r3, #0
 8012daa:	b570      	push	{r4, r5, r6, lr}
 8012dac:	4d06      	ldr	r5, [pc, #24]	; (8012dc8 <_isatty_r+0x20>)
 8012dae:	0004      	movs	r4, r0
 8012db0:	0008      	movs	r0, r1
 8012db2:	602b      	str	r3, [r5, #0]
 8012db4:	f7f2 f847 	bl	8004e46 <_isatty>
 8012db8:	1c43      	adds	r3, r0, #1
 8012dba:	d103      	bne.n	8012dc4 <_isatty_r+0x1c>
 8012dbc:	682b      	ldr	r3, [r5, #0]
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d000      	beq.n	8012dc4 <_isatty_r+0x1c>
 8012dc2:	6023      	str	r3, [r4, #0]
 8012dc4:	bd70      	pop	{r4, r5, r6, pc}
 8012dc6:	46c0      	nop			; (mov r8, r8)
 8012dc8:	20004814 	.word	0x20004814

08012dcc <_init>:
 8012dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dce:	46c0      	nop			; (mov r8, r8)
 8012dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012dd2:	bc08      	pop	{r3}
 8012dd4:	469e      	mov	lr, r3
 8012dd6:	4770      	bx	lr

08012dd8 <_fini>:
 8012dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dda:	46c0      	nop			; (mov r8, r8)
 8012ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012dde:	bc08      	pop	{r3}
 8012de0:	469e      	mov	lr, r3
 8012de2:	4770      	bx	lr
