m255
K3
13
cModel Technology
Z0 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
vDE4_QSYS_mem_if_ddr2_emif_pll0
DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
!i10b 1
!s100 ^]gD6J^lFn_@QnlBKA[H?0
I:Z2Zo4>j5z@l_HXmF?M;`1
Vm3mMc;[V5<C2Ii7`a6X5C0
!s105 DE4_QSYS_mem_if_ddr2_emif_pll0_sv_unit
S1
Z1 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
w1435753737
8D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv
FD:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv
L0 23
Z2 OV;L;10.1d;51
r1
!s85 0
31
!s108 1435754492.421000
!s107 D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv|
!s90 -reportprogress|300|-sv|D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv|-work|pll0|
!s101 -O0
o-sv -work pll0 -O0
n@d@e4_@q@s@y@s_mem_if_ddr2_emif_pll0
