// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Bert_layer_Linear_layer_ds1_HH_
#define _Bert_layer_Linear_layer_ds1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_dataflow_parent_loop_proc492.h"
#include "Bert_layer_Bert_layer_add_16ns_16ns_16_1_1.h"
#include "Bert_layer_Bert_layer_add_4ns_4ns_4_1_1.h"
#include "Bert_layer_Bert_layer_add_12ns_12ns_12_1_1.h"
#include "Bert_layer_Bert_layer_mux_124_24_1_1.h"
#include "Bert_layer_Bert_layer_sub_24ns_24ns_24_1_1.h"
#include "Bert_layer_Bert_layer_sub_32ns_32ns_32_1_1.h"
#include "Bert_layer_Bert_layer_add_32s_32ns_32_1_1.h"
#include "Bert_layer_Bert_layer_sub_5s_5ns_5_1_1.h"
#include "Bert_layer_Bert_layer_add_24s_24ns_24_1_1.h"
#include "Bert_layer_Bert_layer_add_64ns_64ns_64_1_1.h"
#include "Bert_layer_Linear_layer_ds1_outp1_0_V.h"

namespace ap_rtl {

struct Bert_layer_Linear_layer_ds1 : public sc_module {
    // Port declarations 55
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > v177_V_address0;
    sc_out< sc_logic > v177_V_ce0;
    sc_in< sc_lv<24> > v177_V_q0;
    sc_out< sc_lv<14> > v177_V_address1;
    sc_out< sc_logic > v177_V_ce1;
    sc_in< sc_lv<24> > v177_V_q1;
    sc_out< sc_lv<18> > v178_V_address0;
    sc_out< sc_logic > v178_V_ce0;
    sc_in< sc_lv<24> > v178_V_q0;
    sc_out< sc_lv<18> > v178_1_V_address0;
    sc_out< sc_logic > v178_1_V_ce0;
    sc_in< sc_lv<24> > v178_1_V_q0;
    sc_out< sc_lv<18> > v178_2_V_address0;
    sc_out< sc_logic > v178_2_V_ce0;
    sc_in< sc_lv<24> > v178_2_V_q0;
    sc_out< sc_lv<18> > v178_3_V_address0;
    sc_out< sc_logic > v178_3_V_ce0;
    sc_in< sc_lv<24> > v178_3_V_q0;
    sc_out< sc_lv<18> > v178_4_V_address0;
    sc_out< sc_logic > v178_4_V_ce0;
    sc_in< sc_lv<24> > v178_4_V_q0;
    sc_out< sc_lv<18> > v178_5_V_address0;
    sc_out< sc_logic > v178_5_V_ce0;
    sc_in< sc_lv<24> > v178_5_V_q0;
    sc_out< sc_lv<18> > v178_6_V_address0;
    sc_out< sc_logic > v178_6_V_ce0;
    sc_in< sc_lv<24> > v178_6_V_q0;
    sc_out< sc_lv<18> > v178_7_V_address0;
    sc_out< sc_logic > v178_7_V_ce0;
    sc_in< sc_lv<24> > v178_7_V_q0;
    sc_out< sc_lv<18> > v178_8_V_address0;
    sc_out< sc_logic > v178_8_V_ce0;
    sc_in< sc_lv<24> > v178_8_V_q0;
    sc_out< sc_lv<18> > v178_9_V_address0;
    sc_out< sc_logic > v178_9_V_ce0;
    sc_in< sc_lv<24> > v178_9_V_q0;
    sc_out< sc_lv<18> > v178_10_V_address0;
    sc_out< sc_logic > v178_10_V_ce0;
    sc_in< sc_lv<24> > v178_10_V_q0;
    sc_out< sc_lv<18> > v178_11_V_address0;
    sc_out< sc_logic > v178_11_V_ce0;
    sc_in< sc_lv<24> > v178_11_V_q0;
    sc_out< sc_lv<12> > v179_V_address0;
    sc_out< sc_logic > v179_V_ce0;
    sc_in< sc_lv<24> > v179_V_q0;
    sc_out< sc_lv<16> > v180_address0;
    sc_out< sc_logic > v180_ce0;
    sc_out< sc_logic > v180_we0;
    sc_out< sc_lv<32> > v180_d0;
    sc_signal< sc_lv<4> > ap_var_for_const2;
    sc_signal< sc_lv<16> > ap_var_for_const1;
    sc_signal< sc_lv<12> > ap_var_for_const3;
    sc_signal< sc_lv<24> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<5> > ap_var_for_const6;
    sc_signal< sc_lv<24> > ap_var_for_const7;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<32> > ap_var_for_const9;


    // Module declarations
    Bert_layer_Linear_layer_ds1(sc_module_name name);
    SC_HAS_PROCESS(Bert_layer_Linear_layer_ds1);

    ~Bert_layer_Linear_layer_ds1();

    sc_trace_file* mVcdFile;

    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_0_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_1_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_2_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_3_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_4_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_5_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_6_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_7_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_8_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_9_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_10_V_U;
    Bert_layer_Linear_layer_ds1_outp1_0_V* outp1_11_V_U;
    Bert_layer_dataflow_parent_loop_proc492* grp_dataflow_parent_loop_proc492_fu_546;
    Bert_layer_Bert_layer_add_16ns_16ns_16_1_1<1,1,16,16,16>* Bert_layer_add_16ns_16ns_16_1_1_U3342;
    Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>* Bert_layer_add_4ns_4ns_4_1_1_U3343;
    Bert_layer_Bert_layer_add_12ns_12ns_12_1_1<1,1,12,12,12>* Bert_layer_add_12ns_12ns_12_1_1_U3344;
    Bert_layer_Bert_layer_add_16ns_16ns_16_1_1<1,1,16,16,16>* Bert_layer_add_16ns_16ns_16_1_1_U3345;
    Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>* Bert_layer_add_4ns_4ns_4_1_1_U3346;
    Bert_layer_Bert_layer_add_12ns_12ns_12_1_1<1,1,12,12,12>* Bert_layer_add_12ns_12ns_12_1_1_U3347;
    Bert_layer_Bert_layer_mux_124_24_1_1<1,1,24,24,24,24,24,24,24,24,24,24,24,24,4,24>* Bert_layer_mux_124_24_1_1_U3348;
    Bert_layer_Bert_layer_sub_24ns_24ns_24_1_1<1,1,24,24,24>* Bert_layer_sub_24ns_24ns_24_1_1_U3349;
    Bert_layer_Bert_layer_sub_32ns_32ns_32_1_1<1,1,32,32,32>* Bert_layer_sub_32ns_32ns_32_1_1_U3350;
    Bert_layer_Bert_layer_add_32s_32ns_32_1_1<1,1,32,32,32>* Bert_layer_add_32s_32ns_32_1_1_U3351;
    Bert_layer_Bert_layer_sub_5s_5ns_5_1_1<1,1,5,5,5>* Bert_layer_sub_5s_5ns_5_1_1_U3352;
    Bert_layer_Bert_layer_add_24s_24ns_24_1_1<1,1,24,24,24>* Bert_layer_add_24s_24ns_24_1_1_U3353;
    Bert_layer_Bert_layer_sub_32ns_32ns_32_1_1<1,1,32,32,32>* Bert_layer_sub_32ns_32ns_32_1_1_U3354;
    Bert_layer_Bert_layer_add_32s_32ns_32_1_1<1,1,32,32,32>* Bert_layer_add_32s_32ns_32_1_1_U3355;
    Bert_layer_Bert_layer_add_64ns_64ns_64_1_1<1,1,64,64,64>* Bert_layer_add_64ns_64ns_64_1_1_U3356;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > indvar_flatten_reg_480;
    sc_signal< sc_lv<4> > i10_reg_491;
    sc_signal< sc_lv<12> > j8_reg_502;
    sc_signal< sc_lv<16> > indvar_flatten6_reg_513;
    sc_signal< sc_lv<4> > i12_reg_524;
    sc_signal< sc_lv<12> > j9_reg_535;
    sc_signal< sc_lv<1> > icmp_ln298_fu_588_p2;
    sc_signal< sc_lv<1> > icmp_ln298_reg_1059;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > add_ln298_1_fu_594_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > select_ln298_1_fu_620_p3;
    sc_signal< sc_lv<4> > select_ln298_1_reg_1068;
    sc_signal< sc_lv<64> > zext_ln299_fu_628_p1;
    sc_signal< sc_lv<64> > zext_ln299_reg_1073;
    sc_signal< sc_lv<12> > add_ln299_fu_633_p2;
    sc_signal< sc_lv<1> > icmp_ln308_fu_639_p2;
    sc_signal< sc_lv<1> > icmp_ln308_reg_1099;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter5;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln308_reg_1099_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln308_reg_1099_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln308_reg_1099_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln308_reg_1099_pp1_iter4_reg;
    sc_signal< sc_lv<16> > add_ln308_1_fu_645_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<12> > select_ln308_fu_663_p3;
    sc_signal< sc_lv<12> > select_ln308_reg_1108;
    sc_signal< sc_lv<12> > select_ln308_reg_1108_pp1_iter1_reg;
    sc_signal< sc_lv<12> > select_ln308_reg_1108_pp1_iter2_reg;
    sc_signal< sc_lv<12> > select_ln308_reg_1108_pp1_iter3_reg;
    sc_signal< sc_lv<12> > select_ln308_reg_1108_pp1_iter4_reg;
    sc_signal< sc_lv<4> > select_ln308_1_fu_671_p3;
    sc_signal< sc_lv<4> > select_ln308_1_reg_1113;
    sc_signal< sc_lv<4> > select_ln308_1_reg_1113_pp1_iter1_reg;
    sc_signal< sc_lv<4> > select_ln308_1_reg_1113_pp1_iter2_reg;
    sc_signal< sc_lv<4> > select_ln308_1_reg_1113_pp1_iter3_reg;
    sc_signal< sc_lv<4> > select_ln308_1_reg_1113_pp1_iter4_reg;
    sc_signal< sc_lv<12> > add_ln309_fu_695_p2;
    sc_signal< sc_lv<24> > p_Val2_s_fu_701_p14;
    sc_signal< sc_lv<24> > p_Val2_s_reg_1186;
    sc_signal< sc_lv<1> > p_Result_48_reg_1193;
    sc_signal< sc_lv<1> > p_Result_48_reg_1193_pp1_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_48_reg_1193_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln889_fu_738_p2;
    sc_signal< sc_lv<1> > icmp_ln889_reg_1199;
    sc_signal< sc_lv<1> > icmp_ln889_reg_1199_pp1_iter3_reg;
    sc_signal< sc_lv<24> > m_5_fu_748_p3;
    sc_signal< sc_lv<24> > m_5_reg_1204;
    sc_signal< sc_lv<24> > m_5_reg_1204_pp1_iter3_reg;
    sc_signal< sc_lv<32> > l_fu_772_p3;
    sc_signal< sc_lv<32> > l_reg_1211;
    sc_signal< sc_lv<8> > trunc_ln897_fu_780_p1;
    sc_signal< sc_lv<8> > trunc_ln897_reg_1216;
    sc_signal< sc_lv<8> > trunc_ln897_reg_1216_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln912_fu_885_p2;
    sc_signal< sc_lv<1> > icmp_ln912_reg_1221;
    sc_signal< sc_lv<32> > sub_ln913_fu_891_p2;
    sc_signal< sc_lv<32> > sub_ln913_reg_1226;
    sc_signal< sc_lv<32> > add_ln912_fu_897_p2;
    sc_signal< sc_lv<32> > add_ln912_reg_1231;
    sc_signal< sc_lv<1> > tobool34_i_i71_fu_903_p2;
    sc_signal< sc_lv<1> > tobool34_i_i71_reg_1236;
    sc_signal< sc_lv<32> > v201_fu_1014_p3;
    sc_signal< sc_lv<32> > v201_reg_1241;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_ap_ready;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_ap_done;
    sc_signal< sc_logic > ap_sync_grp_dataflow_parent_loop_proc492_fu_546_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_dataflow_parent_loop_proc492_fu_546_ap_done;
    sc_signal< bool > ap_block_state5_on_subcall_done;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_lv<12> > outp1_0_V_address0;
    sc_signal< sc_logic > outp1_0_V_ce0;
    sc_signal< sc_logic > outp1_0_V_we0;
    sc_signal< sc_lv<24> > outp1_0_V_d0;
    sc_signal< sc_lv<24> > outp1_0_V_q0;
    sc_signal< sc_lv<12> > outp1_1_V_address0;
    sc_signal< sc_logic > outp1_1_V_ce0;
    sc_signal< sc_logic > outp1_1_V_we0;
    sc_signal< sc_lv<24> > outp1_1_V_d0;
    sc_signal< sc_lv<24> > outp1_1_V_q0;
    sc_signal< sc_lv<12> > outp1_2_V_address0;
    sc_signal< sc_logic > outp1_2_V_ce0;
    sc_signal< sc_logic > outp1_2_V_we0;
    sc_signal< sc_lv<24> > outp1_2_V_d0;
    sc_signal< sc_lv<24> > outp1_2_V_q0;
    sc_signal< sc_lv<12> > outp1_3_V_address0;
    sc_signal< sc_logic > outp1_3_V_ce0;
    sc_signal< sc_logic > outp1_3_V_we0;
    sc_signal< sc_lv<24> > outp1_3_V_d0;
    sc_signal< sc_lv<24> > outp1_3_V_q0;
    sc_signal< sc_lv<12> > outp1_4_V_address0;
    sc_signal< sc_logic > outp1_4_V_ce0;
    sc_signal< sc_logic > outp1_4_V_we0;
    sc_signal< sc_lv<24> > outp1_4_V_d0;
    sc_signal< sc_lv<24> > outp1_4_V_q0;
    sc_signal< sc_lv<12> > outp1_5_V_address0;
    sc_signal< sc_logic > outp1_5_V_ce0;
    sc_signal< sc_logic > outp1_5_V_we0;
    sc_signal< sc_lv<24> > outp1_5_V_d0;
    sc_signal< sc_lv<24> > outp1_5_V_q0;
    sc_signal< sc_lv<12> > outp1_6_V_address0;
    sc_signal< sc_logic > outp1_6_V_ce0;
    sc_signal< sc_logic > outp1_6_V_we0;
    sc_signal< sc_lv<24> > outp1_6_V_d0;
    sc_signal< sc_lv<24> > outp1_6_V_q0;
    sc_signal< sc_lv<12> > outp1_7_V_address0;
    sc_signal< sc_logic > outp1_7_V_ce0;
    sc_signal< sc_logic > outp1_7_V_we0;
    sc_signal< sc_lv<24> > outp1_7_V_d0;
    sc_signal< sc_lv<24> > outp1_7_V_q0;
    sc_signal< sc_lv<12> > outp1_8_V_address0;
    sc_signal< sc_logic > outp1_8_V_ce0;
    sc_signal< sc_logic > outp1_8_V_we0;
    sc_signal< sc_lv<24> > outp1_8_V_d0;
    sc_signal< sc_lv<24> > outp1_8_V_q0;
    sc_signal< sc_lv<12> > outp1_9_V_address0;
    sc_signal< sc_logic > outp1_9_V_ce0;
    sc_signal< sc_logic > outp1_9_V_we0;
    sc_signal< sc_lv<24> > outp1_9_V_d0;
    sc_signal< sc_lv<24> > outp1_9_V_q0;
    sc_signal< sc_lv<12> > outp1_10_V_address0;
    sc_signal< sc_logic > outp1_10_V_ce0;
    sc_signal< sc_logic > outp1_10_V_we0;
    sc_signal< sc_lv<24> > outp1_10_V_d0;
    sc_signal< sc_lv<24> > outp1_10_V_q0;
    sc_signal< sc_lv<12> > outp1_11_V_address0;
    sc_signal< sc_logic > outp1_11_V_ce0;
    sc_signal< sc_logic > outp1_11_V_we0;
    sc_signal< sc_lv<24> > outp1_11_V_d0;
    sc_signal< sc_lv<24> > outp1_11_V_q0;
    sc_signal< sc_lv<14> > grp_dataflow_parent_loop_proc492_fu_546_v177_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v177_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v177_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v177_V_we0;
    sc_signal< sc_lv<14> > grp_dataflow_parent_loop_proc492_fu_546_v177_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v177_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v177_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v177_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_1_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_1_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_1_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_1_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_1_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_1_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_1_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_1_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_2_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_2_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_2_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_2_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_2_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_2_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_2_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_2_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_3_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_3_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_3_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_3_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_3_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_3_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_3_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_3_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_4_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_4_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_4_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_4_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_4_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_4_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_4_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_4_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_5_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_5_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_5_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_5_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_5_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_5_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_5_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_5_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_6_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_6_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_6_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_6_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_6_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_6_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_6_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_6_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_7_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_7_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_7_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_7_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_7_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_7_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_7_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_7_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_8_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_8_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_8_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_8_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_8_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_8_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_8_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_8_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_9_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_9_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_9_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_9_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_9_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_9_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_9_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_9_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_10_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_10_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_10_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_10_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_10_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_10_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_10_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_10_V_we1;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_11_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_11_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_11_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_11_V_we0;
    sc_signal< sc_lv<18> > grp_dataflow_parent_loop_proc492_fu_546_v178_11_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_11_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_v178_11_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_v178_11_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_0_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_0_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_0_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_0_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_0_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_0_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_0_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_0_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_1_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_1_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_1_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_1_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_1_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_1_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_1_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_1_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_2_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_2_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_2_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_2_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_2_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_2_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_2_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_2_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_3_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_3_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_3_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_3_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_3_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_3_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_3_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_3_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_4_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_4_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_4_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_4_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_4_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_4_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_4_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_4_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_5_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_5_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_5_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_5_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_5_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_5_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_5_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_5_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_6_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_6_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_6_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_6_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_6_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_6_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_6_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_6_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_7_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_7_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_7_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_7_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_7_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_7_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_7_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_7_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_8_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_8_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_8_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_8_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_8_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_8_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_8_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_8_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_9_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_9_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_9_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_9_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_9_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_9_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_9_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_9_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_10_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_10_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_10_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_10_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_10_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_10_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_10_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_10_V_we1;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_11_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_11_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_11_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_11_V_we0;
    sc_signal< sc_lv<12> > grp_dataflow_parent_loop_proc492_fu_546_outp1_11_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_11_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc492_fu_546_outp1_11_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_outp1_11_V_we1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_ap_start;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_ap_idle;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_ap_continue;
    sc_signal< sc_lv<4> > ap_phi_mux_i10_phi_fu_495_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_i12_phi_fu_528_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc492_fu_546_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_sync_reg_grp_dataflow_parent_loop_proc492_fu_546_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_dataflow_parent_loop_proc492_fu_546_ap_done;
    sc_signal< sc_lv<64> > zext_ln309_fu_679_p1;
    sc_signal< sc_lv<64> > zext_ln313_2_fu_1054_p1;
    sc_signal< sc_lv<1> > icmp_ln299_fu_606_p2;
    sc_signal< sc_lv<4> > add_ln298_fu_600_p2;
    sc_signal< sc_lv<12> > select_ln298_fu_612_p3;
    sc_signal< sc_lv<1> > icmp_ln309_fu_657_p2;
    sc_signal< sc_lv<4> > add_ln308_fu_651_p2;
    sc_signal< sc_lv<24> > sub_ln893_fu_743_p2;
    sc_signal< sc_lv<24> > p_Result_s_fu_754_p4;
    sc_signal< sc_lv<32> > p_Result_43_fu_764_p3;
    sc_signal< sc_lv<32> > sub_ln898_fu_784_p2;
    sc_signal< sc_lv<32> > lsb_index_fu_793_p2;
    sc_signal< sc_lv<31> > tmp_21_fu_799_p4;
    sc_signal< sc_lv<5> > sub_ln901_fu_819_p1;
    sc_signal< sc_lv<5> > sub_ln901_fu_819_p2;
    sc_signal< sc_lv<24> > zext_ln901_fu_825_p1;
    sc_signal< sc_lv<24> > lshr_ln901_fu_829_p2;
    sc_signal< sc_lv<24> > p_Result_44_fu_835_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_846_p3;
    sc_signal< sc_lv<1> > icmp_ln900_fu_809_p2;
    sc_signal< sc_lv<1> > icmp_ln901_fu_840_p2;
    sc_signal< sc_lv<24> > add_ln903_fu_866_p1;
    sc_signal< sc_lv<24> > add_ln903_fu_866_p2;
    sc_signal< sc_lv<1> > and_ln900_fu_860_p2;
    sc_signal< sc_lv<1> > p_Result_45_fu_872_p3;
    sc_signal< sc_lv<1> > a_fu_879_p2;
    sc_signal< sc_lv<1> > xor_ln903_fu_854_p2;
    sc_signal< sc_lv<64> > zext_ln911_fu_909_p1;
    sc_signal< sc_lv<64> > zext_ln913_fu_912_p1;
    sc_signal< sc_lv<64> > zext_ln912_fu_921_p1;
    sc_signal< sc_lv<64> > lshr_ln912_fu_924_p2;
    sc_signal< sc_lv<64> > shl_ln913_fu_915_p2;
    sc_signal< sc_lv<64> > m_2_fu_940_p0;
    sc_signal< sc_lv<64> > m_2_fu_940_p1;
    sc_signal< sc_lv<64> > m_2_fu_940_p2;
    sc_signal< sc_lv<63> > m_6_fu_946_p4;
    sc_signal< sc_lv<1> > p_Result_46_fu_960_p3;
    sc_signal< sc_lv<8> > sub_ln918_fu_976_p2;
    sc_signal< sc_lv<8> > select_ln897_fu_968_p3;
    sc_signal< sc_lv<8> > add_ln918_fu_981_p2;
    sc_signal< sc_lv<64> > zext_ln916_fu_956_p1;
    sc_signal< sc_lv<9> > tmp_fu_987_p3;
    sc_signal< sc_lv<64> > p_Result_49_fu_994_p5;
    sc_signal< sc_lv<32> > trunc_ln692_fu_1006_p1;
    sc_signal< sc_lv<32> > bitcast_ln693_fu_1010_p1;
    sc_signal< sc_lv<14> > tmp_48_fu_1028_p3;
    sc_signal< sc_lv<16> > tmp_s_fu_1021_p3;
    sc_signal< sc_lv<16> > zext_ln313_fu_1035_p1;
    sc_signal< sc_lv<16> > sub_ln313_fu_1039_p2;
    sc_signal< sc_lv<16> > zext_ln313_1_fu_1045_p1;
    sc_signal< sc_lv<16> > add_ln313_fu_1048_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_state4;
    static const sc_lv<6> ap_ST_fsm_state5;
    static const sc_lv<6> ap_ST_fsm_pp1_stage0;
    static const sc_lv<6> ap_ST_fsm_state12;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<16> ap_const_lv16_9000;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<12> ap_const_lv12_C00;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<24> ap_const_lv24_FFFFFF;
    static const sc_lv<24> ap_const_lv24_FFFFE8;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_clk_no_reset_();
    void thread_a_fu_879_p2();
    void thread_add_ln313_fu_1048_p2();
    void thread_add_ln903_fu_866_p1();
    void thread_add_ln918_fu_981_p2();
    void thread_and_ln900_fu_860_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter4();
    void thread_ap_block_state11_pp1_stage0_iter5();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state5_on_subcall_done();
    void thread_ap_block_state6_pp1_stage0_iter0();
    void thread_ap_block_state7_pp1_stage0_iter1();
    void thread_ap_block_state8_pp1_stage0_iter2();
    void thread_ap_block_state9_pp1_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state6();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i10_phi_fu_495_p4();
    void thread_ap_phi_mux_i12_phi_fu_528_p4();
    void thread_ap_ready();
    void thread_ap_sync_grp_dataflow_parent_loop_proc492_fu_546_ap_done();
    void thread_ap_sync_grp_dataflow_parent_loop_proc492_fu_546_ap_ready();
    void thread_bitcast_ln693_fu_1010_p1();
    void thread_grp_dataflow_parent_loop_proc492_fu_546_ap_continue();
    void thread_grp_dataflow_parent_loop_proc492_fu_546_ap_start();
    void thread_icmp_ln298_fu_588_p2();
    void thread_icmp_ln299_fu_606_p2();
    void thread_icmp_ln308_fu_639_p2();
    void thread_icmp_ln309_fu_657_p2();
    void thread_icmp_ln889_fu_738_p2();
    void thread_icmp_ln900_fu_809_p2();
    void thread_icmp_ln901_fu_840_p2();
    void thread_icmp_ln912_fu_885_p2();
    void thread_l_fu_772_p3();
    void thread_lshr_ln901_fu_829_p2();
    void thread_lshr_ln912_fu_924_p2();
    void thread_m_2_fu_940_p0();
    void thread_m_2_fu_940_p1();
    void thread_m_5_fu_748_p3();
    void thread_m_6_fu_946_p4();
    void thread_outp1_0_V_address0();
    void thread_outp1_0_V_ce0();
    void thread_outp1_0_V_d0();
    void thread_outp1_0_V_we0();
    void thread_outp1_10_V_address0();
    void thread_outp1_10_V_ce0();
    void thread_outp1_10_V_d0();
    void thread_outp1_10_V_we0();
    void thread_outp1_11_V_address0();
    void thread_outp1_11_V_ce0();
    void thread_outp1_11_V_d0();
    void thread_outp1_11_V_we0();
    void thread_outp1_1_V_address0();
    void thread_outp1_1_V_ce0();
    void thread_outp1_1_V_d0();
    void thread_outp1_1_V_we0();
    void thread_outp1_2_V_address0();
    void thread_outp1_2_V_ce0();
    void thread_outp1_2_V_d0();
    void thread_outp1_2_V_we0();
    void thread_outp1_3_V_address0();
    void thread_outp1_3_V_ce0();
    void thread_outp1_3_V_d0();
    void thread_outp1_3_V_we0();
    void thread_outp1_4_V_address0();
    void thread_outp1_4_V_ce0();
    void thread_outp1_4_V_d0();
    void thread_outp1_4_V_we0();
    void thread_outp1_5_V_address0();
    void thread_outp1_5_V_ce0();
    void thread_outp1_5_V_d0();
    void thread_outp1_5_V_we0();
    void thread_outp1_6_V_address0();
    void thread_outp1_6_V_ce0();
    void thread_outp1_6_V_d0();
    void thread_outp1_6_V_we0();
    void thread_outp1_7_V_address0();
    void thread_outp1_7_V_ce0();
    void thread_outp1_7_V_d0();
    void thread_outp1_7_V_we0();
    void thread_outp1_8_V_address0();
    void thread_outp1_8_V_ce0();
    void thread_outp1_8_V_d0();
    void thread_outp1_8_V_we0();
    void thread_outp1_9_V_address0();
    void thread_outp1_9_V_ce0();
    void thread_outp1_9_V_d0();
    void thread_outp1_9_V_we0();
    void thread_p_Result_43_fu_764_p3();
    void thread_p_Result_44_fu_835_p2();
    void thread_p_Result_45_fu_872_p3();
    void thread_p_Result_46_fu_960_p3();
    void thread_p_Result_49_fu_994_p5();
    void thread_p_Result_s_fu_754_p4();
    void thread_select_ln298_1_fu_620_p3();
    void thread_select_ln298_fu_612_p3();
    void thread_select_ln308_1_fu_671_p3();
    void thread_select_ln308_fu_663_p3();
    void thread_select_ln897_fu_968_p3();
    void thread_shl_ln913_fu_915_p2();
    void thread_sub_ln313_fu_1039_p2();
    void thread_sub_ln901_fu_819_p1();
    void thread_sub_ln918_fu_976_p2();
    void thread_tmp_21_fu_799_p4();
    void thread_tmp_22_fu_846_p3();
    void thread_tmp_48_fu_1028_p3();
    void thread_tmp_fu_987_p3();
    void thread_tmp_s_fu_1021_p3();
    void thread_tobool34_i_i71_fu_903_p2();
    void thread_trunc_ln692_fu_1006_p1();
    void thread_trunc_ln897_fu_780_p1();
    void thread_v177_V_address0();
    void thread_v177_V_address1();
    void thread_v177_V_ce0();
    void thread_v177_V_ce1();
    void thread_v178_10_V_address0();
    void thread_v178_10_V_ce0();
    void thread_v178_11_V_address0();
    void thread_v178_11_V_ce0();
    void thread_v178_1_V_address0();
    void thread_v178_1_V_ce0();
    void thread_v178_2_V_address0();
    void thread_v178_2_V_ce0();
    void thread_v178_3_V_address0();
    void thread_v178_3_V_ce0();
    void thread_v178_4_V_address0();
    void thread_v178_4_V_ce0();
    void thread_v178_5_V_address0();
    void thread_v178_5_V_ce0();
    void thread_v178_6_V_address0();
    void thread_v178_6_V_ce0();
    void thread_v178_7_V_address0();
    void thread_v178_7_V_ce0();
    void thread_v178_8_V_address0();
    void thread_v178_8_V_ce0();
    void thread_v178_9_V_address0();
    void thread_v178_9_V_ce0();
    void thread_v178_V_address0();
    void thread_v178_V_ce0();
    void thread_v179_V_address0();
    void thread_v179_V_ce0();
    void thread_v180_address0();
    void thread_v180_ce0();
    void thread_v180_d0();
    void thread_v180_we0();
    void thread_v201_fu_1014_p3();
    void thread_xor_ln903_fu_854_p2();
    void thread_zext_ln299_fu_628_p1();
    void thread_zext_ln309_fu_679_p1();
    void thread_zext_ln313_1_fu_1045_p1();
    void thread_zext_ln313_2_fu_1054_p1();
    void thread_zext_ln313_fu_1035_p1();
    void thread_zext_ln901_fu_825_p1();
    void thread_zext_ln911_fu_909_p1();
    void thread_zext_ln912_fu_921_p1();
    void thread_zext_ln913_fu_912_p1();
    void thread_zext_ln916_fu_956_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
