Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Sep 15 14:51:57 2024
| Host         : DESKTOP-T18QJ69 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    34          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (18)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clock_div_inst/tmp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.745        0.000                      0                   33        0.325        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.745        0.000                      0                   33        0.325        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.598%)  route 3.397ns (80.402%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  clock_div_inst/count_reg[5]/Q
                         net (fo=2, routed)           1.159     6.850    clock_div_inst/count_reg_n_0_[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.974 r  clock_div_inst/count[31]_i_8/O
                         net (fo=1, routed)           0.263     7.236    clock_div_inst/count[31]_i_8_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.360 r  clock_div_inst/count[31]_i_4/O
                         net (fo=32, routed)          1.975     9.336    clock_div_inst/count[31]_i_4_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.460 r  clock_div_inst/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.460    clock_div_inst/count[23]
    SLICE_X51Y98         FDCE                                         r  clock_div_inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock_div_inst/CLK
    SLICE_X51Y98         FDCE                                         r  clock_div_inst/count_reg[23]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.029    15.204    clock_div_inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.828ns (20.138%)  route 3.284ns (79.862%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  clock_div_inst/count_reg[5]/Q
                         net (fo=2, routed)           1.159     6.850    clock_div_inst/count_reg_n_0_[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.974 r  clock_div_inst/count[31]_i_8/O
                         net (fo=1, routed)           0.263     7.236    clock_div_inst/count[31]_i_8_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.360 r  clock_div_inst/count[31]_i_4/O
                         net (fo=32, routed)          1.862     9.222    clock_div_inst/count[31]_i_4_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.346 r  clock_div_inst/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.346    clock_div_inst/count[30]
    SLICE_X51Y99         FDCE                                         r  clock_div_inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock_div_inst/CLK
    SLICE_X51Y99         FDCE                                         r  clock_div_inst/count_reg[30]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.031    15.206    clock_div_inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.828ns (20.873%)  route 3.139ns (79.127%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  clock_div_inst/count_reg[5]/Q
                         net (fo=2, routed)           1.159     6.850    clock_div_inst/count_reg_n_0_[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.974 r  clock_div_inst/count[31]_i_8/O
                         net (fo=1, routed)           0.263     7.236    clock_div_inst/count[31]_i_8_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.360 r  clock_div_inst/count[31]_i_4/O
                         net (fo=32, routed)          1.717     9.078    clock_div_inst/count[31]_i_4_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I2_O)        0.124     9.202 r  clock_div_inst/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.202    clock_div_inst/count[22]
    SLICE_X51Y97         FDCE                                         r  clock_div_inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock_div_inst/CLK
    SLICE_X51Y97         FDCE                                         r  clock_div_inst/count_reg[22]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.031    15.206    clock_div_inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.828ns (21.127%)  route 3.091ns (78.873%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock_div_inst/CLK
    SLICE_X51Y99         FDCE                                         r  clock_div_inst/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clock_div_inst/count_reg[29]/Q
                         net (fo=2, routed)           0.696     6.387    clock_div_inst/count_reg_n_0_[29]
    SLICE_X51Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.511 r  clock_div_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.403     6.914    clock_div_inst/count[31]_i_7_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.038 r  clock_div_inst/count[31]_i_3/O
                         net (fo=32, routed)          1.993     9.031    clock_div_inst/count[31]_i_3_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.155 r  clock_div_inst/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.155    clock_div_inst/count[3]
    SLICE_X51Y93         FDCE                                         r  clock_div_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.934    clock_div_inst/CLK
    SLICE_X51Y93         FDCE                                         r  clock_div_inst/count_reg[3]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDCE (Setup_fdce_C_D)        0.031    15.205    clock_div_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.828ns (21.137%)  route 3.089ns (78.863%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock_div_inst/CLK
    SLICE_X51Y99         FDCE                                         r  clock_div_inst/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clock_div_inst/count_reg[29]/Q
                         net (fo=2, routed)           0.696     6.387    clock_div_inst/count_reg_n_0_[29]
    SLICE_X51Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.511 r  clock_div_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.403     6.914    clock_div_inst/count[31]_i_7_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.038 r  clock_div_inst/count[31]_i_3/O
                         net (fo=32, routed)          1.991     9.029    clock_div_inst/count[31]_i_3_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.153 r  clock_div_inst/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.153    clock_div_inst/count[1]
    SLICE_X51Y93         FDCE                                         r  clock_div_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.934    clock_div_inst/CLK
    SLICE_X51Y93         FDCE                                         r  clock_div_inst/count_reg[1]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDCE (Setup_fdce_C_D)        0.029    15.203    clock_div_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.828ns (21.745%)  route 2.980ns (78.255%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  clock_div_inst/count_reg[5]/Q
                         net (fo=2, routed)           1.159     6.850    clock_div_inst/count_reg_n_0_[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.974 r  clock_div_inst/count[31]_i_8/O
                         net (fo=1, routed)           0.263     7.236    clock_div_inst/count[31]_i_8_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.360 r  clock_div_inst/count[31]_i_4/O
                         net (fo=32, routed)          1.558     8.918    clock_div_inst/count[31]_i_4_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I2_O)        0.124     9.042 r  clock_div_inst/count[19]_i_1/O
                         net (fo=1, routed)           0.000     9.042    clock_div_inst/count[19]
    SLICE_X51Y96         FDCE                                         r  clock_div_inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.934    clock_div_inst/CLK
    SLICE_X51Y96         FDCE                                         r  clock_div_inst/count_reg[19]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.031    15.205    clock_div_inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.970%)  route 2.941ns (78.030%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  clock_div_inst/count_reg[5]/Q
                         net (fo=2, routed)           1.159     6.850    clock_div_inst/count_reg_n_0_[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.974 r  clock_div_inst/count[31]_i_8/O
                         net (fo=1, routed)           0.263     7.236    clock_div_inst/count[31]_i_8_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.360 r  clock_div_inst/count[31]_i_4/O
                         net (fo=32, routed)          1.519     8.879    clock_div_inst/count[31]_i_4_n_0
    SLICE_X49Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.003 r  clock_div_inst/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.003    clock_div_inst/count[28]
    SLICE_X49Y98         FDCE                                         r  clock_div_inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clock_div_inst/CLK
    SLICE_X49Y98         FDCE                                         r  clock_div_inst/count_reg[28]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y98         FDCE (Setup_fdce_C_D)        0.029    15.189    clock_div_inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.879%)  route 2.956ns (78.121%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  clock_div_inst/count_reg[5]/Q
                         net (fo=2, routed)           1.159     6.850    clock_div_inst/count_reg_n_0_[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.974 r  clock_div_inst/count[31]_i_8/O
                         net (fo=1, routed)           0.263     7.236    clock_div_inst/count[31]_i_8_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.360 r  clock_div_inst/count[31]_i_4/O
                         net (fo=32, routed)          1.535     8.895    clock_div_inst/count[31]_i_4_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  clock_div_inst/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.019    clock_div_inst/count[26]
    SLICE_X51Y98         FDCE                                         r  clock_div_inst/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock_div_inst/CLK
    SLICE_X51Y98         FDCE                                         r  clock_div_inst/count_reg[26]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.031    15.206    clock_div_inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.078%)  route 2.922ns (77.922%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock_div_inst/CLK
    SLICE_X51Y99         FDCE                                         r  clock_div_inst/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clock_div_inst/count_reg[29]/Q
                         net (fo=2, routed)           0.696     6.387    clock_div_inst/count_reg_n_0_[29]
    SLICE_X51Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.511 r  clock_div_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.403     6.914    clock_div_inst/count[31]_i_7_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.038 r  clock_div_inst/count[31]_i_3/O
                         net (fo=32, routed)          1.824     8.862    clock_div_inst/count[31]_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.986 r  clock_div_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.986    clock_div_inst/count[4]
    SLICE_X49Y93         FDCE                                         r  clock_div_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    clock_div_inst/CLK
    SLICE_X49Y93         FDCE                                         r  clock_div_inst/count_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)        0.029    15.188    clock_div_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.828ns (22.084%)  route 2.921ns (77.916%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock_div_inst/CLK
    SLICE_X51Y99         FDCE                                         r  clock_div_inst/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clock_div_inst/count_reg[29]/Q
                         net (fo=2, routed)           0.696     6.387    clock_div_inst/count_reg_n_0_[29]
    SLICE_X51Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.511 r  clock_div_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.403     6.914    clock_div_inst/count[31]_i_7_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.038 r  clock_div_inst/count[31]_i_3/O
                         net (fo=32, routed)          1.823     8.861    clock_div_inst/count[31]_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.985 r  clock_div_inst/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.985    clock_div_inst/count[8]
    SLICE_X49Y93         FDCE                                         r  clock_div_inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    clock_div_inst/CLK
    SLICE_X49Y93         FDCE                                         r  clock_div_inst/count_reg[8]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)        0.031    15.190    clock_div_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  6.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clock_div_inst/tmp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_div_inst/CLK
    SLICE_X49Y96         FDCE                                         r  clock_div_inst/tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clock_div_inst/tmp_reg/Q
                         net (fo=2, routed)           0.231     1.858    clock_div_inst/divided_clk
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.903 r  clock_div_inst/tmp_i_1/O
                         net (fo=1, routed)           0.000     1.903    clock_div_inst/tmp_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  clock_div_inst/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_div_inst/CLK
    SLICE_X49Y96         FDCE                                         r  clock_div_inst/tmp_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.092     1.577    clock_div_inst/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_div_inst/CLK
    SLICE_X49Y93         FDPE                                         r  clock_div_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  clock_div_inst/count_reg[0]/Q
                         net (fo=3, routed)           0.232     1.859    clock_div_inst/count_reg_n_0_[0]
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.904 r  clock_div_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    clock_div_inst/count[0]
    SLICE_X49Y93         FDPE                                         r  clock_div_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_div_inst/CLK
    SLICE_X49Y93         FDPE                                         r  clock_div_inst/count_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDPE (Hold_fdpe_C_D)         0.092     1.577    clock_div_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.267%)  route 0.229ns (49.733%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_div_inst/CLK
    SLICE_X49Y93         FDPE                                         r  clock_div_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  clock_div_inst/count_reg[0]/Q
                         net (fo=3, routed)           0.130     1.756    clock_div_inst/count_reg_n_0_[0]
    SLICE_X51Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  clock_div_inst/count[31]_i_4/O
                         net (fo=32, routed)          0.099     1.900    clock_div_inst/count[31]_i_4_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.945 r  clock_div_inst/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.945    clock_div_inst/count[3]
    SLICE_X51Y93         FDCE                                         r  clock_div_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clock_div_inst/CLK
    SLICE_X51Y93         FDCE                                         r  clock_div_inst/count_reg[3]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.092     1.612    clock_div_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.231ns (50.158%)  route 0.230ns (49.842%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_div_inst/CLK
    SLICE_X49Y93         FDPE                                         r  clock_div_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  clock_div_inst/count_reg[0]/Q
                         net (fo=3, routed)           0.130     1.756    clock_div_inst/count_reg_n_0_[0]
    SLICE_X51Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  clock_div_inst/count[31]_i_4/O
                         net (fo=32, routed)          0.100     1.901    clock_div_inst/count[31]_i_4_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.946 r  clock_div_inst/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.946    clock_div_inst/count[1]
    SLICE_X51Y93         FDCE                                         r  clock_div_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clock_div_inst/CLK
    SLICE_X51Y93         FDCE                                         r  clock_div_inst/count_reg[1]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.091     1.611    clock_div_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.231ns (47.745%)  route 0.253ns (52.255%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_div_inst/CLK
    SLICE_X49Y96         FDCE                                         r  clock_div_inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clock_div_inst/count_reg[17]/Q
                         net (fo=2, routed)           0.125     1.751    clock_div_inst/count_reg_n_0_[17]
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  clock_div_inst/count[31]_i_2/O
                         net (fo=32, routed)          0.128     1.924    clock_div_inst/count[31]_i_2_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.969 r  clock_div_inst/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.969    clock_div_inst/count[19]
    SLICE_X51Y96         FDCE                                         r  clock_div_inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clock_div_inst/CLK
    SLICE_X51Y96         FDCE                                         r  clock_div_inst/count_reg[19]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.092     1.612    clock_div_inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.231ns (48.001%)  route 0.250ns (51.999%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_div_inst/CLK
    SLICE_X49Y93         FDCE                                         r  clock_div_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  clock_div_inst/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.747    clock_div_inst/count_reg_n_0_[8]
    SLICE_X49Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.792 r  clock_div_inst/count[31]_i_5/O
                         net (fo=32, routed)          0.130     1.922    clock_div_inst/count[31]_i_5_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.967 r  clock_div_inst/count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.967    clock_div_inst/count[10]
    SLICE_X49Y94         FDCE                                         r  clock_div_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_div_inst/CLK
    SLICE_X49Y94         FDCE                                         r  clock_div_inst/count_reg[10]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X49Y94         FDCE (Hold_fdce_C_D)         0.092     1.593    clock_div_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.258%)  route 0.316ns (57.742%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_div_inst/CLK
    SLICE_X49Y93         FDCE                                         r  clock_div_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  clock_div_inst/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.747    clock_div_inst/count_reg_n_0_[8]
    SLICE_X49Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.792 r  clock_div_inst/count[31]_i_5/O
                         net (fo=32, routed)          0.195     1.987    clock_div_inst/count[31]_i_5_n_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.032 r  clock_div_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.032    clock_div_inst/count[5]
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[5]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X51Y94         FDCE (Hold_fdce_C_D)         0.092     1.612    clock_div_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.180%)  route 0.317ns (57.820%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_div_inst/CLK
    SLICE_X49Y93         FDCE                                         r  clock_div_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  clock_div_inst/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.747    clock_div_inst/count_reg_n_0_[8]
    SLICE_X49Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.792 r  clock_div_inst/count[31]_i_5/O
                         net (fo=32, routed)          0.196     1.988    clock_div_inst/count[31]_i_5_n_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.033 r  clock_div_inst/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.033    clock_div_inst/count[2]
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[2]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X51Y94         FDCE (Hold_fdce_C_D)         0.091     1.611    clock_div_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.783%)  route 0.322ns (58.217%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_div_inst/CLK
    SLICE_X49Y93         FDCE                                         r  clock_div_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  clock_div_inst/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.747    clock_div_inst/count_reg_n_0_[8]
    SLICE_X49Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.792 r  clock_div_inst/count[31]_i_5/O
                         net (fo=32, routed)          0.201     1.993    clock_div_inst/count[31]_i_5_n_0
    SLICE_X51Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.038 r  clock_div_inst/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.038    clock_div_inst/count[14]
    SLICE_X51Y95         FDCE                                         r  clock_div_inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clock_div_inst/CLK
    SLICE_X51Y95         FDCE                                         r  clock_div_inst/count_reg[14]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.092     1.612    clock_div_inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.231ns (41.709%)  route 0.323ns (58.291%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    clock_div_inst/CLK
    SLICE_X49Y97         FDCE                                         r  clock_div_inst/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clock_div_inst/count_reg[24]/Q
                         net (fo=2, routed)           0.181     1.808    clock_div_inst/count_reg_n_0_[24]
    SLICE_X51Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.853 r  clock_div_inst/count[31]_i_3/O
                         net (fo=32, routed)          0.142     1.995    clock_div_inst/count[31]_i_3_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I1_O)        0.045     2.040 r  clock_div_inst/count[27]_i_1/O
                         net (fo=1, routed)           0.000     2.040    clock_div_inst/count[27]
    SLICE_X51Y98         FDCE                                         r  clock_div_inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_div_inst/CLK
    SLICE_X51Y98         FDCE                                         r  clock_div_inst/count_reg[27]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X51Y98         FDCE (Hold_fdce_C_D)         0.092     1.613    clock_div_inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X49Y93    clock_div_inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    clock_div_inst/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    clock_div_inst/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    clock_div_inst/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    clock_div_inst/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    clock_div_inst/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    clock_div_inst/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clock_div_inst/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    clock_div_inst/count_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y93    clock_div_inst/count_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y93    clock_div_inst/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clock_div_inst/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clock_div_inst/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clock_div_inst/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clock_div_inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clock_div_inst/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clock_div_inst/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clock_div_inst/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clock_div_inst/count_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y93    clock_div_inst/count_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y93    clock_div_inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clock_div_inst/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clock_div_inst/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clock_div_inst/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clock_div_inst/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clock_div_inst/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clock_div_inst/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clock_div_inst/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clock_div_inst/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Counter_Inst/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.032ns  (logic 4.661ns (51.609%)  route 4.371ns (48.391%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE                         0.000     0.000 r  Counter_Inst/counter_value_reg[1]/C
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Counter_Inst/counter_value_reg[1]/Q
                         net (fo=9, routed)           1.140     1.618    seq_count_inst/counter_value[0]
    SLICE_X86Y82         LUT4 (Prop_lut4_I1_O)        0.301     1.919 r  seq_count_inst/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           1.027     2.946    seq_count_inst/sel0[0]
    SLICE_X86Y83         LUT4 (Prop_lut4_I2_O)        0.152     3.098 r  seq_count_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.203     5.302    seg_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.730     9.032 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.032    seg[0]
    L3                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_Inst/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.950ns  (logic 4.643ns (51.874%)  route 4.308ns (48.126%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE                         0.000     0.000 r  Counter_Inst/counter_value_reg[1]/C
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Counter_Inst/counter_value_reg[1]/Q
                         net (fo=9, routed)           1.146     1.624    seq_count_inst/counter_value[0]
    SLICE_X87Y82         LUT4 (Prop_lut4_I1_O)        0.301     1.925 r  seq_count_inst/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.870     2.795    seq_count_inst/sel0[2]
    SLICE_X86Y83         LUT4 (Prop_lut4_I1_O)        0.153     2.948 r  seq_count_inst/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.292     5.240    seg_OBUF[7]
    M4                   OBUF (Prop_obuf_I_O)         3.711     8.950 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.950    seg[7]
    M4                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_Inst/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.696ns  (logic 4.657ns (53.555%)  route 4.039ns (46.445%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE                         0.000     0.000 r  Counter_Inst/counter_value_reg[1]/C
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Counter_Inst/counter_value_reg[1]/Q
                         net (fo=9, routed)           1.140     1.618    seq_count_inst/counter_value[0]
    SLICE_X86Y82         LUT4 (Prop_lut4_I1_O)        0.301     1.919 r  seq_count_inst/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           1.034     2.953    seq_count_inst/sel0[0]
    SLICE_X86Y83         LUT4 (Prop_lut4_I2_O)        0.152     3.105 r  seq_count_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.864     4.970    seg_OBUF[3]
    L4                   OBUF (Prop_obuf_I_O)         3.726     8.696 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.696    seg[3]
    L4                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_Inst/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.655ns  (logic 4.426ns (51.139%)  route 4.229ns (48.861%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE                         0.000     0.000 r  Counter_Inst/counter_value_reg[1]/C
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Counter_Inst/counter_value_reg[1]/Q
                         net (fo=9, routed)           1.140     1.618    seq_count_inst/counter_value[0]
    SLICE_X86Y82         LUT4 (Prop_lut4_I1_O)        0.301     1.919 r  seq_count_inst/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           1.027     2.946    seq_count_inst/sel0[0]
    SLICE_X86Y83         LUT4 (Prop_lut4_I3_O)        0.124     3.070 r  seq_count_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.062     5.132    seg_OBUF[4]
    K3                   OBUF (Prop_obuf_I_O)         3.523     8.655 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.655    seg[4]
    K3                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_Inst/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 4.436ns (51.990%)  route 4.096ns (48.010%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE                         0.000     0.000 r  Counter_Inst/counter_value_reg[1]/C
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Counter_Inst/counter_value_reg[1]/Q
                         net (fo=9, routed)           1.140     1.618    seq_count_inst/counter_value[0]
    SLICE_X86Y82         LUT4 (Prop_lut4_I1_O)        0.301     1.919 r  seq_count_inst/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           1.034     2.953    seq_count_inst/sel0[0]
    SLICE_X86Y83         LUT4 (Prop_lut4_I3_O)        0.124     3.077 r  seq_count_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.922     4.999    seg_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         3.533     8.532 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.532    seg[1]
    N1                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_Inst/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 4.413ns (52.239%)  route 4.035ns (47.761%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE                         0.000     0.000 r  Counter_Inst/counter_value_reg[1]/C
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Counter_Inst/counter_value_reg[1]/Q
                         net (fo=9, routed)           1.146     1.624    seq_count_inst/counter_value[0]
    SLICE_X87Y82         LUT4 (Prop_lut4_I1_O)        0.301     1.925 r  seq_count_inst/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.022     2.946    seq_count_inst/sel0[2]
    SLICE_X87Y82         LUT6 (Prop_lut6_I5_O)        0.124     3.070 r  seq_count_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.867     4.938    seg_OBUF[2]
    L5                   OBUF (Prop_obuf_I_O)         3.510     8.448 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.448    seg[2]
    L5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_Inst/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 4.435ns (53.021%)  route 3.929ns (46.979%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE                         0.000     0.000 r  Counter_Inst/counter_value_reg[1]/C
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Counter_Inst/counter_value_reg[1]/Q
                         net (fo=9, routed)           1.146     1.624    seq_count_inst/counter_value[0]
    SLICE_X87Y82         LUT4 (Prop_lut4_I1_O)        0.301     1.925 f  seq_count_inst/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.870     2.795    seq_count_inst/sel0[2]
    SLICE_X86Y83         LUT4 (Prop_lut4_I2_O)        0.124     2.919 r  seq_count_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.913     4.832    seg_OBUF[5]
    M2                   OBUF (Prop_obuf_I_O)         3.532     8.364 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.364    seg[5]
    M2                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_Inst/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.282ns  (logic 4.426ns (53.439%)  route 3.856ns (46.561%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE                         0.000     0.000 r  Counter_Inst/counter_value_reg[1]/C
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Counter_Inst/counter_value_reg[1]/Q
                         net (fo=9, routed)           1.146     1.624    seq_count_inst/counter_value[0]
    SLICE_X87Y82         LUT4 (Prop_lut4_I1_O)        0.301     1.925 r  seq_count_inst/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.863     2.788    seq_count_inst/sel0[2]
    SLICE_X86Y83         LUT4 (Prop_lut4_I1_O)        0.124     2.912 r  seq_count_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.847     4.759    seg_OBUF[6]
    L6                   OBUF (Prop_obuf_I_O)         3.523     8.282 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.282    seg[6]
    L6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            shift_reg_inst/shift_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 1.491ns (19.585%)  route 6.123ns (80.415%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          6.123     7.615    shift_reg_inst/AR[0]
    SLICE_X89Y72         FDCE                                         f  shift_reg_inst/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            shift_reg_inst/shift_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 1.491ns (19.585%)  route 6.123ns (80.415%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          6.123     7.615    shift_reg_inst/AR[0]
    SLICE_X89Y72         FDCE                                         f  shift_reg_inst/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seq_det_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seq_det_inst/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE                         0.000     0.000 r  seq_det_inst/FSM_onehot_state_reg[2]/C
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seq_det_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.097     0.238    seq_det_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X87Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  seq_det_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.283    seq_det_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X87Y80         FDCE                                         r  seq_det_inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_det_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seq_det_inst/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDCE                         0.000     0.000 r  seq_det_inst/FSM_onehot_state_reg[3]/C
    SLICE_X87Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seq_det_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.109     0.250    seq_det_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X86Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  seq_det_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.295    seq_det_inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X86Y80         FDCE                                         r  seq_det_inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_inst/shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg_inst/shift_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE                         0.000     0.000 r  shift_reg_inst/shift_reg_reg[12]/C
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  shift_reg_inst/shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.086     0.214    shift_reg_inst/shift_reg_reg_n_0_[12]
    SLICE_X89Y78         LUT3 (Prop_lut3_I2_O)        0.098     0.312 r  shift_reg_inst/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.312    shift_reg_inst/shift_reg[13]_i_1_n_0
    SLICE_X89Y78         FDCE                                         r  shift_reg_inst/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg_inst/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE                         0.000     0.000 r  shift_reg_inst/shift_reg_reg[4]/C
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  shift_reg_inst/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.086     0.214    shift_reg_inst/shift_reg_reg_n_0_[4]
    SLICE_X89Y72         LUT3 (Prop_lut3_I2_O)        0.098     0.312 r  shift_reg_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.312    shift_reg_inst/shift_reg[5]_i_1_n_0
    SLICE_X89Y72         FDCE                                         r  shift_reg_inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_det_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seq_det_inst/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.045%)  route 0.134ns (41.955%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE                         0.000     0.000 r  seq_det_inst/FSM_onehot_state_reg[2]/C
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seq_det_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.134     0.275    seq_det_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X86Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.320 r  seq_det_inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    seq_det_inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X86Y80         FDCE                                         r  seq_det_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_inst/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg_inst/shift_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDCE                         0.000     0.000 r  shift_reg_inst/shift_reg_reg[10]/C
    SLICE_X89Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shift_reg_inst/shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.143     0.284    shift_reg_inst/shift_reg_reg_n_0_[10]
    SLICE_X89Y78         LUT3 (Prop_lut3_I2_O)        0.045     0.329 r  shift_reg_inst/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.329    shift_reg_inst/shift_reg[11]_i_1_n_0
    SLICE_X89Y78         FDCE                                         r  shift_reg_inst/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_det_inst/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seq_count_inst/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.128ns (37.959%)  route 0.209ns (62.041%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE                         0.000     0.000 r  seq_det_inst/FSM_onehot_state_reg[6]/C
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  seq_det_inst/FSM_onehot_state_reg[6]/Q
                         net (fo=7, routed)           0.209     0.337    seq_count_inst/Q[0]
    SLICE_X87Y82         FDCE                                         r  seq_count_inst/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg_inst/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE                         0.000     0.000 r  shift_reg_inst/shift_reg_reg[1]/C
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shift_reg_inst/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.156     0.297    shift_reg_inst/shift_reg_reg_n_0_[1]
    SLICE_X89Y72         LUT3 (Prop_lut3_I2_O)        0.042     0.339 r  shift_reg_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    shift_reg_inst/shift_reg[2]_i_1_n_0
    SLICE_X89Y72         FDCE                                         r  shift_reg_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_inst/serial_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg_inst/serial_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE                         0.000     0.000 r  shift_reg_inst/serial_out_reg/C
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shift_reg_inst/serial_out_reg/Q
                         net (fo=8, routed)           0.168     0.309    shift_reg_inst/serial_in
    SLICE_X89Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  shift_reg_inst/serial_out_i_1/O
                         net (fo=1, routed)           0.000     0.354    shift_reg_inst/serial_out_i_1_n_0
    SLICE_X89Y78         FDCE                                         r  shift_reg_inst/serial_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_count_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seq_count_inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.026%)  route 0.179ns (48.974%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE                         0.000     0.000 r  seq_count_inst/count_reg[0]/C
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seq_count_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.179     0.320    seq_count_inst/count_out[0]
    SLICE_X87Y81         LUT4 (Prop_lut4_I0_O)        0.045     0.365 r  seq_count_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    seq_count_inst/count[1]_i_1_n_0
    SLICE_X87Y81         FDCE                                         r  seq_count_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.491ns (25.701%)  route 4.311ns (74.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          4.311     5.803    clock_div_inst/AR[0]
    SLICE_X49Y98         FDCE                                         f  clock_div_inst/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514     4.937    clock_div_inst/CLK
    SLICE_X49Y98         FDCE                                         r  clock_div_inst/count_reg[28]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.675ns  (logic 1.491ns (26.277%)  route 4.184ns (73.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          4.184     5.675    clock_div_inst/AR[0]
    SLICE_X51Y94         FDCE                                         f  clock_div_inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.675ns  (logic 1.491ns (26.277%)  route 4.184ns (73.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          4.184     5.675    clock_div_inst/AR[0]
    SLICE_X51Y94         FDCE                                         f  clock_div_inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.675ns  (logic 1.491ns (26.277%)  route 4.184ns (73.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          4.184     5.675    clock_div_inst/AR[0]
    SLICE_X51Y94         FDCE                                         f  clock_div_inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.675ns  (logic 1.491ns (26.277%)  route 4.184ns (73.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          4.184     5.675    clock_div_inst/AR[0]
    SLICE_X51Y94         FDCE                                         f  clock_div_inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    clock_div_inst/CLK
    SLICE_X51Y94         FDCE                                         r  clock_div_inst/count_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.652ns  (logic 1.491ns (26.384%)  route 4.161ns (73.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          4.161     5.652    clock_div_inst/AR[0]
    SLICE_X49Y93         FDPE                                         f  clock_div_inst/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513     4.936    clock_div_inst/CLK
    SLICE_X49Y93         FDPE                                         r  clock_div_inst/count_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.652ns  (logic 1.491ns (26.384%)  route 4.161ns (73.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          4.161     5.652    clock_div_inst/AR[0]
    SLICE_X49Y93         FDCE                                         f  clock_div_inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513     4.936    clock_div_inst/CLK
    SLICE_X49Y93         FDCE                                         r  clock_div_inst/count_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.652ns  (logic 1.491ns (26.384%)  route 4.161ns (73.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          4.161     5.652    clock_div_inst/AR[0]
    SLICE_X49Y93         FDCE                                         f  clock_div_inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513     4.936    clock_div_inst/CLK
    SLICE_X49Y93         FDCE                                         r  clock_div_inst/count_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.560ns  (logic 1.491ns (26.821%)  route 4.069ns (73.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          4.069     5.560    clock_div_inst/AR[0]
    SLICE_X49Y94         FDCE                                         f  clock_div_inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513     4.936    clock_div_inst/CLK
    SLICE_X49Y94         FDCE                                         r  clock_div_inst/count_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.560ns  (logic 1.491ns (26.821%)  route 4.069ns (73.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          4.069     5.560    clock_div_inst/AR[0]
    SLICE_X49Y94         FDCE                                         f  clock_div_inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513     4.936    clock_div_inst/CLK
    SLICE_X49Y94         FDCE                                         r  clock_div_inst/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.259ns (17.051%)  route 1.260ns (82.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          1.260     1.519    clock_div_inst/AR[0]
    SLICE_X49Y99         FDCE                                         f  clock_div_inst/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clock_div_inst/CLK
    SLICE_X49Y99         FDCE                                         r  clock_div_inst/count_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.259ns (16.910%)  route 1.273ns (83.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          1.273     1.532    clock_div_inst/AR[0]
    SLICE_X51Y99         FDCE                                         f  clock_div_inst/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_div_inst/CLK
    SLICE_X51Y99         FDCE                                         r  clock_div_inst/count_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.259ns (16.910%)  route 1.273ns (83.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          1.273     1.532    clock_div_inst/AR[0]
    SLICE_X51Y99         FDCE                                         f  clock_div_inst/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_div_inst/CLK
    SLICE_X51Y99         FDCE                                         r  clock_div_inst/count_reg[29]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.259ns (16.910%)  route 1.273ns (83.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          1.273     1.532    clock_div_inst/AR[0]
    SLICE_X51Y99         FDCE                                         f  clock_div_inst/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_div_inst/CLK
    SLICE_X51Y99         FDCE                                         r  clock_div_inst/count_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.259ns (15.572%)  route 1.405ns (84.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          1.405     1.664    clock_div_inst/AR[0]
    SLICE_X51Y98         FDCE                                         f  clock_div_inst/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_div_inst/CLK
    SLICE_X51Y98         FDCE                                         r  clock_div_inst/count_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.259ns (15.572%)  route 1.405ns (84.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          1.405     1.664    clock_div_inst/AR[0]
    SLICE_X51Y98         FDCE                                         f  clock_div_inst/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_div_inst/CLK
    SLICE_X51Y98         FDCE                                         r  clock_div_inst/count_reg[26]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.259ns (15.572%)  route 1.405ns (84.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          1.405     1.664    clock_div_inst/AR[0]
    SLICE_X51Y98         FDCE                                         f  clock_div_inst/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_div_inst/CLK
    SLICE_X51Y98         FDCE                                         r  clock_div_inst/count_reg[27]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.259ns (15.525%)  route 1.410ns (84.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          1.410     1.669    clock_div_inst/AR[0]
    SLICE_X51Y97         FDCE                                         f  clock_div_inst/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_div_inst/CLK
    SLICE_X51Y97         FDCE                                         r  clock_div_inst/count_reg[20]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.259ns (15.525%)  route 1.410ns (84.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          1.410     1.669    clock_div_inst/AR[0]
    SLICE_X51Y97         FDCE                                         f  clock_div_inst/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_div_inst/CLK
    SLICE_X51Y97         FDCE                                         r  clock_div_inst/count_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock_div_inst/count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.259ns (15.525%)  route 1.410ns (84.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  RESET_IBUF_inst/O
                         net (fo=65, routed)          1.410     1.669    clock_div_inst/AR[0]
    SLICE_X51Y97         FDCE                                         f  clock_div_inst/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_div_inst/CLK
    SLICE_X51Y97         FDCE                                         r  clock_div_inst/count_reg[22]/C





