// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/29/2024 15:22:36"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module GroupProject3710 (
	opcode,
	opext,
	clk,
	regwrite,
	we_a,
	we_b,
	reset,
	ra1,
	ra2,
	wa,
	wd,
	Rsrc,
	Rdest,
	switches,
	LEDs_a,
	LEDs_b,
	result,
	q_a,
	q_b);
input 	[3:0] opcode;
input 	[3:0] opext;
input 	clk;
input 	regwrite;
input 	we_a;
input 	we_b;
input 	reset;
input 	[3:0] ra1;
input 	[3:0] ra2;
input 	[3:0] wa;
input 	[15:0] wd;
input 	[15:0] Rsrc;
input 	[15:0] Rdest;
input 	[9:0] switches;
output 	[9:0] LEDs_a;
output 	[9:0] LEDs_b;
output 	[15:0] result;
output 	[15:0] q_a;
output 	[15:0] q_b;

// Design Ports Information
// regwrite	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[0]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[1]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[2]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[3]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[0]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[3]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[1]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[2]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[3]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[0]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[2]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[3]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[4]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[5]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[8]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[9]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[11]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[12]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[13]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[14]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[15]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[8]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_a[0]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_a[1]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_a[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_a[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_a[4]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_a[5]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_a[6]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_a[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_a[8]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_a[9]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_b[0]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_b[1]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_b[2]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_b[3]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_b[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_b[5]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_b[6]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_b[7]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_b[8]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs_b[9]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[0]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[1]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[3]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[4]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[5]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[6]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[7]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[8]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[9]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[10]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[11]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[12]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[13]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[14]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[15]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[3]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[4]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[5]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[6]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[8]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[9]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[10]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[12]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[14]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[15]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[0]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opext[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opext[1]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opext[2]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opext[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[0]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[3]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[2]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[3]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[3]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[4]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[4]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[5]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[6]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[6]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[7]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[7]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[8]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[8]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[9]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[9]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[10]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[10]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[11]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[11]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[12]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[12]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[13]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[13]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[14]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[14]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdest[15]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rsrc[15]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_a	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_b	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \regwrite~input_o ;
wire \reset~input_o ;
wire \ra1[0]~input_o ;
wire \ra1[1]~input_o ;
wire \ra1[2]~input_o ;
wire \ra1[3]~input_o ;
wire \ra2[0]~input_o ;
wire \ra2[1]~input_o ;
wire \ra2[2]~input_o ;
wire \ra2[3]~input_o ;
wire \wa[0]~input_o ;
wire \wa[1]~input_o ;
wire \wa[2]~input_o ;
wire \wa[3]~input_o ;
wire \wd[0]~input_o ;
wire \wd[1]~input_o ;
wire \wd[2]~input_o ;
wire \wd[3]~input_o ;
wire \wd[4]~input_o ;
wire \wd[5]~input_o ;
wire \wd[6]~input_o ;
wire \wd[7]~input_o ;
wire \wd[8]~input_o ;
wire \wd[9]~input_o ;
wire \wd[10]~input_o ;
wire \wd[11]~input_o ;
wire \wd[12]~input_o ;
wire \wd[13]~input_o ;
wire \wd[14]~input_o ;
wire \wd[15]~input_o ;
wire \switches[0]~input_o ;
wire \switches[1]~input_o ;
wire \switches[2]~input_o ;
wire \switches[3]~input_o ;
wire \switches[4]~input_o ;
wire \switches[5]~input_o ;
wire \switches[6]~input_o ;
wire \switches[7]~input_o ;
wire \switches[8]~input_o ;
wire \switches[9]~input_o ;
wire \opext[2]~input_o ;
wire \opext[3]~input_o ;
wire \opext[0]~input_o ;
wire \alucontrol1|Mux1~0_combout ;
wire \opcode[1]~input_o ;
wire \opcode[3]~input_o ;
wire \opcode[0]~input_o ;
wire \opcode[2]~input_o ;
wire \alucontrol1|Mux1~1_combout ;
wire \Rdest[0]~input_o ;
wire \opext[1]~input_o ;
wire \alucontrol1|WideOr0~0_combout ;
wire \alucontrol1|Mux0~0_combout ;
wire \alucontrol1|Mux2~0_combout ;
wire \alucontrol1|WideOr1~0_combout ;
wire \Rsrc[0]~input_o ;
wire \alucontrol1|Mux2~1_combout ;
wire \alu1|Add0~66_cout ;
wire \alu1|Add0~1_sumout ;
wire \alucontrol1|Mux2~2_combout ;
wire \alu1|Mux15~0_combout ;
wire \Rdest[1]~input_o ;
wire \Rsrc[1]~input_o ;
wire \alu1|Add0~2 ;
wire \alu1|Add0~5_sumout ;
wire \alu1|Mux14~0_combout ;
wire \Rdest[2]~input_o ;
wire \Rsrc[2]~input_o ;
wire \alu1|Add0~6 ;
wire \alu1|Add0~9_sumout ;
wire \alu1|Mux13~0_combout ;
wire \Rsrc[3]~input_o ;
wire \Rdest[3]~input_o ;
wire \alu1|Add0~10 ;
wire \alu1|Add0~13_sumout ;
wire \alu1|Mux12~0_combout ;
wire \Rsrc[4]~input_o ;
wire \Rdest[4]~input_o ;
wire \alu1|Add0~14 ;
wire \alu1|Add0~17_sumout ;
wire \alu1|Mux11~0_combout ;
wire \Rdest[5]~input_o ;
wire \Rsrc[5]~input_o ;
wire \alu1|Add0~18 ;
wire \alu1|Add0~21_sumout ;
wire \alu1|Mux10~0_combout ;
wire \Rsrc[6]~input_o ;
wire \Rdest[6]~input_o ;
wire \alu1|Add0~22 ;
wire \alu1|Add0~25_sumout ;
wire \alu1|Mux9~0_combout ;
wire \Rsrc[7]~input_o ;
wire \Rdest[7]~input_o ;
wire \alu1|Add0~26 ;
wire \alu1|Add0~29_sumout ;
wire \alu1|Mux8~0_combout ;
wire \Rsrc[8]~input_o ;
wire \Rdest[8]~input_o ;
wire \alu1|Add0~30 ;
wire \alu1|Add0~33_sumout ;
wire \alu1|Mux7~0_combout ;
wire \Rdest[9]~input_o ;
wire \Rsrc[9]~input_o ;
wire \alu1|Add0~34 ;
wire \alu1|Add0~37_sumout ;
wire \alu1|Mux6~0_combout ;
wire \Rdest[10]~input_o ;
wire \Rsrc[10]~input_o ;
wire \alu1|Add0~38 ;
wire \alu1|Add0~41_sumout ;
wire \alu1|Mux5~0_combout ;
wire \Rdest[11]~input_o ;
wire \Rsrc[11]~input_o ;
wire \alu1|Add0~42 ;
wire \alu1|Add0~45_sumout ;
wire \alu1|Mux4~0_combout ;
wire \Rdest[12]~input_o ;
wire \Rsrc[12]~input_o ;
wire \alu1|Add0~46 ;
wire \alu1|Add0~49_sumout ;
wire \alu1|Mux3~0_combout ;
wire \Rdest[13]~input_o ;
wire \Rsrc[13]~input_o ;
wire \alu1|Add0~50 ;
wire \alu1|Add0~53_sumout ;
wire \alu1|Mux2~0_combout ;
wire \Rdest[14]~input_o ;
wire \Rsrc[14]~input_o ;
wire \alu1|Add0~54 ;
wire \alu1|Add0~57_sumout ;
wire \alu1|Mux1~0_combout ;
wire \Rdest[15]~input_o ;
wire \Rsrc[15]~input_o ;
wire \alu1|Add0~58 ;
wire \alu1|Add0~61_sumout ;
wire \alu1|Mux0~0_combout ;
wire \we_a~input_o ;
wire \we_b~input_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \~GND~combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;

wire [19:0] \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a1  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a2  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a3  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a4  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a5  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a6  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a7  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a8  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a9  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a10  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a11  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a12  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a13  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a14  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a15  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \LEDs_a[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_a[0]),
	.obar());
// synopsys translate_off
defparam \LEDs_a[0]~output .bus_hold = "false";
defparam \LEDs_a[0]~output .open_drain_output = "false";
defparam \LEDs_a[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \LEDs_a[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_a[1]),
	.obar());
// synopsys translate_off
defparam \LEDs_a[1]~output .bus_hold = "false";
defparam \LEDs_a[1]~output .open_drain_output = "false";
defparam \LEDs_a[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \LEDs_a[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_a[2]),
	.obar());
// synopsys translate_off
defparam \LEDs_a[2]~output .bus_hold = "false";
defparam \LEDs_a[2]~output .open_drain_output = "false";
defparam \LEDs_a[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \LEDs_a[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_a[3]),
	.obar());
// synopsys translate_off
defparam \LEDs_a[3]~output .bus_hold = "false";
defparam \LEDs_a[3]~output .open_drain_output = "false";
defparam \LEDs_a[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \LEDs_a[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_a[4]),
	.obar());
// synopsys translate_off
defparam \LEDs_a[4]~output .bus_hold = "false";
defparam \LEDs_a[4]~output .open_drain_output = "false";
defparam \LEDs_a[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \LEDs_a[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_a[5]),
	.obar());
// synopsys translate_off
defparam \LEDs_a[5]~output .bus_hold = "false";
defparam \LEDs_a[5]~output .open_drain_output = "false";
defparam \LEDs_a[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \LEDs_a[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_a[6]),
	.obar());
// synopsys translate_off
defparam \LEDs_a[6]~output .bus_hold = "false";
defparam \LEDs_a[6]~output .open_drain_output = "false";
defparam \LEDs_a[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \LEDs_a[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_a[7]),
	.obar());
// synopsys translate_off
defparam \LEDs_a[7]~output .bus_hold = "false";
defparam \LEDs_a[7]~output .open_drain_output = "false";
defparam \LEDs_a[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \LEDs_a[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_a[8]),
	.obar());
// synopsys translate_off
defparam \LEDs_a[8]~output .bus_hold = "false";
defparam \LEDs_a[8]~output .open_drain_output = "false";
defparam \LEDs_a[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \LEDs_a[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_a[9]),
	.obar());
// synopsys translate_off
defparam \LEDs_a[9]~output .bus_hold = "false";
defparam \LEDs_a[9]~output .open_drain_output = "false";
defparam \LEDs_a[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \LEDs_b[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_b[0]),
	.obar());
// synopsys translate_off
defparam \LEDs_b[0]~output .bus_hold = "false";
defparam \LEDs_b[0]~output .open_drain_output = "false";
defparam \LEDs_b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \LEDs_b[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_b[1]),
	.obar());
// synopsys translate_off
defparam \LEDs_b[1]~output .bus_hold = "false";
defparam \LEDs_b[1]~output .open_drain_output = "false";
defparam \LEDs_b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \LEDs_b[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_b[2]),
	.obar());
// synopsys translate_off
defparam \LEDs_b[2]~output .bus_hold = "false";
defparam \LEDs_b[2]~output .open_drain_output = "false";
defparam \LEDs_b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \LEDs_b[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_b[3]),
	.obar());
// synopsys translate_off
defparam \LEDs_b[3]~output .bus_hold = "false";
defparam \LEDs_b[3]~output .open_drain_output = "false";
defparam \LEDs_b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \LEDs_b[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_b[4]),
	.obar());
// synopsys translate_off
defparam \LEDs_b[4]~output .bus_hold = "false";
defparam \LEDs_b[4]~output .open_drain_output = "false";
defparam \LEDs_b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \LEDs_b[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_b[5]),
	.obar());
// synopsys translate_off
defparam \LEDs_b[5]~output .bus_hold = "false";
defparam \LEDs_b[5]~output .open_drain_output = "false";
defparam \LEDs_b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \LEDs_b[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_b[6]),
	.obar());
// synopsys translate_off
defparam \LEDs_b[6]~output .bus_hold = "false";
defparam \LEDs_b[6]~output .open_drain_output = "false";
defparam \LEDs_b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \LEDs_b[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_b[7]),
	.obar());
// synopsys translate_off
defparam \LEDs_b[7]~output .bus_hold = "false";
defparam \LEDs_b[7]~output .open_drain_output = "false";
defparam \LEDs_b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \LEDs_b[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_b[8]),
	.obar());
// synopsys translate_off
defparam \LEDs_b[8]~output .bus_hold = "false";
defparam \LEDs_b[8]~output .open_drain_output = "false";
defparam \LEDs_b[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \LEDs_b[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs_b[9]),
	.obar());
// synopsys translate_off
defparam \LEDs_b[9]~output .bus_hold = "false";
defparam \LEDs_b[9]~output .open_drain_output = "false";
defparam \LEDs_b[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \result[0]~output (
	.i(\alu1|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[0]),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
defparam \result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \result[1]~output (
	.i(\alu1|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[1]),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
defparam \result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \result[2]~output (
	.i(\alu1|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[2]),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
defparam \result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \result[3]~output (
	.i(\alu1|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[3]),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
defparam \result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \result[4]~output (
	.i(\alu1|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[4]),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
defparam \result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \result[5]~output (
	.i(\alu1|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[5]),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
defparam \result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \result[6]~output (
	.i(\alu1|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[6]),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
defparam \result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \result[7]~output (
	.i(\alu1|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[7]),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
defparam \result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \result[8]~output (
	.i(\alu1|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[8]),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
defparam \result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \result[9]~output (
	.i(\alu1|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[9]),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
defparam \result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \result[10]~output (
	.i(\alu1|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[10]),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
defparam \result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \result[11]~output (
	.i(\alu1|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[11]),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
defparam \result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \result[12]~output (
	.i(\alu1|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[12]),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
defparam \result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \result[13]~output (
	.i(\alu1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[13]),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
defparam \result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \result[14]~output (
	.i(\alu1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[14]),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
defparam \result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \result[15]~output (
	.i(\alu1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[15]),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
defparam \result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \q_a[0]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[0]),
	.obar());
// synopsys translate_off
defparam \q_a[0]~output .bus_hold = "false";
defparam \q_a[0]~output .open_drain_output = "false";
defparam \q_a[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \q_a[1]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[1]),
	.obar());
// synopsys translate_off
defparam \q_a[1]~output .bus_hold = "false";
defparam \q_a[1]~output .open_drain_output = "false";
defparam \q_a[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \q_a[2]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[2]),
	.obar());
// synopsys translate_off
defparam \q_a[2]~output .bus_hold = "false";
defparam \q_a[2]~output .open_drain_output = "false";
defparam \q_a[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \q_a[3]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[3]),
	.obar());
// synopsys translate_off
defparam \q_a[3]~output .bus_hold = "false";
defparam \q_a[3]~output .open_drain_output = "false";
defparam \q_a[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \q_a[4]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[4]),
	.obar());
// synopsys translate_off
defparam \q_a[4]~output .bus_hold = "false";
defparam \q_a[4]~output .open_drain_output = "false";
defparam \q_a[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \q_a[5]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[5]),
	.obar());
// synopsys translate_off
defparam \q_a[5]~output .bus_hold = "false";
defparam \q_a[5]~output .open_drain_output = "false";
defparam \q_a[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \q_a[6]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[6]),
	.obar());
// synopsys translate_off
defparam \q_a[6]~output .bus_hold = "false";
defparam \q_a[6]~output .open_drain_output = "false";
defparam \q_a[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \q_a[7]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[7]),
	.obar());
// synopsys translate_off
defparam \q_a[7]~output .bus_hold = "false";
defparam \q_a[7]~output .open_drain_output = "false";
defparam \q_a[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \q_a[8]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[8]),
	.obar());
// synopsys translate_off
defparam \q_a[8]~output .bus_hold = "false";
defparam \q_a[8]~output .open_drain_output = "false";
defparam \q_a[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \q_a[9]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[9]),
	.obar());
// synopsys translate_off
defparam \q_a[9]~output .bus_hold = "false";
defparam \q_a[9]~output .open_drain_output = "false";
defparam \q_a[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \q_a[10]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[10]),
	.obar());
// synopsys translate_off
defparam \q_a[10]~output .bus_hold = "false";
defparam \q_a[10]~output .open_drain_output = "false";
defparam \q_a[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \q_a[11]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[11]),
	.obar());
// synopsys translate_off
defparam \q_a[11]~output .bus_hold = "false";
defparam \q_a[11]~output .open_drain_output = "false";
defparam \q_a[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \q_a[12]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[12]),
	.obar());
// synopsys translate_off
defparam \q_a[12]~output .bus_hold = "false";
defparam \q_a[12]~output .open_drain_output = "false";
defparam \q_a[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \q_a[13]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[13]),
	.obar());
// synopsys translate_off
defparam \q_a[13]~output .bus_hold = "false";
defparam \q_a[13]~output .open_drain_output = "false";
defparam \q_a[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \q_a[14]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[14]),
	.obar());
// synopsys translate_off
defparam \q_a[14]~output .bus_hold = "false";
defparam \q_a[14]~output .open_drain_output = "false";
defparam \q_a[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \q_a[15]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[15]),
	.obar());
// synopsys translate_off
defparam \q_a[15]~output .bus_hold = "false";
defparam \q_a[15]~output .open_drain_output = "false";
defparam \q_a[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \q_b[0]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[0]),
	.obar());
// synopsys translate_off
defparam \q_b[0]~output .bus_hold = "false";
defparam \q_b[0]~output .open_drain_output = "false";
defparam \q_b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \q_b[1]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[1]),
	.obar());
// synopsys translate_off
defparam \q_b[1]~output .bus_hold = "false";
defparam \q_b[1]~output .open_drain_output = "false";
defparam \q_b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \q_b[2]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[2]),
	.obar());
// synopsys translate_off
defparam \q_b[2]~output .bus_hold = "false";
defparam \q_b[2]~output .open_drain_output = "false";
defparam \q_b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \q_b[3]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[3]),
	.obar());
// synopsys translate_off
defparam \q_b[3]~output .bus_hold = "false";
defparam \q_b[3]~output .open_drain_output = "false";
defparam \q_b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \q_b[4]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[4]),
	.obar());
// synopsys translate_off
defparam \q_b[4]~output .bus_hold = "false";
defparam \q_b[4]~output .open_drain_output = "false";
defparam \q_b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \q_b[5]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[5]),
	.obar());
// synopsys translate_off
defparam \q_b[5]~output .bus_hold = "false";
defparam \q_b[5]~output .open_drain_output = "false";
defparam \q_b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \q_b[6]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[6]),
	.obar());
// synopsys translate_off
defparam \q_b[6]~output .bus_hold = "false";
defparam \q_b[6]~output .open_drain_output = "false";
defparam \q_b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \q_b[7]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[7]),
	.obar());
// synopsys translate_off
defparam \q_b[7]~output .bus_hold = "false";
defparam \q_b[7]~output .open_drain_output = "false";
defparam \q_b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \q_b[8]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[8]),
	.obar());
// synopsys translate_off
defparam \q_b[8]~output .bus_hold = "false";
defparam \q_b[8]~output .open_drain_output = "false";
defparam \q_b[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \q_b[9]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[9]),
	.obar());
// synopsys translate_off
defparam \q_b[9]~output .bus_hold = "false";
defparam \q_b[9]~output .open_drain_output = "false";
defparam \q_b[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \q_b[10]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[10]),
	.obar());
// synopsys translate_off
defparam \q_b[10]~output .bus_hold = "false";
defparam \q_b[10]~output .open_drain_output = "false";
defparam \q_b[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \q_b[11]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[11]),
	.obar());
// synopsys translate_off
defparam \q_b[11]~output .bus_hold = "false";
defparam \q_b[11]~output .open_drain_output = "false";
defparam \q_b[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \q_b[12]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[12]),
	.obar());
// synopsys translate_off
defparam \q_b[12]~output .bus_hold = "false";
defparam \q_b[12]~output .open_drain_output = "false";
defparam \q_b[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \q_b[13]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[13]),
	.obar());
// synopsys translate_off
defparam \q_b[13]~output .bus_hold = "false";
defparam \q_b[13]~output .open_drain_output = "false";
defparam \q_b[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \q_b[14]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[14]),
	.obar());
// synopsys translate_off
defparam \q_b[14]~output .bus_hold = "false";
defparam \q_b[14]~output .open_drain_output = "false";
defparam \q_b[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \q_b[15]~output (
	.i(\MEM|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[15]),
	.obar());
// synopsys translate_off
defparam \q_b[15]~output .bus_hold = "false";
defparam \q_b[15]~output .open_drain_output = "false";
defparam \q_b[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \opext[2]~input (
	.i(opext[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opext[2]~input_o ));
// synopsys translate_off
defparam \opext[2]~input .bus_hold = "false";
defparam \opext[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \opext[3]~input (
	.i(opext[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opext[3]~input_o ));
// synopsys translate_off
defparam \opext[3]~input .bus_hold = "false";
defparam \opext[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \opext[0]~input (
	.i(opext[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opext[0]~input_o ));
// synopsys translate_off
defparam \opext[0]~input .bus_hold = "false";
defparam \opext[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N6
cyclonev_lcell_comb \alucontrol1|Mux1~0 (
// Equation(s):
// \alucontrol1|Mux1~0_combout  = ( !\opext[3]~input_o  & ( \opext[0]~input_o  & ( !\opext[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\opext[2]~input_o ),
	.datad(gnd),
	.datae(!\opext[3]~input_o ),
	.dataf(!\opext[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alucontrol1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alucontrol1|Mux1~0 .extended_lut = "off";
defparam \alucontrol1|Mux1~0 .lut_mask = 64'h00000000F0F00000;
defparam \alucontrol1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \opcode[1]~input (
	.i(opcode[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opcode[1]~input_o ));
// synopsys translate_off
defparam \opcode[1]~input .bus_hold = "false";
defparam \opcode[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \opcode[3]~input (
	.i(opcode[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opcode[3]~input_o ));
// synopsys translate_off
defparam \opcode[3]~input .bus_hold = "false";
defparam \opcode[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \opcode[0]~input (
	.i(opcode[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opcode[0]~input_o ));
// synopsys translate_off
defparam \opcode[0]~input .bus_hold = "false";
defparam \opcode[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \opcode[2]~input (
	.i(opcode[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opcode[2]~input_o ));
// synopsys translate_off
defparam \opcode[2]~input .bus_hold = "false";
defparam \opcode[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N42
cyclonev_lcell_comb \alucontrol1|Mux1~1 (
// Equation(s):
// \alucontrol1|Mux1~1_combout  = ( \opcode[0]~input_o  & ( \opcode[2]~input_o  & ( (\alucontrol1|Mux1~0_combout  & ((\opcode[3]~input_o ) # (\opcode[1]~input_o ))) ) ) ) # ( !\opcode[0]~input_o  & ( \opcode[2]~input_o  & ( \alucontrol1|Mux1~0_combout  ) ) ) 
// # ( \opcode[0]~input_o  & ( !\opcode[2]~input_o  & ( (!\opcode[3]~input_o ) # ((\alucontrol1|Mux1~0_combout  & \opcode[1]~input_o )) ) ) ) # ( !\opcode[0]~input_o  & ( !\opcode[2]~input_o  & ( (\alucontrol1|Mux1~0_combout  & ((!\opcode[1]~input_o ) # 
// (\opcode[3]~input_o ))) ) ) )

	.dataa(gnd),
	.datab(!\alucontrol1|Mux1~0_combout ),
	.datac(!\opcode[1]~input_o ),
	.datad(!\opcode[3]~input_o ),
	.datae(!\opcode[0]~input_o ),
	.dataf(!\opcode[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alucontrol1|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alucontrol1|Mux1~1 .extended_lut = "off";
defparam \alucontrol1|Mux1~1 .lut_mask = 64'h3033FF0333330333;
defparam \alucontrol1|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \Rdest[0]~input (
	.i(Rdest[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[0]~input_o ));
// synopsys translate_off
defparam \Rdest[0]~input .bus_hold = "false";
defparam \Rdest[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \opext[1]~input (
	.i(opext[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\opext[1]~input_o ));
// synopsys translate_off
defparam \opext[1]~input .bus_hold = "false";
defparam \opext[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N15
cyclonev_lcell_comb \alucontrol1|WideOr0~0 (
// Equation(s):
// \alucontrol1|WideOr0~0_combout  = ( \opext[3]~input_o  & ( \opext[0]~input_o  & ( (!\opext[2]~input_o  & !\opext[1]~input_o ) ) ) ) # ( !\opext[3]~input_o  & ( \opext[0]~input_o  & ( (!\opext[2]~input_o ) # (!\opext[1]~input_o ) ) ) )

	.dataa(!\opext[2]~input_o ),
	.datab(gnd),
	.datac(!\opext[1]~input_o ),
	.datad(gnd),
	.datae(!\opext[3]~input_o ),
	.dataf(!\opext[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alucontrol1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alucontrol1|WideOr0~0 .extended_lut = "off";
defparam \alucontrol1|WideOr0~0 .lut_mask = 64'h00000000FAFAA0A0;
defparam \alucontrol1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N51
cyclonev_lcell_comb \alucontrol1|Mux0~0 (
// Equation(s):
// \alucontrol1|Mux0~0_combout  = ( \opcode[0]~input_o  & ( \opcode[2]~input_o  & ( (!\alucontrol1|WideOr0~0_combout  & ((\opcode[1]~input_o ) # (\opcode[3]~input_o ))) ) ) ) # ( !\opcode[0]~input_o  & ( \opcode[2]~input_o  & ( 
// !\alucontrol1|WideOr0~0_combout  ) ) ) # ( \opcode[0]~input_o  & ( !\opcode[2]~input_o  & ( (!\alucontrol1|WideOr0~0_combout  & (\opcode[3]~input_o  & \opcode[1]~input_o )) ) ) ) # ( !\opcode[0]~input_o  & ( !\opcode[2]~input_o  & ( 
// (!\alucontrol1|WideOr0~0_combout ) # ((!\opcode[3]~input_o  & \opcode[1]~input_o )) ) ) )

	.dataa(!\alucontrol1|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\opcode[3]~input_o ),
	.datad(!\opcode[1]~input_o ),
	.datae(!\opcode[0]~input_o ),
	.dataf(!\opcode[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alucontrol1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alucontrol1|Mux0~0 .extended_lut = "off";
defparam \alucontrol1|Mux0~0 .lut_mask = 64'hAAFA000AAAAA0AAA;
defparam \alucontrol1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N30
cyclonev_lcell_comb \alucontrol1|Mux2~0 (
// Equation(s):
// \alucontrol1|Mux2~0_combout  = ( \opcode[0]~input_o  & ( \opcode[2]~input_o  & ( (\opcode[1]~input_o ) # (\opcode[3]~input_o ) ) ) ) # ( !\opcode[0]~input_o  & ( \opcode[2]~input_o  ) ) # ( \opcode[0]~input_o  & ( !\opcode[2]~input_o  & ( 
// (\opcode[3]~input_o  & \opcode[1]~input_o ) ) ) ) # ( !\opcode[0]~input_o  & ( !\opcode[2]~input_o  & ( (!\opcode[1]~input_o ) # (\opcode[3]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\opcode[3]~input_o ),
	.datac(!\opcode[1]~input_o ),
	.datad(gnd),
	.datae(!\opcode[0]~input_o ),
	.dataf(!\opcode[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alucontrol1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alucontrol1|Mux2~0 .extended_lut = "off";
defparam \alucontrol1|Mux2~0 .lut_mask = 64'hF3F30303FFFF3F3F;
defparam \alucontrol1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N30
cyclonev_lcell_comb \alucontrol1|WideOr1~0 (
// Equation(s):
// \alucontrol1|WideOr1~0_combout  = ( !\opext[3]~input_o  & ( \opext[0]~input_o  & ( !\opext[1]~input_o  ) ) ) # ( !\opext[3]~input_o  & ( !\opext[0]~input_o  & ( (\opext[1]~input_o  & !\opext[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\opext[1]~input_o ),
	.datac(!\opext[2]~input_o ),
	.datad(gnd),
	.datae(!\opext[3]~input_o ),
	.dataf(!\opext[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alucontrol1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alucontrol1|WideOr1~0 .extended_lut = "off";
defparam \alucontrol1|WideOr1~0 .lut_mask = 64'h30300000CCCC0000;
defparam \alucontrol1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \Rsrc[0]~input (
	.i(Rsrc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[0]~input_o ));
// synopsys translate_off
defparam \Rsrc[0]~input .bus_hold = "false";
defparam \Rsrc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N39
cyclonev_lcell_comb \alucontrol1|Mux2~1 (
// Equation(s):
// \alucontrol1|Mux2~1_combout  = ( \opcode[0]~input_o  & ( \opcode[2]~input_o  & ( \opcode[3]~input_o  ) ) ) # ( !\opcode[0]~input_o  & ( \opcode[2]~input_o  & ( \opcode[3]~input_o  ) ) ) # ( \opcode[0]~input_o  & ( !\opcode[2]~input_o  & ( 
// (\opcode[3]~input_o ) # (\opcode[1]~input_o ) ) ) ) # ( !\opcode[0]~input_o  & ( !\opcode[2]~input_o  & ( \opcode[3]~input_o  ) ) )

	.dataa(!\opcode[1]~input_o ),
	.datab(gnd),
	.datac(!\opcode[3]~input_o ),
	.datad(gnd),
	.datae(!\opcode[0]~input_o ),
	.dataf(!\opcode[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alucontrol1|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alucontrol1|Mux2~1 .extended_lut = "off";
defparam \alucontrol1|Mux2~1 .lut_mask = 64'h0F0F5F5F0F0F0F0F;
defparam \alucontrol1|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N0
cyclonev_lcell_comb \alu1|Add0~66 (
// Equation(s):
// \alu1|Add0~66_cout  = CARRY(( VCC ) + ( (!\alucontrol1|Mux2~0_combout  & ((\alucontrol1|Mux2~1_combout ))) # (\alucontrol1|Mux2~0_combout  & (!\alucontrol1|WideOr1~0_combout )) ) + ( !VCC ))

	.dataa(!\alucontrol1|Mux2~0_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alucontrol1|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu1|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~66 .extended_lut = "off";
defparam \alu1|Add0~66 .lut_mask = 64'h0000BB110000FFFF;
defparam \alu1|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N3
cyclonev_lcell_comb \alu1|Add0~1 (
// Equation(s):
// \alu1|Add0~1_sumout  = SUM(( \Rsrc[0]~input_o  ) + ( !\Rdest[0]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & ((!\alucontrol1|Mux2~1_combout ))) # (\alucontrol1|Mux2~0_combout  & (\alucontrol1|WideOr1~0_combout )))) ) + ( \alu1|Add0~66_cout  ))
// \alu1|Add0~2  = CARRY(( \Rsrc[0]~input_o  ) + ( !\Rdest[0]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & ((!\alucontrol1|Mux2~1_combout ))) # (\alucontrol1|Mux2~0_combout  & (\alucontrol1|WideOr1~0_combout )))) ) + ( \alu1|Add0~66_cout  ))

	.dataa(!\alucontrol1|Mux2~0_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\Rdest[0]~input_o ),
	.datad(!\Rsrc[0]~input_o ),
	.datae(gnd),
	.dataf(!\alucontrol1|Mux2~1_combout ),
	.datag(gnd),
	.cin(\alu1|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~1_sumout ),
	.cout(\alu1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~1 .extended_lut = "off";
defparam \alu1|Add0~1 .lut_mask = 64'h0000B41E000000FF;
defparam \alu1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N54
cyclonev_lcell_comb \alucontrol1|Mux2~2 (
// Equation(s):
// \alucontrol1|Mux2~2_combout  = ( \alucontrol1|Mux2~0_combout  & ( !\alucontrol1|WideOr1~0_combout  ) ) # ( !\alucontrol1|Mux2~0_combout  & ( \alucontrol1|Mux2~1_combout  ) )

	.dataa(gnd),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alucontrol1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alucontrol1|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alucontrol1|Mux2~2 .extended_lut = "off";
defparam \alucontrol1|Mux2~2 .lut_mask = 64'h0F0F0F0FCCCCCCCC;
defparam \alucontrol1|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N0
cyclonev_lcell_comb \alu1|Mux15~0 (
// Equation(s):
// \alu1|Mux15~0_combout  = ( \Rsrc[0]~input_o  & ( \alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~1_sumout ))) # (\alucontrol1|Mux1~1_combout  & (!\Rdest[0]~input_o )))) ) ) ) # ( 
// !\Rsrc[0]~input_o  & ( \alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~1_sumout ))) # (\alucontrol1|Mux1~1_combout  & (\Rdest[0]~input_o )))) ) ) ) # ( \Rsrc[0]~input_o  & ( 
// !\alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux1~1_combout  & (((\alu1|Add0~1_sumout ) # (\alucontrol1|Mux0~0_combout )))) # (\alucontrol1|Mux1~1_combout  & (\Rdest[0]~input_o  & (!\alucontrol1|Mux0~0_combout ))) ) ) ) # ( !\Rsrc[0]~input_o  & ( 
// !\alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux0~0_combout  & ((\alu1|Add0~1_sumout ))) # (\alucontrol1|Mux0~0_combout  & (\Rdest[0]~input_o )))) ) ) )

	.dataa(!\alucontrol1|Mux1~1_combout ),
	.datab(!\Rdest[0]~input_o ),
	.datac(!\alucontrol1|Mux0~0_combout ),
	.datad(!\alu1|Add0~1_sumout ),
	.datae(!\Rsrc[0]~input_o ),
	.dataf(!\alucontrol1|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux15~0 .extended_lut = "off";
defparam \alu1|Mux15~0 .lut_mask = 64'h02A21ABA10B040E0;
defparam \alu1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \Rdest[1]~input (
	.i(Rdest[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[1]~input_o ));
// synopsys translate_off
defparam \Rdest[1]~input .bus_hold = "false";
defparam \Rdest[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \Rsrc[1]~input (
	.i(Rsrc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[1]~input_o ));
// synopsys translate_off
defparam \Rsrc[1]~input .bus_hold = "false";
defparam \Rsrc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N6
cyclonev_lcell_comb \alu1|Add0~5 (
// Equation(s):
// \alu1|Add0~5_sumout  = SUM(( !\Rdest[1]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[1]~input_o  ) + ( \alu1|Add0~2  ))
// \alu1|Add0~6  = CARRY(( !\Rdest[1]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[1]~input_o  ) + ( \alu1|Add0~2  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|Mux2~0_combout ),
	.datac(!\alucontrol1|WideOr1~0_combout ),
	.datad(!\Rdest[1]~input_o ),
	.datae(gnd),
	.dataf(!\Rsrc[1]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~5_sumout ),
	.cout(\alu1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~5 .extended_lut = "off";
defparam \alu1|Add0~5 .lut_mask = 64'h0000FF000000748B;
defparam \alu1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N54
cyclonev_lcell_comb \alu1|Mux14~0 (
// Equation(s):
// \alu1|Mux14~0_combout  = ( \alu1|Add0~5_sumout  & ( \Rsrc[1]~input_o  & ( (!\alucontrol1|Mux1~1_combout  & (((!\alucontrol1|Mux0~0_combout ) # (!\alucontrol1|Mux2~2_combout )))) # (\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux0~0_combout  & 
// (!\Rdest[1]~input_o  $ (!\alucontrol1|Mux2~2_combout )))) ) ) ) # ( !\alu1|Add0~5_sumout  & ( \Rsrc[1]~input_o  & ( (!\alucontrol1|Mux1~1_combout  & (((\alucontrol1|Mux0~0_combout  & !\alucontrol1|Mux2~2_combout )))) # (\alucontrol1|Mux1~1_combout  & 
// (!\alucontrol1|Mux0~0_combout  & (!\Rdest[1]~input_o  $ (!\alucontrol1|Mux2~2_combout )))) ) ) ) # ( \alu1|Add0~5_sumout  & ( !\Rsrc[1]~input_o  & ( (!\Rdest[1]~input_o  & (!\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux0~0_combout ))) # 
// (\Rdest[1]~input_o  & ((!\alucontrol1|Mux2~2_combout  & (!\alucontrol1|Mux1~1_combout )) # (\alucontrol1|Mux2~2_combout  & ((!\alucontrol1|Mux0~0_combout ))))) ) ) ) # ( !\alu1|Add0~5_sumout  & ( !\Rsrc[1]~input_o  & ( (\Rdest[1]~input_o  & 
// ((!\alucontrol1|Mux1~1_combout  & (\alucontrol1|Mux0~0_combout  & !\alucontrol1|Mux2~2_combout )) # (\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux0~0_combout  & \alucontrol1|Mux2~2_combout )))) ) ) )

	.dataa(!\Rdest[1]~input_o ),
	.datab(!\alucontrol1|Mux1~1_combout ),
	.datac(!\alucontrol1|Mux0~0_combout ),
	.datad(!\alucontrol1|Mux2~2_combout ),
	.datae(!\alu1|Add0~5_sumout ),
	.dataf(!\Rsrc[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux14~0 .extended_lut = "off";
defparam \alu1|Mux14~0 .lut_mask = 64'h0410C4D01C20DCE0;
defparam \alu1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \Rdest[2]~input (
	.i(Rdest[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[2]~input_o ));
// synopsys translate_off
defparam \Rdest[2]~input .bus_hold = "false";
defparam \Rdest[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \Rsrc[2]~input (
	.i(Rsrc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[2]~input_o ));
// synopsys translate_off
defparam \Rsrc[2]~input .bus_hold = "false";
defparam \Rsrc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N9
cyclonev_lcell_comb \alu1|Add0~9 (
// Equation(s):
// \alu1|Add0~9_sumout  = SUM(( !\Rdest[2]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[2]~input_o  ) + ( \alu1|Add0~6  ))
// \alu1|Add0~10  = CARRY(( !\Rdest[2]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[2]~input_o  ) + ( \alu1|Add0~6  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|Mux2~0_combout ),
	.datac(!\alucontrol1|WideOr1~0_combout ),
	.datad(!\Rdest[2]~input_o ),
	.datae(gnd),
	.dataf(!\Rsrc[2]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~9_sumout ),
	.cout(\alu1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~9 .extended_lut = "off";
defparam \alu1|Add0~9 .lut_mask = 64'h0000FF000000748B;
defparam \alu1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N36
cyclonev_lcell_comb \alu1|Mux13~0 (
// Equation(s):
// \alu1|Mux13~0_combout  = ( \Rsrc[2]~input_o  & ( \alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~9_sumout ))) # (\alucontrol1|Mux1~1_combout  & (!\Rdest[2]~input_o )))) ) ) ) # ( 
// !\Rsrc[2]~input_o  & ( \alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~9_sumout ))) # (\alucontrol1|Mux1~1_combout  & (\Rdest[2]~input_o )))) ) ) ) # ( \Rsrc[2]~input_o  & ( 
// !\alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~9_sumout ))) # (\alucontrol1|Mux1~1_combout  & (\Rdest[2]~input_o )))) # (\alucontrol1|Mux0~0_combout  & (((!\alucontrol1|Mux1~1_combout )))) 
// ) ) ) # ( !\Rsrc[2]~input_o  & ( !\alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux0~0_combout  & ((\alu1|Add0~9_sumout ))) # (\alucontrol1|Mux0~0_combout  & (\Rdest[2]~input_o )))) ) ) )

	.dataa(!\alucontrol1|Mux0~0_combout ),
	.datab(!\Rdest[2]~input_o ),
	.datac(!\alucontrol1|Mux1~1_combout ),
	.datad(!\alu1|Add0~9_sumout ),
	.datae(!\Rsrc[2]~input_o ),
	.dataf(!\alucontrol1|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux13~0 .extended_lut = "off";
defparam \alu1|Mux13~0 .lut_mask = 64'h10B052F202A208A8;
defparam \alu1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \Rsrc[3]~input (
	.i(Rsrc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[3]~input_o ));
// synopsys translate_off
defparam \Rsrc[3]~input .bus_hold = "false";
defparam \Rsrc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \Rdest[3]~input (
	.i(Rdest[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[3]~input_o ));
// synopsys translate_off
defparam \Rdest[3]~input .bus_hold = "false";
defparam \Rdest[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N12
cyclonev_lcell_comb \alu1|Add0~13 (
// Equation(s):
// \alu1|Add0~13_sumout  = SUM(( \Rsrc[3]~input_o  ) + ( !\Rdest[3]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~10  ))
// \alu1|Add0~14  = CARRY(( \Rsrc[3]~input_o  ) + ( !\Rdest[3]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~10  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rsrc[3]~input_o ),
	.datae(gnd),
	.dataf(!\Rdest[3]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~13_sumout ),
	.cout(\alu1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~13 .extended_lut = "off";
defparam \alu1|Add0~13 .lut_mask = 64'h0000A35C000000FF;
defparam \alu1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N42
cyclonev_lcell_comb \alu1|Mux12~0 (
// Equation(s):
// \alu1|Mux12~0_combout  = ( \Rdest[3]~input_o  & ( \Rsrc[3]~input_o  & ( (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux0~0_combout  & (\alu1|Add0~13_sumout )) # (\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux2~2_combout ))))) # 
// (\alucontrol1|Mux1~1_combout  & (((!\alucontrol1|Mux0~0_combout  & !\alucontrol1|Mux2~2_combout )))) ) ) ) # ( !\Rdest[3]~input_o  & ( \Rsrc[3]~input_o  & ( (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux0~0_combout  & (\alu1|Add0~13_sumout )) # 
// (\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux2~2_combout ))))) # (\alucontrol1|Mux1~1_combout  & (((!\alucontrol1|Mux0~0_combout  & \alucontrol1|Mux2~2_combout )))) ) ) ) # ( \Rdest[3]~input_o  & ( !\Rsrc[3]~input_o  & ( 
// (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux0~0_combout  & (\alu1|Add0~13_sumout )) # (\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux2~2_combout ))))) # (\alucontrol1|Mux1~1_combout  & (((!\alucontrol1|Mux0~0_combout  & 
// \alucontrol1|Mux2~2_combout )))) ) ) ) # ( !\Rdest[3]~input_o  & ( !\Rsrc[3]~input_o  & ( (!\alucontrol1|Mux1~1_combout  & (\alu1|Add0~13_sumout  & !\alucontrol1|Mux0~0_combout )) ) ) )

	.dataa(!\alucontrol1|Mux1~1_combout ),
	.datab(!\alu1|Add0~13_sumout ),
	.datac(!\alucontrol1|Mux0~0_combout ),
	.datad(!\alucontrol1|Mux2~2_combout ),
	.datae(!\Rdest[3]~input_o ),
	.dataf(!\Rsrc[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux12~0 .extended_lut = "off";
defparam \alu1|Mux12~0 .lut_mask = 64'h20202A702A707A20;
defparam \alu1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \Rsrc[4]~input (
	.i(Rsrc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[4]~input_o ));
// synopsys translate_off
defparam \Rsrc[4]~input .bus_hold = "false";
defparam \Rsrc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \Rdest[4]~input (
	.i(Rdest[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[4]~input_o ));
// synopsys translate_off
defparam \Rdest[4]~input .bus_hold = "false";
defparam \Rdest[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N15
cyclonev_lcell_comb \alu1|Add0~17 (
// Equation(s):
// \alu1|Add0~17_sumout  = SUM(( \Rsrc[4]~input_o  ) + ( !\Rdest[4]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~14  ))
// \alu1|Add0~18  = CARRY(( \Rsrc[4]~input_o  ) + ( !\Rdest[4]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~14  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rsrc[4]~input_o ),
	.datae(gnd),
	.dataf(!\Rdest[4]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~17_sumout ),
	.cout(\alu1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~17 .extended_lut = "off";
defparam \alu1|Add0~17 .lut_mask = 64'h0000A35C000000FF;
defparam \alu1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N48
cyclonev_lcell_comb \alu1|Mux11~0 (
// Equation(s):
// \alu1|Mux11~0_combout  = ( \Rsrc[4]~input_o  & ( \alucontrol1|Mux0~0_combout  & ( (!\alucontrol1|Mux1~1_combout  & !\alucontrol1|Mux2~2_combout ) ) ) ) # ( !\Rsrc[4]~input_o  & ( \alucontrol1|Mux0~0_combout  & ( (!\alucontrol1|Mux1~1_combout  & 
// (\Rdest[4]~input_o  & !\alucontrol1|Mux2~2_combout )) ) ) ) # ( \Rsrc[4]~input_o  & ( !\alucontrol1|Mux0~0_combout  & ( (!\alucontrol1|Mux1~1_combout  & (\alu1|Add0~17_sumout )) # (\alucontrol1|Mux1~1_combout  & ((!\Rdest[4]~input_o  $ 
// (!\alucontrol1|Mux2~2_combout )))) ) ) ) # ( !\Rsrc[4]~input_o  & ( !\alucontrol1|Mux0~0_combout  & ( (!\alucontrol1|Mux1~1_combout  & (\alu1|Add0~17_sumout )) # (\alucontrol1|Mux1~1_combout  & (((\Rdest[4]~input_o  & \alucontrol1|Mux2~2_combout )))) ) ) 
// )

	.dataa(!\alucontrol1|Mux1~1_combout ),
	.datab(!\alu1|Add0~17_sumout ),
	.datac(!\Rdest[4]~input_o ),
	.datad(!\alucontrol1|Mux2~2_combout ),
	.datae(!\Rsrc[4]~input_o ),
	.dataf(!\alucontrol1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux11~0 .extended_lut = "off";
defparam \alu1|Mux11~0 .lut_mask = 64'h222727720A00AA00;
defparam \alu1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \Rdest[5]~input (
	.i(Rdest[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[5]~input_o ));
// synopsys translate_off
defparam \Rdest[5]~input .bus_hold = "false";
defparam \Rdest[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \Rsrc[5]~input (
	.i(Rsrc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[5]~input_o ));
// synopsys translate_off
defparam \Rsrc[5]~input .bus_hold = "false";
defparam \Rsrc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N18
cyclonev_lcell_comb \alu1|Add0~21 (
// Equation(s):
// \alu1|Add0~21_sumout  = SUM(( !\Rdest[5]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[5]~input_o  ) + ( \alu1|Add0~18  ))
// \alu1|Add0~22  = CARRY(( !\Rdest[5]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[5]~input_o  ) + ( \alu1|Add0~18  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rdest[5]~input_o ),
	.datae(gnd),
	.dataf(!\Rsrc[5]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~21_sumout ),
	.cout(\alu1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~21 .extended_lut = "off";
defparam \alu1|Add0~21 .lut_mask = 64'h0000FF0000005CA3;
defparam \alu1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N0
cyclonev_lcell_comb \alu1|Mux10~0 (
// Equation(s):
// \alu1|Mux10~0_combout  = ( \alucontrol1|Mux2~2_combout  & ( \alucontrol1|Mux1~1_combout  & ( (!\alucontrol1|Mux0~0_combout  & (!\Rdest[5]~input_o  $ (!\Rsrc[5]~input_o ))) ) ) ) # ( !\alucontrol1|Mux2~2_combout  & ( \alucontrol1|Mux1~1_combout  & ( 
// (\Rdest[5]~input_o  & (\Rsrc[5]~input_o  & !\alucontrol1|Mux0~0_combout )) ) ) ) # ( \alucontrol1|Mux2~2_combout  & ( !\alucontrol1|Mux1~1_combout  & ( (!\alucontrol1|Mux0~0_combout  & \alu1|Add0~21_sumout ) ) ) ) # ( !\alucontrol1|Mux2~2_combout  & ( 
// !\alucontrol1|Mux1~1_combout  & ( (!\alucontrol1|Mux0~0_combout  & (((\alu1|Add0~21_sumout )))) # (\alucontrol1|Mux0~0_combout  & (((\Rsrc[5]~input_o )) # (\Rdest[5]~input_o ))) ) ) )

	.dataa(!\Rdest[5]~input_o ),
	.datab(!\Rsrc[5]~input_o ),
	.datac(!\alucontrol1|Mux0~0_combout ),
	.datad(!\alu1|Add0~21_sumout ),
	.datae(!\alucontrol1|Mux2~2_combout ),
	.dataf(!\alucontrol1|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux10~0 .extended_lut = "off";
defparam \alu1|Mux10~0 .lut_mask = 64'h07F700F010106060;
defparam \alu1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \Rsrc[6]~input (
	.i(Rsrc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[6]~input_o ));
// synopsys translate_off
defparam \Rsrc[6]~input .bus_hold = "false";
defparam \Rsrc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \Rdest[6]~input (
	.i(Rdest[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[6]~input_o ));
// synopsys translate_off
defparam \Rdest[6]~input .bus_hold = "false";
defparam \Rdest[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N21
cyclonev_lcell_comb \alu1|Add0~25 (
// Equation(s):
// \alu1|Add0~25_sumout  = SUM(( \Rsrc[6]~input_o  ) + ( !\Rdest[6]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~22  ))
// \alu1|Add0~26  = CARRY(( \Rsrc[6]~input_o  ) + ( !\Rdest[6]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~22  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rsrc[6]~input_o ),
	.datae(gnd),
	.dataf(!\Rdest[6]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~25_sumout ),
	.cout(\alu1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~25 .extended_lut = "off";
defparam \alu1|Add0~25 .lut_mask = 64'h0000A35C000000FF;
defparam \alu1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N24
cyclonev_lcell_comb \alu1|Mux9~0 (
// Equation(s):
// \alu1|Mux9~0_combout  = ( \alu1|Add0~25_sumout  & ( \Rdest[6]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout ) # (!\alucontrol1|Mux2~2_combout  $ (!\Rsrc[6]~input_o )))) # (\alucontrol1|Mux0~0_combout  & 
// (!\alucontrol1|Mux2~2_combout  & (!\alucontrol1|Mux1~1_combout ))) ) ) ) # ( !\alu1|Add0~25_sumout  & ( \Rdest[6]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & (\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux2~2_combout  $ (!\Rsrc[6]~input_o )))) # 
// (\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux2~2_combout  & (!\alucontrol1|Mux1~1_combout ))) ) ) ) # ( \alu1|Add0~25_sumout  & ( !\Rdest[6]~input_o  & ( (!\Rsrc[6]~input_o  & (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout )))) # 
// (\Rsrc[6]~input_o  & ((!\alucontrol1|Mux2~2_combout  & ((!\alucontrol1|Mux1~1_combout ))) # (\alucontrol1|Mux2~2_combout  & (!\alucontrol1|Mux0~0_combout )))) ) ) ) # ( !\alu1|Add0~25_sumout  & ( !\Rdest[6]~input_o  & ( (\Rsrc[6]~input_o  & 
// ((!\alucontrol1|Mux0~0_combout  & (\alucontrol1|Mux2~2_combout  & \alucontrol1|Mux1~1_combout )) # (\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux2~2_combout  & !\alucontrol1|Mux1~1_combout )))) ) ) )

	.dataa(!\alucontrol1|Mux0~0_combout ),
	.datab(!\alucontrol1|Mux2~2_combout ),
	.datac(!\alucontrol1|Mux1~1_combout ),
	.datad(!\Rsrc[6]~input_o ),
	.datae(!\alu1|Add0~25_sumout ),
	.dataf(!\Rdest[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux9~0 .extended_lut = "off";
defparam \alu1|Mux9~0 .lut_mask = 64'h0042A0E24248E2E8;
defparam \alu1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \Rsrc[7]~input (
	.i(Rsrc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[7]~input_o ));
// synopsys translate_off
defparam \Rsrc[7]~input .bus_hold = "false";
defparam \Rsrc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \Rdest[7]~input (
	.i(Rdest[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[7]~input_o ));
// synopsys translate_off
defparam \Rdest[7]~input .bus_hold = "false";
defparam \Rdest[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N24
cyclonev_lcell_comb \alu1|Add0~29 (
// Equation(s):
// \alu1|Add0~29_sumout  = SUM(( \Rsrc[7]~input_o  ) + ( !\Rdest[7]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~26  ))
// \alu1|Add0~30  = CARRY(( \Rsrc[7]~input_o  ) + ( !\Rdest[7]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~26  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|Mux2~0_combout ),
	.datac(!\alucontrol1|WideOr1~0_combout ),
	.datad(!\Rsrc[7]~input_o ),
	.datae(gnd),
	.dataf(!\Rdest[7]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~29_sumout ),
	.cout(\alu1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~29 .extended_lut = "off";
defparam \alu1|Add0~29 .lut_mask = 64'h00008B74000000FF;
defparam \alu1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N30
cyclonev_lcell_comb \alu1|Mux8~0 (
// Equation(s):
// \alu1|Mux8~0_combout  = ( \Rdest[7]~input_o  & ( \alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~29_sumout ))) # (\alucontrol1|Mux1~1_combout  & (!\Rsrc[7]~input_o )))) ) ) ) # ( 
// !\Rdest[7]~input_o  & ( \alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~29_sumout ))) # (\alucontrol1|Mux1~1_combout  & (\Rsrc[7]~input_o )))) ) ) ) # ( \Rdest[7]~input_o  & ( 
// !\alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux1~1_combout  & (((\alu1|Add0~29_sumout ) # (\alucontrol1|Mux0~0_combout )))) # (\alucontrol1|Mux1~1_combout  & (\Rsrc[7]~input_o  & (!\alucontrol1|Mux0~0_combout ))) ) ) ) # ( !\Rdest[7]~input_o  & ( 
// !\alucontrol1|Mux2~2_combout  & ( (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux0~0_combout  & ((\alu1|Add0~29_sumout ))) # (\alucontrol1|Mux0~0_combout  & (\Rsrc[7]~input_o )))) ) ) )

	.dataa(!\alucontrol1|Mux1~1_combout ),
	.datab(!\Rsrc[7]~input_o ),
	.datac(!\alucontrol1|Mux0~0_combout ),
	.datad(!\alu1|Add0~29_sumout ),
	.datae(!\Rdest[7]~input_o ),
	.dataf(!\alucontrol1|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux8~0 .extended_lut = "off";
defparam \alu1|Mux8~0 .lut_mask = 64'h02A21ABA10B040E0;
defparam \alu1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \Rsrc[8]~input (
	.i(Rsrc[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[8]~input_o ));
// synopsys translate_off
defparam \Rsrc[8]~input .bus_hold = "false";
defparam \Rsrc[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \Rdest[8]~input (
	.i(Rdest[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[8]~input_o ));
// synopsys translate_off
defparam \Rdest[8]~input .bus_hold = "false";
defparam \Rdest[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N27
cyclonev_lcell_comb \alu1|Add0~33 (
// Equation(s):
// \alu1|Add0~33_sumout  = SUM(( !\Rdest[8]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[8]~input_o  ) + ( \alu1|Add0~30  ))
// \alu1|Add0~34  = CARRY(( !\Rdest[8]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[8]~input_o  ) + ( \alu1|Add0~30  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|Mux2~0_combout ),
	.datac(!\alucontrol1|WideOr1~0_combout ),
	.datad(!\Rdest[8]~input_o ),
	.datae(gnd),
	.dataf(!\Rsrc[8]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~33_sumout ),
	.cout(\alu1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~33 .extended_lut = "off";
defparam \alu1|Add0~33 .lut_mask = 64'h0000FF000000748B;
defparam \alu1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N6
cyclonev_lcell_comb \alu1|Mux7~0 (
// Equation(s):
// \alu1|Mux7~0_combout  = ( \alu1|Add0~33_sumout  & ( \Rdest[8]~input_o  & ( (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux2~2_combout ) # ((!\alucontrol1|Mux0~0_combout )))) # (\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux0~0_combout  & 
// (!\alucontrol1|Mux2~2_combout  $ (!\Rsrc[8]~input_o )))) ) ) ) # ( !\alu1|Add0~33_sumout  & ( \Rdest[8]~input_o  & ( (!\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux2~2_combout  & (\alucontrol1|Mux0~0_combout ))) # (\alucontrol1|Mux1~1_combout  & 
// (!\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux2~2_combout  $ (!\Rsrc[8]~input_o )))) ) ) ) # ( \alu1|Add0~33_sumout  & ( !\Rdest[8]~input_o  & ( (!\Rsrc[8]~input_o  & (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux0~0_combout )))) # 
// (\Rsrc[8]~input_o  & ((!\alucontrol1|Mux2~2_combout  & (!\alucontrol1|Mux1~1_combout )) # (\alucontrol1|Mux2~2_combout  & ((!\alucontrol1|Mux0~0_combout ))))) ) ) ) # ( !\alu1|Add0~33_sumout  & ( !\Rdest[8]~input_o  & ( (\Rsrc[8]~input_o  & 
// ((!\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux2~2_combout  & \alucontrol1|Mux0~0_combout )) # (\alucontrol1|Mux1~1_combout  & (\alucontrol1|Mux2~2_combout  & !\alucontrol1|Mux0~0_combout )))) ) ) )

	.dataa(!\alucontrol1|Mux1~1_combout ),
	.datab(!\alucontrol1|Mux2~2_combout ),
	.datac(!\alucontrol1|Mux0~0_combout ),
	.datad(!\Rsrc[8]~input_o ),
	.datae(!\alu1|Add0~33_sumout ),
	.dataf(!\Rdest[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux7~0 .extended_lut = "off";
defparam \alu1|Mux7~0 .lut_mask = 64'h0018A0B81848B8E8;
defparam \alu1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \Rdest[9]~input (
	.i(Rdest[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[9]~input_o ));
// synopsys translate_off
defparam \Rdest[9]~input .bus_hold = "false";
defparam \Rdest[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \Rsrc[9]~input (
	.i(Rsrc[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[9]~input_o ));
// synopsys translate_off
defparam \Rsrc[9]~input .bus_hold = "false";
defparam \Rsrc[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N30
cyclonev_lcell_comb \alu1|Add0~37 (
// Equation(s):
// \alu1|Add0~37_sumout  = SUM(( !\Rdest[9]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[9]~input_o  ) + ( \alu1|Add0~34  ))
// \alu1|Add0~38  = CARRY(( !\Rdest[9]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[9]~input_o  ) + ( \alu1|Add0~34  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rdest[9]~input_o ),
	.datae(gnd),
	.dataf(!\Rsrc[9]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~37_sumout ),
	.cout(\alu1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~37 .extended_lut = "off";
defparam \alu1|Add0~37 .lut_mask = 64'h0000FF0000005CA3;
defparam \alu1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N12
cyclonev_lcell_comb \alu1|Mux6~0 (
// Equation(s):
// \alu1|Mux6~0_combout  = ( \Rdest[9]~input_o  & ( \alucontrol1|Mux0~0_combout  & ( (!\alucontrol1|Mux1~1_combout  & !\alucontrol1|Mux2~2_combout ) ) ) ) # ( !\Rdest[9]~input_o  & ( \alucontrol1|Mux0~0_combout  & ( (!\alucontrol1|Mux1~1_combout  & 
// (!\alucontrol1|Mux2~2_combout  & \Rsrc[9]~input_o )) ) ) ) # ( \Rdest[9]~input_o  & ( !\alucontrol1|Mux0~0_combout  & ( (!\alucontrol1|Mux1~1_combout  & (((\alu1|Add0~37_sumout )))) # (\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux2~2_combout  $ 
// (((!\Rsrc[9]~input_o ))))) ) ) ) # ( !\Rdest[9]~input_o  & ( !\alucontrol1|Mux0~0_combout  & ( (!\alucontrol1|Mux1~1_combout  & (((\alu1|Add0~37_sumout )))) # (\alucontrol1|Mux1~1_combout  & (\alucontrol1|Mux2~2_combout  & ((\Rsrc[9]~input_o )))) ) ) )

	.dataa(!\alucontrol1|Mux1~1_combout ),
	.datab(!\alucontrol1|Mux2~2_combout ),
	.datac(!\alu1|Add0~37_sumout ),
	.datad(!\Rsrc[9]~input_o ),
	.datae(!\Rdest[9]~input_o ),
	.dataf(!\alucontrol1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux6~0 .extended_lut = "off";
defparam \alu1|Mux6~0 .lut_mask = 64'h0A1B1B4E00888888;
defparam \alu1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \Rdest[10]~input (
	.i(Rdest[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[10]~input_o ));
// synopsys translate_off
defparam \Rdest[10]~input .bus_hold = "false";
defparam \Rdest[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \Rsrc[10]~input (
	.i(Rsrc[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[10]~input_o ));
// synopsys translate_off
defparam \Rsrc[10]~input .bus_hold = "false";
defparam \Rsrc[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N33
cyclonev_lcell_comb \alu1|Add0~41 (
// Equation(s):
// \alu1|Add0~41_sumout  = SUM(( !\Rdest[10]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[10]~input_o  ) + ( \alu1|Add0~38  ))
// \alu1|Add0~42  = CARRY(( !\Rdest[10]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[10]~input_o  ) + ( \alu1|Add0~38  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rdest[10]~input_o ),
	.datae(gnd),
	.dataf(!\Rsrc[10]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~41_sumout ),
	.cout(\alu1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~41 .extended_lut = "off";
defparam \alu1|Add0~41 .lut_mask = 64'h0000FF0000005CA3;
defparam \alu1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N6
cyclonev_lcell_comb \alu1|Mux5~0 (
// Equation(s):
// \alu1|Mux5~0_combout  = ( \Rsrc[10]~input_o  & ( \alu1|Add0~41_sumout  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout ) # (!\Rdest[10]~input_o  $ (!\alucontrol1|Mux2~2_combout )))) # (\alucontrol1|Mux0~0_combout  & 
// (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux2~2_combout )))) ) ) ) # ( !\Rsrc[10]~input_o  & ( \alu1|Add0~41_sumout  & ( (!\Rdest[10]~input_o  & (!\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux1~1_combout ))) # (\Rdest[10]~input_o  & 
// ((!\alucontrol1|Mux2~2_combout  & ((!\alucontrol1|Mux1~1_combout ))) # (\alucontrol1|Mux2~2_combout  & (!\alucontrol1|Mux0~0_combout )))) ) ) ) # ( \Rsrc[10]~input_o  & ( !\alu1|Add0~41_sumout  & ( (!\alucontrol1|Mux0~0_combout  & 
// (\alucontrol1|Mux1~1_combout  & (!\Rdest[10]~input_o  $ (!\alucontrol1|Mux2~2_combout )))) # (\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux2~2_combout )))) ) ) ) # ( !\Rsrc[10]~input_o  & ( !\alu1|Add0~41_sumout  & ( 
// (\Rdest[10]~input_o  & ((!\alucontrol1|Mux0~0_combout  & (\alucontrol1|Mux1~1_combout  & \alucontrol1|Mux2~2_combout )) # (\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux1~1_combout  & !\alucontrol1|Mux2~2_combout )))) ) ) )

	.dataa(!\alucontrol1|Mux0~0_combout ),
	.datab(!\alucontrol1|Mux1~1_combout ),
	.datac(!\Rdest[10]~input_o ),
	.datad(!\alucontrol1|Mux2~2_combout ),
	.datae(!\Rsrc[10]~input_o ),
	.dataf(!\alu1|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux5~0 .extended_lut = "off";
defparam \alu1|Mux5~0 .lut_mask = 64'h040246208C8ACEA8;
defparam \alu1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \Rdest[11]~input (
	.i(Rdest[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[11]~input_o ));
// synopsys translate_off
defparam \Rdest[11]~input .bus_hold = "false";
defparam \Rdest[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \Rsrc[11]~input (
	.i(Rsrc[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[11]~input_o ));
// synopsys translate_off
defparam \Rsrc[11]~input .bus_hold = "false";
defparam \Rsrc[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N36
cyclonev_lcell_comb \alu1|Add0~45 (
// Equation(s):
// \alu1|Add0~45_sumout  = SUM(( \Rsrc[11]~input_o  ) + ( !\Rdest[11]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~42  ))
// \alu1|Add0~46  = CARRY(( \Rsrc[11]~input_o  ) + ( !\Rdest[11]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~42  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rsrc[11]~input_o ),
	.datae(gnd),
	.dataf(!\Rdest[11]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~45_sumout ),
	.cout(\alu1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~45 .extended_lut = "off";
defparam \alu1|Add0~45 .lut_mask = 64'h0000A35C000000FF;
defparam \alu1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N12
cyclonev_lcell_comb \alu1|Mux4~0 (
// Equation(s):
// \alu1|Mux4~0_combout  = ( \alucontrol1|Mux2~2_combout  & ( \Rsrc[11]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~45_sumout ))) # (\alucontrol1|Mux1~1_combout  & (!\Rdest[11]~input_o )))) ) ) ) # ( 
// !\alucontrol1|Mux2~2_combout  & ( \Rsrc[11]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~45_sumout ))) # (\alucontrol1|Mux1~1_combout  & (\Rdest[11]~input_o )))) # (\alucontrol1|Mux0~0_combout  & 
// (!\alucontrol1|Mux1~1_combout )) ) ) ) # ( \alucontrol1|Mux2~2_combout  & ( !\Rsrc[11]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~45_sumout ))) # (\alucontrol1|Mux1~1_combout  & (\Rdest[11]~input_o )))) ) 
// ) ) # ( !\alucontrol1|Mux2~2_combout  & ( !\Rsrc[11]~input_o  & ( (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux0~0_combout  & ((\alu1|Add0~45_sumout ))) # (\alucontrol1|Mux0~0_combout  & (\Rdest[11]~input_o )))) ) ) )

	.dataa(!\alucontrol1|Mux0~0_combout ),
	.datab(!\alucontrol1|Mux1~1_combout ),
	.datac(!\Rdest[11]~input_o ),
	.datad(!\alu1|Add0~45_sumout ),
	.datae(!\alucontrol1|Mux2~2_combout ),
	.dataf(!\Rsrc[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux4~0 .extended_lut = "off";
defparam \alu1|Mux4~0 .lut_mask = 64'h048C028A46CE20A8;
defparam \alu1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \Rdest[12]~input (
	.i(Rdest[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[12]~input_o ));
// synopsys translate_off
defparam \Rdest[12]~input .bus_hold = "false";
defparam \Rdest[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \Rsrc[12]~input (
	.i(Rsrc[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[12]~input_o ));
// synopsys translate_off
defparam \Rsrc[12]~input .bus_hold = "false";
defparam \Rsrc[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N39
cyclonev_lcell_comb \alu1|Add0~49 (
// Equation(s):
// \alu1|Add0~49_sumout  = SUM(( !\Rdest[12]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[12]~input_o  ) + ( \alu1|Add0~46  ))
// \alu1|Add0~50  = CARRY(( !\Rdest[12]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[12]~input_o  ) + ( \alu1|Add0~46  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rdest[12]~input_o ),
	.datae(gnd),
	.dataf(!\Rsrc[12]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~49_sumout ),
	.cout(\alu1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~49 .extended_lut = "off";
defparam \alu1|Add0~49 .lut_mask = 64'h0000FF0000005CA3;
defparam \alu1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N21
cyclonev_lcell_comb \alu1|Mux3~0 (
// Equation(s):
// \alu1|Mux3~0_combout  = ( \alucontrol1|Mux2~2_combout  & ( \Rsrc[12]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~49_sumout ))) # (\alucontrol1|Mux1~1_combout  & (!\Rdest[12]~input_o )))) ) ) ) # ( 
// !\alucontrol1|Mux2~2_combout  & ( \Rsrc[12]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~49_sumout ))) # (\alucontrol1|Mux1~1_combout  & (\Rdest[12]~input_o )))) # (\alucontrol1|Mux0~0_combout  & 
// (((!\alucontrol1|Mux1~1_combout )))) ) ) ) # ( \alucontrol1|Mux2~2_combout  & ( !\Rsrc[12]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~49_sumout ))) # (\alucontrol1|Mux1~1_combout  & (\Rdest[12]~input_o 
// )))) ) ) ) # ( !\alucontrol1|Mux2~2_combout  & ( !\Rsrc[12]~input_o  & ( (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux0~0_combout  & ((\alu1|Add0~49_sumout ))) # (\alucontrol1|Mux0~0_combout  & (\Rdest[12]~input_o )))) ) ) )

	.dataa(!\alucontrol1|Mux0~0_combout ),
	.datab(!\Rdest[12]~input_o ),
	.datac(!\alucontrol1|Mux1~1_combout ),
	.datad(!\alu1|Add0~49_sumout ),
	.datae(!\alucontrol1|Mux2~2_combout ),
	.dataf(!\Rsrc[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux3~0 .extended_lut = "off";
defparam \alu1|Mux3~0 .lut_mask = 64'h10B002A252F208A8;
defparam \alu1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \Rdest[13]~input (
	.i(Rdest[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[13]~input_o ));
// synopsys translate_off
defparam \Rdest[13]~input .bus_hold = "false";
defparam \Rdest[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \Rsrc[13]~input (
	.i(Rsrc[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[13]~input_o ));
// synopsys translate_off
defparam \Rsrc[13]~input .bus_hold = "false";
defparam \Rsrc[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N42
cyclonev_lcell_comb \alu1|Add0~53 (
// Equation(s):
// \alu1|Add0~53_sumout  = SUM(( !\Rdest[13]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[13]~input_o  ) + ( \alu1|Add0~50  ))
// \alu1|Add0~54  = CARRY(( !\Rdest[13]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[13]~input_o  ) + ( \alu1|Add0~50  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rdest[13]~input_o ),
	.datae(gnd),
	.dataf(!\Rsrc[13]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~53_sumout ),
	.cout(\alu1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~53 .extended_lut = "off";
defparam \alu1|Add0~53 .lut_mask = 64'h0000FF0000005CA3;
defparam \alu1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N18
cyclonev_lcell_comb \alu1|Mux2~0 (
// Equation(s):
// \alu1|Mux2~0_combout  = ( \Rsrc[13]~input_o  & ( \Rdest[13]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~53_sumout ))) # (\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux2~2_combout )))) # 
// (\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux2~2_combout  & (!\alucontrol1|Mux1~1_combout ))) ) ) ) # ( !\Rsrc[13]~input_o  & ( \Rdest[13]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~53_sumout ))) # 
// (\alucontrol1|Mux1~1_combout  & (\alucontrol1|Mux2~2_combout )))) # (\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux2~2_combout  & (!\alucontrol1|Mux1~1_combout ))) ) ) ) # ( \Rsrc[13]~input_o  & ( !\Rdest[13]~input_o  & ( (!\alucontrol1|Mux0~0_combout  
// & ((!\alucontrol1|Mux1~1_combout  & ((\alu1|Add0~53_sumout ))) # (\alucontrol1|Mux1~1_combout  & (\alucontrol1|Mux2~2_combout )))) # (\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux2~2_combout  & (!\alucontrol1|Mux1~1_combout ))) ) ) ) # ( 
// !\Rsrc[13]~input_o  & ( !\Rdest[13]~input_o  & ( (!\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux1~1_combout  & \alu1|Add0~53_sumout )) ) ) )

	.dataa(!\alucontrol1|Mux0~0_combout ),
	.datab(!\alucontrol1|Mux2~2_combout ),
	.datac(!\alucontrol1|Mux1~1_combout ),
	.datad(!\alu1|Add0~53_sumout ),
	.datae(!\Rsrc[13]~input_o ),
	.dataf(!\Rdest[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux2~0 .extended_lut = "off";
defparam \alu1|Mux2~0 .lut_mask = 64'h00A042E242E248E8;
defparam \alu1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \Rdest[14]~input (
	.i(Rdest[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[14]~input_o ));
// synopsys translate_off
defparam \Rdest[14]~input .bus_hold = "false";
defparam \Rdest[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \Rsrc[14]~input (
	.i(Rsrc[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[14]~input_o ));
// synopsys translate_off
defparam \Rsrc[14]~input .bus_hold = "false";
defparam \Rsrc[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N45
cyclonev_lcell_comb \alu1|Add0~57 (
// Equation(s):
// \alu1|Add0~57_sumout  = SUM(( \Rsrc[14]~input_o  ) + ( !\Rdest[14]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~54  ))
// \alu1|Add0~58  = CARRY(( \Rsrc[14]~input_o  ) + ( !\Rdest[14]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \alu1|Add0~54  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rsrc[14]~input_o ),
	.datae(gnd),
	.dataf(!\Rdest[14]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~57_sumout ),
	.cout(\alu1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~57 .extended_lut = "off";
defparam \alu1|Add0~57 .lut_mask = 64'h0000A35C000000FF;
defparam \alu1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N24
cyclonev_lcell_comb \alu1|Mux1~0 (
// Equation(s):
// \alu1|Mux1~0_combout  = ( \alucontrol1|Mux2~2_combout  & ( \alu1|Add0~57_sumout  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout ) # (!\Rdest[14]~input_o  $ (!\Rsrc[14]~input_o )))) ) ) ) # ( !\alucontrol1|Mux2~2_combout  & ( 
// \alu1|Add0~57_sumout  & ( (!\alucontrol1|Mux0~0_combout  & ((!\alucontrol1|Mux1~1_combout ) # ((\Rdest[14]~input_o  & \Rsrc[14]~input_o )))) # (\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux1~1_combout  & ((\Rsrc[14]~input_o ) # (\Rdest[14]~input_o 
// )))) ) ) ) # ( \alucontrol1|Mux2~2_combout  & ( !\alu1|Add0~57_sumout  & ( (!\alucontrol1|Mux0~0_combout  & (\alucontrol1|Mux1~1_combout  & (!\Rdest[14]~input_o  $ (!\Rsrc[14]~input_o )))) ) ) ) # ( !\alucontrol1|Mux2~2_combout  & ( !\alu1|Add0~57_sumout  
// & ( (!\alucontrol1|Mux0~0_combout  & (\alucontrol1|Mux1~1_combout  & (\Rdest[14]~input_o  & \Rsrc[14]~input_o ))) # (\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux1~1_combout  & ((\Rsrc[14]~input_o ) # (\Rdest[14]~input_o )))) ) ) )

	.dataa(!\alucontrol1|Mux0~0_combout ),
	.datab(!\alucontrol1|Mux1~1_combout ),
	.datac(!\Rdest[14]~input_o ),
	.datad(!\Rsrc[14]~input_o ),
	.datae(!\alucontrol1|Mux2~2_combout ),
	.dataf(!\alu1|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux1~0 .extended_lut = "off";
defparam \alu1|Mux1~0 .lut_mask = 64'h044602208CCE8AA8;
defparam \alu1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \Rdest[15]~input (
	.i(Rdest[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rdest[15]~input_o ));
// synopsys translate_off
defparam \Rdest[15]~input .bus_hold = "false";
defparam \Rdest[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \Rsrc[15]~input (
	.i(Rsrc[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Rsrc[15]~input_o ));
// synopsys translate_off
defparam \Rsrc[15]~input .bus_hold = "false";
defparam \Rsrc[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N48
cyclonev_lcell_comb \alu1|Add0~61 (
// Equation(s):
// \alu1|Add0~61_sumout  = SUM(( !\Rdest[15]~input_o  $ (((!\alucontrol1|Mux2~0_combout  & (!\alucontrol1|Mux2~1_combout )) # (\alucontrol1|Mux2~0_combout  & ((\alucontrol1|WideOr1~0_combout ))))) ) + ( \Rsrc[15]~input_o  ) + ( \alu1|Add0~58  ))

	.dataa(!\alucontrol1|Mux2~1_combout ),
	.datab(!\alucontrol1|WideOr1~0_combout ),
	.datac(!\alucontrol1|Mux2~0_combout ),
	.datad(!\Rdest[15]~input_o ),
	.datae(gnd),
	.dataf(!\Rsrc[15]~input_o ),
	.datag(gnd),
	.cin(\alu1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu1|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Add0~61 .extended_lut = "off";
defparam \alu1|Add0~61 .lut_mask = 64'h0000FF0000005CA3;
defparam \alu1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N54
cyclonev_lcell_comb \alu1|Mux0~0 (
// Equation(s):
// \alu1|Mux0~0_combout  = ( \Rsrc[15]~input_o  & ( \alu1|Add0~61_sumout  & ( (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux2~2_combout ) # ((!\alucontrol1|Mux0~0_combout )))) # (\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux0~0_combout  & 
// (!\alucontrol1|Mux2~2_combout  $ (!\Rdest[15]~input_o )))) ) ) ) # ( !\Rsrc[15]~input_o  & ( \alu1|Add0~61_sumout  & ( (!\Rdest[15]~input_o  & (!\alucontrol1|Mux1~1_combout  & ((!\alucontrol1|Mux0~0_combout )))) # (\Rdest[15]~input_o  & 
// ((!\alucontrol1|Mux2~2_combout  & (!\alucontrol1|Mux1~1_combout )) # (\alucontrol1|Mux2~2_combout  & ((!\alucontrol1|Mux0~0_combout ))))) ) ) ) # ( \Rsrc[15]~input_o  & ( !\alu1|Add0~61_sumout  & ( (!\alucontrol1|Mux1~1_combout  & 
// (!\alucontrol1|Mux2~2_combout  & (\alucontrol1|Mux0~0_combout ))) # (\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux0~0_combout  & (!\alucontrol1|Mux2~2_combout  $ (!\Rdest[15]~input_o )))) ) ) ) # ( !\Rsrc[15]~input_o  & ( !\alu1|Add0~61_sumout  & ( 
// (\Rdest[15]~input_o  & ((!\alucontrol1|Mux1~1_combout  & (!\alucontrol1|Mux2~2_combout  & \alucontrol1|Mux0~0_combout )) # (\alucontrol1|Mux1~1_combout  & (\alucontrol1|Mux2~2_combout  & !\alucontrol1|Mux0~0_combout )))) ) ) )

	.dataa(!\alucontrol1|Mux1~1_combout ),
	.datab(!\alucontrol1|Mux2~2_combout ),
	.datac(!\alucontrol1|Mux0~0_combout ),
	.datad(!\Rdest[15]~input_o ),
	.datae(!\Rsrc[15]~input_o ),
	.dataf(!\alu1|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu1|Mux0~0 .extended_lut = "off";
defparam \alu1|Mux0~0 .lut_mask = 64'h00181848A0B8B8E8;
defparam \alu1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \we_a~input (
	.i(we_a),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\we_a~input_o ));
// synopsys translate_off
defparam \we_a~input .bus_hold = "false";
defparam \we_a~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \we_b~input (
	.i(we_b),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\we_b~input_o ));
// synopsys translate_off
defparam \we_b~input .bus_hold = "false";
defparam \we_b~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N75
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\we_b~input_o ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/GroupProject3710.ram0_bram_337df6.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "bram:MEM|altsyncram:ram_rtl_0|altsyncram_jf62:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N18
cyclonev_io_ibuf \regwrite~input (
	.i(regwrite),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regwrite~input_o ));
// synopsys translate_off
defparam \regwrite~input .bus_hold = "false";
defparam \regwrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \ra1[0]~input (
	.i(ra1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[0]~input_o ));
// synopsys translate_off
defparam \ra1[0]~input .bus_hold = "false";
defparam \ra1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \ra1[1]~input (
	.i(ra1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[1]~input_o ));
// synopsys translate_off
defparam \ra1[1]~input .bus_hold = "false";
defparam \ra1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \ra1[2]~input (
	.i(ra1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[2]~input_o ));
// synopsys translate_off
defparam \ra1[2]~input .bus_hold = "false";
defparam \ra1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \ra1[3]~input (
	.i(ra1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[3]~input_o ));
// synopsys translate_off
defparam \ra1[3]~input .bus_hold = "false";
defparam \ra1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \ra2[0]~input (
	.i(ra2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[0]~input_o ));
// synopsys translate_off
defparam \ra2[0]~input .bus_hold = "false";
defparam \ra2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N41
cyclonev_io_ibuf \ra2[1]~input (
	.i(ra2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[1]~input_o ));
// synopsys translate_off
defparam \ra2[1]~input .bus_hold = "false";
defparam \ra2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N35
cyclonev_io_ibuf \ra2[2]~input (
	.i(ra2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[2]~input_o ));
// synopsys translate_off
defparam \ra2[2]~input .bus_hold = "false";
defparam \ra2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \ra2[3]~input (
	.i(ra2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[3]~input_o ));
// synopsys translate_off
defparam \ra2[3]~input .bus_hold = "false";
defparam \ra2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \wa[0]~input (
	.i(wa[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wa[0]~input_o ));
// synopsys translate_off
defparam \wa[0]~input .bus_hold = "false";
defparam \wa[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \wa[1]~input (
	.i(wa[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wa[1]~input_o ));
// synopsys translate_off
defparam \wa[1]~input .bus_hold = "false";
defparam \wa[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \wa[2]~input (
	.i(wa[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wa[2]~input_o ));
// synopsys translate_off
defparam \wa[2]~input .bus_hold = "false";
defparam \wa[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \wa[3]~input (
	.i(wa[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wa[3]~input_o ));
// synopsys translate_off
defparam \wa[3]~input .bus_hold = "false";
defparam \wa[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \wd[0]~input (
	.i(wd[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[0]~input_o ));
// synopsys translate_off
defparam \wd[0]~input .bus_hold = "false";
defparam \wd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N41
cyclonev_io_ibuf \wd[1]~input (
	.i(wd[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[1]~input_o ));
// synopsys translate_off
defparam \wd[1]~input .bus_hold = "false";
defparam \wd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \wd[2]~input (
	.i(wd[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[2]~input_o ));
// synopsys translate_off
defparam \wd[2]~input .bus_hold = "false";
defparam \wd[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \wd[3]~input (
	.i(wd[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[3]~input_o ));
// synopsys translate_off
defparam \wd[3]~input .bus_hold = "false";
defparam \wd[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \wd[4]~input (
	.i(wd[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[4]~input_o ));
// synopsys translate_off
defparam \wd[4]~input .bus_hold = "false";
defparam \wd[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \wd[5]~input (
	.i(wd[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[5]~input_o ));
// synopsys translate_off
defparam \wd[5]~input .bus_hold = "false";
defparam \wd[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N1
cyclonev_io_ibuf \wd[6]~input (
	.i(wd[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[6]~input_o ));
// synopsys translate_off
defparam \wd[6]~input .bus_hold = "false";
defparam \wd[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \wd[7]~input (
	.i(wd[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[7]~input_o ));
// synopsys translate_off
defparam \wd[7]~input .bus_hold = "false";
defparam \wd[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \wd[8]~input (
	.i(wd[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[8]~input_o ));
// synopsys translate_off
defparam \wd[8]~input .bus_hold = "false";
defparam \wd[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \wd[9]~input (
	.i(wd[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[9]~input_o ));
// synopsys translate_off
defparam \wd[9]~input .bus_hold = "false";
defparam \wd[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \wd[10]~input (
	.i(wd[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[10]~input_o ));
// synopsys translate_off
defparam \wd[10]~input .bus_hold = "false";
defparam \wd[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \wd[11]~input (
	.i(wd[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[11]~input_o ));
// synopsys translate_off
defparam \wd[11]~input .bus_hold = "false";
defparam \wd[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N35
cyclonev_io_ibuf \wd[12]~input (
	.i(wd[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[12]~input_o ));
// synopsys translate_off
defparam \wd[12]~input .bus_hold = "false";
defparam \wd[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \wd[13]~input (
	.i(wd[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[13]~input_o ));
// synopsys translate_off
defparam \wd[13]~input .bus_hold = "false";
defparam \wd[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \wd[14]~input (
	.i(wd[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[14]~input_o ));
// synopsys translate_off
defparam \wd[14]~input .bus_hold = "false";
defparam \wd[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \wd[15]~input (
	.i(wd[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[15]~input_o ));
// synopsys translate_off
defparam \wd[15]~input .bus_hold = "false";
defparam \wd[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N18
cyclonev_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N21
cyclonev_io_ibuf \switches[8]~input (
	.i(switches[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[8]~input_o ));
// synopsys translate_off
defparam \switches[8]~input .bus_hold = "false";
defparam \switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N52
cyclonev_io_ibuf \switches[9]~input (
	.i(switches[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[9]~input_o ));
// synopsys translate_off
defparam \switches[9]~input .bus_hold = "false";
defparam \switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
