// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weights_V_data_V_dout,
        weights_V_data_V_empty_n,
        weights_V_data_V_read,
        weights_V_keep_V_dout,
        weights_V_keep_V_empty_n,
        weights_V_keep_V_read,
        weights_V_strb_V_dout,
        weights_V_strb_V_empty_n,
        weights_V_strb_V_read,
        weights_V_last_V_dout,
        weights_V_last_V_empty_n,
        weights_V_last_V_read,
        ap_ce,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        in_r_TDATA_blk_n,
        weights_V_data_V_blk_n,
        weights_V_keep_V_blk_n,
        weights_V_strb_V_blk_n,
        weights_V_last_V_blk_n,
        out_r_TDATA_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 30'd1;
parameter    ap_ST_fsm_pp0_stage1 = 30'd2;
parameter    ap_ST_fsm_pp0_stage11 = 30'd4;
parameter    ap_ST_fsm_pp0_stage2 = 30'd8;
parameter    ap_ST_fsm_pp0_stage3 = 30'd16;
parameter    ap_ST_fsm_pp0_stage4 = 30'd32;
parameter    ap_ST_fsm_pp0_stage5 = 30'd64;
parameter    ap_ST_fsm_pp0_stage6 = 30'd128;
parameter    ap_ST_fsm_pp0_stage7 = 30'd256;
parameter    ap_ST_fsm_pp0_stage8 = 30'd512;
parameter    ap_ST_fsm_pp0_stage10 = 30'd1024;
parameter    ap_ST_fsm_pp0_stage12 = 30'd2048;
parameter    ap_ST_fsm_pp0_stage13 = 30'd4096;
parameter    ap_ST_fsm_pp0_stage14 = 30'd8192;
parameter    ap_ST_fsm_pp0_stage15 = 30'd16384;
parameter    ap_ST_fsm_pp0_stage9 = 30'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 30'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 30'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 30'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 30'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 30'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 30'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 30'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 30'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 30'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 30'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 30'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 30'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 30'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] weights_V_data_V_dout;
input   weights_V_data_V_empty_n;
output   weights_V_data_V_read;
input  [15:0] weights_V_keep_V_dout;
input   weights_V_keep_V_empty_n;
output   weights_V_keep_V_read;
input  [15:0] weights_V_strb_V_dout;
input   weights_V_strb_V_empty_n;
output   weights_V_strb_V_read;
input  [0:0] weights_V_last_V_dout;
input   weights_V_last_V_empty_n;
output   weights_V_last_V_read;
input   ap_ce;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [7:0] in_r_TKEEP;
input  [7:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [511:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [63:0] out_r_TKEEP;
output  [63:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
output   in_r_TDATA_blk_n;
output   weights_V_data_V_blk_n;
output   weights_V_keep_V_blk_n;
output   weights_V_strb_V_blk_n;
output   weights_V_last_V_blk_n;
output   out_r_TDATA_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg weights_V_data_V_read;
reg weights_V_keep_V_read;
reg weights_V_strb_V_read;
reg weights_V_last_V_read;
reg in_r_TREADY;
reg out_r_TVALID;
reg in_r_TDATA_blk_n;
reg weights_V_data_V_blk_n;
reg weights_V_keep_V_blk_n;
reg weights_V_strb_V_blk_n;
reg weights_V_last_V_blk_n;
reg out_r_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage29;
wire    io_acc_block_signal_op2926;
reg   [0:0] and_ln152_reg_15312;
reg   [0:0] icmp_ln194_reg_15356;
reg   [0:0] icmp_ln220_reg_19016;
reg    ap_predicate_op2926_read_state31;
reg    ap_block_state31_pp0_stage29_iter0;
reg    ap_block_pp0_stage29_11001;
reg   [31:0] l1_iteration;
reg   [15:0] l1_write_col_offset;
reg   [7:0] l1_write_row_offset;
reg   [7:0] l1_channel_idx;
reg   [15:0] l1_read_col_offset;
reg   [8:0] l1_stripes_0_0_address0;
reg    l1_stripes_0_0_ce0;
wire   [7:0] l1_stripes_0_0_q0;
reg   [8:0] l1_stripes_0_0_address1;
reg    l1_stripes_0_0_ce1;
reg    l1_stripes_0_0_we1;
reg   [7:0] l1_stripes_0_0_d1;
wire   [7:0] l1_stripes_0_0_q1;
reg   [8:0] l1_stripes_0_1_address0;
reg    l1_stripes_0_1_ce0;
wire   [7:0] l1_stripes_0_1_q0;
reg   [8:0] l1_stripes_0_1_address1;
reg    l1_stripes_0_1_ce1;
reg    l1_stripes_0_1_we1;
reg   [7:0] l1_stripes_0_1_d1;
wire   [7:0] l1_stripes_0_1_q1;
reg   [8:0] l1_stripes_0_2_address0;
reg    l1_stripes_0_2_ce0;
wire   [7:0] l1_stripes_0_2_q0;
reg   [8:0] l1_stripes_0_2_address1;
reg    l1_stripes_0_2_ce1;
reg    l1_stripes_0_2_we1;
reg   [7:0] l1_stripes_0_2_d1;
wire   [7:0] l1_stripes_0_2_q1;
reg   [8:0] l1_stripes_0_3_address0;
reg    l1_stripes_0_3_ce0;
wire   [7:0] l1_stripes_0_3_q0;
reg   [8:0] l1_stripes_0_3_address1;
reg    l1_stripes_0_3_ce1;
reg    l1_stripes_0_3_we1;
reg   [7:0] l1_stripes_0_3_d1;
wire   [7:0] l1_stripes_0_3_q1;
reg   [8:0] l1_stripes_0_4_address0;
reg    l1_stripes_0_4_ce0;
wire   [7:0] l1_stripes_0_4_q0;
reg   [8:0] l1_stripes_0_4_address1;
reg    l1_stripes_0_4_ce1;
reg    l1_stripes_0_4_we1;
reg   [7:0] l1_stripes_0_4_d1;
wire   [7:0] l1_stripes_0_4_q1;
reg   [8:0] l1_stripes_0_5_address0;
reg    l1_stripes_0_5_ce0;
wire   [7:0] l1_stripes_0_5_q0;
reg   [8:0] l1_stripes_0_5_address1;
reg    l1_stripes_0_5_ce1;
reg    l1_stripes_0_5_we1;
reg   [7:0] l1_stripes_0_5_d1;
wire   [7:0] l1_stripes_0_5_q1;
reg   [8:0] l1_stripes_1_0_address0;
reg    l1_stripes_1_0_ce0;
wire   [7:0] l1_stripes_1_0_q0;
reg   [8:0] l1_stripes_1_0_address1;
reg    l1_stripes_1_0_ce1;
reg    l1_stripes_1_0_we1;
reg   [7:0] l1_stripes_1_0_d1;
wire   [7:0] l1_stripes_1_0_q1;
reg   [8:0] l1_stripes_1_1_address0;
reg    l1_stripes_1_1_ce0;
wire   [7:0] l1_stripes_1_1_q0;
reg   [8:0] l1_stripes_1_1_address1;
reg    l1_stripes_1_1_ce1;
reg    l1_stripes_1_1_we1;
reg   [7:0] l1_stripes_1_1_d1;
wire   [7:0] l1_stripes_1_1_q1;
reg   [8:0] l1_stripes_1_2_address0;
reg    l1_stripes_1_2_ce0;
wire   [7:0] l1_stripes_1_2_q0;
reg   [8:0] l1_stripes_1_2_address1;
reg    l1_stripes_1_2_ce1;
reg    l1_stripes_1_2_we1;
reg   [7:0] l1_stripes_1_2_d1;
wire   [7:0] l1_stripes_1_2_q1;
reg   [8:0] l1_stripes_1_3_address0;
reg    l1_stripes_1_3_ce0;
wire   [7:0] l1_stripes_1_3_q0;
reg   [8:0] l1_stripes_1_3_address1;
reg    l1_stripes_1_3_ce1;
reg    l1_stripes_1_3_we1;
reg   [7:0] l1_stripes_1_3_d1;
wire   [7:0] l1_stripes_1_3_q1;
reg   [8:0] l1_stripes_1_4_address0;
reg    l1_stripes_1_4_ce0;
wire   [7:0] l1_stripes_1_4_q0;
reg   [8:0] l1_stripes_1_4_address1;
reg    l1_stripes_1_4_ce1;
reg    l1_stripes_1_4_we1;
reg   [7:0] l1_stripes_1_4_d1;
wire   [7:0] l1_stripes_1_4_q1;
reg   [8:0] l1_stripes_1_5_address0;
reg    l1_stripes_1_5_ce0;
wire   [7:0] l1_stripes_1_5_q0;
reg   [8:0] l1_stripes_1_5_address1;
reg    l1_stripes_1_5_ce1;
reg    l1_stripes_1_5_we1;
reg   [7:0] l1_stripes_1_5_d1;
wire   [7:0] l1_stripes_1_5_q1;
reg   [8:0] l1_stripes_2_0_address0;
reg    l1_stripes_2_0_ce0;
wire   [7:0] l1_stripes_2_0_q0;
reg   [8:0] l1_stripes_2_0_address1;
reg    l1_stripes_2_0_ce1;
reg    l1_stripes_2_0_we1;
reg   [7:0] l1_stripes_2_0_d1;
wire   [7:0] l1_stripes_2_0_q1;
reg   [8:0] l1_stripes_2_1_address0;
reg    l1_stripes_2_1_ce0;
wire   [7:0] l1_stripes_2_1_q0;
reg   [8:0] l1_stripes_2_1_address1;
reg    l1_stripes_2_1_ce1;
reg    l1_stripes_2_1_we1;
reg   [7:0] l1_stripes_2_1_d1;
wire   [7:0] l1_stripes_2_1_q1;
reg   [8:0] l1_stripes_2_2_address0;
reg    l1_stripes_2_2_ce0;
wire   [7:0] l1_stripes_2_2_q0;
reg   [8:0] l1_stripes_2_2_address1;
reg    l1_stripes_2_2_ce1;
reg    l1_stripes_2_2_we1;
reg   [7:0] l1_stripes_2_2_d1;
wire   [7:0] l1_stripes_2_2_q1;
reg   [8:0] l1_stripes_2_3_address0;
reg    l1_stripes_2_3_ce0;
wire   [7:0] l1_stripes_2_3_q0;
reg   [8:0] l1_stripes_2_3_address1;
reg    l1_stripes_2_3_ce1;
reg    l1_stripes_2_3_we1;
reg   [7:0] l1_stripes_2_3_d1;
wire   [7:0] l1_stripes_2_3_q1;
reg   [8:0] l1_stripes_2_4_address0;
reg    l1_stripes_2_4_ce0;
wire   [7:0] l1_stripes_2_4_q0;
reg   [8:0] l1_stripes_2_4_address1;
reg    l1_stripes_2_4_ce1;
reg    l1_stripes_2_4_we1;
reg   [7:0] l1_stripes_2_4_d1;
wire   [7:0] l1_stripes_2_4_q1;
reg   [8:0] l1_stripes_2_5_address0;
reg    l1_stripes_2_5_ce0;
wire   [7:0] l1_stripes_2_5_q0;
reg   [8:0] l1_stripes_2_5_address1;
reg    l1_stripes_2_5_ce1;
reg    l1_stripes_2_5_we1;
reg   [7:0] l1_stripes_2_5_d1;
wire   [7:0] l1_stripes_2_5_q1;
reg   [31:0] l1_maxes_0;
reg   [31:0] l1_maxes_1;
reg   [31:0] l1_maxes_2;
reg   [31:0] l1_maxes_3;
reg   [15:0] l2_write_col_offset;
reg   [31:0] l2_iteration;
reg   [7:0] l2_read_row_offset;
reg   [15:0] l2_read_col_offset;
reg   [7:0] l2_stripes_2_0_address0;
reg    l2_stripes_2_0_ce0;
wire   [7:0] l2_stripes_2_0_q0;
reg   [7:0] l2_stripes_2_0_address1;
reg    l2_stripes_2_0_ce1;
reg    l2_stripes_2_0_we1;
wire   [7:0] l2_stripes_2_0_d1;
wire   [7:0] l2_stripes_2_0_q1;
reg   [7:0] l2_stripes_2_1_address0;
reg    l2_stripes_2_1_ce0;
wire   [7:0] l2_stripes_2_1_q0;
reg   [7:0] l2_stripes_2_1_address1;
reg    l2_stripes_2_1_ce1;
reg    l2_stripes_2_1_we1;
wire   [7:0] l2_stripes_2_1_d1;
wire   [7:0] l2_stripes_2_1_q1;
reg   [7:0] l2_stripes_2_2_address0;
reg    l2_stripes_2_2_ce0;
wire   [7:0] l2_stripes_2_2_q0;
reg   [7:0] l2_stripes_2_2_address1;
reg    l2_stripes_2_2_ce1;
reg    l2_stripes_2_2_we1;
wire   [7:0] l2_stripes_2_2_d1;
wire   [7:0] l2_stripes_2_2_q1;
reg   [7:0] l2_stripes_2_3_address0;
reg    l2_stripes_2_3_ce0;
wire   [7:0] l2_stripes_2_3_q0;
reg   [7:0] l2_stripes_2_3_address1;
reg    l2_stripes_2_3_ce1;
reg    l2_stripes_2_3_we1;
wire   [7:0] l2_stripes_2_3_d1;
wire   [7:0] l2_stripes_2_3_q1;
reg   [7:0] l2_stripes_2_4_address0;
reg    l2_stripes_2_4_ce0;
wire   [7:0] l2_stripes_2_4_q0;
reg   [7:0] l2_stripes_2_4_address1;
reg    l2_stripes_2_4_ce1;
reg    l2_stripes_2_4_we1;
wire   [7:0] l2_stripes_2_4_d1;
wire   [7:0] l2_stripes_2_4_q1;
reg   [7:0] l2_stripes_2_5_address0;
reg    l2_stripes_2_5_ce0;
wire   [7:0] l2_stripes_2_5_q0;
reg   [7:0] l2_stripes_2_5_address1;
reg    l2_stripes_2_5_ce1;
reg    l2_stripes_2_5_we1;
wire   [7:0] l2_stripes_2_5_d1;
wire   [7:0] l2_stripes_2_5_q1;
reg   [7:0] l2_stripes_0_0_address0;
reg    l2_stripes_0_0_ce0;
wire   [7:0] l2_stripes_0_0_q0;
reg   [7:0] l2_stripes_0_0_address1;
reg    l2_stripes_0_0_ce1;
reg    l2_stripes_0_0_we1;
wire   [7:0] l2_stripes_0_0_d1;
wire   [7:0] l2_stripes_0_0_q1;
reg   [7:0] l2_stripes_0_1_address0;
reg    l2_stripes_0_1_ce0;
wire   [7:0] l2_stripes_0_1_q0;
reg   [7:0] l2_stripes_0_1_address1;
reg    l2_stripes_0_1_ce1;
reg    l2_stripes_0_1_we1;
wire   [7:0] l2_stripes_0_1_d1;
wire   [7:0] l2_stripes_0_1_q1;
reg   [7:0] l2_stripes_0_2_address0;
reg    l2_stripes_0_2_ce0;
wire   [7:0] l2_stripes_0_2_q0;
reg   [7:0] l2_stripes_0_2_address1;
reg    l2_stripes_0_2_ce1;
reg    l2_stripes_0_2_we1;
wire   [7:0] l2_stripes_0_2_d1;
wire   [7:0] l2_stripes_0_2_q1;
reg   [7:0] l2_stripes_0_3_address0;
reg    l2_stripes_0_3_ce0;
wire   [7:0] l2_stripes_0_3_q0;
reg   [7:0] l2_stripes_0_3_address1;
reg    l2_stripes_0_3_ce1;
reg    l2_stripes_0_3_we1;
wire   [7:0] l2_stripes_0_3_d1;
wire   [7:0] l2_stripes_0_3_q1;
reg   [7:0] l2_stripes_0_4_address0;
reg    l2_stripes_0_4_ce0;
wire   [7:0] l2_stripes_0_4_q0;
reg   [7:0] l2_stripes_0_4_address1;
reg    l2_stripes_0_4_ce1;
reg    l2_stripes_0_4_we1;
wire   [7:0] l2_stripes_0_4_d1;
wire   [7:0] l2_stripes_0_4_q1;
reg   [7:0] l2_stripes_0_5_address0;
reg    l2_stripes_0_5_ce0;
wire   [7:0] l2_stripes_0_5_q0;
reg   [7:0] l2_stripes_0_5_address1;
reg    l2_stripes_0_5_ce1;
reg    l2_stripes_0_5_we1;
wire   [7:0] l2_stripes_0_5_d1;
wire   [7:0] l2_stripes_0_5_q1;
reg   [31:0] l2_kernel_sums_0;
reg   [31:0] l2_kernel_sums_1;
reg   [31:0] l2_kernel_sums_2;
reg   [31:0] l2_kernel_sums_3;
reg   [31:0] l2_kernel_sums_4;
reg   [31:0] l2_kernel_sums_5;
reg   [31:0] l2_kernel_sums_6;
reg   [31:0] l2_kernel_sums_7;
reg   [7:0] l2_stripes_3_0_address0;
reg    l2_stripes_3_0_ce0;
wire   [7:0] l2_stripes_3_0_q0;
reg   [7:0] l2_stripes_3_0_address1;
reg    l2_stripes_3_0_ce1;
reg    l2_stripes_3_0_we1;
wire   [7:0] l2_stripes_3_0_d1;
wire   [7:0] l2_stripes_3_0_q1;
reg   [7:0] l2_stripes_3_1_address0;
reg    l2_stripes_3_1_ce0;
wire   [7:0] l2_stripes_3_1_q0;
reg   [7:0] l2_stripes_3_1_address1;
reg    l2_stripes_3_1_ce1;
reg    l2_stripes_3_1_we1;
wire   [7:0] l2_stripes_3_1_d1;
wire   [7:0] l2_stripes_3_1_q1;
reg   [7:0] l2_stripes_3_2_address0;
reg    l2_stripes_3_2_ce0;
wire   [7:0] l2_stripes_3_2_q0;
reg   [7:0] l2_stripes_3_2_address1;
reg    l2_stripes_3_2_ce1;
reg    l2_stripes_3_2_we1;
wire   [7:0] l2_stripes_3_2_d1;
wire   [7:0] l2_stripes_3_2_q1;
reg   [7:0] l2_stripes_3_3_address0;
reg    l2_stripes_3_3_ce0;
wire   [7:0] l2_stripes_3_3_q0;
reg   [7:0] l2_stripes_3_3_address1;
reg    l2_stripes_3_3_ce1;
reg    l2_stripes_3_3_we1;
wire   [7:0] l2_stripes_3_3_d1;
wire   [7:0] l2_stripes_3_3_q1;
reg   [7:0] l2_stripes_3_4_address0;
reg    l2_stripes_3_4_ce0;
wire   [7:0] l2_stripes_3_4_q0;
reg   [7:0] l2_stripes_3_4_address1;
reg    l2_stripes_3_4_ce1;
reg    l2_stripes_3_4_we1;
wire   [7:0] l2_stripes_3_4_d1;
wire   [7:0] l2_stripes_3_4_q1;
reg   [7:0] l2_stripes_3_5_address0;
reg    l2_stripes_3_5_ce0;
wire   [7:0] l2_stripes_3_5_q0;
reg   [7:0] l2_stripes_3_5_address1;
reg    l2_stripes_3_5_ce1;
reg    l2_stripes_3_5_we1;
wire   [7:0] l2_stripes_3_5_d1;
wire   [7:0] l2_stripes_3_5_q1;
reg   [7:0] l2_stripes_1_0_address0;
reg    l2_stripes_1_0_ce0;
wire   [7:0] l2_stripes_1_0_q0;
reg   [7:0] l2_stripes_1_0_address1;
reg    l2_stripes_1_0_ce1;
reg    l2_stripes_1_0_we1;
wire   [7:0] l2_stripes_1_0_d1;
wire   [7:0] l2_stripes_1_0_q1;
reg   [7:0] l2_stripes_1_1_address0;
reg    l2_stripes_1_1_ce0;
wire   [7:0] l2_stripes_1_1_q0;
reg   [7:0] l2_stripes_1_1_address1;
reg    l2_stripes_1_1_ce1;
reg    l2_stripes_1_1_we1;
wire   [7:0] l2_stripes_1_1_d1;
wire   [7:0] l2_stripes_1_1_q1;
reg   [7:0] l2_stripes_1_2_address0;
reg    l2_stripes_1_2_ce0;
wire   [7:0] l2_stripes_1_2_q0;
reg   [7:0] l2_stripes_1_2_address1;
reg    l2_stripes_1_2_ce1;
reg    l2_stripes_1_2_we1;
wire   [7:0] l2_stripes_1_2_d1;
wire   [7:0] l2_stripes_1_2_q1;
reg   [7:0] l2_stripes_1_3_address0;
reg    l2_stripes_1_3_ce0;
wire   [7:0] l2_stripes_1_3_q0;
reg   [7:0] l2_stripes_1_3_address1;
reg    l2_stripes_1_3_ce1;
reg    l2_stripes_1_3_we1;
wire   [7:0] l2_stripes_1_3_d1;
wire   [7:0] l2_stripes_1_3_q1;
reg   [7:0] l2_stripes_1_4_address0;
reg    l2_stripes_1_4_ce0;
wire   [7:0] l2_stripes_1_4_q0;
reg   [7:0] l2_stripes_1_4_address1;
reg    l2_stripes_1_4_ce1;
reg    l2_stripes_1_4_we1;
wire   [7:0] l2_stripes_1_4_d1;
wire   [7:0] l2_stripes_1_4_q1;
reg   [7:0] l2_stripes_1_5_address0;
reg    l2_stripes_1_5_ce0;
wire   [7:0] l2_stripes_1_5_q0;
reg   [7:0] l2_stripes_1_5_address1;
reg    l2_stripes_1_5_ce1;
reg    l2_stripes_1_5_we1;
wire   [7:0] l2_stripes_1_5_d1;
wire   [7:0] l2_stripes_1_5_q1;
reg   [0:0] l2_maxes_idx;
reg   [3:0] l2_maxes_address0;
reg    l2_maxes_ce0;
reg    l2_maxes_we0;
reg   [31:0] l2_maxes_d0;
wire   [31:0] l2_maxes_q0;
reg   [3:0] l2_maxes_address1;
reg    l2_maxes_ce1;
reg    l2_maxes_we1;
reg   [31:0] l2_maxes_d1;
wire   [31:0] l2_maxes_q1;
reg   [0:0] l3_weights_row_idx;
reg   [7:0] l3_weights_rows_0_0;
reg   [7:0] l3_weights_rows_0_1;
reg   [31:0] l3_outputs_0;
reg   [7:0] l3_weights_rows_1_0;
reg   [7:0] l3_weights_rows_1_1;
reg   [31:0] l3_outputs_1;
reg   [7:0] l3_weights_rows_2_0;
reg   [7:0] l3_weights_rows_2_1;
reg   [31:0] l3_outputs_2;
reg   [7:0] l3_weights_rows_3_0;
reg   [7:0] l3_weights_rows_3_1;
reg   [31:0] l3_outputs_3;
reg   [7:0] l3_weights_rows_4_0;
reg   [7:0] l3_weights_rows_4_1;
reg   [31:0] l3_outputs_4;
reg   [7:0] l3_weights_rows_5_0;
reg   [7:0] l3_weights_rows_5_1;
reg   [31:0] l3_outputs_5;
reg   [7:0] l3_weights_rows_6_0;
reg   [7:0] l3_weights_rows_6_1;
reg   [31:0] l3_outputs_6;
reg   [7:0] l3_weights_rows_7_0;
reg   [7:0] l3_weights_rows_7_1;
reg   [31:0] l3_outputs_7;
reg   [7:0] l3_weights_rows_8_0;
reg   [7:0] l3_weights_rows_8_1;
reg   [31:0] l3_outputs_8;
reg   [7:0] l3_weights_rows_9_0;
reg   [7:0] l3_weights_rows_9_1;
reg   [31:0] l3_outputs_9;
reg   [7:0] l3_weights_rows_10_0;
reg   [7:0] l3_weights_rows_10_1;
reg   [31:0] l3_outputs_10;
reg   [7:0] l3_weights_rows_11_0;
reg   [7:0] l3_weights_rows_11_1;
reg   [31:0] l3_outputs_11;
reg   [7:0] l3_weights_rows_12_0;
reg   [7:0] l3_weights_rows_12_1;
reg   [31:0] l3_outputs_12;
reg   [7:0] l3_weights_rows_13_0;
reg   [7:0] l3_weights_rows_13_1;
reg   [31:0] l3_outputs_13;
reg   [7:0] l3_weights_rows_14_0;
reg   [7:0] l3_weights_rows_14_1;
reg   [31:0] l3_outputs_14;
reg   [7:0] l3_weights_rows_15_0;
reg   [7:0] l3_weights_rows_15_1;
reg   [31:0] l3_outputs_15;
reg   [7:0] l1_read_row_offset;
reg   [7:0] l2_write_row_offset;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln38_reg_15109;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
reg   [0:0] and_ln152_reg_15312_pp0_iter1_reg;
reg   [0:0] icmp_ln194_reg_15356_pp0_iter1_reg;
reg   [0:0] icmp_ln196_reg_15360;
reg   [0:0] icmp_ln196_reg_15360_pp0_iter1_reg;
reg   [7:0] reg_4499;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state42_pp0_stage10_iter1;
reg    ap_predicate_op3145_write_state42;
reg    ap_block_state42_io;
reg    ap_block_pp0_stage10_11001;
reg   [0:0] icmp_ln72_reg_15121;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state3_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
reg   [7:0] reg_4503;
reg   [7:0] reg_4507;
reg   [7:0] reg_4511;
reg   [7:0] reg_4515;
reg   [7:0] reg_4519;
reg   [7:0] reg_4523;
reg   [7:0] reg_4527;
reg   [7:0] reg_4531;
reg   [7:0] reg_4535;
reg   [7:0] reg_4539;
reg   [7:0] reg_4543;
wire   [0:0] icmp_ln38_fu_4593_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state32_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln62_fu_4599_p2;
reg   [0:0] icmp_ln62_reg_15113;
wire   [0:0] icmp_ln56_fu_4605_p2;
reg   [0:0] icmp_ln56_reg_15117;
wire   [0:0] icmp_ln72_fu_4621_p2;
wire   [0:0] trunc_ln76_fu_4627_p1;
reg   [0:0] trunc_ln76_reg_15125;
reg   [0:0] tmp_69_reg_15130;
wire   [0:0] icmp_ln120_fu_4639_p2;
reg   [0:0] icmp_ln120_reg_15138;
wire   [2:0] trunc_ln152_fu_4649_p1;
reg   [2:0] trunc_ln152_reg_15142;
reg   [2:0] trunc_ln152_reg_15142_pp0_iter1_reg;
wire   [0:0] trunc_ln152_1_fu_4653_p1;
reg   [0:0] trunc_ln152_1_reg_15148;
wire   [0:0] and_ln152_fu_4677_p2;
reg   [0:0] tmp_85_reg_15316;
reg   [0:0] tmp_86_reg_15321;
reg   [0:0] l2_maxes_idx_load_reg_15329;
wire   [3:0] tmp_76_fu_4703_p3;
reg   [3:0] tmp_76_reg_15335;
reg   [3:0] l2_maxes_addr_reg_15345;
reg   [3:0] l2_maxes_addr_1_reg_15351;
wire   [0:0] icmp_ln194_fu_4731_p2;
wire   [0:0] icmp_ln196_fu_4737_p2;
wire   [0:0] icmp_ln233_fu_4749_p2;
reg   [0:0] icmp_ln233_reg_15364;
wire   [0:0] icmp_ln242_fu_4769_p2;
reg   [0:0] icmp_ln242_reg_15372;
reg   [0:0] icmp_ln242_reg_15372_pp0_iter1_reg;
reg   [15:0] l1_write_col_offset_s_reg_15378;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state33_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [63:0] tmp_data_V_2_reg_15384;
reg   [7:0] l1_channel_idx_load_reg_15395;
wire   [1:0] trunc_ln45_fu_4876_p1;
wire   [2:0] trunc_ln45_1_fu_4880_p1;
reg   [2:0] trunc_ln45_1_reg_15404;
reg   [3:0] l2_maxes_addr_2_reg_15408;
reg   [3:0] l2_maxes_addr_3_reg_15413;
reg   [31:0] l2_maxes_load_reg_15418;
reg   [31:0] l2_maxes_load_1_reg_15424;
wire   [0:0] icmp_ln47_fu_5061_p2;
reg   [0:0] icmp_ln47_reg_15433;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state34_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [15:0] select_ln47_fu_5072_p3;
reg   [15:0] select_ln47_reg_15438;
wire   [1:0] trunc_ln45_2_fu_5136_p1;
wire   [7:0] add_ln46_1_fu_5140_p2;
reg   [7:0] add_ln46_1_reg_15448;
reg   [7:0] p_Result_s_reg_15454;
reg   [7:0] p_Result_2_reg_15476;
reg   [7:0] p_Result_4_reg_15498;
reg   [7:0] p_Result_5_reg_15520;
reg   [7:0] p_Result_6_reg_15542;
reg   [7:0] p_Result_7_reg_15564;
reg   [3:0] l2_maxes_addr_4_reg_15586;
reg   [3:0] l2_maxes_addr_5_reg_15591;
reg   [31:0] l2_maxes_load_2_reg_15597;
reg   [31:0] l2_maxes_load_3_reg_15603;
wire   [0:0] icmp_ln47_1_fu_5228_p2;
reg   [0:0] icmp_ln47_1_reg_15609;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state35_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire   [1:0] trunc_ln45_3_fu_5274_p1;
wire   [0:0] icmp_ln47_2_fu_5284_p2;
reg   [0:0] icmp_ln47_2_reg_15618;
wire   [15:0] select_ln47_4_fu_5296_p3;
reg   [15:0] select_ln47_4_reg_15623;
wire   [7:0] select_ln47_5_fu_5304_p3;
reg   [7:0] select_ln47_5_reg_15630;
wire   [1:0] trunc_ln45_4_fu_5312_p1;
reg   [1:0] trunc_ln45_4_reg_15635;
reg   [3:0] l2_maxes_addr_6_reg_15639;
reg   [3:0] l2_maxes_addr_7_reg_15645;
reg   [31:0] l2_maxes_load_4_reg_15651;
reg   [31:0] l2_maxes_load_5_reg_15657;
wire   [15:0] select_ln47_6_fu_5381_p3;
reg   [15:0] select_ln47_6_reg_15663;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state36_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire   [1:0] trunc_ln45_5_fu_5396_p1;
reg   [1:0] trunc_ln45_5_reg_15670;
wire   [7:0] add_ln46_4_fu_5400_p2;
reg   [7:0] add_ln46_4_reg_15674;
wire   [0:0] icmp_ln47_4_fu_5406_p2;
reg   [0:0] icmp_ln47_4_reg_15679;
wire   [0:0] or_ln47_2_fu_5421_p2;
reg   [0:0] or_ln47_2_reg_15686;
reg   [31:0] l2_maxes_load_6_reg_15691;
reg   [31:0] l2_maxes_load_7_reg_15697;
wire   [1:0] trunc_ln45_6_fu_5454_p1;
reg   [1:0] trunc_ln45_6_reg_15703;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state37_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire   [0:0] icmp_ln47_5_fu_5464_p2;
reg   [0:0] icmp_ln47_5_reg_15707;
wire   [1:0] trunc_ln45_7_fu_5478_p1;
reg   [1:0] trunc_ln45_7_reg_15713;
wire   [7:0] add_ln46_6_fu_5482_p2;
reg   [7:0] add_ln46_6_reg_15717;
wire   [15:0] select_ln47_10_fu_5527_p3;
reg   [15:0] select_ln47_10_reg_15723;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state38_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire   [0:0] icmp_ln47_6_fu_5534_p2;
reg   [0:0] icmp_ln47_6_reg_15730;
wire   [1:0] trunc_ln45_8_fu_5546_p1;
reg   [1:0] trunc_ln45_8_reg_15735;
wire   [0:0] icmp_ln47_7_fu_5556_p2;
reg   [0:0] icmp_ln47_7_reg_15739;
wire   [0:0] or_ln47_6_fu_5578_p2;
reg   [0:0] or_ln47_6_reg_15744;
wire   [15:0] select_ln47_12_fu_5623_p3;
reg   [15:0] select_ln47_12_reg_15749;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state39_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire   [15:0] select_ln47_14_fu_5635_p3;
reg   [7:0] l1_read_row_offset_l_1_reg_15759;
wire   [2:0] select_ln86_fu_5707_p3;
reg   [2:0] select_ln86_reg_15767;
wire   [7:0] tmp_fu_5715_p8;
reg   [7:0] tmp_reg_15777;
reg   [7:0] l1_stripes_2_0_load_reg_15785;
reg   [7:0] l1_stripes_2_1_load_reg_15792;
reg   [7:0] l1_stripes_2_2_load_reg_15799;
reg   [7:0] l1_stripes_2_3_load_reg_15806;
reg   [7:0] l1_stripes_2_4_load_reg_15813;
reg   [7:0] l1_stripes_2_5_load_reg_15820;
reg   [7:0] l1_stripes_0_0_load_1_reg_15827;
reg   [7:0] l1_stripes_0_1_load_1_reg_15834;
reg   [7:0] l1_stripes_0_2_load_1_reg_15841;
reg   [7:0] l1_stripes_0_3_load_1_reg_15848;
reg   [7:0] l1_stripes_0_4_load_1_reg_15855;
reg   [7:0] l1_stripes_0_5_load_1_reg_15862;
reg   [7:0] l1_stripes_1_0_load_1_reg_15869;
reg   [7:0] l1_stripes_1_1_load_1_reg_15875;
reg   [7:0] l1_stripes_1_2_load_1_reg_15881;
reg   [7:0] l1_stripes_1_3_load_1_reg_15887;
reg   [7:0] l1_stripes_1_4_load_1_reg_15893;
reg   [7:0] l1_stripes_1_5_load_1_reg_15899;
reg   [7:0] l1_stripes_2_0_load_1_reg_15905;
reg   [7:0] l1_stripes_2_1_load_1_reg_15911;
reg   [7:0] l1_stripes_2_2_load_1_reg_15917;
reg   [7:0] l1_stripes_2_3_load_1_reg_15923;
reg   [7:0] l1_stripes_2_4_load_1_reg_15929;
reg   [7:0] l1_stripes_2_5_load_1_reg_15935;
wire   [7:0] tmp_5_fu_5733_p8;
reg   [7:0] tmp_5_reg_15941;
wire   [2:0] select_ln86_1_fu_5815_p3;
reg   [2:0] select_ln86_1_reg_16040;
wire   [2:0] select_ln86_2_fu_5862_p3;
reg   [2:0] select_ln86_2_reg_16052;
wire   [7:0] tmp_22_fu_5870_p8;
reg   [7:0] tmp_22_reg_16064;
wire   [14:0] zext_ln97_2_fu_5891_p1;
reg   [14:0] zext_ln97_2_reg_16073;
wire   [14:0] mul_ln97_fu_5918_p2;
reg   [14:0] mul_ln97_reg_16078;
wire   [7:0] grp_fu_4547_p8;
reg   [7:0] tmp_1_reg_16083;
wire   [14:0] mul_ln97_3_fu_5934_p2;
reg   [14:0] mul_ln97_3_reg_16090;
wire   [15:0] zext_ln97_12_fu_5951_p1;
reg   [15:0] zext_ln97_12_reg_16095;
wire   [7:0] tmp_3_fu_5955_p8;
reg   [7:0] tmp_3_reg_16101;
wire   [7:0] tmp_4_fu_5970_p8;
reg   [7:0] tmp_4_reg_16109;
wire  signed [15:0] grp_fu_14128_p3;
reg  signed [15:0] sub_ln97_4_reg_16115;
wire   [7:0] tmp_8_fu_6037_p8;
reg   [7:0] tmp_8_reg_16120;
wire  signed [15:0] grp_fu_14120_p3;
reg  signed [15:0] add_ln97_reg_16128;
wire   [7:0] tmp_9_fu_6054_p8;
reg   [7:0] tmp_9_reg_16133;
wire   [7:0] grp_fu_4564_p8;
reg   [7:0] tmp_10_reg_16142;
wire   [14:0] zext_ln97_48_fu_6071_p1;
reg   [14:0] zext_ln97_48_reg_16150;
wire   [7:0] tmp_13_fu_6075_p8;
reg   [7:0] tmp_13_reg_16155;
wire   [7:0] tmp_14_fu_6120_p8;
reg   [7:0] tmp_14_reg_16162;
wire   [14:0] zext_ln97_72_fu_6151_p1;
reg   [14:0] zext_ln97_72_reg_16169;
wire   [7:0] tmp_15_fu_6177_p8;
reg   [7:0] tmp_15_reg_16174;
wire   [7:0] tmp_17_fu_6194_p8;
reg   [7:0] tmp_17_reg_16182;
wire   [7:0] tmp_18_fu_6211_p8;
reg   [7:0] tmp_18_reg_16190;
wire   [15:0] zext_ln97_96_fu_6257_p1;
reg   [15:0] zext_ln97_96_reg_16197;
wire   [7:0] tmp_20_fu_6261_p8;
reg   [7:0] tmp_20_reg_16202;
wire   [7:0] tmp_21_fu_6280_p8;
reg   [7:0] tmp_21_reg_16210;
wire   [14:0] zext_ln97_104_fu_6291_p1;
reg   [14:0] zext_ln97_104_reg_16215;
wire   [13:0] zext_ln97_106_fu_6325_p1;
reg   [13:0] zext_ln97_106_reg_16220;
wire   [7:0] tmp_23_fu_6390_p8;
reg   [7:0] tmp_23_reg_16225;
wire   [7:0] tmp_24_fu_6401_p8;
reg   [7:0] tmp_24_reg_16234;
wire   [12:0] shl_ln97_54_fu_6418_p3;
reg   [12:0] shl_ln97_54_reg_16241;
wire   [7:0] tmp_25_fu_6430_p8;
reg   [7:0] tmp_25_reg_16246;
wire   [7:0] tmp_29_fu_6459_p8;
reg   [7:0] tmp_29_reg_16252;
wire   [14:0] grp_fu_14224_p3;
reg   [14:0] add_ln109_2_reg_16260;
wire  signed [14:0] grp_fu_14136_p3;
reg  signed [14:0] add_ln109_11_reg_16265;
wire   [14:0] grp_fu_14216_p3;
reg   [14:0] add_ln109_18_reg_16270;
wire   [14:0] grp_fu_14200_p3;
reg   [14:0] add_ln109_22_reg_16275;
wire  signed [14:0] grp_fu_14176_p3;
reg  signed [14:0] add_ln109_34_reg_16280;
wire  signed [15:0] grp_fu_14160_p3;
reg  signed [15:0] add_ln109_43_reg_16285;
wire  signed [16:0] grp_fu_14208_p3;
reg  signed [16:0] add_ln109_49_reg_16290;
wire  signed [16:0] grp_fu_14184_p3;
reg  signed [16:0] add_ln109_59_reg_16295;
wire  signed [15:0] grp_fu_14144_p3;
reg  signed [15:0] add_ln109_61_reg_16300;
wire  signed [13:0] grp_fu_14168_p3;
reg  signed [13:0] add_ln109_68_reg_16305;
wire   [14:0] grp_fu_14152_p3;
reg   [14:0] add_ln109_78_reg_16310;
wire  signed [15:0] grp_fu_14192_p3;
reg  signed [15:0] add_ln109_84_reg_16315;
wire   [14:0] zext_ln97_11_fu_6483_p1;
reg   [14:0] zext_ln97_11_reg_16320;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [14:0] zext_ln97_20_fu_6506_p1;
reg   [14:0] zext_ln97_20_reg_16325;
wire   [7:0] tmp_6_fu_6523_p8;
reg   [7:0] tmp_6_reg_16331;
reg   [7:0] tmp_7_reg_16339;
wire   [14:0] zext_ln97_38_fu_6582_p1;
reg   [14:0] zext_ln97_38_reg_16344;
wire   [14:0] zext_ln97_46_fu_6624_p1;
reg   [14:0] zext_ln97_46_reg_16349;
wire   [7:0] tmp_11_fu_6666_p8;
reg   [7:0] tmp_11_reg_16354;
wire   [7:0] tmp_12_fu_6733_p8;
reg   [7:0] tmp_12_reg_16359;
wire   [13:0] zext_ln97_59_fu_6744_p1;
reg   [13:0] zext_ln97_59_reg_16366;
wire   [15:0] zext_ln97_76_fu_6792_p1;
reg   [15:0] zext_ln97_76_reg_16371;
reg   [7:0] tmp_16_reg_16376;
wire  signed [14:0] mul_ln97_32_fu_6866_p2;
reg  signed [14:0] mul_ln97_32_reg_16381;
wire   [11:0] sub_ln97_25_fu_6939_p2;
reg   [11:0] sub_ln97_25_reg_16386;
wire   [15:0] sub_ln97_32_fu_6962_p2;
reg   [15:0] sub_ln97_32_reg_16391;
wire   [14:0] zext_ln97_125_fu_6968_p1;
reg   [14:0] zext_ln97_125_reg_16396;
wire   [14:0] grp_fu_14232_p3;
reg   [14:0] add_ln109_reg_16401;
wire   [15:0] grp_fu_14295_p3;
reg   [15:0] add_ln109_9_reg_16406;
wire   [15:0] grp_fu_14311_p3;
reg   [15:0] add_ln109_16_reg_16411;
wire   [16:0] add_ln109_23_fu_6986_p2;
reg   [16:0] add_ln109_23_reg_16416;
wire  signed [15:0] grp_fu_14328_p3;
reg  signed [15:0] add_ln109_24_reg_16421;
wire  signed [15:0] grp_fu_14255_p3;
reg  signed [15:0] add_ln109_30_reg_16426;
wire   [16:0] add_ln109_32_fu_7001_p2;
reg   [16:0] add_ln109_32_reg_16431;
wire  signed [14:0] grp_fu_14248_p3;
reg  signed [14:0] add_ln109_37_reg_16436;
wire  signed [15:0] grp_fu_14287_p3;
reg  signed [15:0] add_ln109_42_reg_16441;
wire  signed [16:0] grp_fu_14240_p3;
reg  signed [16:0] add_ln109_44_reg_16446;
(* use_dsp48 = "no" *) wire   [17:0] add_ln109_52_fu_7023_p2;
reg   [17:0] add_ln109_52_reg_16451;
wire  signed [14:0] grp_fu_14263_p3;
reg  signed [14:0] add_ln109_54_reg_16456;
wire  signed [14:0] grp_fu_14303_p3;
reg  signed [14:0] add_ln109_56_reg_16461;
wire   [14:0] add_ln109_66_fu_7028_p2;
reg  signed [14:0] add_ln109_66_reg_16466;
wire   [13:0] add_ln109_92_fu_7034_p2;
reg   [13:0] add_ln109_92_reg_16471;
wire   [14:0] sub_ln97_2_fu_7068_p2;
reg   [14:0] sub_ln97_2_reg_16476;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [15:0] add_ln109_1_fu_7545_p2;
reg   [15:0] add_ln109_1_reg_16481;
wire   [15:0] add_ln109_13_fu_7564_p2;
reg   [15:0] add_ln109_13_reg_16486;
wire   [18:0] add_ln109_28_fu_7648_p2;
reg   [18:0] add_ln109_28_reg_16491;
wire   [16:0] add_ln109_39_fu_7683_p2;
reg   [16:0] add_ln109_39_reg_16496;
wire   [16:0] add_ln109_46_fu_7700_p2;
reg   [16:0] add_ln109_46_reg_16501;
wire   [15:0] add_ln109_58_fu_7723_p2;
reg   [15:0] add_ln109_58_reg_16506;
wire   [16:0] add_ln109_64_fu_7746_p2;
reg   [16:0] add_ln109_64_reg_16511;
wire   [16:0] add_ln109_70_fu_7764_p2;
reg   [16:0] add_ln109_70_reg_16516;
wire  signed [14:0] grp_fu_14372_p3;
reg  signed [14:0] add_ln109_71_reg_16521;
wire   [15:0] add_ln109_75_fu_7779_p2;
reg   [15:0] add_ln109_75_reg_16526;
(* use_dsp48 = "no" *) wire   [15:0] add_ln109_82_fu_7788_p2;
reg   [15:0] add_ln109_82_reg_16531;
(* use_dsp48 = "no" *) wire   [15:0] add_ln109_86_fu_7796_p2;
reg   [15:0] add_ln109_86_reg_16536;
(* use_dsp48 = "no" *) wire   [15:0] add_ln109_89_fu_7810_p2;
reg   [15:0] add_ln109_89_reg_16541;
wire   [15:0] add_ln109_97_fu_7840_p2;
reg   [15:0] add_ln109_97_reg_16546;
wire   [15:0] add_ln109_100_fu_7854_p2;
reg   [15:0] add_ln109_100_reg_16551;
wire   [15:0] add_ln109_103_fu_7868_p2;
reg   [15:0] add_ln109_103_reg_16556;
wire   [18:0] add_ln109_15_fu_7912_p2;
reg   [18:0] add_ln109_15_reg_16561;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [18:0] add_ln109_5_fu_7955_p2;
reg   [18:0] add_ln109_5_reg_16566;
wire   [17:0] add_ln109_65_fu_7967_p2;
reg   [17:0] add_ln109_65_reg_16571;
wire   [17:0] add_ln109_77_fu_7991_p2;
reg   [17:0] add_ln109_77_reg_16576;
wire   [18:0] add_ln109_7_fu_8070_p2;
reg   [18:0] add_ln109_7_reg_16581;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire   [31:0] select_ln117_fu_8128_p3;
wire   [31:0] select_ln117_1_fu_8146_p3;
wire   [31:0] select_ln117_2_fu_8164_p3;
wire   [31:0] select_ln117_3_fu_8182_p3;
wire   [0:0] icmp_ln129_fu_8296_p2;
wire   [7:0] select_ln129_1_fu_8330_p3;
wire   [7:0] select_ln140_1_fu_8363_p3;
wire   [15:0] add_ln92_fu_8376_p2;
reg   [15:0] add_ln92_reg_16630;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state17_pp0_stage9_iter0;
wire    ap_block_state41_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] icmp_ln140_fu_8438_p2;
reg   [0:0] icmp_ln140_reg_16815;
wire   [16:0] zext_ln161_fu_8495_p1;
reg   [16:0] zext_ln161_reg_16821;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state18_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [0:0] icmp_ln210_fu_8567_p2;
reg   [0:0] icmp_ln210_reg_17066;
reg   [7:0] l2_read_row_offset_l_reg_17071;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state19_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire   [2:0] select_ln162_fu_8625_p3;
reg   [2:0] select_ln162_reg_17076;
reg   [7:0] l2_stripes_2_0_load_reg_17086;
reg   [7:0] l2_stripes_2_1_load_reg_17092;
reg   [7:0] l2_stripes_2_2_load_reg_17098;
reg   [7:0] l2_stripes_2_3_load_reg_17104;
reg   [7:0] l2_stripes_2_4_load_reg_17110;
reg   [7:0] l2_stripes_2_5_load_reg_17116;
reg   [7:0] l2_stripes_0_0_load_reg_17122;
reg   [7:0] l2_stripes_0_1_load_reg_17128;
reg   [7:0] l2_stripes_0_2_load_reg_17134;
reg   [7:0] l2_stripes_0_3_load_reg_17140;
reg   [7:0] l2_stripes_0_4_load_reg_17146;
reg   [7:0] l2_stripes_0_5_load_reg_17152;
wire   [7:0] grp_fu_4451_p3;
reg   [7:0] select_ln154_reg_17158;
reg   [7:0] l2_stripes_3_0_load_reg_17167;
reg   [7:0] l2_stripes_3_1_load_reg_17173;
reg   [7:0] l2_stripes_3_2_load_reg_17179;
reg   [7:0] l2_stripes_3_3_load_reg_17185;
reg   [7:0] l2_stripes_3_4_load_reg_17191;
reg   [7:0] l2_stripes_3_5_load_reg_17197;
reg   [7:0] l2_stripes_1_0_load_reg_17203;
reg   [7:0] l2_stripes_1_1_load_reg_17209;
reg   [7:0] l2_stripes_1_2_load_reg_17215;
reg   [7:0] l2_stripes_1_3_load_reg_17221;
reg   [7:0] l2_stripes_1_4_load_reg_17227;
reg   [7:0] l2_stripes_1_5_load_reg_17233;
wire   [7:0] grp_fu_4492_p3;
reg   [7:0] select_ln154_1_reg_17239;
reg   [7:0] l2_stripes_2_0_load_1_reg_17250;
reg   [7:0] l2_stripes_2_1_load_1_reg_17256;
reg   [7:0] l2_stripes_2_2_load_1_reg_17262;
reg   [7:0] l2_stripes_2_3_load_1_reg_17268;
reg   [7:0] l2_stripes_2_4_load_1_reg_17274;
reg   [7:0] l2_stripes_2_5_load_1_reg_17280;
reg   [7:0] l2_stripes_0_0_load_1_reg_17286;
reg   [7:0] l2_stripes_0_1_load_1_reg_17292;
reg   [7:0] l2_stripes_0_2_load_1_reg_17298;
reg   [7:0] l2_stripes_0_3_load_1_reg_17304;
reg   [7:0] l2_stripes_0_4_load_1_reg_17310;
reg   [7:0] l2_stripes_0_5_load_1_reg_17316;
wire   [7:0] select_ln154_2_fu_8673_p3;
reg   [7:0] select_ln154_2_reg_17322;
reg   [7:0] l2_stripes_3_0_load_1_reg_17328;
reg   [7:0] l2_stripes_3_1_load_1_reg_17335;
reg   [7:0] l2_stripes_3_2_load_1_reg_17342;
reg   [7:0] l2_stripes_3_3_load_1_reg_17349;
reg   [7:0] l2_stripes_3_4_load_1_reg_17356;
reg   [7:0] l2_stripes_3_5_load_1_reg_17363;
reg   [7:0] l2_stripes_1_0_load_1_reg_17370;
reg   [7:0] l2_stripes_1_1_load_1_reg_17377;
reg   [7:0] l2_stripes_1_2_load_1_reg_17384;
reg   [7:0] l2_stripes_1_3_load_1_reg_17391;
reg   [7:0] l2_stripes_1_4_load_1_reg_17398;
reg   [7:0] l2_stripes_1_5_load_1_reg_17405;
wire   [2:0] select_ln162_1_fu_8750_p3;
reg   [2:0] select_ln162_1_reg_17532;
wire   [2:0] select_ln162_2_fu_8797_p3;
reg   [2:0] select_ln162_2_reg_17548;
wire   [0:0] or_ln233_fu_8831_p2;
wire   [15:0] zext_ln172_1_fu_8874_p1;
reg   [15:0] zext_ln172_1_reg_17571;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state20_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire  signed [14:0] mul_ln172_fu_14487_p2;
reg  signed [14:0] mul_ln172_reg_17576;
wire  signed [15:0] mul_ln172_1_fu_14493_p2;
reg  signed [15:0] mul_ln172_1_reg_17581;
wire  signed [14:0] mul_ln172_3_fu_14499_p2;
reg  signed [14:0] mul_ln172_3_reg_17586;
wire  signed [15:0] mul_ln172_4_fu_14505_p2;
reg  signed [15:0] mul_ln172_4_reg_17591;
wire  signed [15:0] mul_ln172_5_fu_14511_p2;
reg  signed [15:0] mul_ln172_5_reg_17596;
wire   [15:0] mul_ln172_6_fu_8908_p2;
reg   [15:0] mul_ln172_6_reg_17601;
wire  signed [13:0] mul_ln172_7_fu_14517_p2;
reg  signed [13:0] mul_ln172_7_reg_17606;
wire   [15:0] zext_ln172_13_fu_8934_p1;
reg   [15:0] zext_ln172_13_reg_17611;
wire  signed [15:0] mul_ln172_8_fu_14523_p2;
reg  signed [15:0] mul_ln172_8_reg_17616;
wire  signed [14:0] mul_ln172_10_fu_14529_p2;
reg  signed [14:0] mul_ln172_10_reg_17621;
wire  signed [14:0] mul_ln172_11_fu_14535_p2;
reg  signed [14:0] mul_ln172_11_reg_17626;
wire  signed [13:0] mul_ln172_12_fu_14541_p2;
reg  signed [13:0] mul_ln172_12_reg_17631;
wire   [15:0] mul_ln172_13_fu_8958_p2;
reg   [15:0] mul_ln172_13_reg_17636;
wire   [15:0] zext_ln172_16_fu_8964_p1;
reg   [15:0] zext_ln172_16_reg_17641;
wire   [14:0] zext_ln172_48_fu_8967_p1;
reg   [14:0] zext_ln172_48_reg_17648;
wire   [15:0] mul_ln172_14_fu_8970_p2;
reg   [15:0] mul_ln172_14_reg_17653;
wire  signed [15:0] mul_ln172_15_fu_14547_p2;
reg  signed [15:0] mul_ln172_15_reg_17658;
wire  signed [15:0] mul_ln172_16_fu_14553_p2;
reg  signed [15:0] mul_ln172_16_reg_17663;
wire  signed [14:0] mul_ln172_17_fu_14559_p2;
reg  signed [14:0] mul_ln172_17_reg_17668;
wire  signed [14:0] mul_ln172_18_fu_14565_p2;
reg  signed [14:0] mul_ln172_18_reg_17673;
wire   [7:0] select_ln154_3_fu_9026_p3;
reg   [7:0] select_ln154_3_reg_17678;
reg   [7:0] l2_stripes_2_0_load_2_reg_17689;
reg   [7:0] l2_stripes_2_1_load_2_reg_17695;
reg   [7:0] l2_stripes_2_2_load_2_reg_17701;
reg   [7:0] l2_stripes_2_3_load_2_reg_17707;
reg   [7:0] l2_stripes_2_4_load_2_reg_17713;
reg   [7:0] l2_stripes_2_5_load_2_reg_17719;
reg   [7:0] l2_stripes_0_0_load_2_reg_17725;
reg   [7:0] l2_stripes_0_1_load_2_reg_17731;
reg   [7:0] l2_stripes_0_2_load_2_reg_17737;
reg   [7:0] l2_stripes_0_3_load_2_reg_17743;
reg   [7:0] l2_stripes_0_4_load_2_reg_17749;
reg   [7:0] l2_stripes_0_5_load_2_reg_17755;
reg   [7:0] select_ln154_4_reg_17761;
reg   [7:0] l2_stripes_3_0_load_2_reg_17769;
reg   [7:0] l2_stripes_3_1_load_2_reg_17775;
reg   [7:0] l2_stripes_3_2_load_2_reg_17781;
reg   [7:0] l2_stripes_3_3_load_2_reg_17787;
reg   [7:0] l2_stripes_3_4_load_2_reg_17793;
reg   [7:0] l2_stripes_3_5_load_2_reg_17799;
reg   [7:0] l2_stripes_1_0_load_2_reg_17805;
reg   [7:0] l2_stripes_1_1_load_2_reg_17811;
reg   [7:0] l2_stripes_1_2_load_2_reg_17817;
reg   [7:0] l2_stripes_1_3_load_2_reg_17823;
reg   [7:0] l2_stripes_1_4_load_2_reg_17829;
reg   [7:0] l2_stripes_1_5_load_2_reg_17835;
reg   [7:0] select_ln154_5_reg_17841;
wire   [7:0] select_ln154_7_fu_9055_p3;
reg   [7:0] select_ln154_7_reg_17850;
wire   [13:0] zext_ln172_42_fu_9062_p1;
reg   [13:0] zext_ln172_42_reg_17862;
wire   [13:0] mul_ln172_53_fu_9066_p2;
reg   [13:0] mul_ln172_53_reg_17867;
wire   [14:0] zext_ln172_47_fu_9072_p1;
reg   [14:0] zext_ln172_47_reg_17872;
wire   [14:0] mul_ln172_57_fu_9076_p2;
reg   [14:0] mul_ln172_57_reg_17877;
wire  signed [15:0] mul_ln172_19_fu_14571_p2;
reg  signed [15:0] mul_ln172_19_reg_17882;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state21_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire  signed [14:0] mul_ln172_21_fu_14576_p2;
reg  signed [14:0] mul_ln172_21_reg_17887;
wire   [15:0] zext_ln172_19_fu_9103_p1;
reg   [15:0] zext_ln172_19_reg_17892;
wire  signed [15:0] mul_ln172_22_fu_14581_p2;
reg  signed [15:0] mul_ln172_22_reg_17897;
wire  signed [14:0] mul_ln172_23_fu_14587_p2;
reg  signed [14:0] mul_ln172_23_reg_17902;
wire   [15:0] mul_ln172_25_fu_9116_p2;
reg   [15:0] mul_ln172_25_reg_17907;
wire  signed [13:0] mul_ln172_26_fu_14593_p2;
reg  signed [13:0] mul_ln172_26_reg_17912;
wire   [14:0] mul_ln172_27_fu_9132_p2;
reg   [14:0] mul_ln172_27_reg_17917;
wire  signed [14:0] mul_ln172_28_fu_14599_p2;
reg  signed [14:0] mul_ln172_28_reg_17922;
wire   [15:0] zext_ln172_29_fu_9145_p1;
reg   [15:0] zext_ln172_29_reg_17927;
wire  signed [15:0] mul_ln172_30_fu_14605_p2;
reg  signed [15:0] mul_ln172_30_reg_17932;
wire  signed [15:0] mul_ln172_31_fu_14611_p2;
reg  signed [15:0] mul_ln172_31_reg_17937;
wire   [15:0] select_ln172_35_fu_9189_p3;
reg   [15:0] select_ln172_35_reg_17942;
wire  signed [14:0] mul_ln172_33_fu_14617_p2;
reg  signed [14:0] mul_ln172_33_reg_17947;
wire   [15:0] select_ln172_37_fu_9223_p3;
reg   [15:0] select_ln172_37_reg_17952;
wire  signed [14:0] mul_ln172_35_fu_14623_p2;
reg  signed [14:0] mul_ln172_35_reg_17957;
wire  signed [15:0] mul_ln172_36_fu_14629_p2;
reg  signed [15:0] mul_ln172_36_reg_17962;
wire   [14:0] zext_ln172_33_fu_9251_p1;
reg   [14:0] zext_ln172_33_reg_17967;
wire   [13:0] zext_ln172_115_fu_9254_p1;
reg   [13:0] zext_ln172_115_reg_17973;
wire  signed [13:0] mul_ln172_37_fu_14635_p2;
reg  signed [13:0] mul_ln172_37_reg_17978;
wire  signed [14:0] mul_ln172_38_fu_14641_p2;
reg  signed [14:0] mul_ln172_38_reg_17983;
wire  signed [13:0] mul_ln172_39_fu_14647_p2;
reg  signed [13:0] mul_ln172_39_reg_17988;
wire   [7:0] select_ln154_6_fu_9293_p3;
reg   [7:0] select_ln154_6_reg_17993;
wire   [7:0] select_ln154_17_fu_9322_p3;
reg   [7:0] select_ln154_17_reg_17999;
wire   [13:0] zext_ln172_168_fu_9329_p1;
reg   [13:0] zext_ln172_168_reg_18009;
wire   [13:0] mul_ln172_120_fu_9333_p2;
reg   [13:0] mul_ln172_120_reg_18014;
wire   [9:0] shl_ln172_1_fu_9360_p3;
reg   [9:0] shl_ln172_1_reg_18019;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state22_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
wire   [8:0] shl_ln172_8_fu_9460_p3;
reg   [8:0] shl_ln172_8_reg_18024;
wire  signed [14:0] mul_ln172_40_fu_14653_p2;
reg  signed [14:0] mul_ln172_40_reg_18029;
wire  signed [14:0] mul_ln172_41_fu_14658_p2;
reg  signed [14:0] mul_ln172_41_reg_18034;
wire  signed [15:0] mul_ln172_42_fu_14663_p2;
reg  signed [15:0] mul_ln172_42_reg_18039;
wire  signed [13:0] mul_ln172_43_fu_14669_p2;
reg  signed [13:0] mul_ln172_43_reg_18044;
wire   [15:0] zext_ln172_40_fu_9539_p1;
reg   [15:0] zext_ln172_40_reg_18049;
wire  signed [15:0] mul_ln172_44_fu_14674_p2;
reg  signed [15:0] mul_ln172_44_reg_18055;
wire  signed [15:0] mul_ln172_45_fu_14680_p2;
reg  signed [15:0] mul_ln172_45_reg_18060;
wire  signed [15:0] mul_ln172_46_fu_14686_p2;
reg  signed [15:0] mul_ln172_46_reg_18065;
wire  signed [15:0] mul_ln172_47_fu_14692_p2;
reg  signed [15:0] mul_ln172_47_reg_18070;
wire  signed [14:0] mul_ln172_48_fu_14698_p2;
reg  signed [14:0] mul_ln172_48_reg_18075;
wire  signed [15:0] mul_ln172_51_fu_14704_p2;
reg  signed [15:0] mul_ln172_51_reg_18080;
wire  signed [15:0] mul_ln172_52_fu_14710_p2;
reg  signed [15:0] mul_ln172_52_reg_18085;
wire  signed [15:0] mul_ln172_54_fu_14716_p2;
reg  signed [15:0] mul_ln172_54_reg_18090;
wire  signed [14:0] mul_ln172_55_fu_14722_p2;
reg  signed [14:0] mul_ln172_55_reg_18095;
wire  signed [13:0] mul_ln172_56_fu_14727_p2;
reg  signed [13:0] mul_ln172_56_reg_18100;
wire   [7:0] select_ln154_8_fu_9633_p3;
reg   [7:0] select_ln154_8_reg_18105;
wire   [14:0] zext_ln172_53_fu_9640_p1;
reg   [14:0] zext_ln172_53_reg_18116;
wire   [15:0] zext_ln172_59_fu_9644_p1;
reg   [15:0] zext_ln172_59_reg_18123;
wire   [14:0] mul_ln172_62_fu_9648_p2;
reg   [14:0] mul_ln172_62_reg_18128;
wire   [15:0] mul_ln172_63_fu_9654_p2;
reg   [15:0] mul_ln172_63_reg_18133;
wire   [7:0] select_ln154_9_fu_9682_p3;
reg   [7:0] select_ln154_9_reg_18138;
wire   [7:0] select_ln154_10_fu_9711_p3;
reg   [7:0] select_ln154_10_reg_18149;
wire   [14:0] zext_ln172_80_fu_9718_p1;
reg   [14:0] zext_ln172_80_reg_18156;
wire   [14:0] select_ln172_83_fu_9787_p3;
reg  signed [14:0] select_ln172_83_reg_18162;
wire   [7:0] select_ln154_14_fu_9816_p3;
reg   [7:0] select_ln154_14_reg_18167;
wire   [14:0] zext_ln172_122_fu_9823_p1;
reg   [14:0] zext_ln172_122_reg_18177;
wire   [14:0] mul_ln172_96_fu_9827_p2;
reg   [14:0] mul_ln172_96_reg_18183;
wire   [7:0] select_ln154_15_fu_9855_p3;
reg   [7:0] select_ln154_15_reg_18188;
wire   [15:0] zext_ln172_125_fu_9862_p1;
reg   [15:0] zext_ln172_125_reg_18198;
wire   [15:0] mul_ln172_106_fu_9866_p2;
reg   [15:0] mul_ln172_106_reg_18205;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_22_fu_9872_p2;
reg   [15:0] add_ln172_22_reg_18210;
wire   [16:0] add_ln172_38_fu_9886_p2;
reg   [16:0] add_ln172_38_reg_18215;
wire   [15:0] add_ln172_40_fu_9892_p2;
reg   [15:0] add_ln172_40_reg_18220;
wire   [14:0] add_ln172_54_fu_9898_p2;
reg   [14:0] add_ln172_54_reg_18225;
wire   [16:0] add_ln172_55_fu_9904_p2;
reg   [16:0] add_ln172_55_reg_18230;
wire   [15:0] add_ln172_76_fu_9910_p2;
reg   [15:0] add_ln172_76_reg_18235;
wire   [15:0] add_ln172_92_fu_9922_p2;
reg   [15:0] add_ln172_92_reg_18240;
wire   [16:0] add_ln172_110_fu_9934_p2;
reg   [16:0] add_ln172_110_reg_18245;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_127_fu_9940_p2;
reg   [15:0] add_ln172_127_reg_18250;
wire   [17:0] add_ln172_147_fu_9956_p2;
reg   [17:0] add_ln172_147_reg_18255;
wire  signed [14:0] mul_ln172_58_fu_14732_p2;
reg  signed [14:0] mul_ln172_58_reg_18260;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state23_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire  signed [14:0] mul_ln172_59_fu_14737_p2;
reg  signed [14:0] mul_ln172_59_reg_18265;
wire  signed [14:0] mul_ln172_60_fu_14742_p2;
reg  signed [14:0] mul_ln172_60_reg_18270;
wire  signed [15:0] mul_ln172_61_fu_14747_p2;
reg  signed [15:0] mul_ln172_61_reg_18275;
wire   [14:0] zext_ln172_69_fu_10092_p1;
reg   [14:0] zext_ln172_69_reg_18280;
wire  signed [14:0] mul_ln172_64_fu_14752_p2;
reg  signed [14:0] mul_ln172_64_reg_18285;
wire  signed [14:0] mul_ln172_65_fu_14758_p2;
reg  signed [14:0] mul_ln172_65_reg_18290;
wire   [15:0] zext_ln172_70_fu_10102_p1;
reg   [15:0] zext_ln172_70_reg_18295;
wire  signed [15:0] mul_ln172_67_fu_14764_p2;
reg  signed [15:0] mul_ln172_67_reg_18300;
wire  signed [15:0] mul_ln172_68_fu_14770_p2;
reg  signed [15:0] mul_ln172_68_reg_18305;
wire  signed [14:0] mul_ln172_70_fu_14776_p2;
reg  signed [14:0] mul_ln172_70_reg_18310;
wire  signed [14:0] mul_ln172_71_fu_14781_p2;
reg  signed [14:0] mul_ln172_71_reg_18315;
wire  signed [13:0] mul_ln172_73_fu_14786_p2;
reg  signed [13:0] mul_ln172_73_reg_18320;
wire  signed [12:0] mul_ln172_74_fu_14792_p2;
reg  signed [12:0] mul_ln172_74_reg_18325;
wire  signed [15:0] mul_ln172_75_fu_14798_p2;
reg  signed [15:0] mul_ln172_75_reg_18330;
wire  signed [12:0] mul_ln172_76_fu_14804_p2;
reg  signed [12:0] mul_ln172_76_reg_18335;
wire   [7:0] select_ln154_11_fu_10192_p3;
reg   [7:0] select_ln154_11_reg_18340;
wire   [7:0] select_ln154_16_fu_10221_p3;
reg   [7:0] select_ln154_16_reg_18355;
wire   [16:0] add_ln172_57_fu_10236_p2;
reg   [16:0] add_ln172_57_reg_18361;
(* use_dsp48 = "no" *) wire   [14:0] add_ln172_94_fu_10242_p2;
reg   [14:0] add_ln172_94_reg_18366;
wire   [15:0] add_ln172_112_fu_10247_p2;
reg   [15:0] add_ln172_112_reg_18371;
wire   [15:0] add_ln172_149_fu_10253_p2;
reg   [15:0] add_ln172_149_reg_18376;
wire   [14:0] zext_ln172_156_fu_10353_p1;
reg   [14:0] zext_ln172_156_reg_18381;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state24_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire  signed [15:0] mul_ln172_77_fu_14810_p2;
reg  signed [15:0] mul_ln172_77_reg_18386;
wire  signed [13:0] mul_ln172_78_fu_14816_p2;
reg  signed [13:0] mul_ln172_78_reg_18391;
wire  signed [14:0] mul_ln172_79_fu_14822_p2;
reg  signed [14:0] mul_ln172_79_reg_18396;
wire  signed [14:0] mul_ln172_81_fu_14828_p2;
reg  signed [14:0] mul_ln172_81_reg_18401;
wire   [7:0] select_ln154_12_fu_10559_p3;
reg   [7:0] select_ln154_12_reg_18406;
wire  signed [14:0] mul_ln172_97_fu_14834_p2;
reg  signed [14:0] mul_ln172_97_reg_18416;
wire  signed [15:0] mul_ln172_98_fu_14839_p2;
reg  signed [15:0] mul_ln172_98_reg_18421;
wire  signed [15:0] mul_ln172_99_fu_14845_p2;
reg  signed [15:0] mul_ln172_99_reg_18426;
wire  signed [15:0] mul_ln172_100_fu_14851_p2;
reg  signed [15:0] mul_ln172_100_reg_18431;
wire  signed [14:0] mul_ln172_101_fu_14857_p2;
reg  signed [14:0] mul_ln172_101_reg_18436;
wire   [15:0] zext_ln172_134_fu_10604_p1;
reg   [15:0] zext_ln172_134_reg_18441;
wire   [14:0] zext_ln172_165_fu_10607_p1;
reg   [14:0] zext_ln172_165_reg_18447;
wire  signed [15:0] mul_ln172_108_fu_14862_p2;
reg  signed [15:0] mul_ln172_108_reg_18452;
wire  signed [14:0] mul_ln172_109_fu_14868_p2;
reg  signed [14:0] mul_ln172_109_reg_18457;
wire  signed [15:0] mul_ln172_110_fu_14874_p2;
reg  signed [15:0] mul_ln172_110_reg_18462;
wire  signed [15:0] mul_ln172_111_fu_14880_p2;
reg  signed [15:0] mul_ln172_111_reg_18467;
wire  signed [14:0] mul_ln172_112_fu_14886_p2;
reg  signed [14:0] mul_ln172_112_reg_18472;
wire   [15:0] add_ln172_18_fu_10645_p2;
reg   [15:0] add_ln172_18_reg_18477;
wire   [16:0] add_ln172_36_fu_10651_p2;
reg   [16:0] add_ln172_36_reg_18482;
wire   [16:0] add_ln172_69_fu_10663_p2;
reg   [16:0] add_ln172_69_reg_18487;
wire   [16:0] add_ln172_87_fu_10675_p2;
reg   [16:0] add_ln172_87_reg_18492;
wire   [17:0] add_ln172_93_fu_10694_p2;
reg   [17:0] add_ln172_93_reg_18497;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_108_fu_10700_p2;
reg   [15:0] add_ln172_108_reg_18502;
wire   [15:0] add_ln172_122_fu_10705_p2;
reg   [15:0] add_ln172_122_reg_18507;
wire   [16:0] add_ln172_126_fu_10711_p2;
reg   [16:0] add_ln172_126_reg_18512;
wire   [15:0] add_ln172_144_fu_10717_p2;
reg   [15:0] add_ln172_144_reg_18517;
wire   [12:0] select_ln172_69_fu_10853_p3;
reg   [12:0] select_ln172_69_reg_18522;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state25_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire  signed [14:0] mul_ln172_66_fu_14899_p2;
reg  signed [14:0] mul_ln172_66_reg_18527;
wire  signed [15:0] mul_ln172_69_fu_14904_p2;
reg  signed [15:0] mul_ln172_69_reg_18532;
wire   [15:0] zext_ln172_102_fu_10909_p1;
reg   [15:0] zext_ln172_102_reg_18537;
wire   [14:0] zext_ln172_159_fu_10912_p1;
reg   [14:0] zext_ln172_159_reg_18544;
wire  signed [14:0] mul_ln172_82_fu_14909_p2;
reg  signed [14:0] mul_ln172_82_reg_18549;
wire  signed [15:0] mul_ln172_83_fu_14915_p2;
reg  signed [15:0] mul_ln172_83_reg_18554;
wire  signed [15:0] mul_ln172_84_fu_14921_p2;
reg  signed [15:0] mul_ln172_84_reg_18559;
wire   [7:0] select_ln154_13_fu_10951_p3;
reg   [7:0] select_ln154_13_reg_18564;
wire  signed [15:0] mul_ln172_113_fu_14927_p2;
reg  signed [15:0] mul_ln172_113_reg_18575;
wire  signed [14:0] mul_ln172_114_fu_14932_p2;
reg  signed [14:0] mul_ln172_114_reg_18580;
wire  signed [15:0] mul_ln172_115_fu_14937_p2;
reg  signed [15:0] mul_ln172_115_reg_18585;
wire   [16:0] add_ln172_15_fu_11032_p2;
reg   [16:0] add_ln172_15_reg_18590;
wire  signed [13:0] mul_ln172_116_fu_14943_p2;
reg  signed [13:0] mul_ln172_116_reg_18595;
wire   [15:0] add_ln172_33_fu_11051_p2;
reg   [15:0] add_ln172_33_reg_18600;
wire  signed [14:0] mul_ln172_117_fu_14948_p2;
reg  signed [14:0] mul_ln172_117_reg_18605;
wire   [15:0] add_ln172_47_fu_11064_p2;
reg   [15:0] add_ln172_47_reg_18610;
wire   [15:0] add_ln172_50_fu_11070_p2;
reg   [15:0] add_ln172_50_reg_18615;
wire  signed [15:0] mul_ln172_118_fu_14954_p2;
reg  signed [15:0] mul_ln172_118_reg_18620;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_65_fu_11083_p2;
reg   [15:0] add_ln172_65_reg_18625;
wire  signed [14:0] mul_ln172_119_fu_14960_p2;
reg  signed [14:0] mul_ln172_119_reg_18630;
wire   [16:0] add_ln172_83_fu_11095_p2;
reg   [16:0] add_ln172_83_reg_18635;
wire   [13:0] select_ln172_141_fu_11122_p3;
reg  signed [13:0] select_ln172_141_reg_18640;
wire   [16:0] add_ln172_101_fu_11128_p2;
reg   [16:0] add_ln172_101_reg_18645;
wire  signed [15:0] grp_fu_14892_p3;
reg  signed [15:0] add_ln172_131_reg_18650;
wire  signed [14:0] mul_ln172_121_fu_14966_p2;
reg  signed [14:0] mul_ln172_121_reg_18655;
wire   [15:0] add_ln172_140_fu_11193_p2;
reg   [15:0] add_ln172_140_reg_18660;
wire   [14:0] sub_ln172_4_fu_11249_p2;
reg  signed [14:0] sub_ln172_4_reg_18665;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state26_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire  signed [15:0] select_ln172_11_fu_11255_p3;
reg  signed [15:0] select_ln172_11_reg_18670;
wire  signed [15:0] select_ln172_22_fu_11262_p3;
reg  signed [15:0] select_ln172_22_reg_18675;
wire  signed [15:0] select_ln172_26_fu_11269_p3;
reg  signed [15:0] select_ln172_26_reg_18680;
wire  signed [15:0] select_ln172_32_fu_11279_p3;
reg  signed [15:0] select_ln172_32_reg_18685;
wire   [14:0] sub_ln172_9_fu_11325_p2;
reg  signed [14:0] sub_ln172_9_reg_18690;
wire  signed [15:0] select_ln172_53_fu_11346_p3;
reg  signed [15:0] select_ln172_53_reg_18695;
wire   [12:0] zext_ln172_45_fu_11393_p1;
reg   [12:0] zext_ln172_45_reg_18700;
wire  signed [14:0] select_ln172_93_fu_11461_p3;
reg  signed [14:0] select_ln172_93_reg_18705;
wire  signed [15:0] mul_ln172_85_fu_14972_p2;
reg  signed [15:0] mul_ln172_85_reg_18710;
wire  signed [14:0] mul_ln172_86_fu_14977_p2;
reg  signed [14:0] mul_ln172_86_reg_18715;
wire  signed [15:0] mul_ln172_87_fu_14982_p2;
reg  signed [15:0] mul_ln172_87_reg_18720;
wire  signed [15:0] mul_ln172_88_fu_14987_p2;
reg  signed [15:0] mul_ln172_88_reg_18725;
wire  signed [15:0] mul_ln172_89_fu_14992_p2;
reg  signed [15:0] mul_ln172_89_reg_18730;
wire  signed [14:0] mul_ln172_90_fu_14998_p2;
reg  signed [14:0] mul_ln172_90_reg_18735;
wire  signed [14:0] mul_ln172_91_fu_15004_p2;
reg  signed [14:0] mul_ln172_91_reg_18740;
wire  signed [15:0] mul_ln172_92_fu_15010_p2;
reg  signed [15:0] mul_ln172_92_reg_18745;
wire  signed [15:0] mul_ln172_93_fu_15016_p2;
reg  signed [15:0] mul_ln172_93_reg_18750;
wire  signed [13:0] mul_ln172_94_fu_15022_p2;
reg  signed [13:0] mul_ln172_94_reg_18755;
wire  signed [14:0] mul_ln172_95_fu_15028_p2;
reg  signed [14:0] mul_ln172_95_reg_18760;
wire   [14:0] select_ln172_112_fu_11735_p3;
reg  signed [14:0] select_ln172_112_reg_18765;
wire  signed [15:0] mul_ln172_102_fu_15034_p2;
reg  signed [15:0] mul_ln172_102_reg_18770;
wire  signed [15:0] mul_ln172_103_fu_15039_p2;
reg  signed [15:0] mul_ln172_103_reg_18775;
wire   [12:0] select_ln172_122_fu_11825_p3;
reg   [12:0] select_ln172_122_reg_18780;
wire  signed [14:0] mul_ln172_104_fu_15044_p2;
reg  signed [14:0] mul_ln172_104_reg_18785;
wire   [14:0] select_ln172_124_fu_11878_p3;
reg   [14:0] select_ln172_124_reg_18790;
wire   [14:0] select_ln172_125_fu_11905_p3;
reg   [14:0] select_ln172_125_reg_18795;
wire   [15:0] select_ln172_127_fu_11916_p3;
reg   [15:0] select_ln172_127_reg_18800;
wire   [17:0] add_ln172_25_fu_11953_p2;
reg   [17:0] add_ln172_25_reg_18805;
wire   [16:0] add_ln172_29_fu_11962_p2;
reg   [16:0] add_ln172_29_reg_18810;
wire   [16:0] add_ln172_43_fu_11986_p2;
reg   [16:0] add_ln172_43_reg_18815;
wire   [16:0] add_ln172_51_fu_11998_p2;
reg   [16:0] add_ln172_51_reg_18820;
wire   [16:0] add_ln172_60_fu_12010_p2;
reg   [16:0] add_ln172_60_reg_18825;
wire   [17:0] add_ln172_79_fu_12038_p2;
reg   [17:0] add_ln172_79_reg_18830;
wire   [18:0] add_ln172_98_fu_12083_p2;
reg   [18:0] add_ln172_98_reg_18835;
wire   [16:0] add_ln172_119_fu_12089_p2;
reg   [16:0] add_ln172_119_reg_18840;
wire   [14:0] add_ln172_121_fu_12095_p2;
reg   [14:0] add_ln172_121_reg_18845;
wire   [16:0] add_ln172_133_fu_12116_p2;
reg   [16:0] add_ln172_133_reg_18850;
wire   [15:0] add_ln172_137_fu_12125_p2;
reg   [15:0] add_ln172_137_reg_18855;
wire   [16:0] add_ln172_141_fu_12134_p2;
reg   [16:0] add_ln172_141_reg_18860;
wire   [16:0] add_ln172_152_fu_12155_p2;
reg   [16:0] add_ln172_152_reg_18865;
wire  signed [15:0] mul_ln172_105_fu_15097_p2;
reg  signed [15:0] mul_ln172_105_reg_18870;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state27_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire  signed [15:0] grp_fu_15102_p3;
reg  signed [15:0] add_ln172_11_reg_18875;
wire   [16:0] add_ln172_16_fu_12443_p2;
reg   [16:0] add_ln172_16_reg_18880;
wire   [17:0] add_ln172_21_fu_12464_p2;
reg   [17:0] add_ln172_21_reg_18885;
wire   [31:0] add_ln172_45_fu_12538_p2;
reg   [31:0] add_ln172_45_reg_18890;
wire   [17:0] add_ln172_52_fu_12556_p2;
reg   [17:0] add_ln172_52_reg_18897;
wire   [17:0] add_ln172_62_fu_12577_p2;
reg   [17:0] add_ln172_62_reg_18902;
wire   [17:0] add_ln172_70_fu_12596_p2;
reg   [17:0] add_ln172_70_reg_18907;
wire  signed [15:0] grp_fu_15050_p3;
reg  signed [15:0] add_ln172_72_reg_18912;
wire   [16:0] add_ln172_74_fu_12605_p2;
reg   [16:0] add_ln172_74_reg_18917;
wire   [31:0] add_ln172_99_fu_12657_p2;
reg   [31:0] add_ln172_99_reg_18922;
wire   [16:0] add_ln172_106_fu_12688_p2;
reg   [16:0] add_ln172_106_reg_18929;
wire   [17:0] add_ln172_115_fu_12706_p2;
reg   [17:0] add_ln172_115_reg_18934;
wire   [15:0] add_ln172_124_fu_12720_p2;
reg   [15:0] add_ln172_124_reg_18939;
wire   [18:0] add_ln172_134_fu_12745_p2;
reg   [18:0] add_ln172_134_reg_18944;
wire   [31:0] add_ln172_145_fu_12815_p2;
reg   [31:0] add_ln172_145_reg_18949;
wire   [31:0] add_ln172_27_fu_12896_p2;
reg   [31:0] add_ln172_27_reg_18956;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state28_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
wire   [31:0] add_ln172_63_fu_12929_p2;
reg   [31:0] add_ln172_63_reg_18963;
wire   [31:0] add_ln172_81_fu_12980_p2;
reg   [31:0] add_ln172_81_reg_18970;
wire   [31:0] add_ln172_117_fu_13031_p2;
reg   [31:0] add_ln172_117_reg_18977;
wire   [31:0] add_ln172_135_fu_13064_p2;
reg   [31:0] add_ln172_135_reg_18984;
wire   [31:0] select_ln182_5_fu_13118_p3;
reg   [31:0] select_ln182_5_reg_18991;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state29_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
wire   [31:0] select_ln182_6_fu_13128_p3;
reg   [31:0] select_ln182_6_reg_18996;
wire   [0:0] xor_ln185_fu_13134_p2;
wire   [31:0] select_ln182_7_fu_13160_p3;
reg   [31:0] select_ln182_7_reg_19006;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state30_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_11001;
wire   [0:0] xor_ln191_fu_13166_p2;
reg   [0:0] xor_ln191_reg_19011;
wire   [0:0] icmp_ln220_fu_13220_p2;
reg   [127:0] tmp_data_V_3_reg_19020;
wire   [7:0] trunc_ln681_1_fu_13229_p1;
reg   [7:0] trunc_ln681_1_reg_19039;
wire   [0:0] l3_weights_row_idx_l_load_fu_13244_p1;
reg   [0:0] l3_weights_row_idx_l_reg_19050;
reg  signed [31:0] l2_maxes_load_8_reg_19066;
wire   [7:0] select_ln191_fu_13256_p3;
reg   [7:0] select_ln191_reg_19086;
wire   [7:0] select_ln191_1_fu_13272_p3;
reg   [7:0] select_ln191_1_reg_19091;
wire   [7:0] select_ln191_2_fu_13288_p3;
reg   [7:0] select_ln191_2_reg_19096;
wire   [7:0] select_ln191_3_fu_13304_p3;
reg   [7:0] select_ln191_3_reg_19101;
wire   [7:0] select_ln191_4_fu_13320_p3;
reg   [7:0] select_ln191_4_reg_19106;
wire   [31:0] mul_ln191_fu_13341_p2;
reg   [31:0] mul_ln191_reg_19111;
wire   [31:0] mul_ln191_1_fu_13349_p2;
reg   [31:0] mul_ln191_1_reg_19116;
wire   [31:0] mul_ln191_2_fu_13357_p2;
reg   [31:0] mul_ln191_2_reg_19121;
wire   [31:0] mul_ln191_3_fu_13365_p2;
reg   [31:0] mul_ln191_3_reg_19126;
wire   [31:0] mul_ln191_4_fu_13373_p2;
reg   [31:0] mul_ln191_4_reg_19131;
wire   [7:0] select_ln191_5_fu_13386_p3;
reg   [7:0] select_ln191_5_reg_19136;
wire   [7:0] select_ln191_6_fu_13401_p3;
reg   [7:0] select_ln191_6_reg_19141;
wire   [7:0] select_ln191_7_fu_13416_p3;
reg   [7:0] select_ln191_7_reg_19146;
wire   [7:0] select_ln191_8_fu_13431_p3;
reg   [7:0] select_ln191_8_reg_19151;
wire   [7:0] select_ln191_9_fu_13446_p3;
reg   [7:0] select_ln191_9_reg_19156;
reg   [7:0] p_Result_2_s_reg_19161;
reg   [7:0] p_Result_2_10_reg_19167;
reg   [7:0] p_Result_2_11_reg_19173;
reg   [7:0] p_Result_2_12_reg_19179;
reg   [7:0] p_Result_2_13_reg_19185;
reg   [7:0] p_Result_2_14_reg_19191;
wire   [31:0] mul_ln191_5_fu_13699_p2;
reg   [31:0] mul_ln191_5_reg_19197;
wire   [31:0] mul_ln191_6_fu_13707_p2;
reg   [31:0] mul_ln191_6_reg_19202;
wire   [31:0] mul_ln191_7_fu_13715_p2;
reg   [31:0] mul_ln191_7_reg_19207;
wire   [31:0] mul_ln191_8_fu_13723_p2;
reg   [31:0] mul_ln191_8_reg_19212;
wire   [31:0] mul_ln191_9_fu_13731_p2;
reg   [31:0] mul_ln191_9_reg_19217;
wire   [7:0] select_ln191_10_fu_13744_p3;
reg   [7:0] select_ln191_10_reg_19222;
wire   [7:0] select_ln191_11_fu_13759_p3;
reg   [7:0] select_ln191_11_reg_19227;
wire   [7:0] select_ln191_12_fu_13774_p3;
reg   [7:0] select_ln191_12_reg_19232;
wire   [7:0] select_ln191_13_fu_13789_p3;
reg   [7:0] select_ln191_13_reg_19237;
wire   [7:0] select_ln191_14_fu_13804_p3;
reg   [7:0] select_ln191_14_reg_19242;
wire   [31:0] mul_ln191_10_fu_13864_p2;
reg   [31:0] mul_ln191_10_reg_19247;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state40_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire   [31:0] mul_ln191_11_fu_13872_p2;
reg   [31:0] mul_ln191_11_reg_19252;
wire   [31:0] mul_ln191_12_fu_13880_p2;
reg   [31:0] mul_ln191_12_reg_19257;
wire   [31:0] mul_ln191_13_fu_13888_p2;
reg   [31:0] mul_ln191_13_reg_19262;
wire   [31:0] mul_ln191_14_fu_13896_p2;
reg   [31:0] mul_ln191_14_reg_19267;
wire   [7:0] select_ln191_15_fu_13909_p3;
reg   [7:0] select_ln191_15_reg_19272;
wire   [31:0] mul_ln191_15_fu_13929_p2;
reg   [31:0] mul_ln191_15_reg_19277;
wire   [31:0] add_ln191_fu_13938_p2;
wire   [31:0] add_ln191_1_fu_13947_p2;
wire   [31:0] add_ln191_2_fu_13956_p2;
wire   [31:0] add_ln191_3_fu_13965_p2;
wire   [31:0] add_ln191_4_fu_13974_p2;
wire   [31:0] add_ln191_5_fu_13983_p2;
wire   [31:0] add_ln191_6_fu_13992_p2;
wire   [31:0] add_ln191_7_fu_14001_p2;
wire   [31:0] add_ln191_8_fu_14010_p2;
wire   [31:0] add_ln191_9_fu_14019_p2;
wire   [31:0] add_ln191_10_fu_14028_p2;
wire   [31:0] add_ln191_11_fu_14037_p2;
wire   [31:0] add_ln191_12_fu_14046_p2;
wire   [31:0] add_ln191_13_fu_14055_p2;
wire   [31:0] add_ln191_14_fu_14064_p2;
wire   [31:0] add_ln191_15_fu_14073_p2;
wire   [7:0] add_ln213_fu_14115_p2;
reg   [7:0] add_ln213_reg_19378;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage29_subdone;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_0_new_0_reg_3766;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_1_new_0_reg_3777;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_2_new_0_reg_3788;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_3_new_0_reg_3799;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_4_new_0_reg_3810;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_5_new_0_reg_3821;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_6_new_0_reg_3832;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_7_new_0_reg_3843;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_8_new_0_reg_3854;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_9_new_0_reg_3865;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_10_new_0_reg_3876;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_11_new_0_reg_3887;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_12_new_0_reg_3898;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_13_new_0_reg_3909;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_14_new_0_reg_3920;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_15_new_0_reg_3931;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3946_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3942;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3942;
reg   [7:0] ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3957_p4;
wire   [7:0] select_ln214_fu_4934_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3953;
reg   [31:0] ap_phi_mux_l3_outputs_0_new_1_phi_fu_3967_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_0_new_1_reg_3964;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_0_new_1_reg_3964;
reg   [31:0] ap_phi_mux_l3_outputs_1_new_1_phi_fu_3977_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_1_new_1_reg_3974;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_1_new_1_reg_3974;
reg   [31:0] ap_phi_mux_l3_outputs_2_new_1_phi_fu_3987_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_2_new_1_reg_3984;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_2_new_1_reg_3984;
reg   [31:0] ap_phi_mux_l3_outputs_3_new_1_phi_fu_3997_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_3_new_1_reg_3994;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_3_new_1_reg_3994;
reg   [31:0] ap_phi_mux_l3_outputs_4_new_1_phi_fu_4007_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_4_new_1_reg_4004;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_4_new_1_reg_4004;
reg   [31:0] ap_phi_mux_l3_outputs_5_new_1_phi_fu_4017_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_5_new_1_reg_4014;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_5_new_1_reg_4014;
reg   [31:0] ap_phi_mux_l3_outputs_6_new_1_phi_fu_4027_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_6_new_1_reg_4024;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_6_new_1_reg_4024;
reg   [31:0] ap_phi_mux_l3_outputs_7_new_1_phi_fu_4037_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_7_new_1_reg_4034;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_7_new_1_reg_4034;
reg   [31:0] ap_phi_mux_l3_outputs_8_new_1_phi_fu_4047_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_8_new_1_reg_4044;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_8_new_1_reg_4044;
reg   [31:0] ap_phi_mux_l3_outputs_9_new_1_phi_fu_4057_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_9_new_1_reg_4054;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_9_new_1_reg_4054;
reg   [31:0] ap_phi_mux_l3_outputs_10_new_1_phi_fu_4067_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_10_new_1_reg_4064;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_10_new_1_reg_4064;
reg   [31:0] ap_phi_mux_l3_outputs_11_new_1_phi_fu_4077_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_11_new_1_reg_4074;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_11_new_1_reg_4074;
reg   [31:0] ap_phi_mux_l3_outputs_12_new_1_phi_fu_4087_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_12_new_1_reg_4084;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_12_new_1_reg_4084;
reg   [31:0] ap_phi_mux_l3_outputs_13_new_1_phi_fu_4097_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_13_new_1_reg_4094;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_13_new_1_reg_4094;
reg   [31:0] ap_phi_mux_l3_outputs_14_new_1_phi_fu_4107_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_14_new_1_reg_4104;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_14_new_1_reg_4104;
reg   [31:0] ap_phi_mux_l3_outputs_15_new_1_phi_fu_4117_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_l3_outputs_15_new_1_reg_4114;
wire   [31:0] ap_phi_reg_pp0_iter0_l3_outputs_15_new_1_reg_4114;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_phi_fu_4128_p4;
reg   [7:0] ap_phi_mux_l2_read_row_offset_n_phi_fu_4140_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_4136;
wire   [0:0] ap_phi_mux_l1_write_col_offset_1_phi_fu_4153_p8;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_4166;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_4183;
reg   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_4195;
reg   [31:0] ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_4205;
reg   [31:0] ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_4216;
reg   [31:0] ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_4227;
reg   [31:0] ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_4238;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_4249;
reg   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_4261;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_4271;
reg   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_4293;
reg   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305;
reg   [31:0] ap_phi_reg_pp0_iter0_l2_kernel_sums_0_new_reg_4315;
reg   [31:0] ap_phi_reg_pp0_iter0_l2_kernel_sums_1_new_reg_4326;
reg   [31:0] ap_phi_reg_pp0_iter0_l2_kernel_sums_2_new_reg_4337;
reg   [31:0] ap_phi_reg_pp0_iter0_l2_kernel_sums_3_new_reg_4348;
reg   [31:0] ap_phi_reg_pp0_iter0_l2_kernel_sums_4_new_reg_4359;
reg   [31:0] ap_phi_reg_pp0_iter0_l2_kernel_sums_5_new_reg_4370;
reg   [31:0] ap_phi_reg_pp0_iter0_l2_kernel_sums_6_new_reg_4381;
reg   [31:0] ap_phi_reg_pp0_iter0_l2_kernel_sums_7_new_reg_4392;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_maxes_idx_loc_0_reg_4403;
wire   [63:0] zext_ln182_fu_4711_p1;
wire   [63:0] tmp_77_fu_4722_p3;
wire   [63:0] zext_ln45_fu_4850_p1;
wire   [63:0] tmp_78_fu_4895_p3;
wire   [63:0] tmp_79_fu_4909_p3;
wire   [63:0] zext_ln45_1_fu_5114_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_80_fu_5205_p3;
wire   [63:0] tmp_81_fu_5219_p3;
wire   [63:0] zext_ln45_2_fu_5252_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_82_fu_5321_p3;
wire   [63:0] tmp_83_fu_5335_p3;
wire   [63:0] zext_ln45_3_fu_5344_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln45_4_fu_5427_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln45_5_fu_5499_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln45_6_fu_5597_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln45_7_fu_5642_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln97_8_fu_5756_p1;
wire   [63:0] zext_ln124_fu_8210_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln97_fu_8382_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln97_4_fu_8410_p1;
wire   [63:0] zext_ln172_fu_8499_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln172_15_fu_8533_p1;
wire   [63:0] zext_ln172_28_fu_8685_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln191_fu_13239_p1;
wire   [31:0] select_ln233_fu_4755_p3;
wire   [7:0] select_ln66_fu_4810_p3;
wire   [7:0] grp_fu_4412_p2;
wire   [7:0] select_ln47_15_fu_5583_p3;
wire   [15:0] select_ln140_fu_8444_p3;
wire   [15:0] select_ln129_fu_8322_p3;
wire   [31:0] select_ln242_fu_4781_p3;
wire   [7:0] select_ln242_1_fu_5043_p3;
wire   [0:0] or_ln242_fu_5038_p2;
wire   [15:0] select_ln210_fu_8573_p3;
wire    ap_block_pp0_stage26;
wire    ap_block_pp0_stage25;
wire   [0:0] xor_ln191_1_fu_4918_p2;
wire   [7:0] select_ln233_1_fu_8836_p3;
wire   [7:0] select_ln233_2_fu_8848_p3;
wire   [0:0] or_ln233_1_fu_8843_p2;
wire    ap_block_pp0_stage10_01001;
wire   [31:0] select_ln182_1_fu_13074_p3;
wire   [31:0] select_ln182_4_fu_13085_p3;
wire   [31:0] select_ln182_fu_13096_p3;
wire    ap_block_pp0_stage27;
wire   [31:0] select_ln182_2_fu_13107_p3;
wire   [31:0] select_ln182_3_fu_13149_p3;
wire    ap_block_pp0_stage28;
wire   [7:0] trunc_ln681_fu_4828_p1;
wire   [2:0] trunc_ln124_fu_8238_p1;
reg   [2:0] grp_fu_4417_p7;
wire    ap_block_pp0_stage18;
reg   [2:0] grp_fu_4434_p7;
wire   [7:0] grp_fu_4417_p8;
wire   [7:0] grp_fu_4434_p8;
reg   [2:0] grp_fu_4458_p7;
reg   [2:0] grp_fu_4475_p7;
wire   [7:0] grp_fu_4458_p8;
wire   [7:0] grp_fu_4475_p8;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
wire   [8:0] trunc_ln38_1_fu_4589_p1;
wire   [21:0] tmp_68_fu_4611_p4;
wire   [1:0] trunc_ln38_fu_4585_p1;
wire   [0:0] tmp_74_fu_4663_p3;
wire   [0:0] icmp_ln152_fu_4657_p2;
wire   [0:0] xor_ln152_fu_4671_p2;
wire   [3:0] or_ln182_fu_4716_p2;
wire   [31:0] add_ln232_fu_4743_p2;
wire   [31:0] add_ln241_fu_4763_p2;
wire   [0:0] icmp_ln66_fu_4804_p2;
wire   [3:0] or_ln182_1_fu_4890_p2;
wire   [3:0] or_ln182_2_fu_4904_p2;
wire   [0:0] icmp_ln214_fu_4929_p2;
wire   [7:0] add_ln46_fu_5056_p2;
wire   [15:0] add_ln50_fu_5067_p2;
wire   [7:0] select_ln47_1_fu_5079_p3;
wire   [3:0] or_ln182_3_fu_5200_p2;
wire   [3:0] or_ln182_4_fu_5214_p2;
wire   [15:0] add_ln50_1_fu_5233_p2;
wire   [15:0] select_ln47_2_fu_5238_p3;
wire   [7:0] select_ln47_3_fu_5245_p3;
wire   [7:0] add_ln46_2_fu_5278_p2;
wire   [15:0] add_ln50_2_fu_5290_p2;
wire   [3:0] or_ln182_5_fu_5316_p2;
wire   [3:0] or_ln182_6_fu_5330_p2;
wire   [7:0] add_ln46_3_fu_5365_p2;
wire   [0:0] icmp_ln47_3_fu_5370_p2;
wire   [15:0] add_ln50_3_fu_5376_p2;
wire   [7:0] select_ln47_7_fu_5388_p3;
wire   [0:0] or_ln47_1_fu_5416_p2;
wire   [0:0] or_ln47_fu_5412_p2;
wire   [7:0] select_ln47_9_fu_5448_p3;
wire   [7:0] add_ln46_5_fu_5458_p2;
wire   [7:0] select_ln47_11_fu_5470_p3;
wire   [15:0] add_ln50_4_fu_5488_p2;
wire   [15:0] select_ln47_8_fu_5493_p3;
wire   [15:0] add_ln50_5_fu_5521_p2;
wire   [7:0] select_ln47_13_fu_5539_p3;
wire   [7:0] add_ln46_7_fu_5550_p2;
wire   [0:0] or_ln47_4_fu_5566_p2;
wire   [0:0] or_ln47_3_fu_5562_p2;
wire   [0:0] or_ln47_5_fu_5572_p2;
wire   [15:0] add_ln50_6_fu_5618_p2;
wire   [15:0] add_ln50_7_fu_5629_p2;
wire   [7:0] zext_ln85_fu_5673_p1;
wire   [7:0] add_ln85_fu_5683_p2;
wire   [2:0] trunc_ln85_fu_5679_p1;
wire   [2:0] zext_ln85_1_fu_5676_p1;
wire   [2:0] add_ln88_fu_5695_p2;
wire   [0:0] icmp_ln86_fu_5689_p2;
wire   [2:0] add_ln86_fu_5701_p2;
wire   [15:0] add_ln92_2_fu_5751_p2;
wire   [7:0] select_ln85_fu_5778_p3;
wire   [7:0] add_ln85_1_fu_5785_p2;
wire   [2:0] add_ln88_3_fu_5797_p2;
wire   [2:0] add_ln88_1_fu_5803_p2;
wire   [0:0] icmp_ln86_1_fu_5791_p2;
wire   [2:0] add_ln86_1_fu_5809_p2;
wire   [1:0] or_ln_fu_5823_p3;
wire   [7:0] zext_ln85_2_fu_5830_p1;
wire   [7:0] add_ln85_2_fu_5838_p2;
wire   [2:0] zext_ln85_3_fu_5834_p1;
wire   [2:0] add_ln88_2_fu_5850_p2;
wire   [0:0] icmp_ln86_2_fu_5844_p2;
wire   [2:0] add_ln86_2_fu_5856_p2;
wire   [2:0] tmp_22_fu_5870_p7;
wire   [10:0] shl_ln_fu_5897_p3;
wire   [11:0] zext_ln97_5_fu_5904_p1;
wire   [11:0] zext_ln97_3_fu_5894_p1;
wire  signed [11:0] sub_ln97_fu_5908_p2;
wire   [7:0] mul_ln97_fu_5918_p1;
wire   [7:0] mul_ln97_1_fu_5924_p1;
wire   [7:0] mul_ln97_3_fu_5934_p1;
wire   [7:0] tmp_2_fu_5940_p8;
wire   [13:0] shl_ln97_6_fu_5981_p3;
wire   [11:0] tmp_66_fu_5999_p3;
wire   [12:0] zext_ln97_24_fu_5996_p1;
wire   [12:0] zext_ln97_25_fu_6006_p1;
wire  signed [12:0] sub_ln97_36_fu_6010_p2;
wire   [7:0] mul_ln97_12_fu_6020_p1;
wire   [8:0] shl_ln97_7_fu_6026_p3;
wire   [11:0] shl_ln97_26_fu_6086_p3;
wire   [8:0] shl_ln97_27_fu_6098_p3;
wire   [12:0] zext_ln97_67_fu_6094_p1;
wire   [12:0] zext_ln97_68_fu_6106_p1;
wire  signed [12:0] sub_ln97_16_fu_6110_p2;
wire   [10:0] shl_ln97_29_fu_6131_p3;
wire   [13:0] shl_ln97_30_fu_6143_p3;
wire   [11:0] shl_ln97_31_fu_6155_p3;
wire   [14:0] zext_ln97_73_fu_6163_p1;
wire  signed [14:0] sub_ln97_17_fu_6167_p2;
wire   [7:0] tmp_19_fu_6236_p8;
wire   [11:0] shl_ln97_44_fu_6295_p3;
wire   [12:0] zext_ln97_105_fu_6303_p1;
wire   [12:0] sub_ln97_27_fu_6307_p2;
wire   [8:0] shl_ln97_45_fu_6317_p3;
wire  signed [13:0] sext_ln97_34_fu_6313_p1;
wire  signed [13:0] sub_ln97_28_fu_6329_p2;
wire   [7:0] mul_ln97_45_fu_6342_p1;
wire   [14:0] zext_ln97_108_fu_6339_p1;
wire   [13:0] shl_ln97_47_fu_6348_p3;
wire   [14:0] zext_ln97_109_fu_6355_p1;
wire   [14:0] sub_ln97_29_fu_6359_p2;
wire   [9:0] shl_ln97_48_fu_6369_p3;
wire  signed [15:0] sext_ln97_36_fu_6365_p1;
wire   [15:0] zext_ln97_110_fu_6376_p1;
wire  signed [15:0] sub_ln97_30_fu_6380_p2;
wire   [11:0] shl_ln97_56_fu_6447_p3;
wire   [13:0] shl_ln97_2_fu_6476_p3;
wire   [7:0] mul_ln97_5_fu_6487_p1;
wire  signed [15:0] mul_ln97_5_fu_6487_p2;
wire   [10:0] shl_ln97_5_fu_6499_p3;
wire   [14:0] sub_ln97_3_fu_6510_p2;
wire   [13:0] shl_ln97_s_fu_6552_p3;
wire   [8:0] shl_ln97_10_fu_6564_p3;
wire   [14:0] zext_ln97_36_fu_6572_p1;
wire   [14:0] zext_ln97_35_fu_6560_p1;
wire   [11:0] shl_ln97_11_fu_6588_p3;
wire   [12:0] zext_ln97_39_fu_6585_p1;
wire   [12:0] zext_ln97_40_fu_6595_p1;
wire   [12:0] add_ln97_1_fu_6599_p2;
wire   [15:0] zext_ln97_41_fu_6605_p1;
wire   [13:0] shl_ln97_13_fu_6617_p3;
wire   [13:0] shl_ln97_15_fu_6628_p3;
wire   [14:0] zext_ln97_50_fu_6635_p1;
wire   [14:0] sub_ln97_9_fu_6639_p2;
wire   [9:0] shl_ln97_16_fu_6649_p3;
wire  signed [15:0] sext_ln97_16_fu_6645_p1;
wire   [15:0] zext_ln97_51_fu_6656_p1;
wire   [11:0] shl_ln97_19_fu_6677_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln97_2_fu_6609_p2;
wire   [15:0] zext_ln97_55_fu_6685_p1;
wire   [15:0] sub_ln97_12_fu_6689_p2;
wire   [13:0] shl_ln97_20_fu_6699_p3;
wire   [8:0] shl_ln97_21_fu_6711_p3;
wire   [14:0] zext_ln97_56_fu_6707_p1;
wire   [14:0] zext_ln97_57_fu_6719_p1;
wire   [14:0] sub_ln97_13_fu_6723_p2;
wire   [7:0] mul_ln97_27_fu_6751_p1;
wire   [14:0] shl_ln97_24_fu_6757_p3;
wire   [12:0] shl_ln97_25_fu_6768_p3;
wire   [15:0] zext_ln97_66_fu_6775_p1;
wire   [15:0] zext_ln97_65_fu_6764_p1;
wire   [15:0] sub_ln97_15_fu_6779_p2;
wire   [7:0] mul_ln97_28_fu_6795_p1;
wire   [13:0] shl_ln97_33_fu_6801_p3;
wire   [9:0] shl_ln97_34_fu_6812_p3;
wire   [14:0] zext_ln97_77_fu_6808_p1;
wire   [14:0] zext_ln97_79_fu_6823_p1;
wire  signed [14:0] sub_ln97_19_fu_6827_p2;
wire   [14:0] zext_ln97_75_fu_6789_p1;
wire   [8:0] shl_ln97_35_fu_6851_p3;
wire   [7:0] mul_ln97_32_fu_6866_p1;
wire   [9:0] shl_ln97_36_fu_6876_p3;
wire   [11:0] shl_ln97_39_fu_6890_p3;
wire   [12:0] zext_ln97_93_fu_6897_p1;
wire   [12:0] sub_ln97_22_fu_6901_p2;
wire   [9:0] shl_ln97_40_fu_6911_p3;
wire  signed [13:0] sext_ln97_29_fu_6907_p1;
wire   [13:0] zext_ln97_94_fu_6918_p1;
wire   [10:0] shl_ln97_43_fu_6928_p3;
wire   [11:0] zext_ln97_103_fu_6935_p1;
wire   [14:0] shl_ln97_51_fu_6951_p3;
wire   [15:0] zext_ln97_115_fu_6958_p1;
wire   [15:0] zext_ln97_114_fu_6948_p1;
wire   [7:0] mul_ln97_49_fu_6971_p1;
wire  signed [16:0] sext_ln97_18_fu_6695_p1;
wire   [16:0] zext_ln109_7_fu_6983_p1;
wire   [15:0] sub_ln97_10_fu_6660_p2;
wire  signed [15:0] sext_ln97_7_fu_6516_p1;
wire  signed [14:0] grp_fu_14319_p3;
wire  signed [16:0] sext_ln97_21_fu_6785_p1;
wire  signed [16:0] sext_ln109_17_fu_6998_p1;
wire  signed [14:0] grp_fu_14270_p3;
wire  signed [15:0] sext_ln97_19_fu_6729_p1;
wire  signed [15:0] sext_ln109_28_fu_7007_p1;
wire   [15:0] add_ln109_48_fu_7010_p2;
wire  signed [17:0] sext_ln109_29_fu_7016_p1;
wire  signed [17:0] grp_fu_14336_p4;
wire   [14:0] sub_ln97_39_fu_6837_p2;
wire   [13:0] zext_ln97_78_fu_6819_p1;
wire   [13:0] sub_ln97_23_fu_6922_p2;
wire    ap_block_pp0_stage13;
wire   [11:0] shl_ln97_1_fu_7043_p3;
wire   [12:0] zext_ln97_10_fu_7054_p1;
wire   [12:0] zext_ln97_7_fu_7040_p1;
wire   [12:0] sub_ln97_1_fu_7058_p2;
wire   [14:0] zext_ln97_9_fu_7050_p1;
wire   [11:0] shl_ln97_3_fu_7076_p3;
wire   [8:0] shl_ln97_4_fu_7087_p3;
wire   [10:0] tmp_28_fu_7098_p3;
wire   [11:0] zext_ln97_15_fu_7073_p1;
wire   [11:0] zext_ln97_18_fu_7105_p1;
wire  signed [11:0] sub_ln97_35_fu_7109_p2;
wire   [11:0] shl_ln97_8_fu_7122_p3;
wire   [12:0] zext_ln97_29_fu_7129_p1;
wire   [12:0] sub_ln97_5_fu_7133_p2;
wire   [9:0] shl_ln97_9_fu_7143_p3;
wire  signed [13:0] sext_ln97_10_fu_7139_p1;
wire   [13:0] zext_ln97_30_fu_7150_p1;
wire   [12:0] tmp_67_fu_7160_p3;
wire   [13:0] zext_ln97_27_fu_7119_p1;
wire   [13:0] zext_ln97_31_fu_7167_p1;
wire  signed [13:0] sub_ln97_37_fu_7171_p2;
wire   [11:0] shl_ln97_12_fu_7190_p3;
wire   [12:0] zext_ln97_45_fu_7201_p1;
wire   [12:0] zext_ln97_43_fu_7187_p1;
wire   [12:0] sub_ln97_8_fu_7205_p2;
wire   [9:0] shl_ln97_14_fu_7215_p3;
wire   [11:0] shl_ln97_17_fu_7226_p3;
wire   [8:0] shl_ln97_18_fu_7237_p3;
wire   [12:0] zext_ln97_53_fu_7244_p1;
wire   [12:0] zext_ln97_52_fu_7233_p1;
wire   [12:0] sub_ln97_11_fu_7248_p2;
wire   [12:0] shl_ln97_22_fu_7264_p3;
wire   [9:0] shl_ln97_23_fu_7275_p3;
wire   [13:0] zext_ln97_60_fu_7271_p1;
wire   [13:0] zext_ln97_61_fu_7282_p1;
wire   [13:0] sub_ln97_38_fu_7292_p2;
wire   [12:0] shl_ln97_28_fu_7304_p3;
wire   [9:0] shl_ln97_32_fu_7315_p3;
wire   [10:0] zext_ln97_74_fu_7322_p1;
wire   [10:0] zext_ln97_69_fu_7301_p1;
wire   [10:0] sub_ln97_18_fu_7326_p2;
wire   [13:0] shl_ln97_37_fu_7339_p3;
wire   [14:0] zext_ln97_87_fu_7346_p1;
wire   [14:0] sub_ln97_20_fu_7350_p2;
wire   [10:0] shl_ln97_38_fu_7360_p3;
wire  signed [15:0] sext_ln97_28_fu_7356_p1;
wire   [15:0] zext_ln97_88_fu_7367_p1;
wire   [13:0] shl_ln97_41_fu_7380_p3;
wire   [9:0] shl_ln97_42_fu_7391_p3;
wire   [14:0] zext_ln97_101_fu_7387_p1;
wire   [14:0] zext_ln97_102_fu_7398_p1;
wire   [14:0] sub_ln97_24_fu_7402_p2;
wire  signed [12:0] sext_ln97_32_fu_7412_p1;
wire   [12:0] zext_ln97_98_fu_7377_p1;
wire  signed [12:0] sub_ln97_26_fu_7415_p2;
wire   [13:0] shl_ln97_46_fu_7425_p3;
wire   [12:0] shl_ln97_49_fu_7436_p3;
wire   [10:0] shl_ln97_50_fu_7447_p3;
wire   [13:0] zext_ln97_111_fu_7443_p1;
wire   [13:0] zext_ln97_112_fu_7454_p1;
wire  signed [13:0] sub_ln97_31_fu_7458_p2;
wire   [13:0] shl_ln97_52_fu_7471_p3;
wire   [10:0] shl_ln97_53_fu_7482_p3;
wire   [14:0] zext_ln97_116_fu_7478_p1;
wire   [14:0] zext_ln97_117_fu_7489_p1;
(* use_dsp48 = "no" *) wire  signed [14:0] sub_ln97_33_fu_7493_p2;
wire   [8:0] shl_ln97_55_fu_7512_p3;
wire   [13:0] zext_ln97_121_fu_7509_p1;
wire   [13:0] zext_ln97_118_fu_7503_p1;
wire   [13:0] sub_ln97_34_fu_7523_p2;
wire  signed [15:0] sext_ln97_2_fu_7064_p1;
wire  signed [15:0] sext_ln109_fu_7542_p1;
wire   [13:0] sub_ln97_14_fu_7286_p2;
wire   [13:0] sub_ln97_6_fu_7154_p2;
wire   [13:0] add_ln109_12_fu_7554_p2;
wire  signed [15:0] sext_ln109_3_fu_7551_p1;
wire  signed [15:0] sext_ln109_4_fu_7560_p1;
wire  signed [16:0] sext_ln97_15_fu_7211_p1;
wire   [16:0] zext_ln109_3_fu_7570_p1;
wire   [16:0] add_ln109_17_fu_7573_p2;
wire   [13:0] zext_ln97_70_fu_7311_p1;
wire   [13:0] zext_ln97_122_fu_7519_p1;
wire   [13:0] add_ln109_19_fu_7586_p2;
wire   [15:0] zext_ln109_4_fu_7583_p1;
wire   [15:0] zext_ln109_5_fu_7592_p1;
wire   [15:0] add_ln109_20_fu_7596_p2;
wire  signed [17:0] sext_ln109_8_fu_7579_p1;
wire   [17:0] zext_ln109_6_fu_7602_p1;
wire   [17:0] add_ln109_21_fu_7606_p2;
wire   [16:0] zext_ln97_124_fu_7533_p1;
wire  signed [16:0] sext_ln97_39_fu_7468_p1;
wire  signed [16:0] sext_ln109_11_fu_7619_p1;
wire   [16:0] add_ln109_25_fu_7622_p2;
wire   [16:0] add_ln109_26_fu_7628_p2;
wire  signed [17:0] sext_ln109_10_fu_7616_p1;
wire  signed [17:0] sext_ln109_12_fu_7634_p1;
wire   [17:0] add_ln109_27_fu_7638_p2;
wire  signed [18:0] sext_ln109_9_fu_7612_p1;
wire  signed [18:0] sext_ln109_13_fu_7644_p1;
wire  signed [15:0] grp_fu_14422_p3;
wire   [12:0] zext_ln97_16_fu_7083_p1;
wire   [12:0] zext_ln97_17_fu_7094_p1;
wire   [12:0] add_ln109_36_fu_7660_p2;
wire   [15:0] zext_ln109_8_fu_7666_p1;
wire  signed [15:0] sext_ln109_21_fu_7670_p1;
wire   [15:0] add_ln109_38_fu_7673_p2;
wire  signed [16:0] sext_ln109_20_fu_7657_p1;
wire  signed [16:0] sext_ln109_22_fu_7679_p1;
wire  signed [16:0] sext_ln109_26_fu_7692_p1;
wire  signed [16:0] sext_ln109_25_fu_7689_p1;
(* use_dsp48 = "no" *) wire   [16:0] add_ln109_45_fu_7695_p2;
(* use_dsp48 = "no" *) wire   [14:0] add_ln109_55_fu_7706_p2;
wire  signed [15:0] sext_ln97_17_fu_7254_p1;
wire  signed [15:0] sext_ln109_34_fu_7714_p1;
wire  signed [15:0] sext_ln109_33_fu_7710_p1;
wire   [15:0] add_ln109_57_fu_7717_p2;
wire  signed [16:0] sext_ln97_41_fu_7529_p1;
wire   [13:0] grp_fu_14355_p3;
wire  signed [16:0] sext_ln109_36_fu_7734_p1;
wire   [16:0] zext_ln109_11_fu_7737_p1;
(* use_dsp48 = "no" *) wire   [16:0] add_ln109_60_fu_7729_p2;
wire   [16:0] add_ln109_63_fu_7740_p2;
wire  signed [15:0] grp_fu_14396_p3;
wire  signed [14:0] grp_fu_14414_p3;
wire  signed [16:0] sext_ln109_40_fu_7755_p1;
wire  signed [16:0] sext_ln109_42_fu_7761_p1;
wire   [15:0] sub_ln97_21_fu_7371_p2;
wire  signed [15:0] sext_ln97_31_fu_7408_p1;
wire  signed [14:0] grp_fu_14447_p3;
wire   [15:0] add_ln109_73_fu_7770_p2;
wire  signed [15:0] sext_ln109_46_fu_7776_p1;
wire  signed [14:0] grp_fu_14364_p3;
wire  signed [15:0] sext_ln109_50_fu_7785_p1;
wire  signed [15:0] grp_fu_14439_p3;
wire  signed [13:0] grp_fu_14405_p3;
wire  signed [15:0] sext_ln109_53_fu_7793_p1;
wire   [14:0] zext_ln97_47_fu_7222_p1;
wire   [14:0] add_ln109_88_fu_7801_p2;
wire  signed [15:0] grp_fu_14347_p3;
wire   [15:0] zext_ln109_13_fu_7806_p1;
wire  signed [14:0] sext_ln97_20_fu_7297_p1;
wire  signed [14:0] sext_ln109_58_fu_7815_p1;
wire   [14:0] add_ln109_93_fu_7818_p2;
wire  signed [13:0] grp_fu_14431_p3;
wire   [14:0] grp_fu_14379_p3;
wire  signed [15:0] sext_ln109_60_fu_7828_p1;
wire   [15:0] zext_ln109_14_fu_7831_p1;
wire  signed [15:0] sext_ln109_59_fu_7824_p1;
wire   [15:0] add_ln109_96_fu_7834_p2;
wire  signed [15:0] sext_ln97_24_fu_7332_p1;
wire  signed [14:0] grp_fu_14387_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln109_98_fu_7846_p2;
wire  signed [15:0] sext_ln109_62_fu_7851_p1;
wire  signed [14:0] grp_fu_14456_p3;
wire  signed [15:0] sext_ln97_40_fu_7499_p1;
wire  signed [15:0] sext_ln109_64_fu_7860_p1;
wire   [15:0] add_ln109_102_fu_7863_p2;
wire    ap_block_pp0_stage14;
wire   [15:0] grp_fu_14472_p3;
wire  signed [16:0] sext_ln109_1_fu_7877_p1;
wire   [16:0] zext_ln109_1_fu_7883_p1;
wire   [16:0] add_ln109_8_fu_7886_p2;
wire   [15:0] grp_fu_14480_p3;
wire   [17:0] zext_ln109_2_fu_7896_p1;
wire  signed [17:0] sext_ln109_5_fu_7899_p1;
wire   [17:0] add_ln109_14_fu_7902_p2;
wire  signed [18:0] sext_ln109_2_fu_7892_p1;
wire  signed [18:0] sext_ln109_6_fu_7908_p1;
wire  signed [17:0] sext_ln109_16_fu_7918_p1;
wire  signed [17:0] sext_ln109_18_fu_7921_p1;
wire   [17:0] add_ln109_33_fu_7924_p2;
wire  signed [17:0] sext_ln109_23_fu_7930_p1;
wire   [17:0] add_ln109_40_fu_7933_p2;
wire  signed [18:0] sext_ln109_27_fu_7943_p1;
wire  signed [18:0] sext_ln109_31_fu_7946_p1;
wire  signed [18:0] sext_ln109_24_fu_7939_p1;
wire   [18:0] add_ln109_53_fu_7949_p2;
wire  signed [17:0] sext_ln109_35_fu_7961_p1;
wire  signed [17:0] sext_ln109_37_fu_7964_p1;
wire  signed [16:0] grp_fu_14464_p3;
wire  signed [17:0] sext_ln109_45_fu_7979_p1;
wire  signed [17:0] sext_ln109_47_fu_7982_p1;
wire  signed [17:0] sext_ln109_43_fu_7973_p1;
wire   [17:0] add_ln109_76_fu_7985_p2;
wire  signed [16:0] sext_ln97_3_fu_7874_p1;
wire   [16:0] zext_ln109_12_fu_7997_p1;
wire   [16:0] add_ln109_79_fu_8000_p2;
wire  signed [16:0] sext_ln109_51_fu_8006_p1;
wire   [16:0] add_ln109_83_fu_8009_p2;
wire  signed [16:0] sext_ln109_54_fu_8019_p1;
wire  signed [16:0] sext_ln109_55_fu_8022_p1;
wire   [16:0] add_ln109_90_fu_8025_p2;
wire  signed [17:0] sext_ln109_52_fu_8015_p1;
wire  signed [17:0] sext_ln109_56_fu_8031_p1;
wire   [17:0] add_ln109_91_fu_8035_p2;
wire  signed [16:0] sext_ln109_63_fu_8048_p1;
wire  signed [16:0] sext_ln109_65_fu_8051_p1;
wire  signed [16:0] sext_ln109_61_fu_8045_p1;
wire   [16:0] add_ln109_104_fu_8054_p2;
wire   [16:0] add_ln109_105_fu_8060_p2;
wire  signed [18:0] sext_ln109_57_fu_8041_p1;
wire  signed [18:0] sext_ln109_66_fu_8066_p1;
wire  signed [19:0] sext_ln109_7_fu_8080_p1;
wire  signed [19:0] sext_ln109_14_fu_8083_p1;
wire   [19:0] add_ln109_4_fu_8086_p2;
wire  signed [18:0] sext_ln109_38_fu_8099_p1;
wire  signed [18:0] sext_ln109_48_fu_8102_p1;
wire   [18:0] add_ln109_6_fu_8105_p2;
wire  signed [31:0] sext_ln109_15_fu_8092_p1;
wire   [0:0] icmp_ln117_fu_8122_p2;
wire  signed [31:0] sext_ln109_32_fu_8096_p1;
wire   [0:0] icmp_ln117_1_fu_8140_p2;
wire  signed [31:0] sext_ln109_49_fu_8111_p1;
wire   [0:0] icmp_ln117_2_fu_8158_p2;
wire  signed [31:0] sext_ln109_67_fu_8115_p1;
wire   [0:0] icmp_ln117_3_fu_8176_p2;
wire   [15:0] add_ln128_fu_8290_p2;
wire   [7:0] add_ln132_fu_8302_p2;
wire   [0:0] icmp_ln133_fu_8308_p2;
wire   [7:0] select_ln133_fu_8314_p3;
wire   [7:0] add_ln143_fu_8344_p2;
wire   [0:0] icmp_ln144_fu_8349_p2;
wire   [7:0] select_ln144_fu_8355_p3;
wire   [15:0] zext_ln76_fu_8373_p1;
wire   [15:0] add_ln92_1_fu_8404_p2;
wire   [15:0] add_ln139_fu_8432_p2;
wire   [15:0] zext_ln157_fu_8486_p1;
wire   [15:0] local_col_index_fu_8489_p2;
wire   [16:0] add_ln172_1_fu_8527_p2;
wire   [15:0] add_ln209_fu_8561_p2;
wire   [7:0] zext_ln161_1_fu_8591_p1;
wire   [7:0] add_ln161_fu_8601_p2;
wire   [2:0] zext_ln161_2_fu_8598_p1;
wire   [2:0] trunc_ln161_fu_8594_p1;
wire   [2:0] add_ln164_fu_8613_p2;
wire   [0:0] icmp_ln162_fu_8607_p2;
wire   [2:0] add_ln162_fu_8619_p2;
wire   [7:0] tmp_34_fu_8637_p8;
wire   [7:0] tmp_35_fu_8655_p8;
wire   [16:0] add_ln172_3_fu_8680_p2;
wire   [7:0] select_ln161_fu_8713_p3;
wire   [7:0] add_ln161_1_fu_8720_p2;
wire   [2:0] add_ln164_3_fu_8732_p2;
wire   [2:0] add_ln164_1_fu_8738_p2;
wire   [0:0] icmp_ln162_1_fu_8726_p2;
wire   [2:0] add_ln162_1_fu_8744_p2;
wire   [1:0] or_ln1_fu_8758_p3;
wire   [7:0] zext_ln161_3_fu_8765_p1;
wire   [7:0] add_ln161_2_fu_8773_p2;
wire   [2:0] zext_ln161_4_fu_8769_p1;
wire   [2:0] add_ln164_2_fu_8785_p2;
wire   [0:0] icmp_ln162_2_fu_8779_p2;
wire   [2:0] add_ln162_2_fu_8791_p2;
wire   [7:0] add_ln236_fu_8805_p2;
wire   [0:0] icmp_ln237_fu_8811_p2;
wire   [7:0] select_ln237_fu_8817_p3;
wire   [7:0] add_ln238_fu_8825_p2;
wire   [7:0] mul_ln172_6_fu_8908_p1;
wire   [7:0] mul_ln172_13_fu_8958_p1;
wire   [7:0] mul_ln172_14_fu_8970_p1;
wire   [7:0] tmp_36_fu_9004_p8;
wire   [7:0] tmp_37_fu_9015_p8;
wire   [7:0] tmp_44_fu_9033_p8;
wire   [7:0] tmp_45_fu_9044_p8;
wire   [7:0] mul_ln172_53_fu_9066_p1;
wire   [7:0] mul_ln172_57_fu_9076_p1;
wire    ap_block_pp0_stage19;
wire   [7:0] mul_ln172_25_fu_9116_p1;
wire   [7:0] mul_ln172_27_fu_9132_p1;
wire   [14:0] zext_ln172_85_fu_9106_p1;
wire   [7:0] mul_ln172_32_fu_9162_p1;
wire   [9:0] shl_ln172_10_fu_9168_p3;
wire   [10:0] zext_ln172_30_fu_9175_p1;
wire   [10:0] sub_ln172_7_fu_9179_p2;
wire  signed [15:0] sext_ln172_21_fu_9185_p1;
wire   [15:0] mul_ln172_32_fu_9162_p2;
wire   [11:0] shl_ln172_11_fu_9206_p3;
wire   [7:0] mul_ln172_34_fu_9217_p1;
wire   [15:0] mul_ln172_34_fu_9217_p2;
wire   [15:0] zext_ln172_32_fu_9213_p1;
wire   [7:0] tmp_42_fu_9271_p8;
wire   [7:0] tmp_43_fu_9282_p8;
wire   [7:0] tmp_64_fu_9300_p8;
wire   [7:0] tmp_65_fu_9311_p8;
wire   [7:0] mul_ln172_120_fu_9333_p1;
wire    ap_block_pp0_stage20;
wire   [11:0] shl_ln1_fu_9339_p3;
wire   [12:0] zext_ln172_2_fu_9346_p1;
wire   [12:0] sub_ln172_fu_9350_p2;
wire  signed [13:0] sext_ln172_1_fu_9356_p1;
wire   [13:0] zext_ln172_3_fu_9367_p1;
wire   [8:0] shl_ln172_2_fu_9377_p3;
wire   [12:0] zext_ln172_4_fu_9384_p1;
wire   [12:0] add_ln172_fu_9388_p2;
wire   [13:0] zext_ln172_5_fu_9394_p1;
wire   [13:0] sub_ln172_1_fu_9371_p2;
wire   [13:0] select_ln172_2_fu_9398_p3;
wire   [10:0] shl_ln172_7_fu_9424_p3;
wire   [15:0] zext_ln172_14_fu_9431_p1;
wire   [15:0] select_ln172_15_fu_9435_p3;
wire   [15:0] zext_ln172_20_fu_9467_p1;
wire   [7:0] tmp_46_fu_9611_p8;
wire   [7:0] tmp_47_fu_9622_p8;
wire   [7:0] mul_ln172_62_fu_9648_p1;
wire   [7:0] mul_ln172_63_fu_9654_p1;
wire   [7:0] tmp_48_fu_9660_p8;
wire   [7:0] tmp_49_fu_9671_p8;
wire   [7:0] tmp_50_fu_9689_p8;
wire   [7:0] tmp_51_fu_9700_p8;
wire   [8:0] zext_ln172_81_fu_9722_p1;
wire  signed [8:0] sub_ln172_18_fu_9726_p2;
wire   [12:0] shl_ln172_29_fu_9736_p3;
wire   [10:0] shl_ln172_30_fu_9748_p3;
wire   [13:0] zext_ln172_83_fu_9756_p1;
wire   [13:0] zext_ln172_82_fu_9744_p1;
wire   [13:0] sub_ln172_19_fu_9760_p2;
wire  signed [13:0] sext_ln172_61_fu_9732_p1;
wire   [13:0] select_ln172_82_fu_9766_p3;
wire   [7:0] mul_ln172_72_fu_9777_p1;
wire  signed [14:0] sext_ln172_63_fu_9783_p1;
wire   [14:0] mul_ln172_72_fu_9777_p2;
wire   [7:0] tmp_58_fu_9794_p8;
wire   [7:0] tmp_59_fu_9805_p8;
wire   [7:0] mul_ln172_96_fu_9827_p1;
wire   [7:0] tmp_60_fu_9833_p8;
wire   [7:0] tmp_61_fu_9844_p8;
wire   [7:0] mul_ln172_106_fu_9866_p1;
wire   [15:0] zext_ln172_34_fu_9492_p1;
wire   [15:0] zext_ln172_12_fu_9409_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_37_fu_9877_p2;
wire  signed [16:0] sext_ln172_122_fu_9882_p1;
wire  signed [16:0] sext_ln172_12_fu_9445_p1;
wire   [15:0] zext_ln172_90_fu_9457_p1;
wire  signed [15:0] sext_ln172_26_fu_9495_p1;
wire  signed [14:0] sext_ln172_62_fu_9773_p1;
wire  signed [14:0] sext_ln172_2_fu_9405_p1;
wire  signed [16:0] sext_ln172_7_fu_9412_p1;
wire  signed [16:0] sext_ln172_20_fu_9477_p1;
wire   [15:0] select_ln172_27_fu_9471_p3;
wire  signed [15:0] sext_ln172_29_fu_9498_p1;
wire   [15:0] zext_ln172_46_fu_9415_p1;
wire  signed [15:0] sext_ln172_22_fu_9480_p1;
wire   [15:0] add_ln172_91_fu_9916_p2;
wire  signed [15:0] sext_ln172_14_fu_9448_p1;
wire  signed [16:0] sext_ln172_8_fu_9418_p1;
wire  signed [16:0] sext_ln172_23_fu_9483_p1;
wire   [16:0] add_ln172_109_fu_9928_p2;
wire  signed [16:0] sext_ln172_15_fu_9451_p1;
wire  signed [15:0] sext_ln172_9_fu_9421_p1;
wire  signed [15:0] sext_ln172_24_fu_9486_p1;
wire  signed [16:0] sext_ln172_10_fu_9441_p1;
wire  signed [16:0] sext_ln172_25_fu_9489_p1;
wire   [16:0] add_ln172_146_fu_9946_p2;
wire  signed [17:0] sext_ln172_185_fu_9952_p1;
wire  signed [17:0] sext_ln172_16_fu_9454_p1;
wire    ap_block_pp0_stage21;
wire   [9:0] shl_ln172_9_fu_9968_p3;
wire   [14:0] zext_ln172_22_fu_9975_p1;
wire   [14:0] select_ln172_29_fu_9979_p3;
wire   [12:0] shl_ln172_s_fu_9989_p3;
wire   [13:0] zext_ln172_24_fu_9996_p1;
wire   [13:0] sub_ln172_5_fu_10000_p2;
wire   [10:0] shl_ln172_3_fu_10010_p3;
wire  signed [14:0] sext_ln172_18_fu_10006_p1;
wire   [14:0] zext_ln172_25_fu_10017_p1;
wire   [13:0] zext_ln172_26_fu_10027_p1;
wire   [13:0] add_ln172_2_fu_10030_p2;
wire   [14:0] zext_ln172_27_fu_10036_p1;
wire   [14:0] sub_ln172_6_fu_10021_p2;
wire   [14:0] select_ln172_31_fu_10040_p3;
wire   [7:0] tmp_52_fu_10170_p8;
wire   [7:0] tmp_53_fu_10181_p8;
wire   [7:0] tmp_62_fu_10199_p8;
wire   [7:0] tmp_63_fu_10210_p8;
wire  signed [16:0] sext_ln172_13_fu_9962_p1;
wire   [16:0] add_ln172_56_fu_10231_p2;
wire  signed [16:0] sext_ln172_133_fu_10228_p1;
wire   [14:0] zext_ln172_104_fu_9965_p1;
wire   [15:0] zext_ln172_23_fu_9985_p1;
wire   [15:0] zext_ln172_135_fu_10051_p1;
wire  signed [15:0] sext_ln172_19_fu_10047_p1;
wire   [15:0] zext_ln172_39_fu_10054_p1;
wire    ap_block_pp0_stage22;
wire   [10:0] zext_ln172_6_fu_10271_p1;
wire   [10:0] sub_ln172_2_fu_10274_p2;
wire  signed [15:0] sext_ln172_4_fu_10280_p1;
wire   [8:0] zext_ln172_61_fu_10296_p1;
wire   [8:0] sub_ln172_14_fu_10299_p2;
wire  signed [14:0] sext_ln172_48_fu_10305_p1;
wire   [14:0] select_ln172_70_fu_10309_p3;
wire   [9:0] tmp_72_fu_10380_p3;
wire   [13:0] st_fu_10373_p3;
wire   [13:0] zext_ln172_92_fu_10387_p1;
wire   [13:0] select_ln172_91_fu_10391_p3;
wire   [14:0] zext_ln172_93_fu_10398_p1;
wire   [14:0] sub_ln172_21_fu_10402_p2;
wire   [10:0] tmp_73_fu_10415_p3;
wire   [11:0] zext_ln172_94_fu_10412_p1;
wire   [11:0] zext_ln172_95_fu_10422_p1;
wire   [11:0] sub_ln172_35_fu_10426_p2;
wire   [11:0] shl_ln172_31_fu_10436_p3;
wire   [12:0] zext_ln172_96_fu_10443_p1;
wire   [12:0] sub_ln172_22_fu_10447_p2;
wire   [8:0] shl_ln172_32_fu_10457_p3;
wire  signed [13:0] sext_ln172_70_fu_10453_p1;
wire   [13:0] zext_ln172_97_fu_10464_p1;
wire   [13:0] sub_ln172_23_fu_10468_p2;
wire  signed [13:0] sext_ln172_69_fu_10432_p1;
wire   [13:0] select_ln172_92_fu_10474_p3;
wire   [12:0] zext_ln172_98_fu_10485_p1;
wire   [12:0] sub_ln172_39_fu_10488_p2;
wire   [12:0] shl_ln172_33_fu_10498_p3;
wire   [13:0] zext_ln172_101_fu_10509_p1;
wire   [13:0] zext_ln172_100_fu_10505_p1;
wire   [13:0] sub_ln172_24_fu_10513_p2;
wire  signed [13:0] sext_ln172_72_fu_10494_p1;
wire   [13:0] select_ln172_94_fu_10519_p3;
wire   [7:0] tmp_54_fu_10537_p8;
wire   [7:0] tmp_55_fu_10548_p8;
wire  signed [15:0] sext_ln172_59_fu_10325_p1;
wire   [15:0] zext_ln172_21_fu_10259_p1;
wire  signed [16:0] sext_ln172_60_fu_10328_p1;
wire  signed [16:0] sext_ln172_fu_10262_p1;
wire   [16:0] zext_ln172_60_fu_10290_p1;
wire  signed [16:0] sext_ln172_68_fu_10408_p1;
wire   [16:0] add_ln172_68_fu_10657_p2;
wire  signed [16:0] sext_ln172_52_fu_10319_p1;
wire  signed [16:0] sext_ln172_47_fu_10293_p1;
wire  signed [16:0] sext_ln172_71_fu_10481_p1;
wire   [16:0] add_ln172_86_fu_10669_p2;
wire  signed [16:0] sext_ln172_53_fu_10322_p1;
wire   [15:0] zext_ln172_84_fu_10331_p1;
wire   [15:0] zext_ln172_37_fu_10265_p1;
wire   [15:0] add_ln172_90_fu_10681_p2;
wire  signed [17:0] sext_ln172_153_fu_10691_p1;
wire   [17:0] zext_ln172_141_fu_10687_p1;
wire   [15:0] zext_ln172_86_fu_10334_p1;
wire  signed [15:0] sext_ln172_49_fu_10315_p1;
wire  signed [15:0] sext_ln172_73_fu_10526_p1;
wire  signed [16:0] sext_ln172_65_fu_10337_p1;
wire  signed [16:0] sext_ln172_3_fu_10268_p1;
wire   [15:0] zext_ln172_88_fu_10340_p1;
wire   [15:0] select_ln172_7_fu_10284_p3;
wire    ap_block_pp0_stage23;
wire   [12:0] shl_ln172_18_fu_10736_p3;
wire   [9:0] shl_ln172_19_fu_10747_p3;
wire   [13:0] zext_ln172_55_fu_10754_p1;
wire   [13:0] zext_ln172_54_fu_10743_p1;
wire   [13:0] sub_ln172_13_fu_10758_p2;
wire   [13:0] shl_ln172_20_fu_10768_p3;
wire   [11:0] shl_ln172_21_fu_10779_p3;
wire   [14:0] zext_ln172_56_fu_10775_p1;
wire   [14:0] zext_ln172_57_fu_10786_p1;
wire   [14:0] add_ln172_4_fu_10790_p2;
wire   [15:0] zext_ln172_58_fu_10796_p1;
wire  signed [15:0] sext_ln172_46_fu_10764_p1;
wire   [10:0] shl_ln172_22_fu_10807_p3;
wire   [8:0] shl_ln172_23_fu_10818_p3;
wire   [11:0] zext_ln172_63_fu_10825_p1;
wire   [11:0] zext_ln172_62_fu_10814_p1;
wire   [11:0] add_ln172_5_fu_10829_p2;
wire   [12:0] zext_ln172_66_fu_10843_p1;
wire   [12:0] zext_ln172_65_fu_10839_p1;
wire   [12:0] add_ln172_6_fu_10847_p2;
wire   [12:0] zext_ln172_64_fu_10835_p1;
wire   [15:0] zext_ln172_68_fu_10860_p1;
wire   [7:0] tmp_56_fu_10929_p8;
wire   [7:0] tmp_57_fu_10940_p8;
wire   [8:0] zext_ln172_123_fu_10958_p1;
wire   [8:0] sub_ln172_31_fu_10961_p2;
wire  signed [14:0] sext_ln172_87_fu_10967_p1;
wire   [14:0] select_ln172_114_fu_10971_p3;
wire  signed [16:0] sext_ln172_44_fu_10730_p1;
wire  signed [16:0] sext_ln172_66_fu_10890_p1;
wire   [16:0] add_ln172_14_fu_11026_p2;
wire  signed [16:0] sext_ln172_50_fu_10870_p1;
wire  signed [15:0] sext_ln172_45_fu_10733_p1;
wire   [15:0] zext_ln172_91_fu_10893_p1;
wire   [15:0] add_ln172_32_fu_11045_p2;
wire  signed [15:0] sext_ln172_51_fu_10873_p1;
wire  signed [15:0] sext_ln172_103_fu_10990_p1;
wire  signed [15:0] sext_ln172_88_fu_10977_p1;
wire   [15:0] select_ln172_66_fu_10800_p3;
wire  signed [15:0] sext_ln172_67_fu_10896_p1;
wire  signed [15:0] sext_ln172_89_fu_10981_p1;
wire  signed [16:0] sext_ln172_104_fu_10993_p1;
wire  signed [16:0] sext_ln172_90_fu_10984_p1;
wire   [8:0] shl_ln172_47_fu_11101_p3;
wire   [9:0] zext_ln172_144_fu_11108_p1;
wire   [9:0] sub_ln172_36_fu_11112_p2;
wire  signed [13:0] sext_ln172_159_fu_11118_p1;
wire   [16:0] zext_ln172_136_fu_10996_p1;
wire  signed [16:0] sext_ln172_91_fu_10987_p1;
wire   [9:0] shl_ln172_48_fu_11137_p3;
wire   [10:0] zext_ln172_148_fu_11144_p1;
wire   [10:0] sub_ln172_37_fu_11148_p2;
wire   [11:0] shl_ln172_49_fu_11158_p3;
wire   [12:0] zext_ln172_149_fu_11165_p1;
wire   [12:0] zext_ln172_147_fu_11134_p1;
wire   [12:0] sub_ln172_38_fu_11169_p2;
wire  signed [12:0] sext_ln172_169_fu_11154_p1;
wire  signed [12:0] select_ln172_142_fu_11175_p3;
wire   [15:0] select_ln172_71_fu_10864_p3;
wire   [15:0] zext_ln172_158_fu_10899_p1;
wire    ap_block_pp0_stage24;
wire   [11:0] shl_ln172_4_fu_11199_p3;
wire   [12:0] zext_ln172_8_fu_11206_p1;
wire   [12:0] sub_ln172_3_fu_11210_p2;
wire   [9:0] shl_ln172_5_fu_11220_p3;
wire   [13:0] shl_ln172_6_fu_11231_p3;
wire   [14:0] zext_ln172_10_fu_11238_p1;
wire  signed [14:0] sext_ln172_5_fu_11216_p1;
wire   [14:0] select_ln172_8_fu_11242_p3;
wire   [14:0] zext_ln172_9_fu_11227_p1;
wire   [9:0] shl_ln172_12_fu_11286_p3;
wire   [12:0] shl_ln172_13_fu_11297_p3;
wire   [13:0] zext_ln172_36_fu_11304_p1;
wire   [13:0] sub_ln172_8_fu_11308_p2;
wire   [13:0] select_ln172_42_fu_11314_p3;
wire  signed [14:0] sext_ln172_27_fu_11321_p1;
wire   [14:0] zext_ln172_35_fu_11293_p1;
wire   [12:0] shl_ln172_14_fu_11362_p3;
wire   [13:0] zext_ln172_44_fu_11369_p1;
wire   [13:0] select_ln172_57_fu_11373_p3;
wire   [11:0] tmp_70_fu_11386_p3;
wire   [10:0] tmp_71_fu_11397_p3;
wire   [11:0] zext_ln172_152_fu_11404_p1;
wire   [11:0] select_ln172_59_fu_11408_p3;
wire   [12:0] zext_ln172_43_fu_11359_p1;
wire   [12:0] zext_ln172_153_fu_11415_p1;
wire   [12:0] sub_ln172_20_fu_11419_p2;
wire   [12:0] sub_ln172_12_fu_11435_p2;
wire  signed [14:0] sext_ln172_42_fu_11441_p1;
wire   [14:0] select_ln172_63_fu_11445_p3;
wire   [9:0] tmp_75_fu_11495_p3;
wire   [10:0] zext_ln172_105_fu_11489_p1;
wire   [10:0] zext_ln172_107_fu_11502_p1;
wire   [10:0] sub_ln172_40_fu_11506_p2;
wire   [12:0] shl_ln172_34_fu_11516_p3;
wire   [13:0] zext_ln172_108_fu_11523_p1;
wire   [13:0] zext_ln172_106_fu_11492_p1;
wire   [13:0] sub_ln172_25_fu_11527_p2;
wire  signed [13:0] sext_ln172_76_fu_11512_p1;
wire   [13:0] select_ln172_102_fu_11533_p3;
wire   [12:0] shl_ln172_35_fu_11602_p3;
wire   [13:0] zext_ln172_111_fu_11609_p1;
wire   [13:0] sub_ln172_26_fu_11613_p2;
wire   [10:0] shl_ln172_36_fu_11623_p3;
wire  signed [14:0] sext_ln172_81_fu_11619_p1;
wire   [14:0] zext_ln172_112_fu_11630_p1;
wire   [11:0] shl_ln172_37_fu_11640_p3;
wire   [8:0] shl_ln172_38_fu_11651_p3;
wire   [12:0] zext_ln172_114_fu_11658_p1;
wire   [12:0] zext_ln172_113_fu_11647_p1;
wire   [12:0] sub_ln172_28_fu_11662_p2;
wire  signed [14:0] sext_ln172_82_fu_11668_p1;
wire   [14:0] sub_ln172_27_fu_11634_p2;
wire   [12:0] shl_ln172_39_fu_11689_p3;
wire   [10:0] shl_ln172_40_fu_11700_p3;
wire   [13:0] zext_ln172_118_fu_11707_p1;
wire   [13:0] zext_ln172_117_fu_11696_p1;
wire   [13:0] add_ln172_8_fu_11715_p2;
wire   [11:0] zext_ln172_119_fu_11711_p1;
wire   [11:0] zext_ln172_116_fu_11686_p1;
wire   [11:0] sub_ln172_29_fu_11725_p2;
wire  signed [14:0] sext_ln172_84_fu_11731_p1;
wire   [14:0] zext_ln172_120_fu_11721_p1;
wire   [9:0] shl_ln172_41_fu_11742_p3;
wire   [13:0] zext_ln172_121_fu_11749_p1;
wire   [13:0] sub_ln172_30_fu_11753_p2;
wire   [13:0] select_ln172_113_fu_11759_p3;
wire   [10:0] shl_ln172_42_fu_11793_p3;
wire   [11:0] zext_ln172_126_fu_11800_p1;
wire  signed [11:0] sub_ln172_32_fu_11804_p2;
wire   [11:0] shl_ln172_43_fu_11814_p3;
wire   [12:0] zext_ln172_127_fu_11821_p1;
wire  signed [12:0] sext_ln172_95_fu_11810_p1;
wire   [12:0] shl_ln172_44_fu_11839_p3;
wire   [13:0] shl_ln172_45_fu_11850_p3;
wire   [8:0] shl_ln172_46_fu_11861_p3;
wire   [14:0] zext_ln172_130_fu_11857_p1;
wire   [14:0] zext_ln172_131_fu_11868_p1;
wire   [14:0] sub_ln172_33_fu_11872_p2;
wire   [14:0] zext_ln172_129_fu_11846_p1;
wire   [11:0] zext_ln172_132_fu_11885_p1;
wire   [11:0] add_ln172_9_fu_11889_p2;
wire   [14:0] sub_ln172_34_fu_11899_p2;
wire   [14:0] zext_ln172_133_fu_11895_p1;
wire  signed [15:0] sext_ln172_100_fu_11912_p1;
wire  signed [16:0] sext_ln172_31_fu_11334_p1;
wire  signed [16:0] sext_ln172_106_fu_11931_p1;
wire   [16:0] add_ln172_23_fu_11937_p2;
wire  signed [17:0] sext_ln172_114_fu_11943_p1;
wire  signed [17:0] sext_ln172_35_fu_11356_p1;
wire   [17:0] add_ln172_24_fu_11947_p2;
wire  signed [17:0] sext_ln172_113_fu_11934_p1;
wire  signed [16:0] sext_ln172_102_fu_11922_p1;
wire  signed [16:0] sext_ln172_86_fu_11766_p1;
wire   [15:0] zext_ln172_139_fu_11959_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_41_fu_11971_p2;
wire  signed [15:0] sext_ln172_36_fu_11379_p1;
wire   [15:0] add_ln172_42_fu_11976_p2;
wire  signed [16:0] sext_ln172_125_fu_11982_p1;
wire  signed [16:0] sext_ln172_124_fu_11968_p1;
wire  signed [16:0] sext_ln172_130_fu_11995_p1;
wire   [16:0] zext_ln172_71_fu_11455_p1;
wire  signed [16:0] sext_ln172_32_fu_11337_p1;
wire   [16:0] zext_ln172_140_fu_11992_p1;
wire   [16:0] add_ln172_59_fu_12004_p2;
wire  signed [16:0] sext_ln172_37_fu_11383_p1;
wire  signed [16:0] sext_ln172_33_fu_11340_p1;
wire  signed [16:0] sext_ln172_138_fu_12016_p1;
wire   [16:0] add_ln172_77_fu_12022_p2;
wire  signed [16:0] sext_ln172_38_fu_11425_p1;
wire   [16:0] add_ln172_78_fu_12028_p2;
wire  signed [17:0] sext_ln172_147_fu_12034_p1;
wire  signed [17:0] sext_ln172_146_fu_12019_p1;
wire   [15:0] zext_ln172_143_fu_11343_p1;
wire   [15:0] zext_ln172_169_fu_12044_p1;
wire   [15:0] add_ln172_95_fu_12053_p2;
wire   [16:0] zext_ln172_142_fu_12059_p1;
wire  signed [16:0] sext_ln172_39_fu_11429_p1;
wire   [16:0] add_ln172_96_fu_12063_p2;
wire  signed [17:0] sext_ln172_156_fu_12069_p1;
wire  signed [17:0] sext_ln172_155_fu_12050_p1;
wire   [17:0] add_ln172_97_fu_12073_p2;
wire  signed [18:0] sext_ln172_157_fu_12079_p1;
wire  signed [18:0] sext_ln172_154_fu_12047_p1;
wire  signed [16:0] sext_ln172_105_fu_11925_p1;
wire  signed [16:0] sext_ln172_92_fu_11770_p1;
wire   [14:0] select_ln172_110_fu_11672_p3;
wire  signed [14:0] sext_ln172_77_fu_11540_p1;
wire  signed [16:0] sext_ln172_17_fu_11276_p1;
wire  signed [16:0] sext_ln172_30_fu_11331_p1;
wire   [15:0] zext_ln172_52_fu_11432_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_132_fu_12107_p2;
wire  signed [16:0] sext_ln172_177_fu_12112_p1;
wire   [16:0] add_ln172_130_fu_12101_p2;
wire   [15:0] zext_ln172_166_fu_11928_p1;
wire   [15:0] zext_ln172_163_fu_11773_p1;
wire  signed [16:0] sext_ln172_181_fu_12131_p1;
wire  signed [16:0] sext_ln172_58_fu_11458_p1;
wire  signed [16:0] sext_ln172_34_fu_11353_p1;
wire   [16:0] zext_ln172_150_fu_12122_p1;
wire   [16:0] add_ln172_150_fu_12143_p2;
wire  signed [16:0] sext_ln172_43_fu_11451_p1;
wire   [16:0] add_ln172_151_fu_12149_p2;
wire  signed [16:0] sext_ln172_186_fu_12140_p1;
wire   [15:0] select_ln172_16_fu_12183_p3;
wire   [9:0] shl_ln172_15_fu_12198_p3;
wire   [12:0] zext_ln172_49_fu_12205_p1;
wire   [12:0] sub_ln172_10_fu_12209_p2;
wire   [13:0] shl_ln172_16_fu_12218_p3;
wire   [8:0] shl_ln172_17_fu_12229_p3;
wire   [14:0] zext_ln172_50_fu_12225_p1;
wire   [14:0] zext_ln172_51_fu_12236_p1;
wire   [14:0] sub_ln172_11_fu_12240_p2;
wire  signed [14:0] sext_ln172_40_fu_12214_p1;
wire   [14:0] select_ln172_61_fu_12246_p3;
wire   [12:0] shl_ln172_24_fu_12260_p3;
wire   [8:0] shl_ln172_25_fu_12271_p3;
wire   [13:0] zext_ln172_73_fu_12278_p1;
wire   [13:0] zext_ln172_72_fu_12267_p1;
wire   [13:0] sub_ln172_15_fu_12282_p2;
wire   [13:0] shl_ln172_26_fu_12292_p3;
wire   [10:0] shl_ln172_27_fu_12303_p3;
wire   [14:0] zext_ln172_75_fu_12310_p1;
wire   [14:0] zext_ln172_74_fu_12299_p1;
wire   [14:0] sub_ln172_16_fu_12314_p2;
wire  signed [14:0] sext_ln172_54_fu_12288_p1;
wire   [14:0] select_ln172_77_fu_12320_p3;
wire   [11:0] zext_ln172_76_fu_12331_p1;
wire   [11:0] zext_ln172_77_fu_12335_p1;
wire   [11:0] add_ln172_7_fu_12339_p2;
wire   [9:0] shl_ln172_28_fu_12349_p3;
wire   [10:0] zext_ln172_79_fu_12356_p1;
wire   [10:0] sub_ln172_17_fu_12360_p2;
wire  signed [12:0] sext_ln172_56_fu_12366_p1;
wire   [12:0] zext_ln172_78_fu_12345_p1;
wire   [12:0] select_ln172_78_fu_12370_p3;
wire  signed [16:0] sext_ln172_78_fu_12393_p1;
wire   [16:0] zext_ln172_103_fu_12384_p1;
wire   [16:0] add_ln172_13_fu_12437_p2;
wire  signed [15:0] grp_fu_15076_p3;
wire  signed [16:0] sext_ln172_110_fu_12451_p1;
wire  signed [16:0] sext_ln172_11_fu_12188_p1;
wire   [16:0] add_ln172_20_fu_12454_p2;
wire  signed [17:0] sext_ln172_111_fu_12460_p1;
wire  signed [17:0] sext_ln172_109_fu_12448_p1;
wire  signed [31:0] sext_ln172_94_fu_12414_p1;
wire  signed [31:0] sext_ln172_117_fu_12476_p1;
wire   [31:0] add_ln172_28_fu_12470_p2;
wire   [15:0] zext_ln172_161_fu_12396_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_31_fu_12485_p2;
wire  signed [16:0] sext_ln172_119_fu_12494_p1;
wire  signed [16:0] sext_ln172_118_fu_12490_p1;
wire   [16:0] add_ln172_34_fu_12497_p2;
wire  signed [31:0] sext_ln172_120_fu_12503_p1;
wire   [31:0] add_ln172_30_fu_12479_p2;
wire  signed [17:0] sext_ln172_123_fu_12516_p1;
wire  signed [17:0] sext_ln172_121_fu_12513_p1;
wire  signed [17:0] sext_ln172_126_fu_12525_p1;
wire   [17:0] add_ln172_39_fu_12519_p2;
wire   [17:0] add_ln172_44_fu_12528_p2;
wire  signed [31:0] sext_ln172_127_fu_12534_p1;
wire   [31:0] add_ln172_35_fu_12507_p2;
wire   [15:0] zext_ln172_162_fu_12399_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_49_fu_12544_p2;
wire  signed [17:0] sext_ln172_131_fu_12553_p1;
wire  signed [17:0] sext_ln172_129_fu_12549_p1;
wire  signed [15:0] grp_fu_15069_p3;
wire  signed [17:0] sext_ln172_136_fu_12568_p1;
wire  signed [17:0] sext_ln172_135_fu_12565_p1;
wire   [17:0] add_ln172_61_fu_12571_p2;
wire  signed [17:0] sext_ln172_134_fu_12562_p1;
wire  signed [16:0] sext_ln172_79_fu_12402_p1;
wire  signed [16:0] sext_ln172_74_fu_12387_p1;
wire   [16:0] add_ln172_67_fu_12583_p2;
wire  signed [17:0] sext_ln172_141_fu_12593_p1;
wire  signed [17:0] sext_ln172_140_fu_12589_p1;
wire  signed [15:0] grp_fu_15057_p3;
wire  signed [16:0] sext_ln172_144_fu_12602_p1;
wire   [16:0] zext_ln172_17_fu_12192_p1;
wire  signed [31:0] sext_ln172_97_fu_12417_p1;
wire  signed [31:0] sext_ln172_149_fu_12617_p1;
wire   [31:0] add_ln172_82_fu_12611_p2;
wire  signed [15:0] sext_ln172_75_fu_12390_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_85_fu_12626_p2;
wire  signed [17:0] sext_ln172_151_fu_12635_p1;
wire  signed [17:0] sext_ln172_150_fu_12631_p1;
wire   [17:0] add_ln172_88_fu_12638_p2;
wire  signed [31:0] sext_ln172_152_fu_12644_p1;
wire   [31:0] add_ln172_84_fu_12620_p2;
wire  signed [31:0] sext_ln172_158_fu_12654_p1;
wire   [31:0] add_ln172_89_fu_12648_p2;
wire  signed [15:0] sext_ln172_80_fu_12405_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_103_fu_12666_p2;
wire  signed [14:0] grp_fu_15090_p3;
wire   [15:0] zext_ln172_145_fu_12675_p1;
wire  signed [15:0] sext_ln172_55_fu_12327_p1;
wire   [15:0] add_ln172_105_fu_12678_p2;
wire  signed [16:0] sext_ln172_163_fu_12684_p1;
wire  signed [16:0] sext_ln172_162_fu_12671_p1;
wire  signed [15:0] grp_fu_15083_p3;
wire  signed [15:0] sext_ln172_41_fu_12253_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_114_fu_12697_p2;
wire  signed [17:0] sext_ln172_167_fu_12702_p1;
wire   [17:0] zext_ln172_146_fu_12694_p1;
wire  signed [15:0] sext_ln172_57_fu_12377_p1;
wire   [15:0] add_ln172_123_fu_12715_p2;
wire  signed [15:0] sext_ln172_172_fu_12712_p1;
wire  signed [15:0] grp_fu_15063_p3;
wire  signed [17:0] sext_ln172_175_fu_12729_p1;
wire  signed [17:0] sext_ln172_174_fu_12726_p1;
wire   [17:0] add_ln172_129_fu_12732_p2;
wire  signed [18:0] sext_ln172_178_fu_12742_p1;
wire  signed [18:0] sext_ln172_176_fu_12738_p1;
wire  signed [31:0] sext_ln172_101_fu_12427_p1;
wire   [31:0] zext_ln172_151_fu_12757_p1;
wire   [31:0] add_ln172_136_fu_12751_p2;
wire  signed [15:0] sext_ln172_83_fu_12408_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln172_139_fu_12766_p2;
wire  signed [17:0] sext_ln172_182_fu_12775_p1;
wire  signed [17:0] sext_ln172_180_fu_12771_p1;
wire   [17:0] add_ln172_142_fu_12778_p2;
wire  signed [31:0] sext_ln172_183_fu_12784_p1;
wire   [31:0] add_ln172_138_fu_12760_p2;
wire  signed [17:0] sext_ln172_184_fu_12794_p1;
wire  signed [17:0] sext_ln172_187_fu_12802_p1;
wire   [17:0] add_ln172_148_fu_12797_p2;
wire   [17:0] add_ln172_153_fu_12805_p2;
wire  signed [31:0] sext_ln172_188_fu_12811_p1;
wire   [31:0] add_ln172_143_fu_12788_p2;
wire  signed [31:0] sext_ln172_93_fu_12841_p1;
wire  signed [31:0] sext_ln172_107_fu_12862_p1;
wire   [31:0] add_ln172_10_fu_12856_p2;
wire  signed [31:0] sext_ln172_108_fu_12871_p1;
wire   [31:0] add_ln172_12_fu_12865_p2;
wire  signed [18:0] sext_ln172_115_fu_12883_p1;
wire  signed [18:0] sext_ln172_112_fu_12880_p1;
wire   [18:0] add_ln172_26_fu_12886_p2;
wire  signed [31:0] sext_ln172_116_fu_12892_p1;
wire   [31:0] add_ln172_17_fu_12874_p2;
wire  signed [31:0] sext_ln172_96_fu_12844_p1;
wire  signed [31:0] sext_ln172_128_fu_12908_p1;
wire   [31:0] add_ln172_46_fu_12902_p2;
wire  signed [31:0] sext_ln172_132_fu_12917_p1;
wire   [31:0] add_ln172_48_fu_12911_p2;
wire  signed [31:0] sext_ln172_137_fu_12926_p1;
wire   [31:0] add_ln172_53_fu_12920_p2;
wire   [31:0] zext_ln172_128_fu_12847_p1;
wire  signed [31:0] sext_ln172_139_fu_12941_p1;
wire   [31:0] add_ln172_64_fu_12935_p2;
wire  signed [31:0] sext_ln172_142_fu_12950_p1;
wire   [31:0] add_ln172_66_fu_12944_p2;
wire  signed [17:0] sext_ln172_145_fu_12962_p1;
wire  signed [17:0] sext_ln172_143_fu_12959_p1;
wire   [17:0] add_ln172_75_fu_12965_p2;
wire   [17:0] add_ln172_80_fu_12971_p2;
wire  signed [31:0] sext_ln172_148_fu_12976_p1;
wire   [31:0] add_ln172_71_fu_12953_p2;
wire  signed [31:0] sext_ln172_98_fu_12850_p1;
wire  signed [31:0] sext_ln172_161_fu_12992_p1;
wire   [31:0] add_ln172_100_fu_12986_p2;
wire  signed [31:0] sext_ln172_164_fu_13001_p1;
wire   [31:0] add_ln172_102_fu_12995_p2;
wire  signed [17:0] sext_ln172_166_fu_13013_p1;
wire  signed [17:0] sext_ln172_165_fu_13010_p1;
wire   [17:0] add_ln172_111_fu_13016_p2;
wire   [17:0] add_ln172_116_fu_13022_p2;
wire  signed [31:0] sext_ln172_168_fu_13027_p1;
wire   [31:0] add_ln172_107_fu_13004_p2;
wire  signed [31:0] sext_ln172_99_fu_12853_p1;
wire  signed [31:0] sext_ln172_171_fu_13043_p1;
wire   [31:0] add_ln172_118_fu_13037_p2;
wire  signed [31:0] sext_ln172_173_fu_13052_p1;
wire   [31:0] add_ln172_120_fu_13046_p2;
wire  signed [31:0] sext_ln172_179_fu_13061_p1;
wire   [31:0] add_ln172_125_fu_13055_p2;
wire   [0:0] icmp_ln182_1_fu_13070_p2;
wire   [0:0] icmp_ln182_4_fu_13081_p2;
wire   [0:0] icmp_ln182_fu_13092_p2;
wire   [0:0] icmp_ln182_2_fu_13103_p2;
wire   [0:0] icmp_ln182_5_fu_13114_p2;
wire   [0:0] icmp_ln182_6_fu_13124_p2;
wire   [0:0] icmp_ln182_3_fu_13145_p2;
wire   [0:0] icmp_ln182_7_fu_13156_p2;
wire   [3:0] tmp_84_fu_13233_p3;
wire   [7:0] mul_ln191_fu_13341_p0;
wire   [7:0] mul_ln191_1_fu_13349_p0;
wire   [7:0] mul_ln191_2_fu_13357_p0;
wire   [7:0] mul_ln191_3_fu_13365_p0;
wire   [7:0] mul_ln191_4_fu_13373_p0;
wire   [7:0] mul_ln191_5_fu_13699_p0;
wire   [7:0] mul_ln191_6_fu_13707_p0;
wire   [7:0] mul_ln191_7_fu_13715_p0;
wire   [7:0] mul_ln191_8_fu_13723_p0;
wire   [7:0] mul_ln191_9_fu_13731_p0;
wire   [7:0] mul_ln191_10_fu_13864_p0;
wire   [7:0] mul_ln191_11_fu_13872_p0;
wire   [7:0] mul_ln191_12_fu_13880_p0;
wire   [7:0] mul_ln191_13_fu_13888_p0;
wire   [7:0] mul_ln191_14_fu_13896_p0;
wire   [7:0] mul_ln191_15_fu_13929_p0;
wire   [7:0] grp_fu_14120_p0;
wire   [7:0] grp_fu_14120_p1;
wire  signed [7:0] grp_fu_14128_p0;
wire   [7:0] grp_fu_14128_p1;
wire   [8:0] grp_fu_14128_p2;
wire  signed [6:0] grp_fu_14136_p0;
wire   [7:0] grp_fu_14136_p1;
wire   [14:0] zext_ln97_14_fu_5966_p1;
wire  signed [6:0] grp_fu_14144_p0;
wire   [7:0] grp_fu_14144_p1;
wire  signed [15:0] grp_fu_14144_p2;
wire   [6:0] grp_fu_14152_p0;
wire   [7:0] grp_fu_14152_p1;
wire   [13:0] grp_fu_14152_p2;
wire   [7:0] grp_fu_14160_p0;
wire   [7:0] grp_fu_14160_p1;
wire  signed [5:0] grp_fu_14168_p0;
wire   [7:0] grp_fu_14168_p1;
wire   [13:0] grp_fu_14168_p2;
wire  signed [6:0] grp_fu_14176_p0;
wire   [7:0] grp_fu_14176_p1;
wire   [14:0] grp_fu_14176_p2;
wire  signed [7:0] grp_fu_14184_p0;
wire   [7:0] grp_fu_14184_p1;
wire   [7:0] grp_fu_14192_p0;
wire   [7:0] grp_fu_14192_p1;
wire   [7:0] grp_fu_14200_p0;
wire   [7:0] grp_fu_14200_p1;
wire   [10:0] grp_fu_14200_p2;
wire   [7:0] grp_fu_14208_p0;
wire   [7:0] grp_fu_14208_p1;
wire   [7:0] grp_fu_14216_p0;
wire   [7:0] grp_fu_14216_p1;
wire   [12:0] grp_fu_14216_p2;
wire   [7:0] grp_fu_14224_p0;
wire   [7:0] grp_fu_14224_p1;
wire   [11:0] grp_fu_14224_p2;
wire   [6:0] grp_fu_14232_p0;
wire   [7:0] grp_fu_14232_p1;
wire   [14:0] grp_fu_14232_p2;
wire  signed [6:0] grp_fu_14240_p0;
wire   [7:0] grp_fu_14240_p1;
wire  signed [6:0] grp_fu_14248_p0;
wire   [7:0] grp_fu_14248_p1;
wire  signed [5:0] grp_fu_14255_p0;
wire   [7:0] grp_fu_14255_p1;
wire   [15:0] grp_fu_14255_p2;
wire  signed [4:0] grp_fu_14263_p0;
wire   [7:0] grp_fu_14263_p1;
wire  signed [6:0] grp_fu_14270_p0;
wire   [7:0] grp_fu_14270_p1;
wire   [9:0] grp_fu_14270_p2;
wire  signed [7:0] grp_fu_14279_p0;
wire   [7:0] grp_fu_14279_p1;
wire   [5:0] grp_fu_14287_p0;
wire   [7:0] grp_fu_14287_p1;
wire  signed [15:0] grp_fu_14279_p3;
wire   [6:0] grp_fu_14295_p0;
wire   [7:0] grp_fu_14295_p1;
wire   [15:0] grp_fu_14295_p2;
wire  signed [4:0] grp_fu_14303_p0;
wire   [7:0] grp_fu_14303_p1;
wire  signed [14:0] grp_fu_14303_p2;
wire   [6:0] grp_fu_14311_p0;
wire   [7:0] grp_fu_14311_p1;
wire   [15:0] grp_fu_14311_p2;
wire  signed [6:0] grp_fu_14319_p0;
wire   [7:0] grp_fu_14319_p1;
wire   [8:0] grp_fu_14319_p2;
wire   [7:0] grp_fu_14328_p0;
wire   [7:0] grp_fu_14328_p1;
wire   [7:0] grp_fu_14336_p0;
wire   [7:0] grp_fu_14336_p1;
wire   [7:0] grp_fu_14336_p2;
wire  signed [6:0] grp_fu_14347_p0;
wire   [7:0] grp_fu_14347_p1;
wire   [6:0] grp_fu_14355_p0;
wire   [7:0] grp_fu_14355_p1;
wire   [11:0] grp_fu_14355_p2;
wire  signed [6:0] grp_fu_14364_p0;
wire   [7:0] grp_fu_14364_p1;
wire   [10:0] grp_fu_14364_p2;
wire  signed [5:0] grp_fu_14372_p0;
wire   [7:0] grp_fu_14372_p1;
wire   [13:0] grp_fu_14372_p2;
wire   [6:0] grp_fu_14379_p0;
wire   [7:0] grp_fu_14379_p1;
wire   [13:0] grp_fu_14379_p2;
wire   [6:0] grp_fu_14387_p0;
wire   [7:0] grp_fu_14387_p1;
wire   [6:0] grp_fu_14396_p0;
wire   [7:0] grp_fu_14396_p1;
wire   [5:0] grp_fu_14405_p0;
wire   [7:0] grp_fu_14405_p1;
wire  signed [6:0] grp_fu_14414_p0;
wire   [7:0] grp_fu_14414_p1;
wire   [4:0] grp_fu_14422_p0;
wire   [7:0] grp_fu_14422_p1;
wire  signed [5:0] grp_fu_14431_p0;
wire   [7:0] grp_fu_14431_p1;
wire   [8:0] grp_fu_14431_p2;
wire   [6:0] grp_fu_14439_p0;
wire   [7:0] grp_fu_14439_p1;
wire  signed [6:0] grp_fu_14447_p0;
wire   [7:0] grp_fu_14447_p1;
wire   [4:0] grp_fu_14456_p0;
wire   [7:0] grp_fu_14456_p1;
wire   [7:0] grp_fu_14464_p0;
wire   [7:0] grp_fu_14464_p1;
wire   [6:0] grp_fu_14472_p0;
wire   [7:0] grp_fu_14472_p1;
wire   [14:0] grp_fu_14472_p2;
wire   [7:0] grp_fu_14480_p0;
wire   [7:0] grp_fu_14480_p1;
wire  signed [7:0] mul_ln172_fu_14487_p0;
wire   [7:0] mul_ln172_fu_14487_p1;
wire   [14:0] zext_ln172_18_fu_8877_p1;
wire  signed [7:0] mul_ln172_1_fu_14493_p0;
wire   [7:0] mul_ln172_1_fu_14493_p1;
wire  signed [7:0] mul_ln172_3_fu_14499_p0;
wire   [7:0] mul_ln172_3_fu_14499_p1;
wire  signed [7:0] mul_ln172_4_fu_14505_p0;
wire   [7:0] mul_ln172_4_fu_14505_p1;
wire  signed [7:0] mul_ln172_5_fu_14511_p0;
wire   [7:0] mul_ln172_5_fu_14511_p1;
wire  signed [6:0] mul_ln172_7_fu_14517_p0;
wire   [7:0] mul_ln172_7_fu_14517_p1;
wire   [13:0] zext_ln172_7_fu_8914_p1;
wire  signed [7:0] mul_ln172_8_fu_14523_p0;
wire   [7:0] mul_ln172_8_fu_14523_p1;
wire  signed [7:0] mul_ln172_10_fu_14529_p0;
wire   [7:0] mul_ln172_10_fu_14529_p1;
wire   [14:0] zext_ln172_11_fu_8924_p1;
wire  signed [6:0] mul_ln172_11_fu_14535_p0;
wire   [7:0] mul_ln172_11_fu_14535_p1;
wire  signed [5:0] mul_ln172_12_fu_14541_p0;
wire   [7:0] mul_ln172_12_fu_14541_p1;
wire  signed [7:0] mul_ln172_15_fu_14547_p0;
wire   [7:0] mul_ln172_15_fu_14547_p1;
wire  signed [7:0] mul_ln172_16_fu_14553_p0;
wire   [7:0] mul_ln172_16_fu_14553_p1;
wire  signed [7:0] mul_ln172_17_fu_14559_p0;
wire   [7:0] mul_ln172_17_fu_14559_p1;
wire  signed [6:0] mul_ln172_18_fu_14565_p0;
wire   [7:0] mul_ln172_18_fu_14565_p1;
wire  signed [7:0] mul_ln172_19_fu_14571_p0;
wire   [7:0] mul_ln172_19_fu_14571_p1;
wire  signed [6:0] mul_ln172_21_fu_14576_p0;
wire   [7:0] mul_ln172_21_fu_14576_p1;
wire  signed [7:0] mul_ln172_22_fu_14581_p0;
wire   [7:0] mul_ln172_22_fu_14581_p1;
wire  signed [7:0] mul_ln172_23_fu_14587_p0;
wire   [7:0] mul_ln172_23_fu_14587_p1;
wire  signed [6:0] mul_ln172_26_fu_14593_p0;
wire   [7:0] mul_ln172_26_fu_14593_p1;
wire  signed [6:0] mul_ln172_28_fu_14599_p0;
wire   [7:0] mul_ln172_28_fu_14599_p1;
wire  signed [7:0] mul_ln172_30_fu_14605_p0;
wire   [7:0] mul_ln172_30_fu_14605_p1;
wire  signed [7:0] mul_ln172_31_fu_14611_p0;
wire   [7:0] mul_ln172_31_fu_14611_p1;
wire  signed [6:0] mul_ln172_33_fu_14617_p0;
wire   [7:0] mul_ln172_33_fu_14617_p1;
wire   [14:0] zext_ln172_31_fu_9203_p1;
wire  signed [6:0] mul_ln172_35_fu_14623_p0;
wire   [7:0] mul_ln172_35_fu_14623_p1;
wire  signed [7:0] mul_ln172_36_fu_14629_p0;
wire   [7:0] mul_ln172_36_fu_14629_p1;
wire  signed [6:0] mul_ln172_37_fu_14635_p0;
wire   [7:0] mul_ln172_37_fu_14635_p1;
wire  signed [6:0] mul_ln172_38_fu_14641_p0;
wire   [7:0] mul_ln172_38_fu_14641_p1;
wire  signed [5:0] mul_ln172_39_fu_14647_p0;
wire   [7:0] mul_ln172_39_fu_14647_p1;
wire  signed [6:0] mul_ln172_40_fu_14653_p0;
wire   [7:0] mul_ln172_40_fu_14653_p1;
wire  signed [7:0] mul_ln172_41_fu_14658_p0;
wire   [7:0] mul_ln172_41_fu_14658_p1;
wire  signed [7:0] mul_ln172_42_fu_14663_p0;
wire   [7:0] mul_ln172_42_fu_14663_p1;
wire  signed [6:0] mul_ln172_43_fu_14669_p0;
wire   [7:0] mul_ln172_43_fu_14669_p1;
wire  signed [7:0] mul_ln172_44_fu_14674_p0;
wire   [7:0] mul_ln172_44_fu_14674_p1;
wire  signed [7:0] mul_ln172_45_fu_14680_p0;
wire   [7:0] mul_ln172_45_fu_14680_p1;
wire  signed [7:0] mul_ln172_46_fu_14686_p0;
wire   [7:0] mul_ln172_46_fu_14686_p1;
wire  signed [7:0] mul_ln172_47_fu_14692_p0;
wire   [7:0] mul_ln172_47_fu_14692_p1;
wire  signed [7:0] mul_ln172_48_fu_14698_p0;
wire   [7:0] mul_ln172_48_fu_14698_p1;
wire  signed [7:0] mul_ln172_51_fu_14704_p0;
wire   [7:0] mul_ln172_51_fu_14704_p1;
wire  signed [7:0] mul_ln172_52_fu_14710_p0;
wire   [7:0] mul_ln172_52_fu_14710_p1;
wire   [15:0] zext_ln172_41_fu_9587_p1;
wire  signed [7:0] mul_ln172_54_fu_14716_p0;
wire   [7:0] mul_ln172_54_fu_14716_p1;
wire  signed [6:0] mul_ln172_55_fu_14722_p0;
wire   [7:0] mul_ln172_55_fu_14722_p1;
wire  signed [6:0] mul_ln172_56_fu_14727_p0;
wire   [7:0] mul_ln172_56_fu_14727_p1;
wire  signed [6:0] mul_ln172_58_fu_14732_p0;
wire   [7:0] mul_ln172_58_fu_14732_p1;
wire  signed [6:0] mul_ln172_59_fu_14737_p0;
wire   [7:0] mul_ln172_59_fu_14737_p1;
wire  signed [7:0] mul_ln172_60_fu_14742_p0;
wire   [7:0] mul_ln172_60_fu_14742_p1;
wire  signed [7:0] mul_ln172_61_fu_14747_p0;
wire   [7:0] mul_ln172_61_fu_14747_p1;
wire  signed [6:0] mul_ln172_64_fu_14752_p0;
wire   [7:0] mul_ln172_64_fu_14752_p1;
wire  signed [6:0] mul_ln172_65_fu_14758_p0;
wire   [7:0] mul_ln172_65_fu_14758_p1;
wire  signed [7:0] mul_ln172_67_fu_14764_p0;
wire   [7:0] mul_ln172_67_fu_14764_p1;
wire  signed [7:0] mul_ln172_68_fu_14770_p0;
wire   [7:0] mul_ln172_68_fu_14770_p1;
wire  signed [6:0] mul_ln172_70_fu_14776_p0;
wire   [7:0] mul_ln172_70_fu_14776_p1;
wire  signed [6:0] mul_ln172_71_fu_14781_p0;
wire   [7:0] mul_ln172_71_fu_14781_p1;
wire  signed [6:0] mul_ln172_73_fu_14786_p0;
wire   [7:0] mul_ln172_73_fu_14786_p1;
wire  signed [5:0] mul_ln172_74_fu_14792_p0;
wire   [7:0] mul_ln172_74_fu_14792_p1;
wire   [12:0] zext_ln172_155_fu_10150_p1;
wire  signed [7:0] mul_ln172_75_fu_14798_p0;
wire   [7:0] mul_ln172_75_fu_14798_p1;
wire  signed [5:0] mul_ln172_76_fu_14804_p0;
wire   [7:0] mul_ln172_76_fu_14804_p1;
wire  signed [7:0] mul_ln172_77_fu_14810_p0;
wire   [7:0] mul_ln172_77_fu_14810_p1;
wire  signed [6:0] mul_ln172_78_fu_14816_p0;
wire   [7:0] mul_ln172_78_fu_14816_p1;
wire  signed [6:0] mul_ln172_79_fu_14822_p0;
wire   [7:0] mul_ln172_79_fu_14822_p1;
wire  signed [7:0] mul_ln172_81_fu_14828_p0;
wire   [7:0] mul_ln172_81_fu_14828_p1;
wire  signed [6:0] mul_ln172_97_fu_14834_p0;
wire   [7:0] mul_ln172_97_fu_14834_p1;
wire  signed [7:0] mul_ln172_98_fu_14839_p0;
wire   [7:0] mul_ln172_98_fu_14839_p1;
wire   [15:0] zext_ln172_124_fu_10580_p1;
wire  signed [7:0] mul_ln172_99_fu_14845_p0;
wire   [7:0] mul_ln172_99_fu_14845_p1;
wire  signed [7:0] mul_ln172_100_fu_14851_p0;
wire   [7:0] mul_ln172_100_fu_14851_p1;
wire  signed [7:0] mul_ln172_101_fu_14857_p0;
wire   [7:0] mul_ln172_101_fu_14857_p1;
wire  signed [7:0] mul_ln172_108_fu_14862_p0;
wire   [7:0] mul_ln172_108_fu_14862_p1;
wire  signed [6:0] mul_ln172_109_fu_14868_p0;
wire   [7:0] mul_ln172_109_fu_14868_p1;
wire  signed [7:0] mul_ln172_110_fu_14874_p0;
wire   [7:0] mul_ln172_110_fu_14874_p1;
wire  signed [7:0] mul_ln172_111_fu_14880_p0;
wire   [7:0] mul_ln172_111_fu_14880_p1;
wire  signed [7:0] mul_ln172_112_fu_14886_p0;
wire   [7:0] mul_ln172_112_fu_14886_p1;
wire  signed [7:0] grp_fu_14892_p0;
wire   [7:0] grp_fu_14892_p1;
wire  signed [7:0] mul_ln172_66_fu_14899_p0;
wire   [7:0] mul_ln172_66_fu_14899_p1;
wire  signed [7:0] mul_ln172_69_fu_14904_p0;
wire   [7:0] mul_ln172_69_fu_14904_p1;
wire  signed [7:0] mul_ln172_82_fu_14909_p0;
wire   [7:0] mul_ln172_82_fu_14909_p1;
wire  signed [7:0] mul_ln172_83_fu_14915_p0;
wire   [7:0] mul_ln172_83_fu_14915_p1;
wire  signed [7:0] mul_ln172_84_fu_14921_p0;
wire   [7:0] mul_ln172_84_fu_14921_p1;
wire  signed [7:0] mul_ln172_113_fu_14927_p0;
wire   [7:0] mul_ln172_113_fu_14927_p1;
wire  signed [7:0] mul_ln172_114_fu_14932_p0;
wire   [7:0] mul_ln172_114_fu_14932_p1;
wire  signed [7:0] mul_ln172_115_fu_14937_p0;
wire   [7:0] mul_ln172_115_fu_14937_p1;
wire   [15:0] zext_ln172_137_fu_11020_p1;
wire  signed [6:0] mul_ln172_116_fu_14943_p0;
wire   [7:0] mul_ln172_116_fu_14943_p1;
wire  signed [7:0] mul_ln172_117_fu_14948_p0;
wire   [7:0] mul_ln172_117_fu_14948_p1;
wire   [14:0] zext_ln172_167_fu_11023_p1;
wire  signed [7:0] mul_ln172_118_fu_14954_p0;
wire   [7:0] mul_ln172_118_fu_14954_p1;
wire  signed [7:0] mul_ln172_119_fu_14960_p0;
wire   [7:0] mul_ln172_119_fu_14960_p1;
wire  signed [7:0] mul_ln172_121_fu_14966_p0;
wire   [7:0] mul_ln172_121_fu_14966_p1;
wire  signed [7:0] mul_ln172_85_fu_14972_p0;
wire   [7:0] mul_ln172_85_fu_14972_p1;
wire  signed [6:0] mul_ln172_86_fu_14977_p0;
wire   [7:0] mul_ln172_86_fu_14977_p1;
wire  signed [7:0] mul_ln172_87_fu_14982_p0;
wire   [7:0] mul_ln172_87_fu_14982_p1;
wire  signed [7:0] mul_ln172_88_fu_14987_p0;
wire   [7:0] mul_ln172_88_fu_14987_p1;
wire  signed [7:0] mul_ln172_89_fu_14992_p0;
wire   [7:0] mul_ln172_89_fu_14992_p1;
wire   [15:0] zext_ln172_109_fu_11558_p1;
wire  signed [7:0] mul_ln172_90_fu_14998_p0;
wire   [7:0] mul_ln172_90_fu_14998_p1;
wire   [14:0] zext_ln172_160_fu_11561_p1;
wire  signed [7:0] mul_ln172_91_fu_15004_p0;
wire   [7:0] mul_ln172_91_fu_15004_p1;
wire  signed [7:0] mul_ln172_92_fu_15010_p0;
wire   [7:0] mul_ln172_92_fu_15010_p1;
wire  signed [7:0] mul_ln172_93_fu_15016_p0;
wire   [7:0] mul_ln172_93_fu_15016_p1;
wire  signed [5:0] mul_ln172_94_fu_15022_p0;
wire   [7:0] mul_ln172_94_fu_15022_p1;
wire  signed [6:0] mul_ln172_95_fu_15028_p0;
wire   [7:0] mul_ln172_95_fu_15028_p1;
wire  signed [7:0] mul_ln172_102_fu_15034_p0;
wire   [7:0] mul_ln172_102_fu_15034_p1;
wire  signed [7:0] mul_ln172_103_fu_15039_p0;
wire   [7:0] mul_ln172_103_fu_15039_p1;
wire  signed [7:0] mul_ln172_104_fu_15044_p0;
wire   [7:0] mul_ln172_104_fu_15044_p1;
wire  signed [7:0] grp_fu_15050_p0;
wire   [7:0] grp_fu_15050_p1;
wire  signed [7:0] grp_fu_15057_p0;
wire   [7:0] grp_fu_15057_p1;
wire  signed [7:0] grp_fu_15063_p0;
wire   [7:0] grp_fu_15063_p1;
wire  signed [7:0] grp_fu_15069_p0;
wire   [7:0] grp_fu_15069_p1;
wire  signed [7:0] grp_fu_15076_p0;
wire   [7:0] grp_fu_15076_p1;
wire  signed [7:0] grp_fu_15083_p0;
wire   [7:0] grp_fu_15083_p1;
wire  signed [7:0] grp_fu_15090_p0;
wire   [7:0] grp_fu_15090_p1;
wire   [12:0] grp_fu_15090_p2;
wire  signed [7:0] mul_ln172_105_fu_15097_p0;
wire   [7:0] mul_ln172_105_fu_15097_p1;
wire  signed [7:0] grp_fu_15102_p0;
wire   [7:0] grp_fu_15102_p1;
reg   [29:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_reset_start_pp0;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage28_subdone;
wire    ap_enable_pp0;
wire   [15:0] grp_fu_14128_p20;
wire   [14:0] grp_fu_14152_p10;
wire   [14:0] grp_fu_14152_p20;
wire   [15:0] grp_fu_14160_p10;
wire   [13:0] grp_fu_14168_p10;
wire   [14:0] grp_fu_14176_p10;
wire   [14:0] grp_fu_14200_p10;
wire   [14:0] grp_fu_14200_p20;
wire   [15:0] grp_fu_14208_p10;
wire   [14:0] grp_fu_14216_p10;
wire   [14:0] grp_fu_14216_p20;
wire   [14:0] grp_fu_14224_p20;
wire   [14:0] grp_fu_14232_p10;
wire   [14:0] grp_fu_14240_p10;
wire   [14:0] grp_fu_14248_p10;
wire   [13:0] grp_fu_14255_p10;
wire   [12:0] grp_fu_14263_p10;
wire   [14:0] grp_fu_14270_p10;
wire   [14:0] grp_fu_14270_p20;
wire   [15:0] grp_fu_14279_p10;
wire   [13:0] grp_fu_14287_p10;
wire   [14:0] grp_fu_14295_p10;
wire   [12:0] grp_fu_14303_p10;
wire   [14:0] grp_fu_14311_p10;
wire   [14:0] grp_fu_14319_p20;
wire   [15:0] grp_fu_14328_p10;
wire   [8:0] grp_fu_14336_p00;
wire   [8:0] grp_fu_14336_p10;
wire   [13:0] grp_fu_14355_p20;
wire   [14:0] grp_fu_14364_p10;
wire   [13:0] grp_fu_14372_p10;
wire   [14:0] grp_fu_14379_p20;
wire   [14:0] grp_fu_14387_p10;
wire   [14:0] grp_fu_14396_p10;
wire   [13:0] grp_fu_14405_p10;
wire   [12:0] grp_fu_14422_p10;
wire   [14:0] grp_fu_14447_p10;
wire   [12:0] grp_fu_14456_p10;
wire   [15:0] grp_fu_14472_p20;
wire  signed [15:0] grp_fu_14892_p00;
wire  signed [15:0] grp_fu_15050_p00;
wire   [14:0] grp_fu_15090_p20;
wire  signed [15:0] grp_fu_15102_p00;
wire  signed [15:0] mul_ln172_100_fu_14851_p00;
wire  signed [14:0] mul_ln172_101_fu_14857_p00;
wire  signed [15:0] mul_ln172_102_fu_15034_p00;
wire  signed [15:0] mul_ln172_103_fu_15039_p00;
wire  signed [14:0] mul_ln172_104_fu_15044_p00;
wire   [14:0] mul_ln172_104_fu_15044_p10;
wire  signed [15:0] mul_ln172_105_fu_15097_p00;
wire   [15:0] mul_ln172_106_fu_9866_p10;
wire  signed [15:0] mul_ln172_108_fu_14862_p00;
wire  signed [14:0] mul_ln172_109_fu_14868_p00;
wire  signed [14:0] mul_ln172_10_fu_14529_p00;
wire  signed [15:0] mul_ln172_110_fu_14874_p00;
wire  signed [15:0] mul_ln172_111_fu_14880_p00;
wire  signed [14:0] mul_ln172_112_fu_14886_p00;
wire  signed [15:0] mul_ln172_113_fu_14927_p00;
wire  signed [14:0] mul_ln172_114_fu_14932_p00;
wire  signed [15:0] mul_ln172_115_fu_14937_p00;
wire  signed [13:0] mul_ln172_116_fu_14943_p00;
wire  signed [14:0] mul_ln172_117_fu_14948_p00;
wire  signed [15:0] mul_ln172_118_fu_14954_p00;
wire  signed [14:0] mul_ln172_119_fu_14960_p00;
wire  signed [14:0] mul_ln172_11_fu_14535_p00;
wire   [13:0] mul_ln172_120_fu_9333_p10;
wire  signed [14:0] mul_ln172_121_fu_14966_p00;
wire  signed [13:0] mul_ln172_12_fu_14541_p00;
wire  signed [15:0] mul_ln172_15_fu_14547_p00;
wire  signed [15:0] mul_ln172_16_fu_14553_p00;
wire  signed [14:0] mul_ln172_17_fu_14559_p00;
wire  signed [14:0] mul_ln172_18_fu_14565_p00;
wire  signed [15:0] mul_ln172_19_fu_14571_p00;
wire  signed [15:0] mul_ln172_1_fu_14493_p00;
wire  signed [14:0] mul_ln172_21_fu_14576_p00;
wire  signed [15:0] mul_ln172_22_fu_14581_p00;
wire  signed [14:0] mul_ln172_23_fu_14587_p00;
wire  signed [13:0] mul_ln172_26_fu_14593_p00;
wire   [13:0] mul_ln172_26_fu_14593_p10;
wire  signed [14:0] mul_ln172_28_fu_14599_p00;
wire  signed [15:0] mul_ln172_30_fu_14605_p00;
wire  signed [15:0] mul_ln172_31_fu_14611_p00;
wire  signed [14:0] mul_ln172_33_fu_14617_p00;
wire  signed [14:0] mul_ln172_35_fu_14623_p00;
wire  signed [15:0] mul_ln172_36_fu_14629_p00;
wire  signed [13:0] mul_ln172_37_fu_14635_p00;
wire  signed [14:0] mul_ln172_38_fu_14641_p00;
wire   [14:0] mul_ln172_38_fu_14641_p10;
wire  signed [13:0] mul_ln172_39_fu_14647_p00;
wire  signed [14:0] mul_ln172_3_fu_14499_p00;
wire  signed [14:0] mul_ln172_40_fu_14653_p00;
wire  signed [14:0] mul_ln172_41_fu_14658_p00;
wire  signed [15:0] mul_ln172_42_fu_14663_p00;
wire   [15:0] mul_ln172_42_fu_14663_p10;
wire  signed [13:0] mul_ln172_43_fu_14669_p00;
wire  signed [15:0] mul_ln172_44_fu_14674_p00;
wire  signed [15:0] mul_ln172_45_fu_14680_p00;
wire  signed [15:0] mul_ln172_46_fu_14686_p00;
wire  signed [15:0] mul_ln172_47_fu_14692_p00;
wire  signed [14:0] mul_ln172_48_fu_14698_p00;
wire   [14:0] mul_ln172_48_fu_14698_p10;
wire  signed [15:0] mul_ln172_4_fu_14505_p00;
wire  signed [15:0] mul_ln172_51_fu_14704_p00;
wire  signed [15:0] mul_ln172_52_fu_14710_p00;
wire   [13:0] mul_ln172_53_fu_9066_p10;
wire  signed [15:0] mul_ln172_54_fu_14716_p00;
wire  signed [14:0] mul_ln172_55_fu_14722_p00;
wire  signed [13:0] mul_ln172_56_fu_14727_p00;
wire   [14:0] mul_ln172_57_fu_9076_p10;
wire  signed [14:0] mul_ln172_58_fu_14732_p00;
wire  signed [14:0] mul_ln172_59_fu_14737_p00;
wire  signed [15:0] mul_ln172_5_fu_14511_p00;
wire  signed [14:0] mul_ln172_60_fu_14742_p00;
wire  signed [15:0] mul_ln172_61_fu_14747_p00;
wire   [14:0] mul_ln172_62_fu_9648_p10;
wire   [15:0] mul_ln172_63_fu_9654_p10;
wire  signed [14:0] mul_ln172_64_fu_14752_p00;
wire  signed [14:0] mul_ln172_65_fu_14758_p00;
wire  signed [14:0] mul_ln172_66_fu_14899_p00;
wire  signed [15:0] mul_ln172_67_fu_14764_p00;
wire  signed [15:0] mul_ln172_68_fu_14770_p00;
wire  signed [15:0] mul_ln172_69_fu_14904_p00;
wire  signed [14:0] mul_ln172_70_fu_14776_p00;
wire  signed [14:0] mul_ln172_71_fu_14781_p00;
wire   [14:0] mul_ln172_72_fu_9777_p10;
wire  signed [13:0] mul_ln172_73_fu_14786_p00;
wire   [13:0] mul_ln172_73_fu_14786_p10;
wire  signed [12:0] mul_ln172_74_fu_14792_p00;
wire  signed [15:0] mul_ln172_75_fu_14798_p00;
wire   [15:0] mul_ln172_75_fu_14798_p10;
wire  signed [12:0] mul_ln172_76_fu_14804_p00;
wire  signed [15:0] mul_ln172_77_fu_14810_p00;
wire   [15:0] mul_ln172_77_fu_14810_p10;
wire  signed [13:0] mul_ln172_78_fu_14816_p00;
wire   [13:0] mul_ln172_78_fu_14816_p10;
wire  signed [14:0] mul_ln172_79_fu_14822_p00;
wire  signed [13:0] mul_ln172_7_fu_14517_p00;
wire  signed [14:0] mul_ln172_81_fu_14828_p00;
wire  signed [14:0] mul_ln172_82_fu_14909_p00;
wire   [14:0] mul_ln172_82_fu_14909_p10;
wire  signed [15:0] mul_ln172_83_fu_14915_p00;
wire  signed [15:0] mul_ln172_84_fu_14921_p00;
wire  signed [15:0] mul_ln172_85_fu_14972_p00;
wire  signed [14:0] mul_ln172_86_fu_14977_p00;
wire  signed [15:0] mul_ln172_87_fu_14982_p00;
wire  signed [15:0] mul_ln172_88_fu_14987_p00;
wire  signed [15:0] mul_ln172_89_fu_14992_p00;
wire  signed [15:0] mul_ln172_8_fu_14523_p00;
wire  signed [14:0] mul_ln172_90_fu_14998_p00;
wire  signed [14:0] mul_ln172_91_fu_15004_p00;
wire  signed [15:0] mul_ln172_92_fu_15010_p00;
wire  signed [15:0] mul_ln172_93_fu_15016_p00;
wire  signed [13:0] mul_ln172_94_fu_15022_p00;
wire   [13:0] mul_ln172_94_fu_15022_p10;
wire  signed [14:0] mul_ln172_95_fu_15028_p00;
wire   [14:0] mul_ln172_96_fu_9827_p10;
wire  signed [14:0] mul_ln172_97_fu_14834_p00;
wire  signed [15:0] mul_ln172_98_fu_14839_p00;
wire  signed [15:0] mul_ln172_99_fu_14845_p00;
wire  signed [14:0] mul_ln172_fu_14487_p00;
wire   [31:0] mul_ln191_10_fu_13864_p00;
wire   [31:0] mul_ln191_11_fu_13872_p00;
wire   [31:0] mul_ln191_12_fu_13880_p00;
wire   [31:0] mul_ln191_13_fu_13888_p00;
wire   [31:0] mul_ln191_14_fu_13896_p00;
wire   [31:0] mul_ln191_15_fu_13929_p00;
wire   [31:0] mul_ln191_1_fu_13349_p00;
wire   [31:0] mul_ln191_2_fu_13357_p00;
wire   [31:0] mul_ln191_3_fu_13365_p00;
wire   [31:0] mul_ln191_4_fu_13373_p00;
wire   [31:0] mul_ln191_5_fu_13699_p00;
wire   [31:0] mul_ln191_6_fu_13707_p00;
wire   [31:0] mul_ln191_7_fu_13715_p00;
wire   [31:0] mul_ln191_8_fu_13723_p00;
wire   [31:0] mul_ln191_9_fu_13731_p00;
wire   [31:0] mul_ln191_fu_13341_p00;
wire   [13:0] mul_ln97_12_fu_6020_p10;
wire   [15:0] mul_ln97_1_fu_5924_p10;
wire   [15:0] mul_ln97_27_fu_6751_p10;
wire   [15:0] mul_ln97_28_fu_6795_p10;
wire   [14:0] mul_ln97_32_fu_6866_p10;
wire   [14:0] mul_ln97_3_fu_5934_p10;
wire   [14:0] mul_ln97_fu_5918_p10;
reg    ap_condition_9565;
reg    ap_condition_11299;
reg    ap_condition_11302;
reg    ap_condition_11308;
reg    ap_condition_109;
reg    ap_condition_11315;
reg    ap_condition_11320;
reg    ap_condition_11324;
reg    ap_condition_1032;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 l1_iteration = 32'd0;
#0 l1_write_col_offset = 16'd1;
#0 l1_write_row_offset = 8'd0;
#0 l1_channel_idx = 8'd0;
#0 l1_read_col_offset = 16'd0;
#0 l1_maxes_0 = 32'd0;
#0 l1_maxes_1 = 32'd0;
#0 l1_maxes_2 = 32'd0;
#0 l1_maxes_3 = 32'd0;
#0 l2_write_col_offset = 16'd1;
#0 l2_iteration = 32'd0;
#0 l2_read_row_offset = 8'd0;
#0 l2_read_col_offset = 16'd0;
#0 l2_kernel_sums_0 = 32'd0;
#0 l2_kernel_sums_1 = 32'd0;
#0 l2_kernel_sums_2 = 32'd0;
#0 l2_kernel_sums_3 = 32'd0;
#0 l2_kernel_sums_4 = 32'd0;
#0 l2_kernel_sums_5 = 32'd0;
#0 l2_kernel_sums_6 = 32'd0;
#0 l2_kernel_sums_7 = 32'd0;
#0 l2_maxes_idx = 1'd0;
#0 l3_weights_row_idx = 1'd0;
#0 l3_weights_rows_0_0 = 8'd0;
#0 l3_weights_rows_0_1 = 8'd0;
#0 l3_outputs_0 = 32'd0;
#0 l3_weights_rows_1_0 = 8'd0;
#0 l3_weights_rows_1_1 = 8'd0;
#0 l3_outputs_1 = 32'd0;
#0 l3_weights_rows_2_0 = 8'd0;
#0 l3_weights_rows_2_1 = 8'd0;
#0 l3_outputs_2 = 32'd0;
#0 l3_weights_rows_3_0 = 8'd0;
#0 l3_weights_rows_3_1 = 8'd0;
#0 l3_outputs_3 = 32'd0;
#0 l3_weights_rows_4_0 = 8'd0;
#0 l3_weights_rows_4_1 = 8'd0;
#0 l3_outputs_4 = 32'd0;
#0 l3_weights_rows_5_0 = 8'd0;
#0 l3_weights_rows_5_1 = 8'd0;
#0 l3_outputs_5 = 32'd0;
#0 l3_weights_rows_6_0 = 8'd0;
#0 l3_weights_rows_6_1 = 8'd0;
#0 l3_outputs_6 = 32'd0;
#0 l3_weights_rows_7_0 = 8'd0;
#0 l3_weights_rows_7_1 = 8'd0;
#0 l3_outputs_7 = 32'd0;
#0 l3_weights_rows_8_0 = 8'd0;
#0 l3_weights_rows_8_1 = 8'd0;
#0 l3_outputs_8 = 32'd0;
#0 l3_weights_rows_9_0 = 8'd0;
#0 l3_weights_rows_9_1 = 8'd0;
#0 l3_outputs_9 = 32'd0;
#0 l3_weights_rows_10_0 = 8'd0;
#0 l3_weights_rows_10_1 = 8'd0;
#0 l3_outputs_10 = 32'd0;
#0 l3_weights_rows_11_0 = 8'd0;
#0 l3_weights_rows_11_1 = 8'd0;
#0 l3_outputs_11 = 32'd0;
#0 l3_weights_rows_12_0 = 8'd0;
#0 l3_weights_rows_12_1 = 8'd0;
#0 l3_outputs_12 = 32'd0;
#0 l3_weights_rows_13_0 = 8'd0;
#0 l3_weights_rows_13_1 = 8'd0;
#0 l3_outputs_13 = 32'd0;
#0 l3_weights_rows_14_0 = 8'd0;
#0 l3_weights_rows_14_1 = 8'd0;
#0 l3_outputs_14 = 32'd0;
#0 l3_weights_rows_15_0 = 8'd0;
#0 l3_weights_rows_15_1 = 8'd0;
#0 l3_outputs_15 = 32'd0;
#0 l1_read_row_offset = 8'd0;
#0 l2_write_row_offset = 8'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_0_address0),
    .ce0(l1_stripes_0_0_ce0),
    .q0(l1_stripes_0_0_q0),
    .address1(l1_stripes_0_0_address1),
    .ce1(l1_stripes_0_0_ce1),
    .we1(l1_stripes_0_0_we1),
    .d1(l1_stripes_0_0_d1),
    .q1(l1_stripes_0_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_1_address0),
    .ce0(l1_stripes_0_1_ce0),
    .q0(l1_stripes_0_1_q0),
    .address1(l1_stripes_0_1_address1),
    .ce1(l1_stripes_0_1_ce1),
    .we1(l1_stripes_0_1_we1),
    .d1(l1_stripes_0_1_d1),
    .q1(l1_stripes_0_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_2_address0),
    .ce0(l1_stripes_0_2_ce0),
    .q0(l1_stripes_0_2_q0),
    .address1(l1_stripes_0_2_address1),
    .ce1(l1_stripes_0_2_ce1),
    .we1(l1_stripes_0_2_we1),
    .d1(l1_stripes_0_2_d1),
    .q1(l1_stripes_0_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_3_address0),
    .ce0(l1_stripes_0_3_ce0),
    .q0(l1_stripes_0_3_q0),
    .address1(l1_stripes_0_3_address1),
    .ce1(l1_stripes_0_3_ce1),
    .we1(l1_stripes_0_3_we1),
    .d1(l1_stripes_0_3_d1),
    .q1(l1_stripes_0_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_4_address0),
    .ce0(l1_stripes_0_4_ce0),
    .q0(l1_stripes_0_4_q0),
    .address1(l1_stripes_0_4_address1),
    .ce1(l1_stripes_0_4_ce1),
    .we1(l1_stripes_0_4_we1),
    .d1(l1_stripes_0_4_d1),
    .q1(l1_stripes_0_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_5_address0),
    .ce0(l1_stripes_0_5_ce0),
    .q0(l1_stripes_0_5_q0),
    .address1(l1_stripes_0_5_address1),
    .ce1(l1_stripes_0_5_ce1),
    .we1(l1_stripes_0_5_we1),
    .d1(l1_stripes_0_5_d1),
    .q1(l1_stripes_0_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_0_address0),
    .ce0(l1_stripes_1_0_ce0),
    .q0(l1_stripes_1_0_q0),
    .address1(l1_stripes_1_0_address1),
    .ce1(l1_stripes_1_0_ce1),
    .we1(l1_stripes_1_0_we1),
    .d1(l1_stripes_1_0_d1),
    .q1(l1_stripes_1_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_1_address0),
    .ce0(l1_stripes_1_1_ce0),
    .q0(l1_stripes_1_1_q0),
    .address1(l1_stripes_1_1_address1),
    .ce1(l1_stripes_1_1_ce1),
    .we1(l1_stripes_1_1_we1),
    .d1(l1_stripes_1_1_d1),
    .q1(l1_stripes_1_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_2_address0),
    .ce0(l1_stripes_1_2_ce0),
    .q0(l1_stripes_1_2_q0),
    .address1(l1_stripes_1_2_address1),
    .ce1(l1_stripes_1_2_ce1),
    .we1(l1_stripes_1_2_we1),
    .d1(l1_stripes_1_2_d1),
    .q1(l1_stripes_1_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_3_address0),
    .ce0(l1_stripes_1_3_ce0),
    .q0(l1_stripes_1_3_q0),
    .address1(l1_stripes_1_3_address1),
    .ce1(l1_stripes_1_3_ce1),
    .we1(l1_stripes_1_3_we1),
    .d1(l1_stripes_1_3_d1),
    .q1(l1_stripes_1_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_4_address0),
    .ce0(l1_stripes_1_4_ce0),
    .q0(l1_stripes_1_4_q0),
    .address1(l1_stripes_1_4_address1),
    .ce1(l1_stripes_1_4_ce1),
    .we1(l1_stripes_1_4_we1),
    .d1(l1_stripes_1_4_d1),
    .q1(l1_stripes_1_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_5_address0),
    .ce0(l1_stripes_1_5_ce0),
    .q0(l1_stripes_1_5_q0),
    .address1(l1_stripes_1_5_address1),
    .ce1(l1_stripes_1_5_ce1),
    .we1(l1_stripes_1_5_we1),
    .d1(l1_stripes_1_5_d1),
    .q1(l1_stripes_1_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_0_address0),
    .ce0(l1_stripes_2_0_ce0),
    .q0(l1_stripes_2_0_q0),
    .address1(l1_stripes_2_0_address1),
    .ce1(l1_stripes_2_0_ce1),
    .we1(l1_stripes_2_0_we1),
    .d1(l1_stripes_2_0_d1),
    .q1(l1_stripes_2_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_1_address0),
    .ce0(l1_stripes_2_1_ce0),
    .q0(l1_stripes_2_1_q0),
    .address1(l1_stripes_2_1_address1),
    .ce1(l1_stripes_2_1_ce1),
    .we1(l1_stripes_2_1_we1),
    .d1(l1_stripes_2_1_d1),
    .q1(l1_stripes_2_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_2_address0),
    .ce0(l1_stripes_2_2_ce0),
    .q0(l1_stripes_2_2_q0),
    .address1(l1_stripes_2_2_address1),
    .ce1(l1_stripes_2_2_ce1),
    .we1(l1_stripes_2_2_we1),
    .d1(l1_stripes_2_2_d1),
    .q1(l1_stripes_2_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_3_address0),
    .ce0(l1_stripes_2_3_ce0),
    .q0(l1_stripes_2_3_q0),
    .address1(l1_stripes_2_3_address1),
    .ce1(l1_stripes_2_3_ce1),
    .we1(l1_stripes_2_3_we1),
    .d1(l1_stripes_2_3_d1),
    .q1(l1_stripes_2_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_4_address0),
    .ce0(l1_stripes_2_4_ce0),
    .q0(l1_stripes_2_4_q0),
    .address1(l1_stripes_2_4_address1),
    .ce1(l1_stripes_2_4_ce1),
    .we1(l1_stripes_2_4_we1),
    .d1(l1_stripes_2_4_d1),
    .q1(l1_stripes_2_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_5_address0),
    .ce0(l1_stripes_2_5_ce0),
    .q0(l1_stripes_2_5_q0),
    .address1(l1_stripes_2_5_address1),
    .ce1(l1_stripes_2_5_ce1),
    .we1(l1_stripes_2_5_we1),
    .d1(l1_stripes_2_5_d1),
    .q1(l1_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_0_address0),
    .ce0(l2_stripes_2_0_ce0),
    .q0(l2_stripes_2_0_q0),
    .address1(l2_stripes_2_0_address1),
    .ce1(l2_stripes_2_0_ce1),
    .we1(l2_stripes_2_0_we1),
    .d1(l2_stripes_2_0_d1),
    .q1(l2_stripes_2_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_1_address0),
    .ce0(l2_stripes_2_1_ce0),
    .q0(l2_stripes_2_1_q0),
    .address1(l2_stripes_2_1_address1),
    .ce1(l2_stripes_2_1_ce1),
    .we1(l2_stripes_2_1_we1),
    .d1(l2_stripes_2_1_d1),
    .q1(l2_stripes_2_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_2_address0),
    .ce0(l2_stripes_2_2_ce0),
    .q0(l2_stripes_2_2_q0),
    .address1(l2_stripes_2_2_address1),
    .ce1(l2_stripes_2_2_ce1),
    .we1(l2_stripes_2_2_we1),
    .d1(l2_stripes_2_2_d1),
    .q1(l2_stripes_2_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_3_address0),
    .ce0(l2_stripes_2_3_ce0),
    .q0(l2_stripes_2_3_q0),
    .address1(l2_stripes_2_3_address1),
    .ce1(l2_stripes_2_3_ce1),
    .we1(l2_stripes_2_3_we1),
    .d1(l2_stripes_2_3_d1),
    .q1(l2_stripes_2_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_4_address0),
    .ce0(l2_stripes_2_4_ce0),
    .q0(l2_stripes_2_4_q0),
    .address1(l2_stripes_2_4_address1),
    .ce1(l2_stripes_2_4_ce1),
    .we1(l2_stripes_2_4_we1),
    .d1(l2_stripes_2_4_d1),
    .q1(l2_stripes_2_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_5_address0),
    .ce0(l2_stripes_2_5_ce0),
    .q0(l2_stripes_2_5_q0),
    .address1(l2_stripes_2_5_address1),
    .ce1(l2_stripes_2_5_ce1),
    .we1(l2_stripes_2_5_we1),
    .d1(l2_stripes_2_5_d1),
    .q1(l2_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_0_address0),
    .ce0(l2_stripes_0_0_ce0),
    .q0(l2_stripes_0_0_q0),
    .address1(l2_stripes_0_0_address1),
    .ce1(l2_stripes_0_0_ce1),
    .we1(l2_stripes_0_0_we1),
    .d1(l2_stripes_0_0_d1),
    .q1(l2_stripes_0_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_1_address0),
    .ce0(l2_stripes_0_1_ce0),
    .q0(l2_stripes_0_1_q0),
    .address1(l2_stripes_0_1_address1),
    .ce1(l2_stripes_0_1_ce1),
    .we1(l2_stripes_0_1_we1),
    .d1(l2_stripes_0_1_d1),
    .q1(l2_stripes_0_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_2_address0),
    .ce0(l2_stripes_0_2_ce0),
    .q0(l2_stripes_0_2_q0),
    .address1(l2_stripes_0_2_address1),
    .ce1(l2_stripes_0_2_ce1),
    .we1(l2_stripes_0_2_we1),
    .d1(l2_stripes_0_2_d1),
    .q1(l2_stripes_0_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_3_address0),
    .ce0(l2_stripes_0_3_ce0),
    .q0(l2_stripes_0_3_q0),
    .address1(l2_stripes_0_3_address1),
    .ce1(l2_stripes_0_3_ce1),
    .we1(l2_stripes_0_3_we1),
    .d1(l2_stripes_0_3_d1),
    .q1(l2_stripes_0_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_4_address0),
    .ce0(l2_stripes_0_4_ce0),
    .q0(l2_stripes_0_4_q0),
    .address1(l2_stripes_0_4_address1),
    .ce1(l2_stripes_0_4_ce1),
    .we1(l2_stripes_0_4_we1),
    .d1(l2_stripes_0_4_d1),
    .q1(l2_stripes_0_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_5_address0),
    .ce0(l2_stripes_0_5_ce0),
    .q0(l2_stripes_0_5_q0),
    .address1(l2_stripes_0_5_address1),
    .ce1(l2_stripes_0_5_ce1),
    .we1(l2_stripes_0_5_we1),
    .d1(l2_stripes_0_5_d1),
    .q1(l2_stripes_0_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_0_address0),
    .ce0(l2_stripes_3_0_ce0),
    .q0(l2_stripes_3_0_q0),
    .address1(l2_stripes_3_0_address1),
    .ce1(l2_stripes_3_0_ce1),
    .we1(l2_stripes_3_0_we1),
    .d1(l2_stripes_3_0_d1),
    .q1(l2_stripes_3_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_1_address0),
    .ce0(l2_stripes_3_1_ce0),
    .q0(l2_stripes_3_1_q0),
    .address1(l2_stripes_3_1_address1),
    .ce1(l2_stripes_3_1_ce1),
    .we1(l2_stripes_3_1_we1),
    .d1(l2_stripes_3_1_d1),
    .q1(l2_stripes_3_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_2_address0),
    .ce0(l2_stripes_3_2_ce0),
    .q0(l2_stripes_3_2_q0),
    .address1(l2_stripes_3_2_address1),
    .ce1(l2_stripes_3_2_ce1),
    .we1(l2_stripes_3_2_we1),
    .d1(l2_stripes_3_2_d1),
    .q1(l2_stripes_3_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_3_address0),
    .ce0(l2_stripes_3_3_ce0),
    .q0(l2_stripes_3_3_q0),
    .address1(l2_stripes_3_3_address1),
    .ce1(l2_stripes_3_3_ce1),
    .we1(l2_stripes_3_3_we1),
    .d1(l2_stripes_3_3_d1),
    .q1(l2_stripes_3_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_4_address0),
    .ce0(l2_stripes_3_4_ce0),
    .q0(l2_stripes_3_4_q0),
    .address1(l2_stripes_3_4_address1),
    .ce1(l2_stripes_3_4_ce1),
    .we1(l2_stripes_3_4_we1),
    .d1(l2_stripes_3_4_d1),
    .q1(l2_stripes_3_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_5_address0),
    .ce0(l2_stripes_3_5_ce0),
    .q0(l2_stripes_3_5_q0),
    .address1(l2_stripes_3_5_address1),
    .ce1(l2_stripes_3_5_ce1),
    .we1(l2_stripes_3_5_we1),
    .d1(l2_stripes_3_5_d1),
    .q1(l2_stripes_3_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_0_address0),
    .ce0(l2_stripes_1_0_ce0),
    .q0(l2_stripes_1_0_q0),
    .address1(l2_stripes_1_0_address1),
    .ce1(l2_stripes_1_0_ce1),
    .we1(l2_stripes_1_0_we1),
    .d1(l2_stripes_1_0_d1),
    .q1(l2_stripes_1_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_1_address0),
    .ce0(l2_stripes_1_1_ce0),
    .q0(l2_stripes_1_1_q0),
    .address1(l2_stripes_1_1_address1),
    .ce1(l2_stripes_1_1_ce1),
    .we1(l2_stripes_1_1_we1),
    .d1(l2_stripes_1_1_d1),
    .q1(l2_stripes_1_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_2_address0),
    .ce0(l2_stripes_1_2_ce0),
    .q0(l2_stripes_1_2_q0),
    .address1(l2_stripes_1_2_address1),
    .ce1(l2_stripes_1_2_ce1),
    .we1(l2_stripes_1_2_we1),
    .d1(l2_stripes_1_2_d1),
    .q1(l2_stripes_1_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_3_address0),
    .ce0(l2_stripes_1_3_ce0),
    .q0(l2_stripes_1_3_q0),
    .address1(l2_stripes_1_3_address1),
    .ce1(l2_stripes_1_3_ce1),
    .we1(l2_stripes_1_3_we1),
    .d1(l2_stripes_1_3_d1),
    .q1(l2_stripes_1_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_4_address0),
    .ce0(l2_stripes_1_4_ce0),
    .q0(l2_stripes_1_4_q0),
    .address1(l2_stripes_1_4_address1),
    .ce1(l2_stripes_1_4_ce1),
    .we1(l2_stripes_1_4_we1),
    .d1(l2_stripes_1_4_d1),
    .q1(l2_stripes_1_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_5_address0),
    .ce0(l2_stripes_1_5_ce0),
    .q0(l2_stripes_1_5_q0),
    .address1(l2_stripes_1_5_address1),
    .ce1(l2_stripes_1_5_ce1),
    .we1(l2_stripes_1_5_we1),
    .d1(l2_stripes_1_5_d1),
    .q1(l2_stripes_1_5_q1)
);

kernel_l2_maxes #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
l2_maxes_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_maxes_address0),
    .ce0(l2_maxes_ce0),
    .we0(l2_maxes_we0),
    .d0(l2_maxes_d0),
    .q0(l2_maxes_q0),
    .address1(l2_maxes_address1),
    .ce1(l2_maxes_ce1),
    .we1(l2_maxes_we1),
    .d1(l2_maxes_d1),
    .q1(l2_maxes_q1)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U1(
    .din0(l2_stripes_2_0_q0),
    .din1(l2_stripes_2_1_q0),
    .din2(l2_stripes_2_2_q0),
    .din3(l2_stripes_2_3_q0),
    .din4(l2_stripes_2_4_q0),
    .din5(l2_stripes_2_5_q0),
    .din6(grp_fu_4417_p7),
    .dout(grp_fu_4417_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U2(
    .din0(l2_stripes_0_0_q0),
    .din1(l2_stripes_0_1_q0),
    .din2(l2_stripes_0_2_q0),
    .din3(l2_stripes_0_3_q0),
    .din4(l2_stripes_0_4_q0),
    .din5(l2_stripes_0_5_q0),
    .din6(grp_fu_4434_p7),
    .dout(grp_fu_4434_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U3(
    .din0(l2_stripes_3_0_q0),
    .din1(l2_stripes_3_1_q0),
    .din2(l2_stripes_3_2_q0),
    .din3(l2_stripes_3_3_q0),
    .din4(l2_stripes_3_4_q0),
    .din5(l2_stripes_3_5_q0),
    .din6(grp_fu_4458_p7),
    .dout(grp_fu_4458_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U4(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(grp_fu_4475_p7),
    .dout(grp_fu_4475_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U5(
    .din0(reg_4523),
    .din1(reg_4527),
    .din2(reg_4531),
    .din3(reg_4535),
    .din4(reg_4539),
    .din5(reg_4543),
    .din6(select_ln86_reg_15767),
    .dout(grp_fu_4547_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U6(
    .din0(reg_4523),
    .din1(reg_4527),
    .din2(reg_4531),
    .din3(reg_4535),
    .din4(reg_4539),
    .din5(reg_4543),
    .din6(select_ln86_1_reg_16040),
    .dout(grp_fu_4564_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U7(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln86_fu_5707_p3),
    .dout(tmp_fu_5715_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U8(
    .din0(l1_stripes_2_0_q1),
    .din1(l1_stripes_2_1_q1),
    .din2(l1_stripes_2_2_q1),
    .din3(l1_stripes_2_3_q1),
    .din4(l1_stripes_2_4_q1),
    .din5(l1_stripes_2_5_q1),
    .din6(select_ln86_fu_5707_p3),
    .dout(tmp_5_fu_5733_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U9(
    .din0(l1_stripes_1_0_q1),
    .din1(l1_stripes_1_1_q1),
    .din2(l1_stripes_1_2_q1),
    .din3(l1_stripes_1_3_q1),
    .din4(l1_stripes_1_4_q1),
    .din5(l1_stripes_1_5_q1),
    .din6(tmp_22_fu_5870_p7),
    .dout(tmp_22_fu_5870_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U10(
    .din0(l1_stripes_2_0_load_reg_15785),
    .din1(l1_stripes_2_1_load_reg_15792),
    .din2(l1_stripes_2_2_load_reg_15799),
    .din3(l1_stripes_2_3_load_reg_15806),
    .din4(l1_stripes_2_4_load_reg_15813),
    .din5(l1_stripes_2_5_load_reg_15820),
    .din6(select_ln86_reg_15767),
    .dout(tmp_2_fu_5940_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U11(
    .din0(l1_stripes_0_0_load_1_reg_15827),
    .din1(l1_stripes_0_1_load_1_reg_15834),
    .din2(l1_stripes_0_2_load_1_reg_15841),
    .din3(l1_stripes_0_3_load_1_reg_15848),
    .din4(l1_stripes_0_4_load_1_reg_15855),
    .din5(l1_stripes_0_5_load_1_reg_15862),
    .din6(select_ln86_reg_15767),
    .dout(tmp_3_fu_5955_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U12(
    .din0(l1_stripes_1_0_load_1_reg_15869),
    .din1(l1_stripes_1_1_load_1_reg_15875),
    .din2(l1_stripes_1_2_load_1_reg_15881),
    .din3(l1_stripes_1_3_load_1_reg_15887),
    .din4(l1_stripes_1_4_load_1_reg_15893),
    .din5(l1_stripes_1_5_load_1_reg_15899),
    .din6(select_ln86_reg_15767),
    .dout(tmp_4_fu_5970_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U13(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln86_reg_15767),
    .dout(tmp_8_fu_6037_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U14(
    .din0(reg_4499),
    .din1(reg_4503),
    .din2(reg_4507),
    .din3(reg_4511),
    .din4(reg_4515),
    .din5(reg_4519),
    .din6(select_ln86_1_reg_16040),
    .dout(tmp_9_fu_6054_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U15(
    .din0(l1_stripes_1_0_load_1_reg_15869),
    .din1(l1_stripes_1_1_load_1_reg_15875),
    .din2(l1_stripes_1_2_load_1_reg_15881),
    .din3(l1_stripes_1_3_load_1_reg_15887),
    .din4(l1_stripes_1_4_load_1_reg_15893),
    .din5(l1_stripes_1_5_load_1_reg_15899),
    .din6(select_ln86_1_reg_16040),
    .dout(tmp_13_fu_6075_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U16(
    .din0(l1_stripes_2_0_load_1_reg_15905),
    .din1(l1_stripes_2_1_load_1_reg_15911),
    .din2(l1_stripes_2_2_load_1_reg_15917),
    .din3(l1_stripes_2_3_load_1_reg_15923),
    .din4(l1_stripes_2_4_load_1_reg_15929),
    .din5(l1_stripes_2_5_load_1_reg_15935),
    .din6(select_ln86_1_reg_16040),
    .dout(tmp_14_fu_6120_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U17(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln86_1_reg_16040),
    .dout(tmp_15_fu_6177_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U18(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln86_1_reg_16040),
    .dout(tmp_17_fu_6194_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U19(
    .din0(reg_4499),
    .din1(reg_4503),
    .din2(reg_4507),
    .din3(reg_4511),
    .din4(reg_4515),
    .din5(reg_4519),
    .din6(select_ln86_2_reg_16052),
    .dout(tmp_18_fu_6211_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U20(
    .din0(reg_4523),
    .din1(reg_4527),
    .din2(reg_4531),
    .din3(reg_4535),
    .din4(reg_4539),
    .din5(reg_4543),
    .din6(select_ln86_2_reg_16052),
    .dout(tmp_19_fu_6236_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U21(
    .din0(l1_stripes_2_0_load_reg_15785),
    .din1(l1_stripes_2_1_load_reg_15792),
    .din2(l1_stripes_2_2_load_reg_15799),
    .din3(l1_stripes_2_3_load_reg_15806),
    .din4(l1_stripes_2_4_load_reg_15813),
    .din5(l1_stripes_2_5_load_reg_15820),
    .din6(select_ln86_2_reg_16052),
    .dout(tmp_20_fu_6261_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U22(
    .din0(l1_stripes_0_0_load_1_reg_15827),
    .din1(l1_stripes_0_1_load_1_reg_15834),
    .din2(l1_stripes_0_2_load_1_reg_15841),
    .din3(l1_stripes_0_3_load_1_reg_15848),
    .din4(l1_stripes_0_4_load_1_reg_15855),
    .din5(l1_stripes_0_5_load_1_reg_15862),
    .din6(select_ln86_2_reg_16052),
    .dout(tmp_21_fu_6280_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U23(
    .din0(l1_stripes_2_0_load_1_reg_15905),
    .din1(l1_stripes_2_1_load_1_reg_15911),
    .din2(l1_stripes_2_2_load_1_reg_15917),
    .din3(l1_stripes_2_3_load_1_reg_15923),
    .din4(l1_stripes_2_4_load_1_reg_15929),
    .din5(l1_stripes_2_5_load_1_reg_15935),
    .din6(select_ln86_2_reg_16052),
    .dout(tmp_23_fu_6390_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U24(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln86_2_reg_16052),
    .dout(tmp_24_fu_6401_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U25(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln86_2_reg_16052),
    .dout(tmp_25_fu_6430_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U26(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln86_2_reg_16052),
    .dout(tmp_29_fu_6459_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U27(
    .din0(reg_4499),
    .din1(reg_4503),
    .din2(reg_4507),
    .din3(reg_4511),
    .din4(reg_4515),
    .din5(reg_4519),
    .din6(select_ln86_reg_15767),
    .dout(tmp_6_fu_6523_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U28(
    .din0(l1_stripes_2_0_load_reg_15785),
    .din1(l1_stripes_2_1_load_reg_15792),
    .din2(l1_stripes_2_2_load_reg_15799),
    .din3(l1_stripes_2_3_load_reg_15806),
    .din4(l1_stripes_2_4_load_reg_15813),
    .din5(l1_stripes_2_5_load_reg_15820),
    .din6(select_ln86_1_reg_16040),
    .dout(tmp_11_fu_6666_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U29(
    .din0(l1_stripes_0_0_load_1_reg_15827),
    .din1(l1_stripes_0_1_load_1_reg_15834),
    .din2(l1_stripes_0_2_load_1_reg_15841),
    .din3(l1_stripes_0_3_load_1_reg_15848),
    .din4(l1_stripes_0_4_load_1_reg_15855),
    .din5(l1_stripes_0_5_load_1_reg_15862),
    .din6(select_ln86_1_reg_16040),
    .dout(tmp_12_fu_6733_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U30(
    .din0(l2_stripes_2_0_q1),
    .din1(l2_stripes_2_1_q1),
    .din2(l2_stripes_2_2_q1),
    .din3(l2_stripes_2_3_q1),
    .din4(l2_stripes_2_4_q1),
    .din5(l2_stripes_2_5_q1),
    .din6(select_ln162_fu_8625_p3),
    .dout(tmp_34_fu_8637_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U31(
    .din0(l2_stripes_0_0_q1),
    .din1(l2_stripes_0_1_q1),
    .din2(l2_stripes_0_2_q1),
    .din3(l2_stripes_0_3_q1),
    .din4(l2_stripes_0_4_q1),
    .din5(l2_stripes_0_5_q1),
    .din6(select_ln162_fu_8625_p3),
    .dout(tmp_35_fu_8655_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U32(
    .din0(l2_stripes_3_0_load_1_reg_17328),
    .din1(l2_stripes_3_1_load_1_reg_17335),
    .din2(l2_stripes_3_2_load_1_reg_17342),
    .din3(l2_stripes_3_3_load_1_reg_17349),
    .din4(l2_stripes_3_4_load_1_reg_17356),
    .din5(l2_stripes_3_5_load_1_reg_17363),
    .din6(select_ln162_reg_17076),
    .dout(tmp_36_fu_9004_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U33(
    .din0(l2_stripes_1_0_load_1_reg_17370),
    .din1(l2_stripes_1_1_load_1_reg_17377),
    .din2(l2_stripes_1_2_load_1_reg_17384),
    .din3(l2_stripes_1_3_load_1_reg_17391),
    .din4(l2_stripes_1_4_load_1_reg_17398),
    .din5(l2_stripes_1_5_load_1_reg_17405),
    .din6(select_ln162_reg_17076),
    .dout(tmp_37_fu_9015_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U34(
    .din0(l2_stripes_3_0_load_reg_17167),
    .din1(l2_stripes_3_1_load_reg_17173),
    .din2(l2_stripes_3_2_load_reg_17179),
    .din3(l2_stripes_3_3_load_reg_17185),
    .din4(l2_stripes_3_4_load_reg_17191),
    .din5(l2_stripes_3_5_load_reg_17197),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_44_fu_9033_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U35(
    .din0(l2_stripes_1_0_load_reg_17203),
    .din1(l2_stripes_1_1_load_reg_17209),
    .din2(l2_stripes_1_2_load_reg_17215),
    .din3(l2_stripes_1_3_load_reg_17221),
    .din4(l2_stripes_1_4_load_reg_17227),
    .din5(l2_stripes_1_5_load_reg_17233),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_45_fu_9044_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U36(
    .din0(l2_stripes_2_0_load_reg_17086),
    .din1(l2_stripes_2_1_load_reg_17092),
    .din2(l2_stripes_2_2_load_reg_17098),
    .din3(l2_stripes_2_3_load_reg_17104),
    .din4(l2_stripes_2_4_load_reg_17110),
    .din5(l2_stripes_2_5_load_reg_17116),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_42_fu_9271_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U37(
    .din0(l2_stripes_0_0_load_reg_17122),
    .din1(l2_stripes_0_1_load_reg_17128),
    .din2(l2_stripes_0_2_load_reg_17134),
    .din3(l2_stripes_0_3_load_reg_17140),
    .din4(l2_stripes_0_4_load_reg_17146),
    .din5(l2_stripes_0_5_load_reg_17152),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_43_fu_9282_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U38(
    .din0(l2_stripes_3_0_load_2_reg_17769),
    .din1(l2_stripes_3_1_load_2_reg_17775),
    .din2(l2_stripes_3_2_load_2_reg_17781),
    .din3(l2_stripes_3_3_load_2_reg_17787),
    .din4(l2_stripes_3_4_load_2_reg_17793),
    .din5(l2_stripes_3_5_load_2_reg_17799),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_64_fu_9300_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U39(
    .din0(l2_stripes_1_0_load_2_reg_17805),
    .din1(l2_stripes_1_1_load_2_reg_17811),
    .din2(l2_stripes_1_2_load_2_reg_17817),
    .din3(l2_stripes_1_3_load_2_reg_17823),
    .din4(l2_stripes_1_4_load_2_reg_17829),
    .din5(l2_stripes_1_5_load_2_reg_17835),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_65_fu_9311_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U40(
    .din0(l2_stripes_2_0_load_1_reg_17250),
    .din1(l2_stripes_2_1_load_1_reg_17256),
    .din2(l2_stripes_2_2_load_1_reg_17262),
    .din3(l2_stripes_2_3_load_1_reg_17268),
    .din4(l2_stripes_2_4_load_1_reg_17274),
    .din5(l2_stripes_2_5_load_1_reg_17280),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_46_fu_9611_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U41(
    .din0(l2_stripes_0_0_load_1_reg_17286),
    .din1(l2_stripes_0_1_load_1_reg_17292),
    .din2(l2_stripes_0_2_load_1_reg_17298),
    .din3(l2_stripes_0_3_load_1_reg_17304),
    .din4(l2_stripes_0_4_load_1_reg_17310),
    .din5(l2_stripes_0_5_load_1_reg_17316),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_47_fu_9622_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U42(
    .din0(l2_stripes_3_0_load_1_reg_17328),
    .din1(l2_stripes_3_1_load_1_reg_17335),
    .din2(l2_stripes_3_2_load_1_reg_17342),
    .din3(l2_stripes_3_3_load_1_reg_17349),
    .din4(l2_stripes_3_4_load_1_reg_17356),
    .din5(l2_stripes_3_5_load_1_reg_17363),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_48_fu_9660_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U43(
    .din0(l2_stripes_1_0_load_1_reg_17370),
    .din1(l2_stripes_1_1_load_1_reg_17377),
    .din2(l2_stripes_1_2_load_1_reg_17384),
    .din3(l2_stripes_1_3_load_1_reg_17391),
    .din4(l2_stripes_1_4_load_1_reg_17398),
    .din5(l2_stripes_1_5_load_1_reg_17405),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_49_fu_9671_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U44(
    .din0(l2_stripes_2_0_load_2_reg_17689),
    .din1(l2_stripes_2_1_load_2_reg_17695),
    .din2(l2_stripes_2_2_load_2_reg_17701),
    .din3(l2_stripes_2_3_load_2_reg_17707),
    .din4(l2_stripes_2_4_load_2_reg_17713),
    .din5(l2_stripes_2_5_load_2_reg_17719),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_50_fu_9689_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U45(
    .din0(l2_stripes_0_0_load_2_reg_17725),
    .din1(l2_stripes_0_1_load_2_reg_17731),
    .din2(l2_stripes_0_2_load_2_reg_17737),
    .din3(l2_stripes_0_3_load_2_reg_17743),
    .din4(l2_stripes_0_4_load_2_reg_17749),
    .din5(l2_stripes_0_5_load_2_reg_17755),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_51_fu_9700_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U46(
    .din0(l2_stripes_2_0_load_1_reg_17250),
    .din1(l2_stripes_2_1_load_1_reg_17256),
    .din2(l2_stripes_2_2_load_1_reg_17262),
    .din3(l2_stripes_2_3_load_1_reg_17268),
    .din4(l2_stripes_2_4_load_1_reg_17274),
    .din5(l2_stripes_2_5_load_1_reg_17280),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_58_fu_9794_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U47(
    .din0(l2_stripes_0_0_load_1_reg_17286),
    .din1(l2_stripes_0_1_load_1_reg_17292),
    .din2(l2_stripes_0_2_load_1_reg_17298),
    .din3(l2_stripes_0_3_load_1_reg_17304),
    .din4(l2_stripes_0_4_load_1_reg_17310),
    .din5(l2_stripes_0_5_load_1_reg_17316),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_59_fu_9805_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U48(
    .din0(l2_stripes_3_0_load_1_reg_17328),
    .din1(l2_stripes_3_1_load_1_reg_17335),
    .din2(l2_stripes_3_2_load_1_reg_17342),
    .din3(l2_stripes_3_3_load_1_reg_17349),
    .din4(l2_stripes_3_4_load_1_reg_17356),
    .din5(l2_stripes_3_5_load_1_reg_17363),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_60_fu_9833_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U49(
    .din0(l2_stripes_1_0_load_1_reg_17370),
    .din1(l2_stripes_1_1_load_1_reg_17377),
    .din2(l2_stripes_1_2_load_1_reg_17384),
    .din3(l2_stripes_1_3_load_1_reg_17391),
    .din4(l2_stripes_1_4_load_1_reg_17398),
    .din5(l2_stripes_1_5_load_1_reg_17405),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_61_fu_9844_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U50(
    .din0(l2_stripes_3_0_load_2_reg_17769),
    .din1(l2_stripes_3_1_load_2_reg_17775),
    .din2(l2_stripes_3_2_load_2_reg_17781),
    .din3(l2_stripes_3_3_load_2_reg_17787),
    .din4(l2_stripes_3_4_load_2_reg_17793),
    .din5(l2_stripes_3_5_load_2_reg_17799),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_52_fu_10170_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U51(
    .din0(l2_stripes_1_0_load_2_reg_17805),
    .din1(l2_stripes_1_1_load_2_reg_17811),
    .din2(l2_stripes_1_2_load_2_reg_17817),
    .din3(l2_stripes_1_3_load_2_reg_17823),
    .din4(l2_stripes_1_4_load_2_reg_17829),
    .din5(l2_stripes_1_5_load_2_reg_17835),
    .din6(select_ln162_1_reg_17532),
    .dout(tmp_53_fu_10181_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U52(
    .din0(l2_stripes_2_0_load_2_reg_17689),
    .din1(l2_stripes_2_1_load_2_reg_17695),
    .din2(l2_stripes_2_2_load_2_reg_17701),
    .din3(l2_stripes_2_3_load_2_reg_17707),
    .din4(l2_stripes_2_4_load_2_reg_17713),
    .din5(l2_stripes_2_5_load_2_reg_17719),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_62_fu_10199_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U53(
    .din0(l2_stripes_0_0_load_2_reg_17725),
    .din1(l2_stripes_0_1_load_2_reg_17731),
    .din2(l2_stripes_0_2_load_2_reg_17737),
    .din3(l2_stripes_0_3_load_2_reg_17743),
    .din4(l2_stripes_0_4_load_2_reg_17749),
    .din5(l2_stripes_0_5_load_2_reg_17755),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_63_fu_10210_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U54(
    .din0(l2_stripes_2_0_load_reg_17086),
    .din1(l2_stripes_2_1_load_reg_17092),
    .din2(l2_stripes_2_2_load_reg_17098),
    .din3(l2_stripes_2_3_load_reg_17104),
    .din4(l2_stripes_2_4_load_reg_17110),
    .din5(l2_stripes_2_5_load_reg_17116),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_54_fu_10537_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U55(
    .din0(l2_stripes_0_0_load_reg_17122),
    .din1(l2_stripes_0_1_load_reg_17128),
    .din2(l2_stripes_0_2_load_reg_17134),
    .din3(l2_stripes_0_3_load_reg_17140),
    .din4(l2_stripes_0_4_load_reg_17146),
    .din5(l2_stripes_0_5_load_reg_17152),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_55_fu_10548_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U56(
    .din0(l2_stripes_3_0_load_reg_17167),
    .din1(l2_stripes_3_1_load_reg_17173),
    .din2(l2_stripes_3_2_load_reg_17179),
    .din3(l2_stripes_3_3_load_reg_17185),
    .din4(l2_stripes_3_4_load_reg_17191),
    .din5(l2_stripes_3_5_load_reg_17197),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_56_fu_10929_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U57(
    .din0(l2_stripes_1_0_load_reg_17203),
    .din1(l2_stripes_1_1_load_reg_17209),
    .din2(l2_stripes_1_2_load_reg_17215),
    .din3(l2_stripes_1_3_load_reg_17221),
    .din4(l2_stripes_1_4_load_reg_17227),
    .din5(l2_stripes_1_5_load_reg_17233),
    .din6(select_ln162_2_reg_17548),
    .dout(tmp_57_fu_10940_p8)
);

cnn_mac_muladd_8nRg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8nRg6_U58(
    .din0(grp_fu_14120_p0),
    .din1(grp_fu_14120_p1),
    .din2(sub_ln97_36_fu_6010_p2),
    .dout(grp_fu_14120_p3)
);

cnn_mac_mul_sub_8Shg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
cnn_mac_mul_sub_8Shg_U59(
    .din0(grp_fu_14128_p0),
    .din1(grp_fu_14128_p1),
    .din2(grp_fu_14128_p2),
    .dout(grp_fu_14128_p3)
);

cnn_mac_muladd_7sThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sThq_U60(
    .din0(grp_fu_14136_p0),
    .din1(grp_fu_14136_p1),
    .din2(sub_ln97_fu_5908_p2),
    .dout(grp_fu_14136_p3)
);

cnn_mac_muladd_7sUhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7sUhA_U61(
    .din0(grp_fu_14144_p0),
    .din1(grp_fu_14144_p1),
    .din2(grp_fu_14144_p2),
    .dout(grp_fu_14144_p3)
);

cnn_mac_muladd_7nVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7nVhK_U62(
    .din0(grp_fu_14152_p0),
    .din1(grp_fu_14152_p1),
    .din2(grp_fu_14152_p2),
    .dout(grp_fu_14152_p3)
);

cnn_mac_muladd_8nWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8nWhU_U63(
    .din0(grp_fu_14160_p0),
    .din1(grp_fu_14160_p1),
    .din2(sub_ln97_28_fu_6329_p2),
    .dout(grp_fu_14160_p3)
);

cnn_mac_muladd_6sXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_6sXh4_U64(
    .din0(grp_fu_14168_p0),
    .din1(grp_fu_14168_p1),
    .din2(grp_fu_14168_p2),
    .dout(grp_fu_14168_p3)
);

cnn_mac_muladd_7sYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sYie_U65(
    .din0(grp_fu_14176_p0),
    .din1(grp_fu_14176_p1),
    .din2(grp_fu_14176_p2),
    .dout(grp_fu_14176_p3)
);

cnn_mac_muladd_8sZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
cnn_mac_muladd_8sZio_U66(
    .din0(grp_fu_14184_p0),
    .din1(grp_fu_14184_p1),
    .din2(sub_ln97_30_fu_6380_p2),
    .dout(grp_fu_14184_p3)
);

cnn_mac_muladd_8nRg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8nRg6_U67(
    .din0(grp_fu_14192_p0),
    .din1(grp_fu_14192_p1),
    .din2(sub_ln97_16_fu_6110_p2),
    .dout(grp_fu_14192_p3)
);

cnn_mac_muladd_8n0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_8n0iy_U68(
    .din0(grp_fu_14200_p0),
    .din1(grp_fu_14200_p1),
    .din2(grp_fu_14200_p2),
    .dout(grp_fu_14200_p3)
);

cnn_mac_muladd_8n1iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 17 ))
cnn_mac_muladd_8n1iI_U69(
    .din0(grp_fu_14208_p0),
    .din1(grp_fu_14208_p1),
    .din2(sub_ln97_17_fu_6167_p2),
    .dout(grp_fu_14208_p3)
);

cnn_mac_muladd_8n2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_8n2iS_U70(
    .din0(grp_fu_14216_p0),
    .din1(grp_fu_14216_p1),
    .din2(grp_fu_14216_p2),
    .dout(grp_fu_14216_p3)
);

cnn_mac_muladd_8n3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_8n3i2_U71(
    .din0(grp_fu_14224_p0),
    .din1(grp_fu_14224_p1),
    .din2(grp_fu_14224_p2),
    .dout(grp_fu_14224_p3)
);

cnn_mac_muladd_7n4jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7n4jc_U72(
    .din0(grp_fu_14232_p0),
    .din1(grp_fu_14232_p1),
    .din2(grp_fu_14232_p2),
    .dout(grp_fu_14232_p3)
);

cnn_mac_muladd_7s5jm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
cnn_mac_muladd_7s5jm_U73(
    .din0(grp_fu_14240_p0),
    .din1(grp_fu_14240_p1),
    .din2(mul_ln97_5_fu_6487_p2),
    .dout(grp_fu_14240_p3)
);

cnn_mac_muladd_7sYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sYie_U74(
    .din0(grp_fu_14248_p0),
    .din1(grp_fu_14248_p1),
    .din2(mul_ln97_reg_16078),
    .dout(grp_fu_14248_p3)
);

cnn_mac_muladd_6s6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_6s6jw_U75(
    .din0(grp_fu_14255_p0),
    .din1(grp_fu_14255_p1),
    .din2(grp_fu_14255_p2),
    .dout(grp_fu_14255_p3)
);

cnn_mac_muladd_5s7jG #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5s7jG_U76(
    .din0(grp_fu_14263_p0),
    .din1(grp_fu_14263_p1),
    .din2(mul_ln97_3_reg_16090),
    .dout(grp_fu_14263_p3)
);

cnn_mac_muladd_7s8jQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7s8jQ_U77(
    .din0(grp_fu_14270_p0),
    .din1(grp_fu_14270_p1),
    .din2(grp_fu_14270_p2),
    .dout(grp_fu_14270_p3)
);

cnn_mac_muladd_8s9j0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8s9j0_U78(
    .din0(grp_fu_14279_p0),
    .din1(grp_fu_14279_p1),
    .din2(sub_ln97_19_fu_6827_p2),
    .dout(grp_fu_14279_p3)
);

cnn_mac_muladd_6nbak #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_6nbak_U79(
    .din0(grp_fu_14287_p0),
    .din1(grp_fu_14287_p1),
    .din2(grp_fu_14279_p3),
    .dout(grp_fu_14287_p3)
);

cnn_mac_muladd_7nbbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7nbbk_U80(
    .din0(grp_fu_14295_p0),
    .din1(grp_fu_14295_p1),
    .din2(grp_fu_14295_p2),
    .dout(grp_fu_14295_p3)
);

cnn_mac_muladd_5sbck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5sbck_U81(
    .din0(grp_fu_14303_p0),
    .din1(grp_fu_14303_p1),
    .din2(grp_fu_14303_p2),
    .dout(grp_fu_14303_p3)
);

cnn_mac_muladd_7nbbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7nbbk_U82(
    .din0(grp_fu_14311_p0),
    .din1(grp_fu_14311_p1),
    .din2(grp_fu_14311_p2),
    .dout(grp_fu_14311_p3)
);

cnn_mac_muladd_7sbdk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sbdk_U83(
    .din0(grp_fu_14319_p0),
    .din1(grp_fu_14319_p1),
    .din2(grp_fu_14319_p2),
    .dout(grp_fu_14319_p3)
);

cnn_mac_muladd_8nbek #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8nbek_U84(
    .din0(grp_fu_14328_p0),
    .din1(grp_fu_14328_p1),
    .din2(mul_ln97_32_fu_6866_p2),
    .dout(grp_fu_14328_p3)
);

cnn_ama_addmuladdbfk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
cnn_ama_addmuladdbfk_U85(
    .din0(grp_fu_14336_p0),
    .din1(grp_fu_14336_p1),
    .din2(grp_fu_14336_p2),
    .din3(add_ln109_49_reg_16290),
    .dout(grp_fu_14336_p4)
);

cnn_mac_muladd_7sbgk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7sbgk_U86(
    .din0(grp_fu_14347_p0),
    .din1(grp_fu_14347_p1),
    .din2(sub_ln97_37_fu_7171_p2),
    .dout(grp_fu_14347_p3)
);

cnn_mac_muladd_7nbhl #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_7nbhl_U87(
    .din0(grp_fu_14355_p0),
    .din1(grp_fu_14355_p1),
    .din2(grp_fu_14355_p2),
    .dout(grp_fu_14355_p3)
);

cnn_mac_muladd_7sbil #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sbil_U88(
    .din0(grp_fu_14364_p0),
    .din1(grp_fu_14364_p1),
    .din2(grp_fu_14364_p2),
    .dout(grp_fu_14364_p3)
);

cnn_mac_muladd_6sbjl #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_6sbjl_U89(
    .din0(grp_fu_14372_p0),
    .din1(grp_fu_14372_p1),
    .din2(grp_fu_14372_p2),
    .dout(grp_fu_14372_p3)
);

cnn_mac_muladd_7nVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7nVhK_U90(
    .din0(grp_fu_14379_p0),
    .din1(grp_fu_14379_p1),
    .din2(grp_fu_14379_p2),
    .dout(grp_fu_14379_p3)
);

cnn_mac_muladd_7nbkl #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7nbkl_U91(
    .din0(grp_fu_14387_p0),
    .din1(grp_fu_14387_p1),
    .din2(sub_ln97_26_fu_7415_p2),
    .dout(grp_fu_14387_p3)
);

cnn_mac_muladd_7nbll #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7nbll_U92(
    .din0(grp_fu_14396_p0),
    .din1(grp_fu_14396_p1),
    .din2(add_ln109_66_reg_16466),
    .dout(grp_fu_14396_p3)
);

cnn_mac_muladd_6nbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_6nbml_U93(
    .din0(grp_fu_14405_p0),
    .din1(grp_fu_14405_p1),
    .din2(sub_ln97_35_fu_7109_p2),
    .dout(grp_fu_14405_p3)
);

cnn_mac_muladd_7sbnm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sbnm_U94(
    .din0(grp_fu_14414_p0),
    .din1(grp_fu_14414_p1),
    .din2(add_ln109_68_reg_16305),
    .dout(grp_fu_14414_p3)
);

cnn_mac_muladd_5nbom #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_5nbom_U95(
    .din0(grp_fu_14422_p0),
    .din1(grp_fu_14422_p1),
    .din2(add_ln109_34_reg_16280),
    .dout(grp_fu_14422_p3)
);

cnn_mac_muladd_6sbpm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_6sbpm_U96(
    .din0(grp_fu_14431_p0),
    .din1(grp_fu_14431_p1),
    .din2(grp_fu_14431_p2),
    .dout(grp_fu_14431_p3)
);

cnn_mac_muladd_7nbqm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7nbqm_U97(
    .din0(grp_fu_14439_p0),
    .din1(grp_fu_14439_p1),
    .din2(sub_ln97_31_fu_7458_p2),
    .dout(grp_fu_14439_p3)
);

cnn_mac_muladd_7sbrm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sbrm_U98(
    .din0(grp_fu_14447_p0),
    .din1(grp_fu_14447_p1),
    .din2(sub_ln97_33_fu_7493_p2),
    .dout(grp_fu_14447_p3)
);

cnn_mac_muladd_5nbsm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5nbsm_U99(
    .din0(grp_fu_14456_p0),
    .din1(grp_fu_14456_p1),
    .din2(mul_ln97_32_reg_16381),
    .dout(grp_fu_14456_p3)
);

cnn_mac_muladd_8n1iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 17 ))
cnn_mac_muladd_8n1iI_U100(
    .din0(grp_fu_14464_p0),
    .din1(grp_fu_14464_p1),
    .din2(add_ln109_71_reg_16521),
    .dout(grp_fu_14464_p3)
);

cnn_mac_muladd_7nbtn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7nbtn_U101(
    .din0(grp_fu_14472_p0),
    .din1(grp_fu_14472_p1),
    .din2(grp_fu_14472_p2),
    .dout(grp_fu_14472_p3)
);

cnn_mac_muladd_8nbun #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8nbun_U102(
    .din0(grp_fu_14480_p0),
    .din1(grp_fu_14480_p1),
    .din2(add_ln109_9_reg_16406),
    .dout(grp_fu_14480_p3)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U103(
    .din0(mul_ln172_fu_14487_p0),
    .din1(mul_ln172_fu_14487_p1),
    .dout(mul_ln172_fu_14487_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U104(
    .din0(mul_ln172_1_fu_14493_p0),
    .din1(mul_ln172_1_fu_14493_p1),
    .dout(mul_ln172_1_fu_14493_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U105(
    .din0(mul_ln172_3_fu_14499_p0),
    .din1(mul_ln172_3_fu_14499_p1),
    .dout(mul_ln172_3_fu_14499_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U106(
    .din0(mul_ln172_4_fu_14505_p0),
    .din1(mul_ln172_4_fu_14505_p1),
    .dout(mul_ln172_4_fu_14505_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U107(
    .din0(mul_ln172_5_fu_14511_p0),
    .din1(mul_ln172_5_fu_14511_p1),
    .dout(mul_ln172_5_fu_14511_p2)
);

cnn_mul_mul_7s_8nbxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_7s_8nbxn_U108(
    .din0(mul_ln172_7_fu_14517_p0),
    .din1(mul_ln172_7_fu_14517_p1),
    .dout(mul_ln172_7_fu_14517_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U109(
    .din0(mul_ln172_8_fu_14523_p0),
    .din1(mul_ln172_8_fu_14523_p1),
    .dout(mul_ln172_8_fu_14523_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U110(
    .din0(mul_ln172_10_fu_14529_p0),
    .din1(mul_ln172_10_fu_14529_p1),
    .dout(mul_ln172_10_fu_14529_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U111(
    .din0(mul_ln172_11_fu_14535_p0),
    .din1(mul_ln172_11_fu_14535_p1),
    .dout(mul_ln172_11_fu_14535_p2)
);

cnn_mul_mul_6s_8nbzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_6s_8nbzo_U112(
    .din0(mul_ln172_12_fu_14541_p0),
    .din1(mul_ln172_12_fu_14541_p1),
    .dout(mul_ln172_12_fu_14541_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U113(
    .din0(mul_ln172_15_fu_14547_p0),
    .din1(mul_ln172_15_fu_14547_p1),
    .dout(mul_ln172_15_fu_14547_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U114(
    .din0(mul_ln172_16_fu_14553_p0),
    .din1(mul_ln172_16_fu_14553_p1),
    .dout(mul_ln172_16_fu_14553_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U115(
    .din0(mul_ln172_17_fu_14559_p0),
    .din1(mul_ln172_17_fu_14559_p1),
    .dout(mul_ln172_17_fu_14559_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U116(
    .din0(mul_ln172_18_fu_14565_p0),
    .din1(mul_ln172_18_fu_14565_p1),
    .dout(mul_ln172_18_fu_14565_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U117(
    .din0(mul_ln172_19_fu_14571_p0),
    .din1(mul_ln172_19_fu_14571_p1),
    .dout(mul_ln172_19_fu_14571_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U118(
    .din0(mul_ln172_21_fu_14576_p0),
    .din1(mul_ln172_21_fu_14576_p1),
    .dout(mul_ln172_21_fu_14576_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U119(
    .din0(mul_ln172_22_fu_14581_p0),
    .din1(mul_ln172_22_fu_14581_p1),
    .dout(mul_ln172_22_fu_14581_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U120(
    .din0(mul_ln172_23_fu_14587_p0),
    .din1(mul_ln172_23_fu_14587_p1),
    .dout(mul_ln172_23_fu_14587_p2)
);

cnn_mul_mul_7s_8nbxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_7s_8nbxn_U121(
    .din0(mul_ln172_26_fu_14593_p0),
    .din1(mul_ln172_26_fu_14593_p1),
    .dout(mul_ln172_26_fu_14593_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U122(
    .din0(mul_ln172_28_fu_14599_p0),
    .din1(mul_ln172_28_fu_14599_p1),
    .dout(mul_ln172_28_fu_14599_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U123(
    .din0(mul_ln172_30_fu_14605_p0),
    .din1(mul_ln172_30_fu_14605_p1),
    .dout(mul_ln172_30_fu_14605_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U124(
    .din0(mul_ln172_31_fu_14611_p0),
    .din1(mul_ln172_31_fu_14611_p1),
    .dout(mul_ln172_31_fu_14611_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U125(
    .din0(mul_ln172_33_fu_14617_p0),
    .din1(mul_ln172_33_fu_14617_p1),
    .dout(mul_ln172_33_fu_14617_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U126(
    .din0(mul_ln172_35_fu_14623_p0),
    .din1(mul_ln172_35_fu_14623_p1),
    .dout(mul_ln172_35_fu_14623_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U127(
    .din0(mul_ln172_36_fu_14629_p0),
    .din1(mul_ln172_36_fu_14629_p1),
    .dout(mul_ln172_36_fu_14629_p2)
);

cnn_mul_mul_7s_8nbxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_7s_8nbxn_U128(
    .din0(mul_ln172_37_fu_14635_p0),
    .din1(mul_ln172_37_fu_14635_p1),
    .dout(mul_ln172_37_fu_14635_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U129(
    .din0(mul_ln172_38_fu_14641_p0),
    .din1(mul_ln172_38_fu_14641_p1),
    .dout(mul_ln172_38_fu_14641_p2)
);

cnn_mul_mul_6s_8nbzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_6s_8nbzo_U130(
    .din0(mul_ln172_39_fu_14647_p0),
    .din1(mul_ln172_39_fu_14647_p1),
    .dout(mul_ln172_39_fu_14647_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U131(
    .din0(mul_ln172_40_fu_14653_p0),
    .din1(mul_ln172_40_fu_14653_p1),
    .dout(mul_ln172_40_fu_14653_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U132(
    .din0(mul_ln172_41_fu_14658_p0),
    .din1(mul_ln172_41_fu_14658_p1),
    .dout(mul_ln172_41_fu_14658_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U133(
    .din0(mul_ln172_42_fu_14663_p0),
    .din1(mul_ln172_42_fu_14663_p1),
    .dout(mul_ln172_42_fu_14663_p2)
);

cnn_mul_mul_7s_8nbxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_7s_8nbxn_U134(
    .din0(mul_ln172_43_fu_14669_p0),
    .din1(mul_ln172_43_fu_14669_p1),
    .dout(mul_ln172_43_fu_14669_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U135(
    .din0(mul_ln172_44_fu_14674_p0),
    .din1(mul_ln172_44_fu_14674_p1),
    .dout(mul_ln172_44_fu_14674_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U136(
    .din0(mul_ln172_45_fu_14680_p0),
    .din1(mul_ln172_45_fu_14680_p1),
    .dout(mul_ln172_45_fu_14680_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U137(
    .din0(mul_ln172_46_fu_14686_p0),
    .din1(mul_ln172_46_fu_14686_p1),
    .dout(mul_ln172_46_fu_14686_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U138(
    .din0(mul_ln172_47_fu_14692_p0),
    .din1(mul_ln172_47_fu_14692_p1),
    .dout(mul_ln172_47_fu_14692_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U139(
    .din0(mul_ln172_48_fu_14698_p0),
    .din1(mul_ln172_48_fu_14698_p1),
    .dout(mul_ln172_48_fu_14698_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U140(
    .din0(mul_ln172_51_fu_14704_p0),
    .din1(mul_ln172_51_fu_14704_p1),
    .dout(mul_ln172_51_fu_14704_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U141(
    .din0(mul_ln172_52_fu_14710_p0),
    .din1(mul_ln172_52_fu_14710_p1),
    .dout(mul_ln172_52_fu_14710_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U142(
    .din0(mul_ln172_54_fu_14716_p0),
    .din1(mul_ln172_54_fu_14716_p1),
    .dout(mul_ln172_54_fu_14716_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U143(
    .din0(mul_ln172_55_fu_14722_p0),
    .din1(mul_ln172_55_fu_14722_p1),
    .dout(mul_ln172_55_fu_14722_p2)
);

cnn_mul_mul_7s_8nbxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_7s_8nbxn_U144(
    .din0(mul_ln172_56_fu_14727_p0),
    .din1(mul_ln172_56_fu_14727_p1),
    .dout(mul_ln172_56_fu_14727_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U145(
    .din0(mul_ln172_58_fu_14732_p0),
    .din1(mul_ln172_58_fu_14732_p1),
    .dout(mul_ln172_58_fu_14732_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U146(
    .din0(mul_ln172_59_fu_14737_p0),
    .din1(mul_ln172_59_fu_14737_p1),
    .dout(mul_ln172_59_fu_14737_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U147(
    .din0(mul_ln172_60_fu_14742_p0),
    .din1(mul_ln172_60_fu_14742_p1),
    .dout(mul_ln172_60_fu_14742_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U148(
    .din0(mul_ln172_61_fu_14747_p0),
    .din1(mul_ln172_61_fu_14747_p1),
    .dout(mul_ln172_61_fu_14747_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U149(
    .din0(mul_ln172_64_fu_14752_p0),
    .din1(mul_ln172_64_fu_14752_p1),
    .dout(mul_ln172_64_fu_14752_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U150(
    .din0(mul_ln172_65_fu_14758_p0),
    .din1(mul_ln172_65_fu_14758_p1),
    .dout(mul_ln172_65_fu_14758_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U151(
    .din0(mul_ln172_67_fu_14764_p0),
    .din1(mul_ln172_67_fu_14764_p1),
    .dout(mul_ln172_67_fu_14764_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U152(
    .din0(mul_ln172_68_fu_14770_p0),
    .din1(mul_ln172_68_fu_14770_p1),
    .dout(mul_ln172_68_fu_14770_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U153(
    .din0(mul_ln172_70_fu_14776_p0),
    .din1(mul_ln172_70_fu_14776_p1),
    .dout(mul_ln172_70_fu_14776_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U154(
    .din0(mul_ln172_71_fu_14781_p0),
    .din1(mul_ln172_71_fu_14781_p1),
    .dout(mul_ln172_71_fu_14781_p2)
);

cnn_mul_mul_7s_8nbxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_7s_8nbxn_U155(
    .din0(mul_ln172_73_fu_14786_p0),
    .din1(mul_ln172_73_fu_14786_p1),
    .dout(mul_ln172_73_fu_14786_p2)
);

cnn_mul_mul_6s_8nbAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_6s_8nbAo_U156(
    .din0(mul_ln172_74_fu_14792_p0),
    .din1(mul_ln172_74_fu_14792_p1),
    .dout(mul_ln172_74_fu_14792_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U157(
    .din0(mul_ln172_75_fu_14798_p0),
    .din1(mul_ln172_75_fu_14798_p1),
    .dout(mul_ln172_75_fu_14798_p2)
);

cnn_mul_mul_6s_8nbAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_6s_8nbAo_U158(
    .din0(mul_ln172_76_fu_14804_p0),
    .din1(mul_ln172_76_fu_14804_p1),
    .dout(mul_ln172_76_fu_14804_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U159(
    .din0(mul_ln172_77_fu_14810_p0),
    .din1(mul_ln172_77_fu_14810_p1),
    .dout(mul_ln172_77_fu_14810_p2)
);

cnn_mul_mul_7s_8nbxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_7s_8nbxn_U160(
    .din0(mul_ln172_78_fu_14816_p0),
    .din1(mul_ln172_78_fu_14816_p1),
    .dout(mul_ln172_78_fu_14816_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U161(
    .din0(mul_ln172_79_fu_14822_p0),
    .din1(mul_ln172_79_fu_14822_p1),
    .dout(mul_ln172_79_fu_14822_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U162(
    .din0(mul_ln172_81_fu_14828_p0),
    .din1(mul_ln172_81_fu_14828_p1),
    .dout(mul_ln172_81_fu_14828_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U163(
    .din0(mul_ln172_97_fu_14834_p0),
    .din1(mul_ln172_97_fu_14834_p1),
    .dout(mul_ln172_97_fu_14834_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U164(
    .din0(mul_ln172_98_fu_14839_p0),
    .din1(mul_ln172_98_fu_14839_p1),
    .dout(mul_ln172_98_fu_14839_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U165(
    .din0(mul_ln172_99_fu_14845_p0),
    .din1(mul_ln172_99_fu_14845_p1),
    .dout(mul_ln172_99_fu_14845_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U166(
    .din0(mul_ln172_100_fu_14851_p0),
    .din1(mul_ln172_100_fu_14851_p1),
    .dout(mul_ln172_100_fu_14851_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U167(
    .din0(mul_ln172_101_fu_14857_p0),
    .din1(mul_ln172_101_fu_14857_p1),
    .dout(mul_ln172_101_fu_14857_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U168(
    .din0(mul_ln172_108_fu_14862_p0),
    .din1(mul_ln172_108_fu_14862_p1),
    .dout(mul_ln172_108_fu_14862_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U169(
    .din0(mul_ln172_109_fu_14868_p0),
    .din1(mul_ln172_109_fu_14868_p1),
    .dout(mul_ln172_109_fu_14868_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U170(
    .din0(mul_ln172_110_fu_14874_p0),
    .din1(mul_ln172_110_fu_14874_p1),
    .dout(mul_ln172_110_fu_14874_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U171(
    .din0(mul_ln172_111_fu_14880_p0),
    .din1(mul_ln172_111_fu_14880_p1),
    .dout(mul_ln172_111_fu_14880_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U172(
    .din0(mul_ln172_112_fu_14886_p0),
    .din1(mul_ln172_112_fu_14886_p1),
    .dout(mul_ln172_112_fu_14886_p2)
);

cnn_mac_muladd_8sbBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8sbBo_U173(
    .din0(grp_fu_14892_p0),
    .din1(grp_fu_14892_p1),
    .din2(select_ln172_142_fu_11175_p3),
    .dout(grp_fu_14892_p3)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U174(
    .din0(mul_ln172_66_fu_14899_p0),
    .din1(mul_ln172_66_fu_14899_p1),
    .dout(mul_ln172_66_fu_14899_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U175(
    .din0(mul_ln172_69_fu_14904_p0),
    .din1(mul_ln172_69_fu_14904_p1),
    .dout(mul_ln172_69_fu_14904_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U176(
    .din0(mul_ln172_82_fu_14909_p0),
    .din1(mul_ln172_82_fu_14909_p1),
    .dout(mul_ln172_82_fu_14909_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U177(
    .din0(mul_ln172_83_fu_14915_p0),
    .din1(mul_ln172_83_fu_14915_p1),
    .dout(mul_ln172_83_fu_14915_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U178(
    .din0(mul_ln172_84_fu_14921_p0),
    .din1(mul_ln172_84_fu_14921_p1),
    .dout(mul_ln172_84_fu_14921_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U179(
    .din0(mul_ln172_113_fu_14927_p0),
    .din1(mul_ln172_113_fu_14927_p1),
    .dout(mul_ln172_113_fu_14927_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U180(
    .din0(mul_ln172_114_fu_14932_p0),
    .din1(mul_ln172_114_fu_14932_p1),
    .dout(mul_ln172_114_fu_14932_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U181(
    .din0(mul_ln172_115_fu_14937_p0),
    .din1(mul_ln172_115_fu_14937_p1),
    .dout(mul_ln172_115_fu_14937_p2)
);

cnn_mul_mul_7s_8nbxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_7s_8nbxn_U182(
    .din0(mul_ln172_116_fu_14943_p0),
    .din1(mul_ln172_116_fu_14943_p1),
    .dout(mul_ln172_116_fu_14943_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U183(
    .din0(mul_ln172_117_fu_14948_p0),
    .din1(mul_ln172_117_fu_14948_p1),
    .dout(mul_ln172_117_fu_14948_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U184(
    .din0(mul_ln172_118_fu_14954_p0),
    .din1(mul_ln172_118_fu_14954_p1),
    .dout(mul_ln172_118_fu_14954_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U185(
    .din0(mul_ln172_119_fu_14960_p0),
    .din1(mul_ln172_119_fu_14960_p1),
    .dout(mul_ln172_119_fu_14960_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U186(
    .din0(mul_ln172_121_fu_14966_p0),
    .din1(mul_ln172_121_fu_14966_p1),
    .dout(mul_ln172_121_fu_14966_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U187(
    .din0(mul_ln172_85_fu_14972_p0),
    .din1(mul_ln172_85_fu_14972_p1),
    .dout(mul_ln172_85_fu_14972_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U188(
    .din0(mul_ln172_86_fu_14977_p0),
    .din1(mul_ln172_86_fu_14977_p1),
    .dout(mul_ln172_86_fu_14977_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U189(
    .din0(mul_ln172_87_fu_14982_p0),
    .din1(mul_ln172_87_fu_14982_p1),
    .dout(mul_ln172_87_fu_14982_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U190(
    .din0(mul_ln172_88_fu_14987_p0),
    .din1(mul_ln172_88_fu_14987_p1),
    .dout(mul_ln172_88_fu_14987_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U191(
    .din0(mul_ln172_89_fu_14992_p0),
    .din1(mul_ln172_89_fu_14992_p1),
    .dout(mul_ln172_89_fu_14992_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U192(
    .din0(mul_ln172_90_fu_14998_p0),
    .din1(mul_ln172_90_fu_14998_p1),
    .dout(mul_ln172_90_fu_14998_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U193(
    .din0(mul_ln172_91_fu_15004_p0),
    .din1(mul_ln172_91_fu_15004_p1),
    .dout(mul_ln172_91_fu_15004_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U194(
    .din0(mul_ln172_92_fu_15010_p0),
    .din1(mul_ln172_92_fu_15010_p1),
    .dout(mul_ln172_92_fu_15010_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U195(
    .din0(mul_ln172_93_fu_15016_p0),
    .din1(mul_ln172_93_fu_15016_p1),
    .dout(mul_ln172_93_fu_15016_p2)
);

cnn_mul_mul_6s_8nbzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
cnn_mul_mul_6s_8nbzo_U196(
    .din0(mul_ln172_94_fu_15022_p0),
    .din1(mul_ln172_94_fu_15022_p1),
    .dout(mul_ln172_94_fu_15022_p2)
);

cnn_mul_mul_7s_8nbyn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_7s_8nbyn_U197(
    .din0(mul_ln172_95_fu_15028_p0),
    .din1(mul_ln172_95_fu_15028_p1),
    .dout(mul_ln172_95_fu_15028_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U198(
    .din0(mul_ln172_102_fu_15034_p0),
    .din1(mul_ln172_102_fu_15034_p1),
    .dout(mul_ln172_102_fu_15034_p2)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U199(
    .din0(mul_ln172_103_fu_15039_p0),
    .din1(mul_ln172_103_fu_15039_p1),
    .dout(mul_ln172_103_fu_15039_p2)
);

cnn_mul_mul_8s_8nbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
cnn_mul_mul_8s_8nbvn_U200(
    .din0(mul_ln172_104_fu_15044_p0),
    .din1(mul_ln172_104_fu_15044_p1),
    .dout(mul_ln172_104_fu_15044_p2)
);

cnn_mac_muladd_8s9j0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8s9j0_U201(
    .din0(grp_fu_15050_p0),
    .din1(grp_fu_15050_p1),
    .din2(select_ln172_83_reg_18162),
    .dout(grp_fu_15050_p3)
);

cnn_mac_muladd_8sbCo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8sbCo_U202(
    .din0(grp_fu_15057_p0),
    .din1(grp_fu_15057_p1),
    .din2(select_ln172_35_reg_17942),
    .dout(grp_fu_15057_p3)
);

cnn_mac_muladd_8sbCo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8sbCo_U203(
    .din0(grp_fu_15063_p0),
    .din1(grp_fu_15063_p1),
    .din2(add_ln172_127_reg_18250),
    .dout(grp_fu_15063_p3)
);

cnn_mac_muladd_8s9j0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8s9j0_U204(
    .din0(grp_fu_15069_p0),
    .din1(grp_fu_15069_p1),
    .din2(sub_ln172_9_reg_18690),
    .dout(grp_fu_15069_p3)
);

cnn_mac_muladd_8s9j0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8s9j0_U205(
    .din0(grp_fu_15076_p0),
    .din1(grp_fu_15076_p1),
    .din2(sub_ln172_4_reg_18665),
    .dout(grp_fu_15076_p3)
);

cnn_mac_muladd_8sbDo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8sbDo_U206(
    .din0(grp_fu_15083_p0),
    .din1(grp_fu_15083_p1),
    .din2(select_ln172_141_reg_18640),
    .dout(grp_fu_15083_p3)
);

cnn_mac_muladd_8sbEo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_8sbEo_U207(
    .din0(grp_fu_15090_p0),
    .din1(grp_fu_15090_p1),
    .din2(grp_fu_15090_p2),
    .dout(grp_fu_15090_p3)
);

cnn_mul_mul_8s_8nbwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cnn_mul_mul_8s_8nbwn_U208(
    .din0(mul_ln172_105_fu_15097_p0),
    .din1(mul_ln172_105_fu_15097_p1),
    .dout(mul_ln172_105_fu_15097_p2)
);

cnn_mac_muladd_8s9j0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8s9j0_U209(
    .din0(grp_fu_15102_p0),
    .din1(grp_fu_15102_p1),
    .din2(select_ln172_112_reg_18765),
    .dout(grp_fu_15102_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage29_subdone) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_0 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_0 <= ap_phi_mux_l3_outputs_0_new_1_phi_fu_3967_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_1 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_1 <= ap_phi_mux_l3_outputs_1_new_1_phi_fu_3977_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_10 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_10 <= ap_phi_mux_l3_outputs_10_new_1_phi_fu_4067_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_11 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_11 <= ap_phi_mux_l3_outputs_11_new_1_phi_fu_4077_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_12 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_12 <= ap_phi_mux_l3_outputs_12_new_1_phi_fu_4087_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_13 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_13 <= ap_phi_mux_l3_outputs_13_new_1_phi_fu_4097_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_14 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_14 <= ap_phi_mux_l3_outputs_14_new_1_phi_fu_4107_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_15 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_15 <= ap_phi_mux_l3_outputs_15_new_1_phi_fu_4117_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_2 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_2 <= ap_phi_mux_l3_outputs_2_new_1_phi_fu_3987_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_3 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_3 <= ap_phi_mux_l3_outputs_3_new_1_phi_fu_3997_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_4 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_4 <= ap_phi_mux_l3_outputs_4_new_1_phi_fu_4007_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_5 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_5 <= ap_phi_mux_l3_outputs_5_new_1_phi_fu_4017_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_6 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_6 <= ap_phi_mux_l3_outputs_6_new_1_phi_fu_4027_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_7 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_7 <= ap_phi_mux_l3_outputs_7_new_1_phi_fu_4037_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_8 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_8 <= ap_phi_mux_l3_outputs_8_new_1_phi_fu_4047_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_9 <= 32'd0;
    end else begin
        if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
            l3_outputs_9 <= ap_phi_mux_l3_outputs_9_new_1_phi_fu_4057_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9565)) begin
        if ((icmp_ln120_reg_15138 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_4205 <= select_ln117_fu_8128_p3;
        end else if ((icmp_ln120_reg_15138 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_4205 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9565)) begin
        if ((icmp_ln120_reg_15138 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_4216 <= select_ln117_1_fu_8146_p3;
        end else if ((icmp_ln120_reg_15138 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_4216 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9565)) begin
        if ((icmp_ln120_reg_15138 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_4227 <= select_ln117_2_fu_8164_p3;
        end else if ((icmp_ln120_reg_15138 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_4227 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9565)) begin
        if ((icmp_ln120_reg_15138 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_4238 <= select_ln117_3_fu_8182_p3;
        end else if ((icmp_ln120_reg_15138 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_4238 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9565)) begin
        if ((icmp_ln120_reg_15138 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_4183 <= 1'd0;
        end else if ((icmp_ln120_reg_15138 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_4183 <= icmp_ln140_reg_16815;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce))) begin
        if ((1'b1 == ap_condition_11302)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_4271 <= 1'd0;
        end else if ((1'b1 == ap_condition_11299)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_4271 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_4183;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9565)) begin
        if ((icmp_ln120_reg_15138 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_4195 <= l1_read_row_offset_l_1_reg_15759;
        end else if ((icmp_ln120_reg_15138 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_4195 <= select_ln140_1_fu_8363_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce))) begin
        if ((1'b1 == ap_condition_11302)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283 <= l1_read_row_offset_l_1_reg_15759;
        end else if ((1'b1 == ap_condition_11299)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_4195;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln62_fu_4599_p2 == 1'd0) & (icmp_ln38_fu_4593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148 <= 1'd0;
    end else if (((icmp_ln56_reg_15117 == 1'd0) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148 <= or_ln47_6_reg_15744;
    end else if ((((icmp_ln56_reg_15117 == 1'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln38_reg_15109 == 1'd0) & (icmp_ln62_reg_15113 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_reg_15117 == 1'd0) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_4166 <= select_ln47_14_fu_5635_p3;
    end else if ((((icmp_ln56_reg_15117 == 1'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln38_reg_15109 == 1'd0) & (icmp_ln62_reg_15113 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln62_fu_4599_p2 == 1'd0) & (icmp_ln38_fu_4593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_4166 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11308)) begin
        if ((trunc_ln152_1_reg_15148 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_0_new_reg_4315 <= 32'd0;
        end else if ((trunc_ln152_1_reg_15148 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_0_new_reg_4315 <= add_ln172_27_reg_18956;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11308)) begin
        if ((trunc_ln152_1_reg_15148 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_1_new_reg_4326 <= 32'd0;
        end else if ((trunc_ln152_1_reg_15148 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_1_new_reg_4326 <= add_ln172_45_reg_18890;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11308)) begin
        if ((trunc_ln152_1_reg_15148 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_2_new_reg_4337 <= 32'd0;
        end else if ((trunc_ln152_1_reg_15148 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_2_new_reg_4337 <= add_ln172_63_reg_18963;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11308)) begin
        if ((trunc_ln152_1_reg_15148 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_3_new_reg_4348 <= 32'd0;
        end else if ((trunc_ln152_1_reg_15148 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_3_new_reg_4348 <= add_ln172_81_reg_18970;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11308)) begin
        if ((trunc_ln152_1_reg_15148 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_4_new_reg_4359 <= 32'd0;
        end else if ((trunc_ln152_1_reg_15148 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_4_new_reg_4359 <= add_ln172_99_reg_18922;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11308)) begin
        if ((trunc_ln152_1_reg_15148 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_5_new_reg_4370 <= 32'd0;
        end else if ((trunc_ln152_1_reg_15148 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_5_new_reg_4370 <= add_ln172_117_reg_18977;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11308)) begin
        if ((trunc_ln152_1_reg_15148 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_6_new_reg_4381 <= 32'd0;
        end else if ((trunc_ln152_1_reg_15148 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_6_new_reg_4381 <= add_ln172_135_reg_18984;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11308)) begin
        if ((trunc_ln152_1_reg_15148 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_7_new_reg_4392 <= 32'd0;
        end else if ((trunc_ln152_1_reg_15148 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_kernel_sums_7_new_reg_4392 <= add_ln172_145_reg_18949;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11308)) begin
        if ((trunc_ln152_1_reg_15148 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_maxes_idx_loc_0_reg_4403 <= xor_ln185_fu_13134_p2;
        end else if ((trunc_ln152_1_reg_15148 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_maxes_idx_loc_0_reg_4403 <= l2_maxes_idx_load_reg_15329;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce))) begin
        if ((1'b1 == ap_condition_11302)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305 <= l2_write_row_offset;
        end else if ((1'b1 == ap_condition_11299)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_4261;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9565)) begin
        if ((icmp_ln120_reg_15138 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_4249 <= 1'd0;
        end else if ((icmp_ln120_reg_15138 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_4249 <= icmp_ln129_fu_8296_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9565)) begin
        if ((icmp_ln120_reg_15138 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_4261 <= l2_write_row_offset;
        end else if ((icmp_ln120_reg_15138 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_4261 <= select_ln129_1_fu_8330_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce))) begin
        if ((1'b1 == ap_condition_11302)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_4293 <= 1'd0;
        end else if ((1'b1 == ap_condition_11299)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_4293 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_4249;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3942 <= 1'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3942 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3942;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766 <= add_ln191_fu_13938_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766 <= ap_phi_reg_pp0_iter0_l3_outputs_0_new_0_reg_3766;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_0_new_1_reg_3964 <= add_ln191_fu_13938_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_0_new_1_reg_3964 <= ap_phi_reg_pp0_iter0_l3_outputs_0_new_1_reg_3964;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876 <= add_ln191_10_fu_14028_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876 <= ap_phi_reg_pp0_iter0_l3_outputs_10_new_0_reg_3876;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_10_new_1_reg_4064 <= add_ln191_10_fu_14028_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_10_new_1_reg_4064 <= ap_phi_reg_pp0_iter0_l3_outputs_10_new_1_reg_4064;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887 <= add_ln191_11_fu_14037_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887 <= ap_phi_reg_pp0_iter0_l3_outputs_11_new_0_reg_3887;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_11_new_1_reg_4074 <= add_ln191_11_fu_14037_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_11_new_1_reg_4074 <= ap_phi_reg_pp0_iter0_l3_outputs_11_new_1_reg_4074;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898 <= add_ln191_12_fu_14046_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898 <= ap_phi_reg_pp0_iter0_l3_outputs_12_new_0_reg_3898;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_12_new_1_reg_4084 <= add_ln191_12_fu_14046_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_12_new_1_reg_4084 <= ap_phi_reg_pp0_iter0_l3_outputs_12_new_1_reg_4084;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909 <= add_ln191_13_fu_14055_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909 <= ap_phi_reg_pp0_iter0_l3_outputs_13_new_0_reg_3909;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_13_new_1_reg_4094 <= add_ln191_13_fu_14055_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_13_new_1_reg_4094 <= ap_phi_reg_pp0_iter0_l3_outputs_13_new_1_reg_4094;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920 <= add_ln191_14_fu_14064_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920 <= ap_phi_reg_pp0_iter0_l3_outputs_14_new_0_reg_3920;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_14_new_1_reg_4104 <= add_ln191_14_fu_14064_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_14_new_1_reg_4104 <= ap_phi_reg_pp0_iter0_l3_outputs_14_new_1_reg_4104;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931 <= add_ln191_15_fu_14073_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931 <= ap_phi_reg_pp0_iter0_l3_outputs_15_new_0_reg_3931;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_15_new_1_reg_4114 <= add_ln191_15_fu_14073_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_15_new_1_reg_4114 <= ap_phi_reg_pp0_iter0_l3_outputs_15_new_1_reg_4114;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777 <= add_ln191_1_fu_13947_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777 <= ap_phi_reg_pp0_iter0_l3_outputs_1_new_0_reg_3777;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_1_new_1_reg_3974 <= add_ln191_1_fu_13947_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_1_new_1_reg_3974 <= ap_phi_reg_pp0_iter0_l3_outputs_1_new_1_reg_3974;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788 <= add_ln191_2_fu_13956_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788 <= ap_phi_reg_pp0_iter0_l3_outputs_2_new_0_reg_3788;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_2_new_1_reg_3984 <= add_ln191_2_fu_13956_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_2_new_1_reg_3984 <= ap_phi_reg_pp0_iter0_l3_outputs_2_new_1_reg_3984;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799 <= add_ln191_3_fu_13965_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799 <= ap_phi_reg_pp0_iter0_l3_outputs_3_new_0_reg_3799;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_3_new_1_reg_3994 <= add_ln191_3_fu_13965_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_3_new_1_reg_3994 <= ap_phi_reg_pp0_iter0_l3_outputs_3_new_1_reg_3994;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810 <= add_ln191_4_fu_13974_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810 <= ap_phi_reg_pp0_iter0_l3_outputs_4_new_0_reg_3810;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_4_new_1_reg_4004 <= add_ln191_4_fu_13974_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_4_new_1_reg_4004 <= ap_phi_reg_pp0_iter0_l3_outputs_4_new_1_reg_4004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821 <= add_ln191_5_fu_13983_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821 <= ap_phi_reg_pp0_iter0_l3_outputs_5_new_0_reg_3821;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_5_new_1_reg_4014 <= add_ln191_5_fu_13983_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_5_new_1_reg_4014 <= ap_phi_reg_pp0_iter0_l3_outputs_5_new_1_reg_4014;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832 <= add_ln191_6_fu_13992_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832 <= ap_phi_reg_pp0_iter0_l3_outputs_6_new_0_reg_3832;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_6_new_1_reg_4024 <= add_ln191_6_fu_13992_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_6_new_1_reg_4024 <= ap_phi_reg_pp0_iter0_l3_outputs_6_new_1_reg_4024;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843 <= add_ln191_7_fu_14001_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843 <= ap_phi_reg_pp0_iter0_l3_outputs_7_new_0_reg_3843;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_7_new_1_reg_4034 <= add_ln191_7_fu_14001_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_7_new_1_reg_4034 <= ap_phi_reg_pp0_iter0_l3_outputs_7_new_1_reg_4034;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854 <= add_ln191_8_fu_14010_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854 <= ap_phi_reg_pp0_iter0_l3_outputs_8_new_0_reg_3854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_8_new_1_reg_4044 <= add_ln191_8_fu_14010_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_8_new_1_reg_4044 <= ap_phi_reg_pp0_iter0_l3_outputs_8_new_1_reg_4044;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11324)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865 <= add_ln191_9_fu_14019_p2;
        end else if ((1'b1 == ap_condition_11320)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865 <= 32'd0;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865 <= ap_phi_reg_pp0_iter0_l3_outputs_9_new_0_reg_3865;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_11315)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_9_new_1_reg_4054 <= add_ln191_9_fu_14019_p2;
        end else if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter1_l3_outputs_9_new_1_reg_4054 <= ap_phi_reg_pp0_iter0_l3_outputs_9_new_1_reg_4054;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1032)) begin
        if (((icmp_ln56_reg_15117 == 1'd1) & (icmp_ln38_reg_15109 == 1'd1))) begin
            l1_write_row_offset <= grp_fu_4412_p2;
        end else if (((icmp_ln38_reg_15109 == 1'd0) & (icmp_ln62_reg_15113 == 1'd1))) begin
            l1_write_row_offset <= select_ln66_fu_4810_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_ce))) begin
        add_ln109_100_reg_16551 <= add_ln109_100_fu_7854_p2;
        add_ln109_103_reg_16556 <= add_ln109_103_fu_7868_p2;
        add_ln109_13_reg_16486 <= add_ln109_13_fu_7564_p2;
        add_ln109_1_reg_16481 <= add_ln109_1_fu_7545_p2;
        add_ln109_28_reg_16491 <= add_ln109_28_fu_7648_p2;
        add_ln109_39_reg_16496 <= add_ln109_39_fu_7683_p2;
        add_ln109_46_reg_16501 <= add_ln109_46_fu_7700_p2;
        add_ln109_58_reg_16506 <= add_ln109_58_fu_7723_p2;
        add_ln109_64_reg_16511 <= add_ln109_64_fu_7746_p2;
        add_ln109_70_reg_16516 <= add_ln109_70_fu_7764_p2;
        add_ln109_75_reg_16526 <= add_ln109_75_fu_7779_p2;
        add_ln109_82_reg_16531 <= add_ln109_82_fu_7788_p2;
        add_ln109_86_reg_16536 <= add_ln109_86_fu_7796_p2;
        add_ln109_89_reg_16541 <= add_ln109_89_fu_7810_p2;
        add_ln109_97_reg_16546 <= add_ln109_97_fu_7840_p2;
        sub_ln97_2_reg_16476[14 : 4] <= sub_ln97_2_fu_7068_p2[14 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce))) begin
        add_ln109_11_reg_16265 <= grp_fu_14136_p3;
        add_ln109_18_reg_16270 <= grp_fu_14216_p3;
        add_ln109_22_reg_16275 <= grp_fu_14200_p3;
        add_ln109_2_reg_16260 <= grp_fu_14224_p3;
        add_ln109_34_reg_16280 <= grp_fu_14176_p3;
        add_ln109_43_reg_16285 <= grp_fu_14160_p3;
        add_ln109_49_reg_16290 <= grp_fu_14208_p3;
        add_ln109_59_reg_16295 <= grp_fu_14184_p3;
        add_ln109_61_reg_16300 <= grp_fu_14144_p3;
        add_ln109_68_reg_16305 <= grp_fu_14168_p3;
        add_ln109_78_reg_16310 <= grp_fu_14152_p3;
        add_ln109_84_reg_16315 <= grp_fu_14192_p3;
        add_ln97_reg_16128 <= grp_fu_14120_p3;
        sub_ln97_4_reg_16115 <= grp_fu_14128_p3;
        tmp_10_reg_16142 <= grp_fu_4564_p8;
        tmp_1_reg_16083 <= grp_fu_4547_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_ce))) begin
        add_ln109_15_reg_16561 <= add_ln109_15_fu_7912_p2;
        add_ln109_5_reg_16566 <= add_ln109_5_fu_7955_p2;
        add_ln109_65_reg_16571 <= add_ln109_65_fu_7967_p2;
        add_ln109_77_reg_16576 <= add_ln109_77_fu_7991_p2;
        add_ln109_7_reg_16581 <= add_ln109_7_fu_8070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_ce))) begin
        add_ln109_16_reg_16411 <= grp_fu_14311_p3;
        add_ln109_24_reg_16421 <= grp_fu_14328_p3;
        add_ln109_30_reg_16426 <= grp_fu_14255_p3;
        add_ln109_37_reg_16436 <= grp_fu_14248_p3;
        add_ln109_42_reg_16441 <= grp_fu_14287_p3;
        add_ln109_44_reg_16446 <= grp_fu_14240_p3;
        add_ln109_54_reg_16456 <= grp_fu_14263_p3;
        add_ln109_56_reg_16461 <= grp_fu_14303_p3;
        add_ln109_9_reg_16406 <= grp_fu_14295_p3;
        add_ln109_reg_16401 <= grp_fu_14232_p3;
        tmp_16_reg_16376 <= grp_fu_4564_p8;
        tmp_7_reg_16339 <= grp_fu_4547_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_ce))) begin
        add_ln109_23_reg_16416 <= add_ln109_23_fu_6986_p2;
        add_ln109_32_reg_16431 <= add_ln109_32_fu_7001_p2;
        add_ln109_52_reg_16451 <= add_ln109_52_fu_7023_p2;
        add_ln109_66_reg_16466 <= add_ln109_66_fu_7028_p2;
        add_ln109_92_reg_16471[13 : 2] <= add_ln109_92_fu_7034_p2[13 : 2];
        mul_ln97_32_reg_16381 <= mul_ln97_32_fu_6866_p2;
        sub_ln97_25_reg_16386[11 : 3] <= sub_ln97_25_fu_6939_p2[11 : 3];
        sub_ln97_32_reg_16391 <= sub_ln97_32_fu_6962_p2;
        tmp_11_reg_16354 <= tmp_11_fu_6666_p8;
        tmp_12_reg_16359 <= tmp_12_fu_6733_p8;
        tmp_6_reg_16331 <= tmp_6_fu_6523_p8;
        zext_ln97_11_reg_16320[13 : 6] <= zext_ln97_11_fu_6483_p1[13 : 6];
        zext_ln97_125_reg_16396[7 : 0] <= zext_ln97_125_fu_6968_p1[7 : 0];
        zext_ln97_20_reg_16325[10 : 3] <= zext_ln97_20_fu_6506_p1[10 : 3];
        zext_ln97_38_reg_16344[7 : 0] <= zext_ln97_38_fu_6582_p1[7 : 0];
        zext_ln97_46_reg_16349[13 : 6] <= zext_ln97_46_fu_6624_p1[13 : 6];
        zext_ln97_59_reg_16366[7 : 0] <= zext_ln97_59_fu_6744_p1[7 : 0];
        zext_ln97_76_reg_16371[7 : 0] <= zext_ln97_76_fu_6792_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_ce))) begin
        add_ln109_71_reg_16521 <= grp_fu_14372_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b1 == ap_ce))) begin
        add_ln172_101_reg_18645 <= add_ln172_101_fu_11128_p2;
        add_ln172_140_reg_18660 <= add_ln172_140_fu_11193_p2;
        add_ln172_15_reg_18590 <= add_ln172_15_fu_11032_p2;
        add_ln172_33_reg_18600 <= add_ln172_33_fu_11051_p2;
        add_ln172_47_reg_18610 <= add_ln172_47_fu_11064_p2;
        add_ln172_50_reg_18615 <= add_ln172_50_fu_11070_p2;
        add_ln172_65_reg_18625 <= add_ln172_65_fu_11083_p2;
        add_ln172_83_reg_18635 <= add_ln172_83_fu_11095_p2;
        mul_ln172_113_reg_18575 <= mul_ln172_113_fu_14927_p2;
        mul_ln172_114_reg_18580 <= mul_ln172_114_fu_14932_p2;
        mul_ln172_115_reg_18585 <= mul_ln172_115_fu_14937_p2;
        mul_ln172_116_reg_18595 <= mul_ln172_116_fu_14943_p2;
        mul_ln172_117_reg_18605 <= mul_ln172_117_fu_14948_p2;
        mul_ln172_118_reg_18620 <= mul_ln172_118_fu_14954_p2;
        mul_ln172_119_reg_18630 <= mul_ln172_119_fu_14960_p2;
        mul_ln172_121_reg_18655 <= mul_ln172_121_fu_14966_p2;
        mul_ln172_66_reg_18527 <= mul_ln172_66_fu_14899_p2;
        mul_ln172_69_reg_18532 <= mul_ln172_69_fu_14904_p2;
        mul_ln172_82_reg_18549 <= mul_ln172_82_fu_14909_p2;
        mul_ln172_83_reg_18554 <= mul_ln172_83_fu_14915_p2;
        mul_ln172_84_reg_18559 <= mul_ln172_84_fu_14921_p2;
        select_ln154_13_reg_18564 <= select_ln154_13_fu_10951_p3;
        select_ln172_141_reg_18640 <= select_ln172_141_fu_11122_p3;
        select_ln172_69_reg_18522[12 : 1] <= select_ln172_69_fu_10853_p3[12 : 1];
        zext_ln172_102_reg_18537[7 : 0] <= zext_ln172_102_fu_10909_p1[7 : 0];
        zext_ln172_159_reg_18544[7 : 0] <= zext_ln172_159_fu_10912_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b1 == ap_ce))) begin
        add_ln172_106_reg_18929 <= add_ln172_106_fu_12688_p2;
        add_ln172_115_reg_18934 <= add_ln172_115_fu_12706_p2;
        add_ln172_124_reg_18939 <= add_ln172_124_fu_12720_p2;
        add_ln172_134_reg_18944 <= add_ln172_134_fu_12745_p2;
        add_ln172_145_reg_18949 <= add_ln172_145_fu_12815_p2;
        add_ln172_16_reg_18880 <= add_ln172_16_fu_12443_p2;
        add_ln172_21_reg_18885 <= add_ln172_21_fu_12464_p2;
        add_ln172_45_reg_18890 <= add_ln172_45_fu_12538_p2;
        add_ln172_52_reg_18897 <= add_ln172_52_fu_12556_p2;
        add_ln172_62_reg_18902 <= add_ln172_62_fu_12577_p2;
        add_ln172_70_reg_18907 <= add_ln172_70_fu_12596_p2;
        add_ln172_74_reg_18917 <= add_ln172_74_fu_12605_p2;
        add_ln172_99_reg_18922 <= add_ln172_99_fu_12657_p2;
        mul_ln172_105_reg_18870 <= mul_ln172_105_fu_15097_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b1 == ap_ce))) begin
        add_ln172_108_reg_18502 <= add_ln172_108_fu_10700_p2;
        add_ln172_122_reg_18507 <= add_ln172_122_fu_10705_p2;
        add_ln172_126_reg_18512 <= add_ln172_126_fu_10711_p2;
        add_ln172_144_reg_18517 <= add_ln172_144_fu_10717_p2;
        add_ln172_18_reg_18477 <= add_ln172_18_fu_10645_p2;
        add_ln172_36_reg_18482 <= add_ln172_36_fu_10651_p2;
        add_ln172_69_reg_18487 <= add_ln172_69_fu_10663_p2;
        add_ln172_87_reg_18492 <= add_ln172_87_fu_10675_p2;
        add_ln172_93_reg_18497 <= add_ln172_93_fu_10694_p2;
        mul_ln172_100_reg_18431 <= mul_ln172_100_fu_14851_p2;
        mul_ln172_101_reg_18436 <= mul_ln172_101_fu_14857_p2;
        mul_ln172_108_reg_18452 <= mul_ln172_108_fu_14862_p2;
        mul_ln172_109_reg_18457 <= mul_ln172_109_fu_14868_p2;
        mul_ln172_110_reg_18462 <= mul_ln172_110_fu_14874_p2;
        mul_ln172_111_reg_18467 <= mul_ln172_111_fu_14880_p2;
        mul_ln172_112_reg_18472 <= mul_ln172_112_fu_14886_p2;
        mul_ln172_77_reg_18386 <= mul_ln172_77_fu_14810_p2;
        mul_ln172_78_reg_18391 <= mul_ln172_78_fu_14816_p2;
        mul_ln172_79_reg_18396 <= mul_ln172_79_fu_14822_p2;
        mul_ln172_81_reg_18401 <= mul_ln172_81_fu_14828_p2;
        mul_ln172_97_reg_18416 <= mul_ln172_97_fu_14834_p2;
        mul_ln172_98_reg_18421 <= mul_ln172_98_fu_14839_p2;
        mul_ln172_99_reg_18426 <= mul_ln172_99_fu_14845_p2;
        select_ln154_12_reg_18406 <= select_ln154_12_fu_10559_p3;
        zext_ln172_134_reg_18441[7 : 0] <= zext_ln172_134_fu_10604_p1[7 : 0];
        zext_ln172_156_reg_18381[7 : 0] <= zext_ln172_156_fu_10353_p1[7 : 0];
        zext_ln172_165_reg_18447[7 : 0] <= zext_ln172_165_fu_10607_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b1 == ap_ce))) begin
        add_ln172_110_reg_18245 <= add_ln172_110_fu_9934_p2;
        add_ln172_127_reg_18250 <= add_ln172_127_fu_9940_p2;
        add_ln172_147_reg_18255 <= add_ln172_147_fu_9956_p2;
        add_ln172_22_reg_18210 <= add_ln172_22_fu_9872_p2;
        add_ln172_38_reg_18215 <= add_ln172_38_fu_9886_p2;
        add_ln172_40_reg_18220 <= add_ln172_40_fu_9892_p2;
        add_ln172_54_reg_18225 <= add_ln172_54_fu_9898_p2;
        add_ln172_55_reg_18230 <= add_ln172_55_fu_9904_p2;
        add_ln172_76_reg_18235 <= add_ln172_76_fu_9910_p2;
        add_ln172_92_reg_18240 <= add_ln172_92_fu_9922_p2;
        mul_ln172_40_reg_18029 <= mul_ln172_40_fu_14653_p2;
        mul_ln172_41_reg_18034 <= mul_ln172_41_fu_14658_p2;
        mul_ln172_42_reg_18039 <= mul_ln172_42_fu_14663_p2;
        mul_ln172_43_reg_18044 <= mul_ln172_43_fu_14669_p2;
        mul_ln172_44_reg_18055 <= mul_ln172_44_fu_14674_p2;
        mul_ln172_45_reg_18060 <= mul_ln172_45_fu_14680_p2;
        mul_ln172_46_reg_18065 <= mul_ln172_46_fu_14686_p2;
        mul_ln172_47_reg_18070 <= mul_ln172_47_fu_14692_p2;
        mul_ln172_48_reg_18075 <= mul_ln172_48_fu_14698_p2;
        mul_ln172_51_reg_18080 <= mul_ln172_51_fu_14704_p2;
        mul_ln172_52_reg_18085 <= mul_ln172_52_fu_14710_p2;
        mul_ln172_54_reg_18090 <= mul_ln172_54_fu_14716_p2;
        mul_ln172_55_reg_18095 <= mul_ln172_55_fu_14722_p2;
        mul_ln172_56_reg_18100 <= mul_ln172_56_fu_14727_p2;
        select_ln154_10_reg_18149 <= select_ln154_10_fu_9711_p3;
        select_ln154_14_reg_18167 <= select_ln154_14_fu_9816_p3;
        select_ln154_15_reg_18188 <= select_ln154_15_fu_9855_p3;
        select_ln154_8_reg_18105 <= select_ln154_8_fu_9633_p3;
        select_ln154_9_reg_18138 <= select_ln154_9_fu_9682_p3;
        select_ln172_83_reg_18162 <= select_ln172_83_fu_9787_p3;
        shl_ln172_1_reg_18019[9 : 2] <= shl_ln172_1_fu_9360_p3[9 : 2];
        shl_ln172_8_reg_18024[8 : 1] <= shl_ln172_8_fu_9460_p3[8 : 1];
        zext_ln172_122_reg_18177[7 : 0] <= zext_ln172_122_fu_9823_p1[7 : 0];
        zext_ln172_125_reg_18198[7 : 0] <= zext_ln172_125_fu_9862_p1[7 : 0];
        zext_ln172_40_reg_18049[7 : 0] <= zext_ln172_40_fu_9539_p1[7 : 0];
        zext_ln172_53_reg_18116[7 : 0] <= zext_ln172_53_fu_9640_p1[7 : 0];
        zext_ln172_59_reg_18123[7 : 0] <= zext_ln172_59_fu_9644_p1[7 : 0];
        zext_ln172_80_reg_18156[7 : 0] <= zext_ln172_80_fu_9718_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b1 == ap_ce))) begin
        add_ln172_112_reg_18371 <= add_ln172_112_fu_10247_p2;
        add_ln172_149_reg_18376 <= add_ln172_149_fu_10253_p2;
        add_ln172_57_reg_18361 <= add_ln172_57_fu_10236_p2;
        add_ln172_94_reg_18366 <= add_ln172_94_fu_10242_p2;
        mul_ln172_58_reg_18260 <= mul_ln172_58_fu_14732_p2;
        mul_ln172_59_reg_18265 <= mul_ln172_59_fu_14737_p2;
        mul_ln172_60_reg_18270 <= mul_ln172_60_fu_14742_p2;
        mul_ln172_61_reg_18275 <= mul_ln172_61_fu_14747_p2;
        mul_ln172_64_reg_18285 <= mul_ln172_64_fu_14752_p2;
        mul_ln172_65_reg_18290 <= mul_ln172_65_fu_14758_p2;
        mul_ln172_67_reg_18300 <= mul_ln172_67_fu_14764_p2;
        mul_ln172_68_reg_18305 <= mul_ln172_68_fu_14770_p2;
        mul_ln172_70_reg_18310 <= mul_ln172_70_fu_14776_p2;
        mul_ln172_71_reg_18315 <= mul_ln172_71_fu_14781_p2;
        mul_ln172_73_reg_18320 <= mul_ln172_73_fu_14786_p2;
        mul_ln172_74_reg_18325 <= mul_ln172_74_fu_14792_p2;
        mul_ln172_75_reg_18330 <= mul_ln172_75_fu_14798_p2;
        mul_ln172_76_reg_18335 <= mul_ln172_76_fu_14804_p2;
        select_ln154_11_reg_18340 <= select_ln154_11_fu_10192_p3;
        select_ln154_16_reg_18355 <= select_ln154_16_fu_10221_p3;
        zext_ln172_69_reg_18280[7 : 0] <= zext_ln172_69_fu_10092_p1[7 : 0];
        zext_ln172_70_reg_18295[7 : 0] <= zext_ln172_70_fu_10102_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b1 == ap_ce))) begin
        add_ln172_117_reg_18977 <= add_ln172_117_fu_13031_p2;
        add_ln172_135_reg_18984 <= add_ln172_135_fu_13064_p2;
        add_ln172_27_reg_18956 <= add_ln172_27_fu_12896_p2;
        add_ln172_63_reg_18963 <= add_ln172_63_fu_12929_p2;
        add_ln172_81_reg_18970 <= add_ln172_81_fu_12980_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b1 == ap_ce))) begin
        add_ln172_119_reg_18840 <= add_ln172_119_fu_12089_p2;
        add_ln172_121_reg_18845 <= add_ln172_121_fu_12095_p2;
        add_ln172_133_reg_18850 <= add_ln172_133_fu_12116_p2;
        add_ln172_137_reg_18855 <= add_ln172_137_fu_12125_p2;
        add_ln172_141_reg_18860 <= add_ln172_141_fu_12134_p2;
        add_ln172_152_reg_18865 <= add_ln172_152_fu_12155_p2;
        add_ln172_25_reg_18805 <= add_ln172_25_fu_11953_p2;
        add_ln172_29_reg_18810 <= add_ln172_29_fu_11962_p2;
        add_ln172_43_reg_18815 <= add_ln172_43_fu_11986_p2;
        add_ln172_51_reg_18820 <= add_ln172_51_fu_11998_p2;
        add_ln172_60_reg_18825 <= add_ln172_60_fu_12010_p2;
        add_ln172_79_reg_18830 <= add_ln172_79_fu_12038_p2;
        add_ln172_98_reg_18835 <= add_ln172_98_fu_12083_p2;
        mul_ln172_102_reg_18770 <= mul_ln172_102_fu_15034_p2;
        mul_ln172_103_reg_18775 <= mul_ln172_103_fu_15039_p2;
        mul_ln172_104_reg_18785 <= mul_ln172_104_fu_15044_p2;
        mul_ln172_85_reg_18710 <= mul_ln172_85_fu_14972_p2;
        mul_ln172_86_reg_18715 <= mul_ln172_86_fu_14977_p2;
        mul_ln172_87_reg_18720 <= mul_ln172_87_fu_14982_p2;
        mul_ln172_88_reg_18725 <= mul_ln172_88_fu_14987_p2;
        mul_ln172_89_reg_18730 <= mul_ln172_89_fu_14992_p2;
        mul_ln172_90_reg_18735 <= mul_ln172_90_fu_14998_p2;
        mul_ln172_91_reg_18740 <= mul_ln172_91_fu_15004_p2;
        mul_ln172_92_reg_18745 <= mul_ln172_92_fu_15010_p2;
        mul_ln172_93_reg_18750 <= mul_ln172_93_fu_15016_p2;
        mul_ln172_94_reg_18755 <= mul_ln172_94_fu_15022_p2;
        mul_ln172_95_reg_18760 <= mul_ln172_95_fu_15028_p2;
        select_ln172_112_reg_18765 <= select_ln172_112_fu_11735_p3;
        select_ln172_11_reg_18670[1 : 0] <= select_ln172_11_fu_11255_p3[1 : 0];
select_ln172_11_reg_18670[3] <= select_ln172_11_fu_11255_p3[3];
select_ln172_11_reg_18670[6 : 5] <= select_ln172_11_fu_11255_p3[6 : 5];
        select_ln172_122_reg_18780[12 : 3] <= select_ln172_122_fu_11825_p3[12 : 3];
        select_ln172_124_reg_18790[14 : 1] <= select_ln172_124_fu_11878_p3[14 : 1];
        select_ln172_125_reg_18795[14 : 1] <= select_ln172_125_fu_11905_p3[14 : 1];
        select_ln172_127_reg_18800 <= select_ln172_127_fu_11916_p3;
        select_ln172_22_reg_18675[2 : 0] <= select_ln172_22_fu_11262_p3[2 : 0];
select_ln172_22_reg_18675[15 : 7] <= select_ln172_22_fu_11262_p3[15 : 7];
        select_ln172_26_reg_18680[0] <= select_ln172_26_fu_11269_p3[0];
select_ln172_26_reg_18680[4 : 3] <= select_ln172_26_fu_11269_p3[4 : 3];
select_ln172_26_reg_18680[15 : 7] <= select_ln172_26_fu_11269_p3[15 : 7];
        select_ln172_32_reg_18685[1] <= select_ln172_32_fu_11279_p3[1];
select_ln172_32_reg_18685[4] <= select_ln172_32_fu_11279_p3[4];
select_ln172_32_reg_18685[15 : 7] <= select_ln172_32_fu_11279_p3[15 : 7];
        select_ln172_53_reg_18695[15 : 7] <= select_ln172_53_fu_11346_p3[15 : 7];
        select_ln172_93_reg_18705[6 : 1] <= select_ln172_93_fu_11461_p3[6 : 1];
        sub_ln172_4_reg_18665[14 : 2] <= sub_ln172_4_fu_11249_p2[14 : 2];
        sub_ln172_9_reg_18690[14 : 2] <= sub_ln172_9_fu_11325_p2[14 : 2];
        zext_ln172_45_reg_18700[11 : 4] <= zext_ln172_45_fu_11393_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b1 == ap_ce))) begin
        add_ln172_11_reg_18875 <= grp_fu_15102_p3;
        add_ln172_72_reg_18912 <= grp_fu_15050_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b1 == ap_ce))) begin
        add_ln172_131_reg_18650 <= grp_fu_14892_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln242_reg_15372_pp0_iter1_reg == 1'd0) & (icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce))) begin
        add_ln213_reg_19378 <= add_ln213_fu_14115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln46_1_reg_15448 <= add_ln46_1_fu_5140_p2;
        icmp_ln47_reg_15433 <= icmp_ln47_fu_5061_p2;
        p_Result_2_reg_15476 <= {{tmp_data_V_2_reg_15384[31:24]}};
        p_Result_4_reg_15498 <= {{tmp_data_V_2_reg_15384[39:32]}};
        p_Result_5_reg_15520 <= {{tmp_data_V_2_reg_15384[47:40]}};
        p_Result_6_reg_15542 <= {{tmp_data_V_2_reg_15384[55:48]}};
        p_Result_7_reg_15564 <= {{tmp_data_V_2_reg_15384[63:56]}};
        p_Result_s_reg_15454 <= {{tmp_data_V_2_reg_15384[23:16]}};
        select_ln47_reg_15438 <= select_ln47_fu_5072_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce))) begin
        add_ln46_4_reg_15674 <= add_ln46_4_fu_5400_p2;
        icmp_ln47_4_reg_15679 <= icmp_ln47_4_fu_5406_p2;
        or_ln47_2_reg_15686 <= or_ln47_2_fu_5421_p2;
        select_ln47_6_reg_15663 <= select_ln47_6_fu_5381_p3;
        trunc_ln45_5_reg_15670 <= trunc_ln45_5_fu_5396_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce))) begin
        add_ln46_6_reg_15717 <= add_ln46_6_fu_5482_p2;
        icmp_ln47_5_reg_15707 <= icmp_ln47_5_fu_5464_p2;
        trunc_ln45_6_reg_15703 <= trunc_ln45_6_fu_5454_p1;
        trunc_ln45_7_reg_15713 <= trunc_ln45_7_fu_5478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce))) begin
        add_ln92_reg_16630 <= add_ln92_fu_8376_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        and_ln152_reg_15312 <= and_ln152_fu_4677_p2;
        and_ln152_reg_15312_pp0_iter1_reg <= and_ln152_reg_15312;
        icmp_ln194_reg_15356_pp0_iter1_reg <= icmp_ln194_reg_15356;
        icmp_ln196_reg_15360_pp0_iter1_reg <= icmp_ln196_reg_15360;
        icmp_ln233_reg_15364 <= icmp_ln233_fu_4749_p2;
        icmp_ln242_reg_15372 <= icmp_ln242_fu_4769_p2;
        icmp_ln242_reg_15372_pp0_iter1_reg <= icmp_ln242_reg_15372;
        icmp_ln38_reg_15109 <= icmp_ln38_fu_4593_p2;
        icmp_ln72_reg_15121 <= icmp_ln72_fu_4621_p2;
        trunc_ln152_1_reg_15148 <= trunc_ln152_1_fu_4653_p1;
        trunc_ln152_reg_15142 <= trunc_ln152_fu_4649_p1;
        trunc_ln152_reg_15142_pp0_iter1_reg <= trunc_ln152_reg_15142;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_fu_4621_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        icmp_ln120_reg_15138 <= icmp_ln120_fu_4639_p2;
        tmp_69_reg_15130 <= l1_iteration[32'd1];
        trunc_ln76_reg_15125 <= trunc_ln76_fu_4627_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce))) begin
        icmp_ln140_reg_16815 <= icmp_ln140_fu_8438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln152_fu_4677_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        icmp_ln194_reg_15356 <= icmp_ln194_fu_4731_p2;
        l2_maxes_idx_load_reg_15329 <= l2_maxes_idx;
        tmp_85_reg_15316 <= l2_iteration[32'd1];
        tmp_86_reg_15321 <= l2_iteration[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln194_fu_4731_p2 == 1'd1) & (1'd1 == and_ln152_fu_4677_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        icmp_ln196_reg_15360 <= icmp_ln196_fu_4737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce))) begin
        icmp_ln210_reg_17066 <= icmp_ln210_fu_8567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356 == 1'd0) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_ce))) begin
        icmp_ln220_reg_19016 <= icmp_ln220_fu_13220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        icmp_ln47_1_reg_15609 <= icmp_ln47_1_fu_5228_p2;
        icmp_ln47_2_reg_15618 <= icmp_ln47_2_fu_5284_p2;
        select_ln47_4_reg_15623 <= select_ln47_4_fu_5296_p3;
        select_ln47_5_reg_15630 <= select_ln47_5_fu_5304_p3;
        trunc_ln45_4_reg_15635 <= trunc_ln45_4_fu_5312_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce))) begin
        icmp_ln47_6_reg_15730 <= icmp_ln47_6_fu_5534_p2;
        icmp_ln47_7_reg_15739 <= icmp_ln47_7_fu_5556_p2;
        or_ln47_6_reg_15744 <= or_ln47_6_fu_5578_p2;
        select_ln47_10_reg_15723 <= select_ln47_10_fu_5527_p3;
        trunc_ln45_8_reg_15735 <= trunc_ln45_8_fu_5546_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln38_fu_4593_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        icmp_ln56_reg_15117 <= icmp_ln56_fu_4605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_4593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        icmp_ln62_reg_15113 <= icmp_ln62_fu_4599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce))) begin
        l1_channel_idx <= select_ln47_15_fu_5583_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        l1_channel_idx_load_reg_15395 <= l1_channel_idx;
        tmp_data_V_2_reg_15384 <= in_r_TDATA;
        trunc_ln45_1_reg_15404 <= trunc_ln45_1_fu_4880_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        l1_iteration <= select_ln233_fu_4755_p3;
        l2_iteration <= select_ln242_fu_4781_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce))) begin
        l1_maxes_0 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_4205;
        l1_maxes_1 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_4216;
        l1_maxes_2 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_4227;
        l1_maxes_3 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_4238;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce))) begin
        l1_read_col_offset <= select_ln140_fu_8444_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln233_fu_8831_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce))) begin
        l1_read_row_offset <= select_ln233_1_fu_8836_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce))) begin
        l1_read_row_offset_l_1_reg_15759 <= l1_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce))) begin
        l1_stripes_0_0_load_1_reg_15827 <= l1_stripes_0_0_q1;
        l1_stripes_0_1_load_1_reg_15834 <= l1_stripes_0_1_q1;
        l1_stripes_0_2_load_1_reg_15841 <= l1_stripes_0_2_q1;
        l1_stripes_0_3_load_1_reg_15848 <= l1_stripes_0_3_q1;
        l1_stripes_0_4_load_1_reg_15855 <= l1_stripes_0_4_q1;
        l1_stripes_0_5_load_1_reg_15862 <= l1_stripes_0_5_q1;
        l1_stripes_1_0_load_1_reg_15869 <= l1_stripes_1_0_q1;
        l1_stripes_1_1_load_1_reg_15875 <= l1_stripes_1_1_q1;
        l1_stripes_1_2_load_1_reg_15881 <= l1_stripes_1_2_q1;
        l1_stripes_1_3_load_1_reg_15887 <= l1_stripes_1_3_q1;
        l1_stripes_1_4_load_1_reg_15893 <= l1_stripes_1_4_q1;
        l1_stripes_1_5_load_1_reg_15899 <= l1_stripes_1_5_q1;
        l1_stripes_2_0_load_1_reg_15905 <= l1_stripes_2_0_q1;
        l1_stripes_2_0_load_reg_15785 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_1_reg_15911 <= l1_stripes_2_1_q1;
        l1_stripes_2_1_load_reg_15792 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_1_reg_15917 <= l1_stripes_2_2_q1;
        l1_stripes_2_2_load_reg_15799 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_1_reg_15923 <= l1_stripes_2_3_q1;
        l1_stripes_2_3_load_reg_15806 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_1_reg_15929 <= l1_stripes_2_4_q1;
        l1_stripes_2_4_load_reg_15813 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_1_reg_15935 <= l1_stripes_2_5_q1;
        l1_stripes_2_5_load_reg_15820 <= l1_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_l1_write_col_offset_1_phi_fu_4153_p8 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce))) begin
        l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_4166;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        l1_write_col_offset_s_reg_15378 <= l1_write_col_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_ce))) begin
        l2_kernel_sums_0 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_0_new_reg_4315;
        l2_kernel_sums_1 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_1_new_reg_4326;
        l2_kernel_sums_2 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_2_new_reg_4337;
        l2_kernel_sums_3 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_3_new_reg_4348;
        l2_kernel_sums_4 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_4_new_reg_4359;
        l2_kernel_sums_5 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_5_new_reg_4370;
        l2_kernel_sums_6 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_6_new_reg_4381;
        l2_kernel_sums_7 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_7_new_reg_4392;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln152_fu_4677_p2) & (trunc_ln152_1_fu_4653_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        l2_maxes_addr_1_reg_15351[3] <= tmp_77_fu_4722_p3[3];
        l2_maxes_addr_reg_15345[3] <= zext_ln182_fu_4711_p1[3];
        tmp_76_reg_15335[3] <= tmp_76_fu_4703_p3[3];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        l2_maxes_addr_2_reg_15408[3] <= tmp_78_fu_4895_p3[3];
        l2_maxes_addr_3_reg_15413[3] <= tmp_79_fu_4909_p3[3];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        l2_maxes_addr_4_reg_15586[3] <= tmp_80_fu_5205_p3[3];
        l2_maxes_addr_5_reg_15591[3] <= tmp_81_fu_5219_p3[3];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        l2_maxes_addr_6_reg_15639[3] <= tmp_82_fu_5321_p3[3];
        l2_maxes_addr_7_reg_15645[3] <= tmp_83_fu_5335_p3[3];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_ce))) begin
        l2_maxes_idx <= xor_ln185_fu_13134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        l2_maxes_load_1_reg_15424 <= l2_maxes_q1;
        l2_maxes_load_reg_15418 <= l2_maxes_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        l2_maxes_load_2_reg_15597 <= l2_maxes_q0;
        l2_maxes_load_3_reg_15603 <= l2_maxes_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        l2_maxes_load_4_reg_15651 <= l2_maxes_q0;
        l2_maxes_load_5_reg_15657 <= l2_maxes_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce))) begin
        l2_maxes_load_6_reg_15691 <= l2_maxes_q0;
        l2_maxes_load_7_reg_15697 <= l2_maxes_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce))) begin
        l2_maxes_load_8_reg_19066 <= l2_maxes_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce))) begin
        l2_read_col_offset <= select_ln210_fu_8573_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln242_fu_5038_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
        l2_read_row_offset <= select_ln242_1_fu_5043_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce))) begin
        l2_read_row_offset_l_reg_17071 <= l2_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_0_0_load_1_reg_17286 <= l2_stripes_0_0_q1;
        l2_stripes_0_0_load_reg_17122 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_1_reg_17292 <= l2_stripes_0_1_q1;
        l2_stripes_0_1_load_reg_17128 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_1_reg_17298 <= l2_stripes_0_2_q1;
        l2_stripes_0_2_load_reg_17134 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_1_reg_17304 <= l2_stripes_0_3_q1;
        l2_stripes_0_3_load_reg_17140 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_1_reg_17310 <= l2_stripes_0_4_q1;
        l2_stripes_0_4_load_reg_17146 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_1_reg_17316 <= l2_stripes_0_5_q1;
        l2_stripes_0_5_load_reg_17152 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_1_reg_17370 <= l2_stripes_1_0_q1;
        l2_stripes_1_0_load_reg_17203 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_1_reg_17377 <= l2_stripes_1_1_q1;
        l2_stripes_1_1_load_reg_17209 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_1_reg_17384 <= l2_stripes_1_2_q1;
        l2_stripes_1_2_load_reg_17215 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_1_reg_17391 <= l2_stripes_1_3_q1;
        l2_stripes_1_3_load_reg_17221 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_1_reg_17398 <= l2_stripes_1_4_q1;
        l2_stripes_1_4_load_reg_17227 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_1_reg_17405 <= l2_stripes_1_5_q1;
        l2_stripes_1_5_load_reg_17233 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_1_reg_17250 <= l2_stripes_2_0_q1;
        l2_stripes_2_0_load_reg_17086 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_1_reg_17256 <= l2_stripes_2_1_q1;
        l2_stripes_2_1_load_reg_17092 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_1_reg_17262 <= l2_stripes_2_2_q1;
        l2_stripes_2_2_load_reg_17098 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_1_reg_17268 <= l2_stripes_2_3_q1;
        l2_stripes_2_3_load_reg_17104 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_1_reg_17274 <= l2_stripes_2_4_q1;
        l2_stripes_2_4_load_reg_17110 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_1_reg_17280 <= l2_stripes_2_5_q1;
        l2_stripes_2_5_load_reg_17116 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_1_reg_17328 <= l2_stripes_3_0_q1;
        l2_stripes_3_0_load_reg_17167 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_1_reg_17335 <= l2_stripes_3_1_q1;
        l2_stripes_3_1_load_reg_17173 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_1_reg_17342 <= l2_stripes_3_2_q1;
        l2_stripes_3_2_load_reg_17179 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_1_reg_17349 <= l2_stripes_3_3_q1;
        l2_stripes_3_3_load_reg_17185 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_1_reg_17356 <= l2_stripes_3_4_q1;
        l2_stripes_3_4_load_reg_17191 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_1_reg_17363 <= l2_stripes_3_5_q1;
        l2_stripes_3_5_load_reg_17197 <= l2_stripes_3_5_q0;
        select_ln154_1_reg_17239 <= grp_fu_4492_p3;
        select_ln154_reg_17158 <= grp_fu_4451_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_0_0_load_2_reg_17725 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_2_reg_17731 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_2_reg_17737 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_2_reg_17743 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_2_reg_17749 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_2_reg_17755 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_2_reg_17805 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_2_reg_17811 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_2_reg_17817 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_2_reg_17823 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_2_reg_17829 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_2_reg_17835 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_2_reg_17689 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_2_reg_17695 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_2_reg_17701 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_2_reg_17707 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_2_reg_17713 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_2_reg_17719 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_2_reg_17769 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_2_reg_17775 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_2_reg_17781 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_2_reg_17787 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_2_reg_17793 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_2_reg_17799 <= l2_stripes_3_5_q0;
        select_ln154_4_reg_17761 <= grp_fu_4451_p3;
        select_ln154_5_reg_17841 <= grp_fu_4492_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_write_col_offset <= select_ln129_fu_8322_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln233_1_fu_8843_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce))) begin
        l2_write_row_offset <= select_ln233_2_fu_8848_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
        l3_weights_row_idx <= xor_ln191_1_fu_4918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce))) begin
        l3_weights_row_idx_l_reg_19050 <= l3_weights_row_idx;
        select_ln191_1_reg_19091 <= select_ln191_1_fu_13272_p3;
        select_ln191_2_reg_19096 <= select_ln191_2_fu_13288_p3;
        select_ln191_3_reg_19101 <= select_ln191_3_fu_13304_p3;
        select_ln191_4_reg_19106 <= select_ln191_4_fu_13320_p3;
        select_ln191_reg_19086 <= select_ln191_fu_13256_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (l3_weights_row_idx_l_load_fu_13244_p1 == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce))) begin
        l3_weights_rows_0_0 <= trunc_ln681_1_reg_19039;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (l3_weights_row_idx_l_load_fu_13244_p1 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce))) begin
        l3_weights_rows_0_1 <= trunc_ln681_1_reg_19039;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (l3_weights_row_idx_l_reg_19050 == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce))) begin
        l3_weights_rows_10_0 <= p_Result_2_s_reg_19161;
        l3_weights_rows_11_0 <= p_Result_2_10_reg_19167;
        l3_weights_rows_12_0 <= p_Result_2_11_reg_19173;
        l3_weights_rows_13_0 <= p_Result_2_12_reg_19179;
        l3_weights_rows_14_0 <= p_Result_2_13_reg_19185;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (l3_weights_row_idx_l_reg_19050 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce))) begin
        l3_weights_rows_10_1 <= p_Result_2_s_reg_19161;
        l3_weights_rows_11_1 <= p_Result_2_10_reg_19167;
        l3_weights_rows_12_1 <= p_Result_2_11_reg_19173;
        l3_weights_rows_13_1 <= p_Result_2_12_reg_19179;
        l3_weights_rows_14_1 <= p_Result_2_13_reg_19185;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (l3_weights_row_idx_l_reg_19050 == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce))) begin
        l3_weights_rows_15_0 <= p_Result_2_14_reg_19191;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (l3_weights_row_idx_l_reg_19050 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce))) begin
        l3_weights_rows_15_1 <= p_Result_2_14_reg_19191;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (l3_weights_row_idx_l_reg_19050 == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce))) begin
        l3_weights_rows_1_0 <= {{tmp_data_V_3_reg_19020[15:8]}};
        l3_weights_rows_2_0 <= {{tmp_data_V_3_reg_19020[23:16]}};
        l3_weights_rows_3_0 <= {{tmp_data_V_3_reg_19020[31:24]}};
        l3_weights_rows_4_0 <= {{tmp_data_V_3_reg_19020[39:32]}};
        l3_weights_rows_5_0 <= {{tmp_data_V_3_reg_19020[47:40]}};
        l3_weights_rows_6_0 <= {{tmp_data_V_3_reg_19020[55:48]}};
        l3_weights_rows_7_0 <= {{tmp_data_V_3_reg_19020[63:56]}};
        l3_weights_rows_8_0 <= {{tmp_data_V_3_reg_19020[71:64]}};
        l3_weights_rows_9_0 <= {{tmp_data_V_3_reg_19020[79:72]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (l3_weights_row_idx_l_reg_19050 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce))) begin
        l3_weights_rows_1_1 <= {{tmp_data_V_3_reg_19020[15:8]}};
        l3_weights_rows_2_1 <= {{tmp_data_V_3_reg_19020[23:16]}};
        l3_weights_rows_3_1 <= {{tmp_data_V_3_reg_19020[31:24]}};
        l3_weights_rows_4_1 <= {{tmp_data_V_3_reg_19020[39:32]}};
        l3_weights_rows_5_1 <= {{tmp_data_V_3_reg_19020[47:40]}};
        l3_weights_rows_6_1 <= {{tmp_data_V_3_reg_19020[55:48]}};
        l3_weights_rows_7_1 <= {{tmp_data_V_3_reg_19020[63:56]}};
        l3_weights_rows_8_1 <= {{tmp_data_V_3_reg_19020[71:64]}};
        l3_weights_rows_9_1 <= {{tmp_data_V_3_reg_19020[79:72]}};
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd0) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b1 == ap_ce))) begin
        mul_ln172_106_reg_18205 <= mul_ln172_106_fu_9866_p2;
        mul_ln172_63_reg_18133 <= mul_ln172_63_fu_9654_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_ce))) begin
        mul_ln172_10_reg_17621 <= mul_ln172_10_fu_14529_p2;
        mul_ln172_11_reg_17626 <= mul_ln172_11_fu_14535_p2;
        mul_ln172_12_reg_17631 <= mul_ln172_12_fu_14541_p2;
        mul_ln172_15_reg_17658 <= mul_ln172_15_fu_14547_p2;
        mul_ln172_16_reg_17663 <= mul_ln172_16_fu_14553_p2;
        mul_ln172_17_reg_17668 <= mul_ln172_17_fu_14559_p2;
        mul_ln172_18_reg_17673 <= mul_ln172_18_fu_14565_p2;
        mul_ln172_1_reg_17581 <= mul_ln172_1_fu_14493_p2;
        mul_ln172_3_reg_17586 <= mul_ln172_3_fu_14499_p2;
        mul_ln172_4_reg_17591 <= mul_ln172_4_fu_14505_p2;
        mul_ln172_5_reg_17596 <= mul_ln172_5_fu_14511_p2;
        mul_ln172_7_reg_17606 <= mul_ln172_7_fu_14517_p2;
        mul_ln172_8_reg_17616 <= mul_ln172_8_fu_14523_p2;
        mul_ln172_reg_17576 <= mul_ln172_fu_14487_p2;
        select_ln154_3_reg_17678 <= select_ln154_3_fu_9026_p3;
        select_ln154_7_reg_17850 <= select_ln154_7_fu_9055_p3;
        zext_ln172_13_reg_17611[7 : 0] <= zext_ln172_13_fu_8934_p1[7 : 0];
        zext_ln172_16_reg_17641[7 : 0] <= zext_ln172_16_fu_8964_p1[7 : 0];
        zext_ln172_1_reg_17571[7 : 0] <= zext_ln172_1_fu_8874_p1[7 : 0];
        zext_ln172_42_reg_17862[7 : 0] <= zext_ln172_42_fu_9062_p1[7 : 0];
        zext_ln172_47_reg_17872[7 : 0] <= zext_ln172_47_fu_9072_p1[7 : 0];
        zext_ln172_48_reg_17648[7 : 0] <= zext_ln172_48_fu_8967_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_ce))) begin
        mul_ln172_120_reg_18014 <= mul_ln172_120_fu_9333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_ce))) begin
        mul_ln172_13_reg_17636 <= mul_ln172_13_fu_8958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd0) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_ce))) begin
        mul_ln172_14_reg_17653 <= mul_ln172_14_fu_8970_p2;
        mul_ln172_53_reg_17867 <= mul_ln172_53_fu_9066_p2;
        mul_ln172_57_reg_17877 <= mul_ln172_57_fu_9076_p2;
        mul_ln172_6_reg_17601 <= mul_ln172_6_fu_8908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_ce))) begin
        mul_ln172_19_reg_17882 <= mul_ln172_19_fu_14571_p2;
        mul_ln172_21_reg_17887 <= mul_ln172_21_fu_14576_p2;
        mul_ln172_22_reg_17897 <= mul_ln172_22_fu_14581_p2;
        mul_ln172_23_reg_17902 <= mul_ln172_23_fu_14587_p2;
        mul_ln172_26_reg_17912 <= mul_ln172_26_fu_14593_p2;
        mul_ln172_28_reg_17922 <= mul_ln172_28_fu_14599_p2;
        mul_ln172_30_reg_17932 <= mul_ln172_30_fu_14605_p2;
        mul_ln172_31_reg_17937 <= mul_ln172_31_fu_14611_p2;
        mul_ln172_33_reg_17947 <= mul_ln172_33_fu_14617_p2;
        mul_ln172_35_reg_17957 <= mul_ln172_35_fu_14623_p2;
        mul_ln172_36_reg_17962 <= mul_ln172_36_fu_14629_p2;
        mul_ln172_37_reg_17978 <= mul_ln172_37_fu_14635_p2;
        mul_ln172_38_reg_17983 <= mul_ln172_38_fu_14641_p2;
        mul_ln172_39_reg_17988 <= mul_ln172_39_fu_14647_p2;
        select_ln154_17_reg_17999 <= select_ln154_17_fu_9322_p3;
        select_ln154_6_reg_17993 <= select_ln154_6_fu_9293_p3;
        select_ln172_35_reg_17942 <= select_ln172_35_fu_9189_p3;
        select_ln172_37_reg_17952 <= select_ln172_37_fu_9223_p3;
        zext_ln172_115_reg_17973[7 : 0] <= zext_ln172_115_fu_9254_p1[7 : 0];
        zext_ln172_168_reg_18009[7 : 0] <= zext_ln172_168_fu_9329_p1[7 : 0];
        zext_ln172_19_reg_17892[7 : 0] <= zext_ln172_19_fu_9103_p1[7 : 0];
        zext_ln172_29_reg_17927[7 : 0] <= zext_ln172_29_fu_9145_p1[7 : 0];
        zext_ln172_33_reg_17967[7 : 0] <= zext_ln172_33_fu_9251_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd0) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_ce))) begin
        mul_ln172_25_reg_17907 <= mul_ln172_25_fu_9116_p2;
        mul_ln172_27_reg_17917 <= mul_ln172_27_fu_9132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b1 == ap_ce))) begin
        mul_ln172_62_reg_18128 <= mul_ln172_62_fu_9648_p2;
        mul_ln172_96_reg_18183 <= mul_ln172_96_fu_9827_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce))) begin
        mul_ln191_10_reg_19247 <= mul_ln191_10_fu_13864_p2;
        mul_ln191_11_reg_19252 <= mul_ln191_11_fu_13872_p2;
        mul_ln191_12_reg_19257 <= mul_ln191_12_fu_13880_p2;
        mul_ln191_13_reg_19262 <= mul_ln191_13_fu_13888_p2;
        mul_ln191_14_reg_19267 <= mul_ln191_14_fu_13896_p2;
        select_ln191_15_reg_19272 <= select_ln191_15_fu_13909_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce))) begin
        mul_ln191_15_reg_19277 <= mul_ln191_15_fu_13929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce))) begin
        mul_ln191_1_reg_19116 <= mul_ln191_1_fu_13349_p2;
        mul_ln191_2_reg_19121 <= mul_ln191_2_fu_13357_p2;
        mul_ln191_3_reg_19126 <= mul_ln191_3_fu_13365_p2;
        mul_ln191_4_reg_19131 <= mul_ln191_4_fu_13373_p2;
        mul_ln191_reg_19111 <= mul_ln191_fu_13341_p2;
        select_ln191_5_reg_19136 <= select_ln191_5_fu_13386_p3;
        select_ln191_6_reg_19141 <= select_ln191_6_fu_13401_p3;
        select_ln191_7_reg_19146 <= select_ln191_7_fu_13416_p3;
        select_ln191_8_reg_19151 <= select_ln191_8_fu_13431_p3;
        select_ln191_9_reg_19156 <= select_ln191_9_fu_13446_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce))) begin
        mul_ln191_5_reg_19197 <= mul_ln191_5_fu_13699_p2;
        mul_ln191_6_reg_19202 <= mul_ln191_6_fu_13707_p2;
        mul_ln191_7_reg_19207 <= mul_ln191_7_fu_13715_p2;
        mul_ln191_8_reg_19212 <= mul_ln191_8_fu_13723_p2;
        mul_ln191_9_reg_19217 <= mul_ln191_9_fu_13731_p2;
        select_ln191_10_reg_19222 <= select_ln191_10_fu_13744_p3;
        select_ln191_11_reg_19227 <= select_ln191_11_fu_13759_p3;
        select_ln191_12_reg_19232 <= select_ln191_12_fu_13774_p3;
        select_ln191_13_reg_19237 <= select_ln191_13_fu_13789_p3;
        select_ln191_14_reg_19242 <= select_ln191_14_fu_13804_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce))) begin
        mul_ln97_3_reg_16090 <= mul_ln97_3_fu_5934_p2;
        mul_ln97_reg_16078 <= mul_ln97_fu_5918_p2;
        shl_ln97_54_reg_16241[12 : 5] <= shl_ln97_54_fu_6418_p3[12 : 5];
        tmp_13_reg_16155 <= tmp_13_fu_6075_p8;
        tmp_14_reg_16162 <= tmp_14_fu_6120_p8;
        tmp_15_reg_16174 <= tmp_15_fu_6177_p8;
        tmp_17_reg_16182 <= tmp_17_fu_6194_p8;
        tmp_18_reg_16190 <= tmp_18_fu_6211_p8;
        tmp_20_reg_16202 <= tmp_20_fu_6261_p8;
        tmp_21_reg_16210 <= tmp_21_fu_6280_p8;
        tmp_23_reg_16225 <= tmp_23_fu_6390_p8;
        tmp_24_reg_16234 <= tmp_24_fu_6401_p8;
        tmp_25_reg_16246 <= tmp_25_fu_6430_p8;
        tmp_29_reg_16252 <= tmp_29_fu_6459_p8;
        tmp_3_reg_16101 <= tmp_3_fu_5955_p8;
        tmp_4_reg_16109 <= tmp_4_fu_5970_p8;
        tmp_8_reg_16120 <= tmp_8_fu_6037_p8;
        tmp_9_reg_16133 <= tmp_9_fu_6054_p8;
        zext_ln97_104_reg_16215[7 : 0] <= zext_ln97_104_fu_6291_p1[7 : 0];
        zext_ln97_106_reg_16220[8 : 1] <= zext_ln97_106_fu_6325_p1[8 : 1];
        zext_ln97_12_reg_16095[7 : 0] <= zext_ln97_12_fu_5951_p1[7 : 0];
        zext_ln97_2_reg_16073[7 : 0] <= zext_ln97_2_fu_5891_p1[7 : 0];
        zext_ln97_48_reg_16150[7 : 0] <= zext_ln97_48_fu_6071_p1[7 : 0];
        zext_ln97_72_reg_16169[13 : 6] <= zext_ln97_72_fu_6151_p1[13 : 6];
        zext_ln97_96_reg_16197[7 : 0] <= zext_ln97_96_fu_6257_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce))) begin
        p_Result_2_10_reg_19167 <= {{tmp_data_V_3_reg_19020[95:88]}};
        p_Result_2_11_reg_19173 <= {{tmp_data_V_3_reg_19020[103:96]}};
        p_Result_2_12_reg_19179 <= {{tmp_data_V_3_reg_19020[111:104]}};
        p_Result_2_13_reg_19185 <= {{tmp_data_V_3_reg_19020[119:112]}};
        p_Result_2_14_reg_19191 <= {{tmp_data_V_3_reg_19020[127:120]}};
        p_Result_2_s_reg_19161 <= {{tmp_data_V_3_reg_19020[87:80]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln72_reg_15121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((icmp_ln72_reg_15121 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)))) begin
        reg_4499 <= l1_stripes_0_0_q0;
        reg_4503 <= l1_stripes_0_1_q0;
        reg_4507 <= l1_stripes_0_2_q0;
        reg_4511 <= l1_stripes_0_3_q0;
        reg_4515 <= l1_stripes_0_4_q0;
        reg_4519 <= l1_stripes_0_5_q0;
        reg_4523 <= l1_stripes_1_0_q0;
        reg_4527 <= l1_stripes_1_1_q0;
        reg_4531 <= l1_stripes_1_2_q0;
        reg_4535 <= l1_stripes_1_3_q0;
        reg_4539 <= l1_stripes_1_4_q0;
        reg_4543 <= l1_stripes_1_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce))) begin
        select_ln154_2_reg_17322 <= select_ln154_2_fu_8673_p3;
        select_ln162_1_reg_17532 <= select_ln162_1_fu_8750_p3;
        select_ln162_2_reg_17548 <= select_ln162_2_fu_8797_p3;
        select_ln162_reg_17076 <= select_ln162_fu_8625_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_ce))) begin
        select_ln182_5_reg_18991 <= select_ln182_5_fu_13118_p3;
        select_ln182_6_reg_18996 <= select_ln182_6_fu_13128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_ce))) begin
        select_ln182_7_reg_19006 <= select_ln182_7_fu_13160_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce))) begin
        select_ln47_12_reg_15749 <= select_ln47_12_fu_5623_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce))) begin
        select_ln86_1_reg_16040 <= select_ln86_1_fu_5815_p3;
        select_ln86_2_reg_16052 <= select_ln86_2_fu_5862_p3;
        select_ln86_reg_15767 <= select_ln86_fu_5707_p3;
        tmp_22_reg_16064 <= tmp_22_fu_5870_p8;
        tmp_5_reg_15941 <= tmp_5_fu_5733_p8;
        tmp_reg_15777 <= tmp_fu_5715_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_reg_15356 == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001))) begin
        tmp_data_V_3_reg_19020 <= weights_V_data_V_dout;
        trunc_ln681_1_reg_19039 <= trunc_ln681_1_fu_13229_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_ce))) begin
        xor_ln191_reg_19011 <= xor_ln191_fu_13166_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce))) begin
        zext_ln161_reg_16821[15 : 0] <= zext_ln161_fu_8495_p1[15 : 0];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3946_p4 = icmp_ln210_reg_17066;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3946_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3942;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln152_reg_15312_pp0_iter1_reg)) begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_4128_p4 = ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3946_p4;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_4128_p4 = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3957_p4 = select_ln214_fu_4934_p3;
    end else begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3957_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3953;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln152_reg_15312_pp0_iter1_reg)) begin
        ap_phi_mux_l2_read_row_offset_n_phi_fu_4140_p4 = ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3957_p4;
    end else begin
        ap_phi_mux_l2_read_row_offset_n_phi_fu_4140_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_4136;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_0_new_1_phi_fu_3967_p4 = ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766;
    end else begin
        ap_phi_mux_l3_outputs_0_new_1_phi_fu_3967_p4 = ap_phi_reg_pp0_iter1_l3_outputs_0_new_1_reg_3964;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_10_new_1_phi_fu_4067_p4 = ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876;
    end else begin
        ap_phi_mux_l3_outputs_10_new_1_phi_fu_4067_p4 = ap_phi_reg_pp0_iter1_l3_outputs_10_new_1_reg_4064;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_11_new_1_phi_fu_4077_p4 = ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887;
    end else begin
        ap_phi_mux_l3_outputs_11_new_1_phi_fu_4077_p4 = ap_phi_reg_pp0_iter1_l3_outputs_11_new_1_reg_4074;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_12_new_1_phi_fu_4087_p4 = ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898;
    end else begin
        ap_phi_mux_l3_outputs_12_new_1_phi_fu_4087_p4 = ap_phi_reg_pp0_iter1_l3_outputs_12_new_1_reg_4084;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_13_new_1_phi_fu_4097_p4 = ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909;
    end else begin
        ap_phi_mux_l3_outputs_13_new_1_phi_fu_4097_p4 = ap_phi_reg_pp0_iter1_l3_outputs_13_new_1_reg_4094;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_14_new_1_phi_fu_4107_p4 = ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920;
    end else begin
        ap_phi_mux_l3_outputs_14_new_1_phi_fu_4107_p4 = ap_phi_reg_pp0_iter1_l3_outputs_14_new_1_reg_4104;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_15_new_1_phi_fu_4117_p4 = ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931;
    end else begin
        ap_phi_mux_l3_outputs_15_new_1_phi_fu_4117_p4 = ap_phi_reg_pp0_iter1_l3_outputs_15_new_1_reg_4114;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_1_new_1_phi_fu_3977_p4 = ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777;
    end else begin
        ap_phi_mux_l3_outputs_1_new_1_phi_fu_3977_p4 = ap_phi_reg_pp0_iter1_l3_outputs_1_new_1_reg_3974;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_2_new_1_phi_fu_3987_p4 = ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788;
    end else begin
        ap_phi_mux_l3_outputs_2_new_1_phi_fu_3987_p4 = ap_phi_reg_pp0_iter1_l3_outputs_2_new_1_reg_3984;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_3_new_1_phi_fu_3997_p4 = ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799;
    end else begin
        ap_phi_mux_l3_outputs_3_new_1_phi_fu_3997_p4 = ap_phi_reg_pp0_iter1_l3_outputs_3_new_1_reg_3994;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_4_new_1_phi_fu_4007_p4 = ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810;
    end else begin
        ap_phi_mux_l3_outputs_4_new_1_phi_fu_4007_p4 = ap_phi_reg_pp0_iter1_l3_outputs_4_new_1_reg_4004;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_5_new_1_phi_fu_4017_p4 = ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821;
    end else begin
        ap_phi_mux_l3_outputs_5_new_1_phi_fu_4017_p4 = ap_phi_reg_pp0_iter1_l3_outputs_5_new_1_reg_4014;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_6_new_1_phi_fu_4027_p4 = ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832;
    end else begin
        ap_phi_mux_l3_outputs_6_new_1_phi_fu_4027_p4 = ap_phi_reg_pp0_iter1_l3_outputs_6_new_1_reg_4024;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_7_new_1_phi_fu_4037_p4 = ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843;
    end else begin
        ap_phi_mux_l3_outputs_7_new_1_phi_fu_4037_p4 = ap_phi_reg_pp0_iter1_l3_outputs_7_new_1_reg_4034;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_8_new_1_phi_fu_4047_p4 = ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854;
    end else begin
        ap_phi_mux_l3_outputs_8_new_1_phi_fu_4047_p4 = ap_phi_reg_pp0_iter1_l3_outputs_8_new_1_reg_4044;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg))) begin
        ap_phi_mux_l3_outputs_9_new_1_phi_fu_4057_p4 = ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865;
    end else begin
        ap_phi_mux_l3_outputs_9_new_1_phi_fu_4057_p4 = ap_phi_reg_pp0_iter1_l3_outputs_9_new_1_reg_4054;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_start_pp0 = 1'b1;
    end else begin
        ap_reset_start_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_4417_p7 = select_ln162_reg_17076;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_4417_p7 = select_ln162_fu_8625_p3;
        end else begin
            grp_fu_4417_p7 = 'bx;
        end
    end else begin
        grp_fu_4417_p7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_4434_p7 = select_ln162_reg_17076;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_4434_p7 = select_ln162_fu_8625_p3;
        end else begin
            grp_fu_4434_p7 = 'bx;
        end
    end else begin
        grp_fu_4434_p7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_4458_p7 = select_ln162_reg_17076;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_4458_p7 = select_ln162_fu_8625_p3;
        end else begin
            grp_fu_4458_p7 = 'bx;
        end
    end else begin
        grp_fu_4458_p7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_4475_p7 = select_ln162_reg_17076;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_4475_p7 = select_ln162_fu_8625_p3;
        end else begin
            grp_fu_4475_p7 = 'bx;
        end
    end else begin
        grp_fu_4475_p7 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_0_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_0_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_0_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_0_0_ce0 = 1'b1;
    end else begin
        l1_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_0_0_ce1 = 1'b1;
    end else begin
        l1_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_0_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd0) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd0) & (trunc_ln45_fu_4876_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_0_0_we1 = 1'b1;
    end else begin
        l1_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_1_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_1_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_1_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_0_1_ce0 = 1'b1;
    end else begin
        l1_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_0_1_ce1 = 1'b1;
    end else begin
        l1_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_0_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd0) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd1) & (trunc_ln45_fu_4876_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_0_1_we1 = 1'b1;
    end else begin
        l1_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_2_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_2_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_2_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_0_2_ce0 = 1'b1;
    end else begin
        l1_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_0_2_ce1 = 1'b1;
    end else begin
        l1_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_0_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd0) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd2) & (trunc_ln45_fu_4876_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_0_2_we1 = 1'b1;
    end else begin
        l1_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_3_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_3_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_3_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_0_3_ce0 = 1'b1;
    end else begin
        l1_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_0_3_ce1 = 1'b1;
    end else begin
        l1_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_0_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd0) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd3) & (trunc_ln45_fu_4876_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_0_3_we1 = 1'b1;
    end else begin
        l1_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_4_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_4_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_4_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_0_4_ce0 = 1'b1;
    end else begin
        l1_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_0_4_ce1 = 1'b1;
    end else begin
        l1_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_0_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd0) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd0) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd4) & (trunc_ln45_fu_4876_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_0_4_we1 = 1'b1;
    end else begin
        l1_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_5_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_5_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_5_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_0_5_ce0 = 1'b1;
    end else begin
        l1_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_0_5_ce1 = 1'b1;
    end else begin
        l1_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_0_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd0) & (1'b1 == ap_ce)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd0) & (1'b1 == ap_ce)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd0) & (1'b1 == ap_ce)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd0) & (1'b1 == ap_ce)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd0)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001)) | (~(trunc_ln45_1_fu_4880_p1 == 3'd0) & ~(trunc_ln45_1_fu_4880_p1 == 3'd1) & ~(trunc_ln45_1_fu_4880_p1 == 3'd2) & ~(trunc_ln45_1_fu_4880_p1 == 3'd3) & ~(trunc_ln45_1_fu_4880_p1 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_fu_4876_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_0_5_we1 = 1'b1;
    end else begin
        l1_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_0_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_0_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_0_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_1_0_ce0 = 1'b1;
    end else begin
        l1_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_1_0_ce1 = 1'b1;
    end else begin
        l1_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_1_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd1) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd0)) | ((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd0) & (trunc_ln45_fu_4876_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_1_0_we1 = 1'b1;
    end else begin
        l1_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_1_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_1_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_1_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_1_1_ce0 = 1'b1;
    end else begin
        l1_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_1_1_ce1 = 1'b1;
    end else begin
        l1_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_1_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd1) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd1)) | ((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd1) & (trunc_ln45_fu_4876_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_1_1_we1 = 1'b1;
    end else begin
        l1_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_2_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_2_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_2_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_1_2_ce0 = 1'b1;
    end else begin
        l1_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_1_2_ce1 = 1'b1;
    end else begin
        l1_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_1_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd1) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd2)) | ((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd2) & (trunc_ln45_fu_4876_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_1_2_we1 = 1'b1;
    end else begin
        l1_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_3_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_3_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_3_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_1_3_ce0 = 1'b1;
    end else begin
        l1_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_1_3_ce1 = 1'b1;
    end else begin
        l1_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_1_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd1) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd3)) | ((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd3) & (trunc_ln45_fu_4876_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_1_3_we1 = 1'b1;
    end else begin
        l1_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_4_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_4_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_4_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_1_4_ce0 = 1'b1;
    end else begin
        l1_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_1_4_ce1 = 1'b1;
    end else begin
        l1_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_1_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd1) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd4)) | ((icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd4) & (trunc_ln45_fu_4876_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_1_4_we1 = 1'b1;
    end else begin
        l1_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_5_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_5_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_5_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_1_5_ce0 = 1'b1;
    end else begin
        l1_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_1_5_ce1 = 1'b1;
    end else begin
        l1_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_1_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (trunc_ln45_8_reg_15735 == 2'd1) & (1'b1 == ap_ce)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln45_7_reg_15713 == 2'd1) & (1'b1 == ap_ce)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln45_6_reg_15703 == 2'd1) & (1'b1 == ap_ce)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln45_5_reg_15670 == 2'd1) & (1'b1 == ap_ce)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_4_reg_15635 == 2'd1)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (trunc_ln45_3_fu_5274_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001)) | (~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (trunc_ln45_2_fu_5136_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001)) | (~(trunc_ln45_1_fu_4880_p1 == 3'd0) & ~(trunc_ln45_1_fu_4880_p1 == 3'd1) & ~(trunc_ln45_1_fu_4880_p1 == 3'd2) & ~(trunc_ln45_1_fu_4880_p1 == 3'd3) & ~(trunc_ln45_1_fu_4880_p1 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_fu_4876_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_1_5_we1 = 1'b1;
    end else begin
        l1_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_0_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_0_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_0_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_2_0_ce0 = 1'b1;
    end else begin
        l1_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_2_0_ce1 = 1'b1;
    end else begin
        l1_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_2_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln45_8_reg_15735 == 2'd0) & ~(trunc_ln45_8_reg_15735 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | (~(trunc_ln45_7_reg_15713 == 2'd0) & ~(trunc_ln45_7_reg_15713 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | (~(trunc_ln45_6_reg_15703 == 2'd0) & ~(trunc_ln45_6_reg_15703 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | (~(trunc_ln45_5_reg_15670 == 2'd0) & ~(trunc_ln45_5_reg_15670 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | (~(trunc_ln45_4_reg_15635 == 2'd0) & ~(trunc_ln45_4_reg_15635 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd0)) | (~(trunc_ln45_3_fu_5274_p1 == 2'd0) & ~(trunc_ln45_3_fu_5274_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd0)) | (~(trunc_ln45_2_fu_5136_p1 == 2'd0) & ~(trunc_ln45_2_fu_5136_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd0)) | (~(trunc_ln45_fu_4876_p1 == 2'd0) & ~(trunc_ln45_fu_4876_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_2_0_we1 = 1'b1;
    end else begin
        l1_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_1_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_1_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_1_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_2_1_ce0 = 1'b1;
    end else begin
        l1_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_2_1_ce1 = 1'b1;
    end else begin
        l1_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_2_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln45_8_reg_15735 == 2'd0) & ~(trunc_ln45_8_reg_15735 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | (~(trunc_ln45_7_reg_15713 == 2'd0) & ~(trunc_ln45_7_reg_15713 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | (~(trunc_ln45_6_reg_15703 == 2'd0) & ~(trunc_ln45_6_reg_15703 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | (~(trunc_ln45_5_reg_15670 == 2'd0) & ~(trunc_ln45_5_reg_15670 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | (~(trunc_ln45_4_reg_15635 == 2'd0) & ~(trunc_ln45_4_reg_15635 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd1)) | (~(trunc_ln45_3_fu_5274_p1 == 2'd0) & ~(trunc_ln45_3_fu_5274_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd1)) | (~(trunc_ln45_2_fu_5136_p1 == 2'd0) & ~(trunc_ln45_2_fu_5136_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd1)) | (~(trunc_ln45_fu_4876_p1 == 2'd0) & ~(trunc_ln45_fu_4876_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_2_1_we1 = 1'b1;
    end else begin
        l1_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_2_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_2_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_2_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_2_2_ce0 = 1'b1;
    end else begin
        l1_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_2_2_ce1 = 1'b1;
    end else begin
        l1_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_2_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln45_8_reg_15735 == 2'd0) & ~(trunc_ln45_8_reg_15735 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | (~(trunc_ln45_7_reg_15713 == 2'd0) & ~(trunc_ln45_7_reg_15713 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | (~(trunc_ln45_6_reg_15703 == 2'd0) & ~(trunc_ln45_6_reg_15703 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | (~(trunc_ln45_5_reg_15670 == 2'd0) & ~(trunc_ln45_5_reg_15670 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | (~(trunc_ln45_4_reg_15635 == 2'd0) & ~(trunc_ln45_4_reg_15635 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd2)) | (~(trunc_ln45_3_fu_5274_p1 == 2'd0) & ~(trunc_ln45_3_fu_5274_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd2)) | (~(trunc_ln45_2_fu_5136_p1 == 2'd0) & ~(trunc_ln45_2_fu_5136_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd2)) | (~(trunc_ln45_fu_4876_p1 == 2'd0) & ~(trunc_ln45_fu_4876_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_2_2_we1 = 1'b1;
    end else begin
        l1_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_3_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_3_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_3_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_2_3_ce0 = 1'b1;
    end else begin
        l1_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_2_3_ce1 = 1'b1;
    end else begin
        l1_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_2_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln45_8_reg_15735 == 2'd0) & ~(trunc_ln45_8_reg_15735 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | (~(trunc_ln45_7_reg_15713 == 2'd0) & ~(trunc_ln45_7_reg_15713 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | (~(trunc_ln45_6_reg_15703 == 2'd0) & ~(trunc_ln45_6_reg_15703 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | (~(trunc_ln45_5_reg_15670 == 2'd0) & ~(trunc_ln45_5_reg_15670 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | (~(trunc_ln45_4_reg_15635 == 2'd0) & ~(trunc_ln45_4_reg_15635 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd3)) | (~(trunc_ln45_3_fu_5274_p1 == 2'd0) & ~(trunc_ln45_3_fu_5274_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd3)) | (~(trunc_ln45_2_fu_5136_p1 == 2'd0) & ~(trunc_ln45_2_fu_5136_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd3)) | (~(trunc_ln45_fu_4876_p1 == 2'd0) & ~(trunc_ln45_fu_4876_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_2_3_we1 = 1'b1;
    end else begin
        l1_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_4_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_4_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_4_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_2_4_ce0 = 1'b1;
    end else begin
        l1_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_2_4_ce1 = 1'b1;
    end else begin
        l1_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_2_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln45_8_reg_15735 == 2'd0) & ~(trunc_ln45_8_reg_15735 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | (~(trunc_ln45_7_reg_15713 == 2'd0) & ~(trunc_ln45_7_reg_15713 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | (~(trunc_ln45_6_reg_15703 == 2'd0) & ~(trunc_ln45_6_reg_15703 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | (~(trunc_ln45_5_reg_15670 == 2'd0) & ~(trunc_ln45_5_reg_15670 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | (~(trunc_ln45_4_reg_15635 == 2'd0) & ~(trunc_ln45_4_reg_15635 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (trunc_ln45_1_reg_15404 == 3'd4)) | (~(trunc_ln45_3_fu_5274_p1 == 2'd0) & ~(trunc_ln45_3_fu_5274_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln45_1_reg_15404 == 3'd4)) | (~(trunc_ln45_2_fu_5136_p1 == 2'd0) & ~(trunc_ln45_2_fu_5136_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln45_1_reg_15404 == 3'd4)) | (~(trunc_ln45_fu_4876_p1 == 2'd0) & ~(trunc_ln45_fu_4876_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (trunc_ln45_1_fu_4880_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_2_4_we1 = 1'b1;
    end else begin
        l1_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_5_address0 = zext_ln97_fu_8382_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_5_address0 = zext_ln97_8_fu_5756_p1;
        end else begin
            l1_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_5_address1 = zext_ln97_4_fu_8410_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_address1 = zext_ln45_7_fu_5642_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_address1 = zext_ln45_6_fu_5597_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_address1 = zext_ln45_5_fu_5499_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_address1 = zext_ln45_4_fu_5427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_address1 = zext_ln45_3_fu_5344_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_address1 = zext_ln45_2_fu_5252_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_address1 = zext_ln45_1_fu_5114_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_address1 = zext_ln45_fu_4850_p1;
        end else begin
            l1_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)))) begin
        l1_stripes_2_5_ce0 = 1'b1;
    end else begin
        l1_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        l1_stripes_2_5_ce1 = 1'b1;
    end else begin
        l1_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_d1 = p_Result_7_reg_15564;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_d1 = p_Result_6_reg_15542;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_d1 = p_Result_5_reg_15520;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_d1 = p_Result_4_reg_15498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_d1 = p_Result_2_reg_15476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_d1 = p_Result_s_reg_15454;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_d1 = {{tmp_data_V_2_reg_15384[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_d1 = trunc_ln681_fu_4828_p1;
        end else begin
            l1_stripes_2_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln45_8_reg_15735 == 2'd0) & ~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_8_reg_15735 == 2'd1) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | (~(trunc_ln45_7_reg_15713 == 2'd0) & ~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_7_reg_15713 == 2'd1) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce)) | (~(trunc_ln45_6_reg_15703 == 2'd0) & ~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_6_reg_15703 == 2'd1) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce)) | (~(trunc_ln45_5_reg_15670 == 2'd0) & ~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_5_reg_15670 == 2'd1) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce)) | (~(trunc_ln45_4_reg_15635 == 2'd0) & ~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_4_reg_15635 == 2'd1) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)) | (~(trunc_ln45_3_fu_5274_p1 == 2'd0) & ~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_3_fu_5274_p1 == 2'd1) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | (~(trunc_ln45_2_fu_5136_p1 == 2'd0) & ~(trunc_ln45_1_reg_15404 == 3'd0) & ~(trunc_ln45_1_reg_15404 == 3'd1) & ~(trunc_ln45_1_reg_15404 == 3'd2) & ~(trunc_ln45_1_reg_15404 == 3'd3) & ~(trunc_ln45_2_fu_5136_p1 == 2'd1) & ~(trunc_ln45_1_reg_15404 == 3'd4) & (icmp_ln38_reg_15109 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)) | (~(trunc_ln45_fu_4876_p1 == 2'd0) & ~(trunc_ln45_1_fu_4880_p1 == 3'd0) & ~(trunc_ln45_1_fu_4880_p1 == 3'd1) & ~(trunc_ln45_1_fu_4880_p1 == 3'd2) & ~(trunc_ln45_1_fu_4880_p1 == 3'd3) & ~(trunc_ln45_1_fu_4880_p1 == 3'd4) & ~(trunc_ln45_fu_4876_p1 == 2'd1) & (icmp_ln38_reg_15109 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        l1_stripes_2_5_we1 = 1'b1;
    end else begin
        l1_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        l2_maxes_address0 = zext_ln191_fu_13239_p1;
    end else if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l2_maxes_address0 = l2_maxes_addr_7_reg_15645;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        l2_maxes_address0 = l2_maxes_addr_5_reg_15591;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        l2_maxes_address0 = l2_maxes_addr_2_reg_15408;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        l2_maxes_address0 = l2_maxes_addr_4_reg_15586;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        l2_maxes_address0 = tmp_82_fu_5321_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        l2_maxes_address0 = tmp_80_fu_5205_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l2_maxes_address0 = tmp_78_fu_4895_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_maxes_address0 = zext_ln182_fu_4711_p1;
    end else begin
        l2_maxes_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            l2_maxes_address1 = l2_maxes_addr_6_reg_15639;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            l2_maxes_address1 = l2_maxes_addr_3_reg_15413;
        end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            l2_maxes_address1 = l2_maxes_addr_reg_15345;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            l2_maxes_address1 = l2_maxes_addr_1_reg_15351;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l2_maxes_address1 = tmp_83_fu_5335_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l2_maxes_address1 = tmp_81_fu_5219_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_maxes_address1 = tmp_79_fu_4909_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_maxes_address1 = tmp_77_fu_4722_p3;
        end else begin
            l2_maxes_address1 = 'bx;
        end
    end else begin
        l2_maxes_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce)))) begin
        l2_maxes_ce0 = 1'b1;
    end else begin
        l2_maxes_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)))) begin
        l2_maxes_ce1 = 1'b1;
    end else begin
        l2_maxes_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            l2_maxes_d0 = select_ln182_7_reg_19006;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            l2_maxes_d0 = select_ln182_5_reg_18991;
        end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            l2_maxes_d0 = select_ln182_2_fu_13107_p3;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            l2_maxes_d0 = select_ln182_4_fu_13085_p3;
        end else begin
            l2_maxes_d0 = 'bx;
        end
    end else begin
        l2_maxes_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            l2_maxes_d1 = select_ln182_6_reg_18996;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            l2_maxes_d1 = select_ln182_3_fu_13149_p3;
        end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            l2_maxes_d1 = select_ln182_fu_13096_p3;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            l2_maxes_d1 = select_ln182_1_fu_13074_p3;
        end else begin
            l2_maxes_d1 = 'bx;
        end
    end else begin
        l2_maxes_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_ce)) | ((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_ce)) | ((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b1 == ap_ce)) | ((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001)))) begin
        l2_maxes_we0 = 1'b1;
    end else begin
        l2_maxes_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_ce)) | ((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_ce)) | ((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b1 == ap_ce)) | ((trunc_ln152_1_reg_15148 == 1'd1) & (1'd1 == and_ln152_reg_15312) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001)))) begin
        l2_maxes_we1 = 1'b1;
    end else begin
        l2_maxes_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_0_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_0_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_0_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_0_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_0_ce0 = 1'b1;
    end else begin
        l2_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_0_ce1 = 1'b1;
    end else begin
        l2_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_0_0_we1 = 1'b1;
    end else begin
        l2_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_1_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_1_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_1_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_1_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_1_ce0 = 1'b1;
    end else begin
        l2_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_1_ce1 = 1'b1;
    end else begin
        l2_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_0_1_we1 = 1'b1;
    end else begin
        l2_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_2_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_2_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_2_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_2_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_2_ce0 = 1'b1;
    end else begin
        l2_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_2_ce1 = 1'b1;
    end else begin
        l2_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_0_2_we1 = 1'b1;
    end else begin
        l2_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_3_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_3_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_3_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_3_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_3_ce0 = 1'b1;
    end else begin
        l2_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_3_ce1 = 1'b1;
    end else begin
        l2_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_0_3_we1 = 1'b1;
    end else begin
        l2_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_4_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_4_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_4_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_4_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_4_ce0 = 1'b1;
    end else begin
        l2_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_4_ce1 = 1'b1;
    end else begin
        l2_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_0_4_we1 = 1'b1;
    end else begin
        l2_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_5_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_5_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_5_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_5_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_5_ce0 = 1'b1;
    end else begin
        l2_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_0_5_ce1 = 1'b1;
    end else begin
        l2_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln124_fu_8238_p1 == 3'd0) & ~(trunc_ln124_fu_8238_p1 == 3'd1) & ~(trunc_ln124_fu_8238_p1 == 3'd2) & ~(trunc_ln124_fu_8238_p1 == 3'd3) & ~(trunc_ln124_fu_8238_p1 == 3'd4) & (icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_0_5_we1 = 1'b1;
    end else begin
        l2_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_0_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_0_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_0_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_0_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_0_ce0 = 1'b1;
    end else begin
        l2_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_0_ce1 = 1'b1;
    end else begin
        l2_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_1_0_we1 = 1'b1;
    end else begin
        l2_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_1_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_1_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_1_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_1_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_1_ce0 = 1'b1;
    end else begin
        l2_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_1_ce1 = 1'b1;
    end else begin
        l2_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_1_1_we1 = 1'b1;
    end else begin
        l2_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_2_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_2_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_2_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_2_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_2_ce0 = 1'b1;
    end else begin
        l2_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_2_ce1 = 1'b1;
    end else begin
        l2_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_1_2_we1 = 1'b1;
    end else begin
        l2_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_3_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_3_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_3_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_3_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_3_ce0 = 1'b1;
    end else begin
        l2_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_3_ce1 = 1'b1;
    end else begin
        l2_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_1_3_we1 = 1'b1;
    end else begin
        l2_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_4_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_4_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_4_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_4_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_4_ce0 = 1'b1;
    end else begin
        l2_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_4_ce1 = 1'b1;
    end else begin
        l2_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_1_4_we1 = 1'b1;
    end else begin
        l2_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_5_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_5_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_5_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_5_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_5_ce0 = 1'b1;
    end else begin
        l2_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_1_5_ce1 = 1'b1;
    end else begin
        l2_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln124_fu_8238_p1 == 3'd0) & ~(trunc_ln124_fu_8238_p1 == 3'd1) & ~(trunc_ln124_fu_8238_p1 == 3'd2) & ~(trunc_ln124_fu_8238_p1 == 3'd3) & ~(trunc_ln124_fu_8238_p1 == 3'd4) & (icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_1_5_we1 = 1'b1;
    end else begin
        l2_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_0_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_0_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_0_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_0_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_0_ce0 = 1'b1;
    end else begin
        l2_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_0_ce1 = 1'b1;
    end else begin
        l2_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_2_0_we1 = 1'b1;
    end else begin
        l2_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_1_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_1_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_1_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_1_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_1_ce0 = 1'b1;
    end else begin
        l2_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_1_ce1 = 1'b1;
    end else begin
        l2_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_2_1_we1 = 1'b1;
    end else begin
        l2_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_2_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_2_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_2_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_2_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_2_ce0 = 1'b1;
    end else begin
        l2_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_2_ce1 = 1'b1;
    end else begin
        l2_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_2_2_we1 = 1'b1;
    end else begin
        l2_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_3_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_3_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_3_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_3_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_3_ce0 = 1'b1;
    end else begin
        l2_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_3_ce1 = 1'b1;
    end else begin
        l2_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_2_3_we1 = 1'b1;
    end else begin
        l2_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_4_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_4_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_4_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_4_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_4_ce0 = 1'b1;
    end else begin
        l2_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_4_ce1 = 1'b1;
    end else begin
        l2_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_2_4_we1 = 1'b1;
    end else begin
        l2_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_5_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_5_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_5_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_5_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_5_ce0 = 1'b1;
    end else begin
        l2_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_2_5_ce1 = 1'b1;
    end else begin
        l2_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln124_fu_8238_p1 == 3'd0) & ~(trunc_ln124_fu_8238_p1 == 3'd1) & ~(trunc_ln124_fu_8238_p1 == 3'd2) & ~(trunc_ln124_fu_8238_p1 == 3'd3) & ~(trunc_ln124_fu_8238_p1 == 3'd4) & (icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_2_5_we1 = 1'b1;
    end else begin
        l2_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_0_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_0_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_3_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_0_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_0_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_3_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_0_ce0 = 1'b1;
    end else begin
        l2_stripes_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_0_ce1 = 1'b1;
    end else begin
        l2_stripes_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_3_0_we1 = 1'b1;
    end else begin
        l2_stripes_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_1_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_1_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_3_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_1_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_1_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_3_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_1_ce0 = 1'b1;
    end else begin
        l2_stripes_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_1_ce1 = 1'b1;
    end else begin
        l2_stripes_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_3_1_we1 = 1'b1;
    end else begin
        l2_stripes_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_2_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_2_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_3_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_2_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_2_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_3_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_2_ce0 = 1'b1;
    end else begin
        l2_stripes_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_2_ce1 = 1'b1;
    end else begin
        l2_stripes_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_3_2_we1 = 1'b1;
    end else begin
        l2_stripes_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_3_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_3_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_3_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_3_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_3_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_3_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_3_ce0 = 1'b1;
    end else begin
        l2_stripes_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_3_ce1 = 1'b1;
    end else begin
        l2_stripes_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_3_3_we1 = 1'b1;
    end else begin
        l2_stripes_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_4_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_4_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_3_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_4_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_4_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_3_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_4_ce0 = 1'b1;
    end else begin
        l2_stripes_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_4_ce1 = 1'b1;
    end else begin
        l2_stripes_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (trunc_ln124_fu_8238_p1 == 3'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_3_4_we1 = 1'b1;
    end else begin
        l2_stripes_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_5_address0 = zext_ln172_28_fu_8685_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_5_address0 = zext_ln172_fu_8499_p1;
        end else begin
            l2_stripes_3_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_5_address1 = zext_ln172_15_fu_8533_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_5_address1 = zext_ln124_fu_8210_p1;
        end else begin
            l2_stripes_3_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_5_ce0 = 1'b1;
    end else begin
        l2_stripes_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_ce)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce)))) begin
        l2_stripes_3_5_ce1 = 1'b1;
    end else begin
        l2_stripes_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln124_fu_8238_p1 == 3'd0) & ~(trunc_ln124_fu_8238_p1 == 3'd1) & ~(trunc_ln124_fu_8238_p1 == 3'd2) & ~(trunc_ln124_fu_8238_p1 == 3'd3) & ~(trunc_ln124_fu_8238_p1 == 3'd4) & (icmp_ln72_reg_15121 == 1'd0) & (icmp_ln120_reg_15138 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce))) begin
        l2_stripes_3_5_we1 = 1'b1;
    end else begin
        l2_stripes_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln196_reg_15360_pp0_iter1_reg == 1'd1) & (icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op3145_write_state42 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage29) & (ap_predicate_op2926_read_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        weights_V_data_V_blk_n = weights_V_data_V_empty_n;
    end else begin
        weights_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op2926_read_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001))) begin
        weights_V_data_V_read = 1'b1;
    end else begin
        weights_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage29) & (ap_predicate_op2926_read_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        weights_V_keep_V_blk_n = weights_V_keep_V_empty_n;
    end else begin
        weights_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op2926_read_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001))) begin
        weights_V_keep_V_read = 1'b1;
    end else begin
        weights_V_keep_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage29) & (ap_predicate_op2926_read_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        weights_V_last_V_blk_n = weights_V_last_V_empty_n;
    end else begin
        weights_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op2926_read_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001))) begin
        weights_V_last_V_read = 1'b1;
    end else begin
        weights_V_last_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage29) & (ap_predicate_op2926_read_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        weights_V_strb_V_blk_n = weights_V_strb_V_empty_n;
    end else begin
        weights_V_strb_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op2926_read_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001))) begin
        weights_V_strb_V_read = 1'b1;
    end else begin
        weights_V_strb_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((~((1'b0 == ap_block_pp0_stage11_subdone) & (ap_reset_start_pp0 == 1'b1)) & (1'b0 == ap_block_pp0_stage11_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else if ((((1'b0 == ap_block_pp0_stage11_subdone) & (ap_reset_start_pp0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_100_fu_7854_p2 = ($signed(add_ln109_98_fu_7846_p2) + $signed(sext_ln109_62_fu_7851_p1));

assign add_ln109_102_fu_7863_p2 = ($signed(zext_ln97_76_reg_16371) + $signed(sext_ln97_40_fu_7499_p1));

assign add_ln109_103_fu_7868_p2 = ($signed(sext_ln109_64_fu_7860_p1) + $signed(add_ln109_102_fu_7863_p2));

assign add_ln109_104_fu_8054_p2 = ($signed(sext_ln109_63_fu_8048_p1) + $signed(sext_ln109_65_fu_8051_p1));

assign add_ln109_105_fu_8060_p2 = ($signed(sext_ln109_61_fu_8045_p1) + $signed(add_ln109_104_fu_8054_p2));

assign add_ln109_12_fu_7554_p2 = (sub_ln97_14_fu_7286_p2 + sub_ln97_6_fu_7154_p2);

assign add_ln109_13_fu_7564_p2 = ($signed(sext_ln109_3_fu_7551_p1) + $signed(sext_ln109_4_fu_7560_p1));

assign add_ln109_14_fu_7902_p2 = ($signed(zext_ln109_2_fu_7896_p1) + $signed(sext_ln109_5_fu_7899_p1));

assign add_ln109_15_fu_7912_p2 = ($signed(sext_ln109_2_fu_7892_p1) + $signed(sext_ln109_6_fu_7908_p1));

assign add_ln109_17_fu_7573_p2 = ($signed(sext_ln97_15_fu_7211_p1) + $signed(zext_ln109_3_fu_7570_p1));

assign add_ln109_19_fu_7586_p2 = (zext_ln97_70_fu_7311_p1 + zext_ln97_122_fu_7519_p1);

assign add_ln109_1_fu_7545_p2 = ($signed(sext_ln97_2_fu_7064_p1) + $signed(sext_ln109_fu_7542_p1));

assign add_ln109_20_fu_7596_p2 = (zext_ln109_4_fu_7583_p1 + zext_ln109_5_fu_7592_p1);

assign add_ln109_21_fu_7606_p2 = ($signed(sext_ln109_8_fu_7579_p1) + $signed(zext_ln109_6_fu_7602_p1));

assign add_ln109_23_fu_6986_p2 = ($signed(sext_ln97_18_fu_6695_p1) + $signed(zext_ln109_7_fu_6983_p1));

assign add_ln109_25_fu_7622_p2 = ($signed(zext_ln97_124_fu_7533_p1) + $signed(sext_ln97_39_fu_7468_p1));

assign add_ln109_26_fu_7628_p2 = ($signed(sext_ln109_11_fu_7619_p1) + $signed(add_ln109_25_fu_7622_p2));

assign add_ln109_27_fu_7638_p2 = ($signed(sext_ln109_10_fu_7616_p1) + $signed(sext_ln109_12_fu_7634_p1));

assign add_ln109_28_fu_7648_p2 = ($signed(sext_ln109_9_fu_7612_p1) + $signed(sext_ln109_13_fu_7644_p1));

assign add_ln109_32_fu_7001_p2 = ($signed(sext_ln97_21_fu_6785_p1) + $signed(sext_ln109_17_fu_6998_p1));

assign add_ln109_33_fu_7924_p2 = ($signed(sext_ln109_16_fu_7918_p1) + $signed(sext_ln109_18_fu_7921_p1));

assign add_ln109_36_fu_7660_p2 = (zext_ln97_16_fu_7083_p1 + zext_ln97_17_fu_7094_p1);

assign add_ln109_38_fu_7673_p2 = ($signed(zext_ln109_8_fu_7666_p1) + $signed(sext_ln109_21_fu_7670_p1));

assign add_ln109_39_fu_7683_p2 = ($signed(sext_ln109_20_fu_7657_p1) + $signed(sext_ln109_22_fu_7679_p1));

assign add_ln109_40_fu_7933_p2 = ($signed(add_ln109_33_fu_7924_p2) + $signed(sext_ln109_23_fu_7930_p1));

assign add_ln109_45_fu_7695_p2 = ($signed(sext_ln109_26_fu_7692_p1) + $signed(add_ln109_44_reg_16446));

assign add_ln109_46_fu_7700_p2 = ($signed(sext_ln109_25_fu_7689_p1) + $signed(add_ln109_45_fu_7695_p2));

assign add_ln109_48_fu_7010_p2 = ($signed(sext_ln97_19_fu_6729_p1) + $signed(sext_ln109_28_fu_7007_p1));

assign add_ln109_4_fu_8086_p2 = ($signed(sext_ln109_7_fu_8080_p1) + $signed(sext_ln109_14_fu_8083_p1));

assign add_ln109_52_fu_7023_p2 = ($signed(sext_ln109_29_fu_7016_p1) + $signed(grp_fu_14336_p4));

assign add_ln109_53_fu_7949_p2 = ($signed(sext_ln109_27_fu_7943_p1) + $signed(sext_ln109_31_fu_7946_p1));

assign add_ln109_55_fu_7706_p2 = ($signed(zext_ln97_20_reg_16325) + $signed(add_ln109_54_reg_16456));

assign add_ln109_57_fu_7717_p2 = ($signed(sext_ln97_17_fu_7254_p1) + $signed(sext_ln109_34_fu_7714_p1));

assign add_ln109_58_fu_7723_p2 = ($signed(sext_ln109_33_fu_7710_p1) + $signed(add_ln109_57_fu_7717_p2));

assign add_ln109_5_fu_7955_p2 = ($signed(sext_ln109_24_fu_7939_p1) + $signed(add_ln109_53_fu_7949_p2));

assign add_ln109_60_fu_7729_p2 = ($signed(sext_ln97_41_fu_7529_p1) + $signed(add_ln109_59_reg_16295));

assign add_ln109_63_fu_7740_p2 = ($signed(sext_ln109_36_fu_7734_p1) + $signed(zext_ln109_11_fu_7737_p1));

assign add_ln109_64_fu_7746_p2 = (add_ln109_60_fu_7729_p2 + add_ln109_63_fu_7740_p2);

assign add_ln109_65_fu_7967_p2 = ($signed(sext_ln109_35_fu_7961_p1) + $signed(sext_ln109_37_fu_7964_p1));

assign add_ln109_66_fu_7028_p2 = (sub_ln97_39_fu_6837_p2 + zext_ln97_46_fu_6624_p1);

assign add_ln109_6_fu_8105_p2 = ($signed(sext_ln109_38_fu_8099_p1) + $signed(sext_ln109_48_fu_8102_p1));

assign add_ln109_70_fu_7764_p2 = ($signed(sext_ln109_40_fu_7755_p1) + $signed(sext_ln109_42_fu_7761_p1));

assign add_ln109_73_fu_7770_p2 = ($signed(sub_ln97_21_fu_7371_p2) + $signed(sext_ln97_31_fu_7408_p1));

assign add_ln109_75_fu_7779_p2 = ($signed(add_ln109_73_fu_7770_p2) + $signed(sext_ln109_46_fu_7776_p1));

assign add_ln109_76_fu_7985_p2 = ($signed(sext_ln109_45_fu_7979_p1) + $signed(sext_ln109_47_fu_7982_p1));

assign add_ln109_77_fu_7991_p2 = ($signed(sext_ln109_43_fu_7973_p1) + $signed(add_ln109_76_fu_7985_p2));

assign add_ln109_79_fu_8000_p2 = ($signed(sext_ln97_3_fu_7874_p1) + $signed(zext_ln109_12_fu_7997_p1));

assign add_ln109_7_fu_8070_p2 = ($signed(sext_ln109_57_fu_8041_p1) + $signed(sext_ln109_66_fu_8066_p1));

assign add_ln109_82_fu_7788_p2 = ($signed(sext_ln109_50_fu_7785_p1) + $signed(grp_fu_14439_p3));

assign add_ln109_83_fu_8009_p2 = ($signed(add_ln109_79_fu_8000_p2) + $signed(sext_ln109_51_fu_8006_p1));

assign add_ln109_86_fu_7796_p2 = ($signed(add_ln109_84_reg_16315) + $signed(sext_ln109_53_fu_7793_p1));

assign add_ln109_88_fu_7801_p2 = (zext_ln97_47_fu_7222_p1 + zext_ln97_46_reg_16349);

assign add_ln109_89_fu_7810_p2 = ($signed(grp_fu_14347_p3) + $signed(zext_ln109_13_fu_7806_p1));

assign add_ln109_8_fu_7886_p2 = ($signed(sext_ln109_1_fu_7877_p1) + $signed(zext_ln109_1_fu_7883_p1));

assign add_ln109_90_fu_8025_p2 = ($signed(sext_ln109_54_fu_8019_p1) + $signed(sext_ln109_55_fu_8022_p1));

assign add_ln109_91_fu_8035_p2 = ($signed(sext_ln109_52_fu_8015_p1) + $signed(sext_ln109_56_fu_8031_p1));

assign add_ln109_92_fu_7034_p2 = (zext_ln97_78_fu_6819_p1 + sub_ln97_23_fu_6922_p2);

assign add_ln109_93_fu_7818_p2 = ($signed(sext_ln97_20_fu_7297_p1) + $signed(sext_ln109_58_fu_7815_p1));

assign add_ln109_96_fu_7834_p2 = ($signed(sext_ln109_60_fu_7828_p1) + $signed(zext_ln109_14_fu_7831_p1));

assign add_ln109_97_fu_7840_p2 = ($signed(sext_ln109_59_fu_7824_p1) + $signed(add_ln109_96_fu_7834_p2));

assign add_ln109_98_fu_7846_p2 = ($signed(sext_ln97_24_fu_7332_p1) + $signed(sub_ln97_4_reg_16115));

assign add_ln128_fu_8290_p2 = (l2_write_col_offset + 16'd1);

assign add_ln132_fu_8302_p2 = (l2_write_row_offset + 8'd1);

assign add_ln139_fu_8432_p2 = (l1_read_col_offset + 16'd2);

assign add_ln143_fu_8344_p2 = (l1_read_row_offset_l_1_reg_15759 + 8'd2);

assign add_ln161_1_fu_8720_p2 = (select_ln161_fu_8713_p3 + l2_read_row_offset);

assign add_ln161_2_fu_8773_p2 = (l2_read_row_offset + zext_ln161_3_fu_8765_p1);

assign add_ln161_fu_8601_p2 = (l2_read_row_offset + zext_ln161_1_fu_8591_p1);

assign add_ln162_1_fu_8744_p2 = (3'd2 + add_ln164_1_fu_8738_p2);

assign add_ln162_2_fu_8791_p2 = (3'd2 + add_ln164_2_fu_8785_p2);

assign add_ln162_fu_8619_p2 = (3'd2 + add_ln164_fu_8613_p2);

assign add_ln164_1_fu_8738_p2 = (add_ln164_3_fu_8732_p2 + zext_ln161_2_fu_8598_p1);

assign add_ln164_2_fu_8785_p2 = (zext_ln161_4_fu_8769_p1 + trunc_ln161_fu_8594_p1);

assign add_ln164_3_fu_8732_p2 = (3'd1 + trunc_ln161_fu_8594_p1);

assign add_ln164_fu_8613_p2 = (zext_ln161_2_fu_8598_p1 + trunc_ln161_fu_8594_p1);

assign add_ln172_100_fu_12986_p2 = ($signed(l2_kernel_sums_5) + $signed(sext_ln172_98_fu_12850_p1));

assign add_ln172_101_fu_11128_p2 = ($signed(zext_ln172_136_fu_10996_p1) + $signed(sext_ln172_91_fu_10987_p1));

assign add_ln172_102_fu_12995_p2 = ($signed(sext_ln172_161_fu_12992_p1) + $signed(add_ln172_100_fu_12986_p2));

assign add_ln172_103_fu_12666_p2 = ($signed(sext_ln172_80_fu_12405_p1) + $signed(mul_ln172_87_reg_18720));

assign add_ln172_105_fu_12678_p2 = ($signed(zext_ln172_145_fu_12675_p1) + $signed(sext_ln172_55_fu_12327_p1));

assign add_ln172_106_fu_12688_p2 = ($signed(sext_ln172_163_fu_12684_p1) + $signed(sext_ln172_162_fu_12671_p1));

assign add_ln172_107_fu_13004_p2 = ($signed(sext_ln172_164_fu_13001_p1) + $signed(add_ln172_102_fu_12995_p2));

assign add_ln172_108_fu_10700_p2 = ($signed(zext_ln172_86_fu_10334_p1) + $signed(mul_ln172_4_reg_17591));

assign add_ln172_109_fu_9928_p2 = ($signed(sext_ln172_8_fu_9418_p1) + $signed(sext_ln172_23_fu_9483_p1));

assign add_ln172_10_fu_12856_p2 = ($signed(l2_kernel_sums_0) + $signed(sext_ln172_93_fu_12841_p1));

assign add_ln172_110_fu_9934_p2 = ($signed(add_ln172_109_fu_9928_p2) + $signed(sext_ln172_15_fu_9451_p1));

assign add_ln172_111_fu_13016_p2 = ($signed(sext_ln172_166_fu_13013_p1) + $signed(sext_ln172_165_fu_13010_p1));

assign add_ln172_112_fu_10247_p2 = (zext_ln172_23_fu_9985_p1 + zext_ln172_135_fu_10051_p1);

assign add_ln172_114_fu_12697_p2 = ($signed(grp_fu_15083_p3) + $signed(sext_ln172_41_fu_12253_p1));

assign add_ln172_115_fu_12706_p2 = ($signed(sext_ln172_167_fu_12702_p1) + $signed(zext_ln172_146_fu_12694_p1));

assign add_ln172_116_fu_13022_p2 = (add_ln172_115_reg_18934 + add_ln172_111_fu_13016_p2);

assign add_ln172_117_fu_13031_p2 = ($signed(sext_ln172_168_fu_13027_p1) + $signed(add_ln172_107_fu_13004_p2));

assign add_ln172_118_fu_13037_p2 = ($signed(l2_kernel_sums_6) + $signed(sext_ln172_99_fu_12853_p1));

assign add_ln172_119_fu_12089_p2 = ($signed(sext_ln172_105_fu_11925_p1) + $signed(sext_ln172_92_fu_11770_p1));

assign add_ln172_120_fu_13046_p2 = ($signed(sext_ln172_171_fu_13043_p1) + $signed(add_ln172_118_fu_13037_p2));

assign add_ln172_121_fu_12095_p2 = ($signed(select_ln172_110_fu_11672_p3) + $signed(sext_ln172_77_fu_11540_p1));

assign add_ln172_122_fu_10705_p2 = ($signed(sext_ln172_49_fu_10315_p1) + $signed(sext_ln172_73_fu_10526_p1));

assign add_ln172_123_fu_12715_p2 = ($signed(add_ln172_122_reg_18507) + $signed(sext_ln172_57_fu_12377_p1));

assign add_ln172_124_fu_12720_p2 = ($signed(add_ln172_123_fu_12715_p2) + $signed(sext_ln172_172_fu_12712_p1));

assign add_ln172_125_fu_13055_p2 = ($signed(sext_ln172_173_fu_13052_p1) + $signed(add_ln172_120_fu_13046_p2));

assign add_ln172_126_fu_10711_p2 = ($signed(sext_ln172_65_fu_10337_p1) + $signed(sext_ln172_3_fu_10268_p1));

assign add_ln172_127_fu_9940_p2 = ($signed(sext_ln172_9_fu_9421_p1) + $signed(sext_ln172_24_fu_9486_p1));

assign add_ln172_129_fu_12732_p2 = ($signed(sext_ln172_175_fu_12729_p1) + $signed(sext_ln172_174_fu_12726_p1));

assign add_ln172_12_fu_12865_p2 = ($signed(sext_ln172_107_fu_12862_p1) + $signed(add_ln172_10_fu_12856_p2));

assign add_ln172_130_fu_12101_p2 = ($signed(sext_ln172_17_fu_11276_p1) + $signed(sext_ln172_30_fu_11331_p1));

assign add_ln172_132_fu_12107_p2 = ($signed(add_ln172_131_reg_18650) + $signed(zext_ln172_52_fu_11432_p1));

assign add_ln172_133_fu_12116_p2 = ($signed(sext_ln172_177_fu_12112_p1) + $signed(add_ln172_130_fu_12101_p2));

assign add_ln172_134_fu_12745_p2 = ($signed(sext_ln172_178_fu_12742_p1) + $signed(sext_ln172_176_fu_12738_p1));

assign add_ln172_135_fu_13064_p2 = ($signed(sext_ln172_179_fu_13061_p1) + $signed(add_ln172_125_fu_13055_p2));

assign add_ln172_136_fu_12751_p2 = ($signed(l2_kernel_sums_7) + $signed(sext_ln172_101_fu_12427_p1));

assign add_ln172_137_fu_12125_p2 = (zext_ln172_166_fu_11928_p1 + zext_ln172_163_fu_11773_p1);

assign add_ln172_138_fu_12760_p2 = (zext_ln172_151_fu_12757_p1 + add_ln172_136_fu_12751_p2);

assign add_ln172_139_fu_12766_p2 = ($signed(sext_ln172_83_fu_12408_p1) + $signed(mul_ln172_88_reg_18725));

assign add_ln172_13_fu_12437_p2 = ($signed(sext_ln172_78_fu_12393_p1) + $signed(zext_ln172_103_fu_12384_p1));

assign add_ln172_140_fu_11193_p2 = (select_ln172_71_fu_10864_p3 + zext_ln172_158_fu_10899_p1);

assign add_ln172_141_fu_12134_p2 = ($signed(sext_ln172_181_fu_12131_p1) + $signed(sext_ln172_58_fu_11458_p1));

assign add_ln172_142_fu_12778_p2 = ($signed(sext_ln172_182_fu_12775_p1) + $signed(sext_ln172_180_fu_12771_p1));

assign add_ln172_143_fu_12788_p2 = ($signed(sext_ln172_183_fu_12784_p1) + $signed(add_ln172_138_fu_12760_p2));

assign add_ln172_144_fu_10717_p2 = (zext_ln172_88_fu_10340_p1 + select_ln172_7_fu_10284_p3);

assign add_ln172_145_fu_12815_p2 = ($signed(sext_ln172_188_fu_12811_p1) + $signed(add_ln172_143_fu_12788_p2));

assign add_ln172_146_fu_9946_p2 = ($signed(sext_ln172_10_fu_9441_p1) + $signed(sext_ln172_25_fu_9489_p1));

assign add_ln172_147_fu_9956_p2 = ($signed(sext_ln172_185_fu_9952_p1) + $signed(sext_ln172_16_fu_9454_p1));

assign add_ln172_148_fu_12797_p2 = ($signed(add_ln172_147_reg_18255) + $signed(sext_ln172_184_fu_12794_p1));

assign add_ln172_149_fu_10253_p2 = ($signed(sext_ln172_19_fu_10047_p1) + $signed(zext_ln172_39_fu_10054_p1));

assign add_ln172_14_fu_11026_p2 = ($signed(sext_ln172_44_fu_10730_p1) + $signed(sext_ln172_66_fu_10890_p1));

assign add_ln172_150_fu_12143_p2 = ($signed(sext_ln172_34_fu_11353_p1) + $signed(zext_ln172_150_fu_12122_p1));

assign add_ln172_151_fu_12149_p2 = ($signed(add_ln172_150_fu_12143_p2) + $signed(sext_ln172_43_fu_11451_p1));

assign add_ln172_152_fu_12155_p2 = ($signed(add_ln172_151_fu_12149_p2) + $signed(sext_ln172_186_fu_12140_p1));

assign add_ln172_153_fu_12805_p2 = ($signed(sext_ln172_187_fu_12802_p1) + $signed(add_ln172_148_fu_12797_p2));

assign add_ln172_15_fu_11032_p2 = ($signed(add_ln172_14_fu_11026_p2) + $signed(sext_ln172_50_fu_10870_p1));

assign add_ln172_16_fu_12443_p2 = (add_ln172_15_reg_18590 + add_ln172_13_fu_12437_p2);

assign add_ln172_17_fu_12874_p2 = ($signed(sext_ln172_108_fu_12871_p1) + $signed(add_ln172_12_fu_12865_p2));

assign add_ln172_18_fu_10645_p2 = ($signed(sext_ln172_59_fu_10325_p1) + $signed(zext_ln172_21_fu_10259_p1));

assign add_ln172_1_fu_8527_p2 = (17'd1 + zext_ln161_fu_8495_p1);

assign add_ln172_20_fu_12454_p2 = ($signed(sext_ln172_110_fu_12451_p1) + $signed(sext_ln172_11_fu_12188_p1));

assign add_ln172_21_fu_12464_p2 = ($signed(sext_ln172_111_fu_12460_p1) + $signed(sext_ln172_109_fu_12448_p1));

assign add_ln172_22_fu_9872_p2 = ($signed(mul_ln172_22_reg_17897) + $signed(zext_ln172_34_fu_9492_p1));

assign add_ln172_23_fu_11937_p2 = ($signed(sext_ln172_31_fu_11334_p1) + $signed(sext_ln172_106_fu_11931_p1));

assign add_ln172_24_fu_11947_p2 = ($signed(sext_ln172_114_fu_11943_p1) + $signed(sext_ln172_35_fu_11356_p1));

assign add_ln172_25_fu_11953_p2 = ($signed(add_ln172_24_fu_11947_p2) + $signed(sext_ln172_113_fu_11934_p1));

assign add_ln172_26_fu_12886_p2 = ($signed(sext_ln172_115_fu_12883_p1) + $signed(sext_ln172_112_fu_12880_p1));

assign add_ln172_27_fu_12896_p2 = ($signed(sext_ln172_116_fu_12892_p1) + $signed(add_ln172_17_fu_12874_p2));

assign add_ln172_28_fu_12470_p2 = ($signed(l2_kernel_sums_1) + $signed(sext_ln172_94_fu_12414_p1));

assign add_ln172_29_fu_11962_p2 = ($signed(sext_ln172_102_fu_11922_p1) + $signed(sext_ln172_86_fu_11766_p1));

assign add_ln172_2_fu_10030_p2 = (zext_ln172_24_fu_9996_p1 + zext_ln172_26_fu_10027_p1);

assign add_ln172_30_fu_12479_p2 = ($signed(sext_ln172_117_fu_12476_p1) + $signed(add_ln172_28_fu_12470_p2));

assign add_ln172_31_fu_12485_p2 = ($signed(zext_ln172_161_fu_12396_p1) + $signed(mul_ln172_83_reg_18554));

assign add_ln172_32_fu_11045_p2 = ($signed(sext_ln172_45_fu_10733_p1) + $signed(zext_ln172_91_fu_10893_p1));

assign add_ln172_33_fu_11051_p2 = ($signed(add_ln172_32_fu_11045_p2) + $signed(sext_ln172_51_fu_10873_p1));

assign add_ln172_34_fu_12497_p2 = ($signed(sext_ln172_119_fu_12494_p1) + $signed(sext_ln172_118_fu_12490_p1));

assign add_ln172_35_fu_12507_p2 = ($signed(sext_ln172_120_fu_12503_p1) + $signed(add_ln172_30_fu_12479_p2));

assign add_ln172_36_fu_10651_p2 = ($signed(sext_ln172_60_fu_10328_p1) + $signed(sext_ln172_fu_10262_p1));

assign add_ln172_37_fu_9877_p2 = ($signed(zext_ln172_12_fu_9409_p1) + $signed(mul_ln172_30_reg_17932));

assign add_ln172_38_fu_9886_p2 = ($signed(sext_ln172_122_fu_9882_p1) + $signed(sext_ln172_12_fu_9445_p1));

assign add_ln172_39_fu_12519_p2 = ($signed(sext_ln172_123_fu_12516_p1) + $signed(sext_ln172_121_fu_12513_p1));

assign add_ln172_3_fu_8680_p2 = (17'd2 + zext_ln161_reg_16821);

assign add_ln172_40_fu_9892_p2 = ($signed(zext_ln172_90_fu_9457_p1) + $signed(sext_ln172_26_fu_9495_p1));

assign add_ln172_41_fu_11971_p2 = ($signed(mul_ln172_45_reg_18060) + $signed(zext_ln172_139_fu_11959_p1));

assign add_ln172_42_fu_11976_p2 = ($signed(add_ln172_41_fu_11971_p2) + $signed(sext_ln172_36_fu_11379_p1));

assign add_ln172_43_fu_11986_p2 = ($signed(sext_ln172_125_fu_11982_p1) + $signed(sext_ln172_124_fu_11968_p1));

assign add_ln172_44_fu_12528_p2 = ($signed(sext_ln172_126_fu_12525_p1) + $signed(add_ln172_39_fu_12519_p2));

assign add_ln172_45_fu_12538_p2 = ($signed(sext_ln172_127_fu_12534_p1) + $signed(add_ln172_35_fu_12507_p2));

assign add_ln172_46_fu_12902_p2 = ($signed(l2_kernel_sums_2) + $signed(sext_ln172_96_fu_12844_p1));

assign add_ln172_47_fu_11064_p2 = ($signed(sext_ln172_103_fu_10990_p1) + $signed(sext_ln172_88_fu_10977_p1));

assign add_ln172_48_fu_12911_p2 = ($signed(sext_ln172_128_fu_12908_p1) + $signed(add_ln172_46_fu_12902_p2));

assign add_ln172_49_fu_12544_p2 = ($signed(zext_ln172_162_fu_12399_p1) + $signed(mul_ln172_84_reg_18559));

assign add_ln172_4_fu_10790_p2 = (zext_ln172_56_fu_10775_p1 + zext_ln172_57_fu_10786_p1);

assign add_ln172_50_fu_11070_p2 = ($signed(select_ln172_66_fu_10800_p3) + $signed(sext_ln172_67_fu_10896_p1));

assign add_ln172_51_fu_11998_p2 = ($signed(sext_ln172_130_fu_11995_p1) + $signed(zext_ln172_71_fu_11455_p1));

assign add_ln172_52_fu_12556_p2 = ($signed(sext_ln172_131_fu_12553_p1) + $signed(sext_ln172_129_fu_12549_p1));

assign add_ln172_53_fu_12920_p2 = ($signed(sext_ln172_132_fu_12917_p1) + $signed(add_ln172_48_fu_12911_p2));

assign add_ln172_54_fu_9898_p2 = ($signed(sext_ln172_62_fu_9773_p1) + $signed(sext_ln172_2_fu_9405_p1));

assign add_ln172_55_fu_9904_p2 = ($signed(sext_ln172_7_fu_9412_p1) + $signed(sext_ln172_20_fu_9477_p1));

assign add_ln172_56_fu_10231_p2 = ($signed(add_ln172_55_reg_18230) + $signed(sext_ln172_13_fu_9962_p1));

assign add_ln172_57_fu_10236_p2 = ($signed(add_ln172_56_fu_10231_p2) + $signed(sext_ln172_133_fu_10228_p1));

assign add_ln172_59_fu_12004_p2 = ($signed(sext_ln172_32_fu_11337_p1) + $signed(zext_ln172_140_fu_11992_p1));

assign add_ln172_5_fu_10829_p2 = (zext_ln172_63_fu_10825_p1 + zext_ln172_62_fu_10814_p1);

assign add_ln172_60_fu_12010_p2 = ($signed(add_ln172_59_fu_12004_p2) + $signed(sext_ln172_37_fu_11383_p1));

assign add_ln172_61_fu_12571_p2 = ($signed(sext_ln172_136_fu_12568_p1) + $signed(sext_ln172_135_fu_12565_p1));

assign add_ln172_62_fu_12577_p2 = ($signed(add_ln172_61_fu_12571_p2) + $signed(sext_ln172_134_fu_12562_p1));

assign add_ln172_63_fu_12929_p2 = ($signed(sext_ln172_137_fu_12926_p1) + $signed(add_ln172_53_fu_12920_p2));

assign add_ln172_64_fu_12935_p2 = (l2_kernel_sums_3 + zext_ln172_128_fu_12847_p1);

assign add_ln172_65_fu_11083_p2 = ($signed(mul_ln172_110_reg_18462) + $signed(sext_ln172_89_fu_10981_p1));

assign add_ln172_66_fu_12944_p2 = ($signed(sext_ln172_139_fu_12941_p1) + $signed(add_ln172_64_fu_12935_p2));

assign add_ln172_67_fu_12583_p2 = ($signed(sext_ln172_79_fu_12402_p1) + $signed(sext_ln172_74_fu_12387_p1));

assign add_ln172_68_fu_10657_p2 = ($signed(zext_ln172_60_fu_10290_p1) + $signed(sext_ln172_68_fu_10408_p1));

assign add_ln172_69_fu_10663_p2 = ($signed(add_ln172_68_fu_10657_p2) + $signed(sext_ln172_52_fu_10319_p1));

assign add_ln172_6_fu_10847_p2 = (zext_ln172_66_fu_10843_p1 + zext_ln172_65_fu_10839_p1);

assign add_ln172_70_fu_12596_p2 = ($signed(sext_ln172_141_fu_12593_p1) + $signed(sext_ln172_140_fu_12589_p1));

assign add_ln172_71_fu_12953_p2 = ($signed(sext_ln172_142_fu_12950_p1) + $signed(add_ln172_66_fu_12944_p2));

assign add_ln172_74_fu_12605_p2 = ($signed(sext_ln172_144_fu_12602_p1) + $signed(zext_ln172_17_fu_12192_p1));

assign add_ln172_75_fu_12965_p2 = ($signed(sext_ln172_145_fu_12962_p1) + $signed(sext_ln172_143_fu_12959_p1));

assign add_ln172_76_fu_9910_p2 = ($signed(select_ln172_27_fu_9471_p3) + $signed(sext_ln172_29_fu_9498_p1));

assign add_ln172_77_fu_12022_p2 = ($signed(sext_ln172_33_fu_11340_p1) + $signed(sext_ln172_138_fu_12016_p1));

assign add_ln172_78_fu_12028_p2 = ($signed(add_ln172_77_fu_12022_p2) + $signed(sext_ln172_38_fu_11425_p1));

assign add_ln172_79_fu_12038_p2 = ($signed(sext_ln172_147_fu_12034_p1) + $signed(sext_ln172_146_fu_12019_p1));

assign add_ln172_7_fu_12339_p2 = (zext_ln172_76_fu_12331_p1 + zext_ln172_77_fu_12335_p1);

assign add_ln172_80_fu_12971_p2 = (add_ln172_79_reg_18830 + add_ln172_75_fu_12965_p2);

assign add_ln172_81_fu_12980_p2 = ($signed(sext_ln172_148_fu_12976_p1) + $signed(add_ln172_71_fu_12953_p2));

assign add_ln172_82_fu_12611_p2 = ($signed(l2_kernel_sums_4) + $signed(sext_ln172_97_fu_12417_p1));

assign add_ln172_83_fu_11095_p2 = ($signed(sext_ln172_104_fu_10993_p1) + $signed(sext_ln172_90_fu_10984_p1));

assign add_ln172_84_fu_12620_p2 = ($signed(sext_ln172_149_fu_12617_p1) + $signed(add_ln172_82_fu_12611_p2));

assign add_ln172_85_fu_12626_p2 = ($signed(mul_ln172_93_reg_18750) + $signed(sext_ln172_75_fu_12390_p1));

assign add_ln172_86_fu_10669_p2 = ($signed(sext_ln172_47_fu_10293_p1) + $signed(sext_ln172_71_fu_10481_p1));

assign add_ln172_87_fu_10675_p2 = ($signed(add_ln172_86_fu_10669_p2) + $signed(sext_ln172_53_fu_10322_p1));

assign add_ln172_88_fu_12638_p2 = ($signed(sext_ln172_151_fu_12635_p1) + $signed(sext_ln172_150_fu_12631_p1));

assign add_ln172_89_fu_12648_p2 = ($signed(sext_ln172_152_fu_12644_p1) + $signed(add_ln172_84_fu_12620_p2));

assign add_ln172_8_fu_11715_p2 = (zext_ln172_118_fu_11707_p1 + zext_ln172_117_fu_11696_p1);

assign add_ln172_90_fu_10681_p2 = (zext_ln172_84_fu_10331_p1 + zext_ln172_37_fu_10265_p1);

assign add_ln172_91_fu_9916_p2 = ($signed(zext_ln172_46_fu_9415_p1) + $signed(sext_ln172_22_fu_9480_p1));

assign add_ln172_92_fu_9922_p2 = ($signed(add_ln172_91_fu_9916_p2) + $signed(sext_ln172_14_fu_9448_p1));

assign add_ln172_93_fu_10694_p2 = ($signed(sext_ln172_153_fu_10691_p1) + $signed(zext_ln172_141_fu_10687_p1));

assign add_ln172_94_fu_10242_p2 = ($signed(zext_ln172_104_fu_9965_p1) + $signed(mul_ln172_40_reg_18029));

assign add_ln172_95_fu_12053_p2 = (zext_ln172_143_fu_11343_p1 + zext_ln172_169_fu_12044_p1);

assign add_ln172_96_fu_12063_p2 = ($signed(zext_ln172_142_fu_12059_p1) + $signed(sext_ln172_39_fu_11429_p1));

assign add_ln172_97_fu_12073_p2 = ($signed(sext_ln172_156_fu_12069_p1) + $signed(sext_ln172_155_fu_12050_p1));

assign add_ln172_98_fu_12083_p2 = ($signed(sext_ln172_157_fu_12079_p1) + $signed(sext_ln172_154_fu_12047_p1));

assign add_ln172_99_fu_12657_p2 = ($signed(sext_ln172_158_fu_12654_p1) + $signed(add_ln172_89_fu_12648_p2));

assign add_ln172_9_fu_11889_p2 = (zext_ln172_126_fu_11800_p1 + zext_ln172_132_fu_11885_p1);

assign add_ln172_fu_9388_p2 = (zext_ln172_2_fu_9346_p1 + zext_ln172_4_fu_9384_p1);

assign add_ln191_10_fu_14028_p2 = (mul_ln191_10_reg_19247 + l3_outputs_10);

assign add_ln191_11_fu_14037_p2 = (mul_ln191_11_reg_19252 + l3_outputs_11);

assign add_ln191_12_fu_14046_p2 = (mul_ln191_12_reg_19257 + l3_outputs_12);

assign add_ln191_13_fu_14055_p2 = (mul_ln191_13_reg_19262 + l3_outputs_13);

assign add_ln191_14_fu_14064_p2 = (mul_ln191_14_reg_19267 + l3_outputs_14);

assign add_ln191_15_fu_14073_p2 = (mul_ln191_15_reg_19277 + l3_outputs_15);

assign add_ln191_1_fu_13947_p2 = (mul_ln191_1_reg_19116 + l3_outputs_1);

assign add_ln191_2_fu_13956_p2 = (mul_ln191_2_reg_19121 + l3_outputs_2);

assign add_ln191_3_fu_13965_p2 = (mul_ln191_3_reg_19126 + l3_outputs_3);

assign add_ln191_4_fu_13974_p2 = (mul_ln191_4_reg_19131 + l3_outputs_4);

assign add_ln191_5_fu_13983_p2 = (mul_ln191_5_reg_19197 + l3_outputs_5);

assign add_ln191_6_fu_13992_p2 = (mul_ln191_6_reg_19202 + l3_outputs_6);

assign add_ln191_7_fu_14001_p2 = (mul_ln191_7_reg_19207 + l3_outputs_7);

assign add_ln191_8_fu_14010_p2 = (mul_ln191_8_reg_19212 + l3_outputs_8);

assign add_ln191_9_fu_14019_p2 = (mul_ln191_9_reg_19217 + l3_outputs_9);

assign add_ln191_fu_13938_p2 = (mul_ln191_reg_19111 + l3_outputs_0);

assign add_ln209_fu_8561_p2 = (l2_read_col_offset + 16'd2);

assign add_ln213_fu_14115_p2 = (l2_read_row_offset_l_reg_17071 + 8'd2);

assign add_ln232_fu_4743_p2 = (l1_iteration + 32'd1);

assign add_ln236_fu_8805_p2 = (ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283 + 8'd2);

assign add_ln238_fu_8825_p2 = ($signed(ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305) + $signed(8'd255));

assign add_ln241_fu_4763_p2 = (l2_iteration + 32'd1);

assign add_ln46_1_fu_5140_p2 = (8'd1 + select_ln47_1_fu_5079_p3);

assign add_ln46_2_fu_5278_p2 = (8'd1 + select_ln47_3_fu_5245_p3);

assign add_ln46_3_fu_5365_p2 = (8'd1 + select_ln47_5_reg_15630);

assign add_ln46_4_fu_5400_p2 = (8'd1 + select_ln47_7_fu_5388_p3);

assign add_ln46_5_fu_5458_p2 = (8'd1 + select_ln47_9_fu_5448_p3);

assign add_ln46_6_fu_5482_p2 = (8'd1 + select_ln47_11_fu_5470_p3);

assign add_ln46_7_fu_5550_p2 = (select_ln47_13_fu_5539_p3 + 8'd1);

assign add_ln46_fu_5056_p2 = (8'd1 + l1_channel_idx_load_reg_15395);

assign add_ln50_1_fu_5233_p2 = (16'd1 + select_ln47_reg_15438);

assign add_ln50_2_fu_5290_p2 = (16'd1 + select_ln47_2_fu_5238_p3);

assign add_ln50_3_fu_5376_p2 = (16'd1 + select_ln47_4_reg_15623);

assign add_ln50_4_fu_5488_p2 = (16'd1 + select_ln47_6_reg_15663);

assign add_ln50_5_fu_5521_p2 = (16'd1 + select_ln47_8_fu_5493_p3);

assign add_ln50_6_fu_5618_p2 = (16'd1 + select_ln47_10_reg_15723);

assign add_ln50_7_fu_5629_p2 = (select_ln47_12_fu_5623_p3 + 16'd1);

assign add_ln50_fu_5067_p2 = (16'd1 + l1_write_col_offset_s_reg_15378);

assign add_ln85_1_fu_5785_p2 = (l1_read_row_offset + select_ln85_fu_5778_p3);

assign add_ln85_2_fu_5838_p2 = (zext_ln85_2_fu_5830_p1 + l1_read_row_offset);

assign add_ln85_fu_5683_p2 = (zext_ln85_fu_5673_p1 + l1_read_row_offset);

assign add_ln86_1_fu_5809_p2 = (3'd2 + add_ln88_1_fu_5803_p2);

assign add_ln86_2_fu_5856_p2 = (3'd2 + add_ln88_2_fu_5850_p2);

assign add_ln86_fu_5701_p2 = (3'd2 + add_ln88_fu_5695_p2);

assign add_ln88_1_fu_5803_p2 = (zext_ln85_1_fu_5676_p1 + add_ln88_3_fu_5797_p2);

assign add_ln88_2_fu_5850_p2 = (trunc_ln85_fu_5679_p1 + zext_ln85_3_fu_5834_p1);

assign add_ln88_3_fu_5797_p2 = (3'd1 + trunc_ln85_fu_5679_p1);

assign add_ln88_fu_5695_p2 = (trunc_ln85_fu_5679_p1 + zext_ln85_1_fu_5676_p1);

assign add_ln92_1_fu_8404_p2 = (16'd1 + add_ln92_fu_8376_p2);

assign add_ln92_2_fu_5751_p2 = (16'd2 + add_ln92_reg_16630);

assign add_ln92_fu_8376_p2 = (zext_ln76_fu_8373_p1 + l1_read_col_offset);

assign add_ln97_1_fu_6599_p2 = (zext_ln97_39_fu_6585_p1 + zext_ln97_40_fu_6595_p1);

assign add_ln97_2_fu_6609_p2 = ($signed(add_ln97_reg_16128) + $signed(zext_ln97_41_fu_6605_p1));

assign and_ln152_fu_4677_p2 = (xor_ln152_fu_4671_p2 & icmp_ln152_fu_4657_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd15];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((1'b1 == ap_block_state42_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((1'b0 == ap_ce) | ((1'b1 == ap_block_state42_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_subdone = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln38_reg_15109 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((icmp_ln38_reg_15109 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_11001 = ((ap_predicate_op2926_read_state31 == 1'b1) & (io_acc_block_signal_op2926 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage29_subdone = ((1'b0 == ap_ce) | ((ap_predicate_op2926_read_state31 == 1'b1) & (io_acc_block_signal_op2926 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln38_reg_15109 == 1'd1) & (in_r_TVALID == 1'b0));
end

assign ap_block_state30_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state31_pp0_stage29_iter0 = ((ap_predicate_op2926_read_state31 == 1'b1) & (io_acc_block_signal_op2926 == 1'b0));
end

assign ap_block_state32_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state42_io = ((ap_predicate_op3145_write_state42 == 1'b1) & (out_r_TREADY == 1'b0));
end

assign ap_block_state42_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1032 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_109 = ((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage29_11001));
end

always @ (*) begin
    ap_condition_11299 = ((icmp_ln72_reg_15121 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001));
end

always @ (*) begin
    ap_condition_11302 = ((icmp_ln72_reg_15121 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001));
end

always @ (*) begin
    ap_condition_11308 = ((1'd1 == and_ln152_reg_15312) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_ce));
end

always @ (*) begin
    ap_condition_11315 = ((icmp_ln194_reg_15356_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_11320 = ((icmp_ln196_reg_15360_pp0_iter1_reg == 1'd1) & (icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_11324 = ((icmp_ln196_reg_15360_pp0_iter1_reg == 1'd0) & (icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_9565 = ((icmp_ln72_reg_15121 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_ce));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_l1_write_col_offset_1_phi_fu_4153_p8 = ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3942 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_0_new_0_reg_3766 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_0_new_1_reg_3964 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_10_new_0_reg_3876 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_10_new_1_reg_4064 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_11_new_0_reg_3887 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_11_new_1_reg_4074 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_12_new_0_reg_3898 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_12_new_1_reg_4084 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_13_new_0_reg_3909 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_13_new_1_reg_4094 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_14_new_0_reg_3920 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_14_new_1_reg_4104 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_15_new_0_reg_3931 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_15_new_1_reg_4114 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_1_new_0_reg_3777 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_1_new_1_reg_3974 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_2_new_0_reg_3788 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_2_new_1_reg_3984 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_3_new_0_reg_3799 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_3_new_1_reg_3994 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_4_new_0_reg_3810 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_4_new_1_reg_4004 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_5_new_0_reg_3821 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_5_new_1_reg_4014 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_6_new_0_reg_3832 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_6_new_1_reg_4024 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_7_new_0_reg_3843 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_7_new_1_reg_4034 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_8_new_0_reg_3854 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_8_new_1_reg_4044 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_9_new_0_reg_3865 = 'bx;

assign ap_phi_reg_pp0_iter0_l3_outputs_9_new_1_reg_4054 = 'bx;

assign ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3953 = 'bx;

assign ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_4136 = 'bx;

always @ (*) begin
    ap_predicate_op2926_read_state31 = ((icmp_ln194_reg_15356 == 1'd0) & (icmp_ln220_reg_19016 == 1'd1) & (1'd1 == and_ln152_reg_15312));
end

always @ (*) begin
    ap_predicate_op3145_write_state42 = ((icmp_ln196_reg_15360_pp0_iter1_reg == 1'd1) & (icmp_ln194_reg_15356_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln152_reg_15312_pp0_iter1_reg));
end

assign grp_fu_14120_p0 = 16'd111;

assign grp_fu_14120_p1 = zext_ln97_12_fu_5951_p1;

assign grp_fu_14128_p0 = 16'd65453;

assign grp_fu_14128_p1 = zext_ln97_12_fu_5951_p1;

assign grp_fu_14128_p2 = grp_fu_14128_p20;

assign grp_fu_14128_p20 = shl_ln97_7_fu_6026_p3;

assign grp_fu_14136_p0 = 15'd32711;

assign grp_fu_14136_p1 = zext_ln97_14_fu_5966_p1;

assign grp_fu_14144_p0 = 15'd32722;

assign grp_fu_14144_p1 = zext_ln97_14_fu_5966_p1;

assign grp_fu_14144_p2 = (16'd82 * mul_ln97_1_fu_5924_p1);

assign grp_fu_14152_p0 = 15'd61;

assign grp_fu_14152_p1 = grp_fu_14152_p10;

assign grp_fu_14152_p10 = grp_fu_4564_p8;

assign grp_fu_14152_p2 = grp_fu_14152_p20;

assign grp_fu_14152_p20 = shl_ln97_6_fu_5981_p3;

assign grp_fu_14160_p0 = 16'd70;

assign grp_fu_14160_p1 = grp_fu_14160_p10;

assign grp_fu_14160_p10 = tmp_18_fu_6211_p8;

assign grp_fu_14168_p0 = 14'd16365;

assign grp_fu_14168_p1 = grp_fu_14168_p10;

assign grp_fu_14168_p10 = tmp_18_fu_6211_p8;

assign grp_fu_14168_p2 = (14'd29 * mul_ln97_12_fu_6020_p1);

assign grp_fu_14176_p0 = 15'd32710;

assign grp_fu_14176_p1 = grp_fu_14176_p10;

assign grp_fu_14176_p10 = tmp_19_fu_6236_p8;

assign grp_fu_14176_p2 = (15'd61 * mul_ln97_45_fu_6342_p1);

assign grp_fu_14184_p0 = 16'd65467;

assign grp_fu_14184_p1 = zext_ln97_96_fu_6257_p1;

assign grp_fu_14192_p0 = 16'd78;

assign grp_fu_14192_p1 = zext_ln97_96_fu_6257_p1;

assign grp_fu_14200_p0 = 15'd76;

assign grp_fu_14200_p1 = grp_fu_14200_p10;

assign grp_fu_14200_p10 = tmp_20_fu_6261_p8;

assign grp_fu_14200_p2 = grp_fu_14200_p20;

assign grp_fu_14200_p20 = shl_ln97_29_fu_6131_p3;

assign grp_fu_14208_p0 = 16'd69;

assign grp_fu_14208_p1 = grp_fu_14208_p10;

assign grp_fu_14208_p10 = tmp_20_fu_6261_p8;

assign grp_fu_14216_p0 = 15'd82;

assign grp_fu_14216_p1 = grp_fu_14216_p10;

assign grp_fu_14216_p10 = tmp_21_fu_6280_p8;

assign grp_fu_14216_p2 = grp_fu_14216_p20;

assign grp_fu_14216_p20 = shl_ln97_54_fu_6418_p3;

assign grp_fu_14224_p0 = 15'd110;

assign grp_fu_14224_p1 = zext_ln97_108_fu_6339_p1;

assign grp_fu_14224_p2 = grp_fu_14224_p20;

assign grp_fu_14224_p20 = shl_ln97_56_fu_6447_p3;

assign grp_fu_14232_p0 = 15'd61;

assign grp_fu_14232_p1 = grp_fu_14232_p10;

assign grp_fu_14232_p10 = tmp_4_reg_16109;

assign grp_fu_14232_p2 = (zext_ln97_36_fu_6572_p1 - zext_ln97_35_fu_6560_p1);

assign grp_fu_14240_p0 = 15'd32726;

assign grp_fu_14240_p1 = grp_fu_14240_p10;

assign grp_fu_14240_p10 = tmp_5_reg_15941;

assign grp_fu_14248_p0 = 15'd32724;

assign grp_fu_14248_p1 = grp_fu_14248_p10;

assign grp_fu_14248_p10 = tmp_6_fu_6523_p8;

assign grp_fu_14255_p0 = 14'd16358;

assign grp_fu_14255_p1 = grp_fu_14255_p10;

assign grp_fu_14255_p10 = grp_fu_4547_p8;

assign grp_fu_14255_p2 = ($signed(sub_ln97_10_fu_6660_p2) + $signed(sext_ln97_7_fu_6516_p1));

assign grp_fu_14263_p0 = 13'd8181;

assign grp_fu_14263_p1 = grp_fu_14263_p10;

assign grp_fu_14263_p10 = grp_fu_4547_p8;

assign grp_fu_14270_p0 = 15'd32733;

assign grp_fu_14270_p1 = grp_fu_14270_p10;

assign grp_fu_14270_p10 = tmp_8_reg_16120;

assign grp_fu_14270_p2 = grp_fu_14270_p20;

assign grp_fu_14270_p20 = shl_ln97_36_fu_6876_p3;

assign grp_fu_14279_p0 = 16'd65441;

assign grp_fu_14279_p1 = grp_fu_14279_p10;

assign grp_fu_14279_p10 = tmp_9_reg_16133;

assign grp_fu_14287_p0 = 14'd25;

assign grp_fu_14287_p1 = grp_fu_14287_p10;

assign grp_fu_14287_p10 = tmp_12_fu_6733_p8;

assign grp_fu_14295_p0 = 15'd55;

assign grp_fu_14295_p1 = grp_fu_14295_p10;

assign grp_fu_14295_p10 = grp_fu_4564_p8;

assign grp_fu_14295_p2 = (16'd91 * mul_ln97_27_fu_6751_p1);

assign grp_fu_14303_p0 = 13'd8181;

assign grp_fu_14303_p1 = grp_fu_14303_p10;

assign grp_fu_14303_p10 = grp_fu_4564_p8;

assign grp_fu_14303_p2 = ($signed(15'd32717) * $signed({{1'b0}, {mul_ln97_49_fu_6971_p1}}));

assign grp_fu_14311_p0 = 15'd55;

assign grp_fu_14311_p1 = grp_fu_14311_p10;

assign grp_fu_14311_p10 = tmp_18_reg_16190;

assign grp_fu_14311_p2 = (16'd101 * mul_ln97_28_fu_6795_p1);

assign grp_fu_14319_p0 = 15'd32716;

assign grp_fu_14319_p1 = zext_ln97_125_fu_6968_p1;

assign grp_fu_14319_p2 = grp_fu_14319_p20;

assign grp_fu_14319_p20 = shl_ln97_35_fu_6851_p3;

assign grp_fu_14328_p0 = 16'd76;

assign grp_fu_14328_p1 = grp_fu_14328_p10;

assign grp_fu_14328_p10 = tmp_29_reg_16252;

assign grp_fu_14336_p0 = grp_fu_14336_p00;

assign grp_fu_14336_p00 = tmp_23_reg_16225;

assign grp_fu_14336_p1 = grp_fu_14336_p10;

assign grp_fu_14336_p10 = tmp_29_reg_16252;

assign grp_fu_14336_p2 = 17'd79;

assign grp_fu_14347_p0 = 15'd32730;

assign grp_fu_14347_p1 = zext_ln97_2_reg_16073;

assign grp_fu_14355_p0 = 14'd45;

assign grp_fu_14355_p1 = zext_ln97_27_fu_7119_p1;

assign grp_fu_14355_p2 = grp_fu_14355_p20;

assign grp_fu_14355_p20 = shl_ln97_12_fu_7190_p3;

assign grp_fu_14364_p0 = 15'd32733;

assign grp_fu_14364_p1 = grp_fu_14364_p10;

assign grp_fu_14364_p10 = tmp_7_reg_16339;

assign grp_fu_14364_p2 = zext_ln97_20_reg_16325;

assign grp_fu_14372_p0 = 14'd16363;

assign grp_fu_14372_p1 = grp_fu_14372_p10;

assign grp_fu_14372_p10 = tmp_8_reg_16120;

assign grp_fu_14372_p2 = zext_ln97_72_reg_16169;

assign grp_fu_14379_p0 = 15'd38;

assign grp_fu_14379_p1 = zext_ln97_38_reg_16344;

assign grp_fu_14379_p2 = grp_fu_14379_p20;

assign grp_fu_14379_p20 = shl_ln97_46_fu_7425_p3;

assign grp_fu_14387_p0 = 15'd42;

assign grp_fu_14387_p1 = grp_fu_14387_p10;

assign grp_fu_14387_p10 = tmp_11_reg_16354;

assign grp_fu_14396_p0 = 15'd43;

assign grp_fu_14396_p1 = grp_fu_14396_p10;

assign grp_fu_14396_p10 = tmp_12_reg_16359;

assign grp_fu_14405_p0 = 14'd25;

assign grp_fu_14405_p1 = grp_fu_14405_p10;

assign grp_fu_14405_p10 = tmp_16_reg_16376;

assign grp_fu_14414_p0 = 15'd32733;

assign grp_fu_14414_p1 = zext_ln97_104_reg_16215;

assign grp_fu_14422_p0 = 13'd11;

assign grp_fu_14422_p1 = grp_fu_14422_p10;

assign grp_fu_14422_p10 = tmp_24_reg_16234;

assign grp_fu_14431_p0 = 14'd16358;

assign grp_fu_14431_p1 = zext_ln97_118_fu_7503_p1;

assign grp_fu_14431_p2 = zext_ln97_106_reg_16220;

assign grp_fu_14439_p0 = 15'd37;

assign grp_fu_14439_p1 = zext_ln97_125_reg_16396;

assign grp_fu_14447_p0 = 15'd32731;

assign grp_fu_14447_p1 = grp_fu_14447_p10;

assign grp_fu_14447_p10 = tmp_29_reg_16252;

assign grp_fu_14456_p0 = 13'd13;

assign grp_fu_14456_p1 = grp_fu_14456_p10;

assign grp_fu_14456_p10 = tmp_29_reg_16252;

assign grp_fu_14464_p0 = 16'd94;

assign grp_fu_14464_p1 = zext_ln97_12_reg_16095;

assign grp_fu_14472_p0 = 15'd38;

assign grp_fu_14472_p1 = zext_ln97_48_reg_16150;

assign grp_fu_14472_p2 = grp_fu_14472_p20;

assign grp_fu_14472_p20 = add_ln109_2_reg_16260;

assign grp_fu_14480_p0 = 16'd111;

assign grp_fu_14480_p1 = zext_ln97_96_reg_16197;

assign grp_fu_14892_p0 = grp_fu_14892_p00;

assign grp_fu_14892_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65505 : 16'd65469);

assign grp_fu_14892_p1 = zext_ln172_40_reg_18049;

assign grp_fu_15050_p0 = grp_fu_15050_p00;

assign grp_fu_15050_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd11 : 16'd65454);

assign grp_fu_15050_p1 = zext_ln172_1_reg_17571;

assign grp_fu_15057_p0 = select_ln172_11_reg_18670;

assign grp_fu_15057_p1 = zext_ln172_13_reg_17611;

assign grp_fu_15063_p0 = select_ln172_22_reg_18675;

assign grp_fu_15063_p1 = zext_ln172_16_reg_17641;

assign grp_fu_15069_p0 = select_ln172_26_reg_18680;

assign grp_fu_15069_p1 = zext_ln172_19_reg_17892;

assign grp_fu_15076_p0 = select_ln172_32_reg_18685;

assign grp_fu_15076_p1 = zext_ln172_29_reg_17927;

assign grp_fu_15083_p0 = select_ln172_53_reg_18695;

assign grp_fu_15083_p1 = zext_ln172_40_reg_18049;

assign grp_fu_15090_p0 = select_ln172_93_reg_18705;

assign grp_fu_15090_p1 = zext_ln172_156_reg_18381;

assign grp_fu_15090_p2 = grp_fu_15090_p20;

assign grp_fu_15090_p20 = select_ln172_69_reg_18522;

assign grp_fu_15102_p0 = grp_fu_15102_p00;

assign grp_fu_15102_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65465 : 16'd65456);

assign grp_fu_15102_p1 = zext_ln172_134_reg_18441;

assign grp_fu_4412_p2 = (l1_write_row_offset + 8'd1);

assign grp_fu_4451_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? grp_fu_4417_p8 : grp_fu_4434_p8);

assign grp_fu_4492_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? grp_fu_4458_p8 : grp_fu_4475_p8);

assign icmp_ln117_1_fu_8140_p2 = (($signed(sext_ln109_32_fu_8096_p1) > $signed(l1_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln117_2_fu_8158_p2 = (($signed(sext_ln109_49_fu_8111_p1) > $signed(l1_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln117_3_fu_8176_p2 = (($signed(sext_ln109_67_fu_8115_p1) > $signed(l1_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln117_fu_8122_p2 = (($signed(sext_ln109_15_fu_8092_p1) > $signed(l1_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln120_fu_4639_p2 = ((trunc_ln38_fu_4585_p1 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_8296_p2 = ((add_ln128_fu_8290_p2 == 16'd129) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_8308_p2 = ((add_ln132_fu_8302_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_8438_p2 = ((add_ln139_fu_8432_p2 == 16'd256) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_8349_p2 = ((add_ln143_fu_8344_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_4657_p2 = ((l2_iteration > 32'd3071) ? 1'b1 : 1'b0);

assign icmp_ln162_1_fu_8726_p2 = ((add_ln161_1_fu_8720_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln162_2_fu_8779_p2 = ((add_ln161_2_fu_8773_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_8607_p2 = ((add_ln161_fu_8601_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln182_1_fu_13070_p2 = (($signed(add_ln172_45_reg_18890) > $signed(l2_maxes_load_1_reg_15424)) ? 1'b1 : 1'b0);

assign icmp_ln182_2_fu_13103_p2 = (($signed(add_ln172_63_reg_18963) > $signed(l2_maxes_load_2_reg_15597)) ? 1'b1 : 1'b0);

assign icmp_ln182_3_fu_13145_p2 = (($signed(add_ln172_81_reg_18970) > $signed(l2_maxes_load_3_reg_15603)) ? 1'b1 : 1'b0);

assign icmp_ln182_4_fu_13081_p2 = (($signed(add_ln172_99_reg_18922) > $signed(l2_maxes_load_4_reg_15651)) ? 1'b1 : 1'b0);

assign icmp_ln182_5_fu_13114_p2 = (($signed(add_ln172_117_reg_18977) > $signed(l2_maxes_load_5_reg_15657)) ? 1'b1 : 1'b0);

assign icmp_ln182_6_fu_13124_p2 = (($signed(add_ln172_135_reg_18984) > $signed(l2_maxes_load_6_reg_15691)) ? 1'b1 : 1'b0);

assign icmp_ln182_7_fu_13156_p2 = (($signed(add_ln172_145_reg_18949) > $signed(l2_maxes_load_7_reg_15697)) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_13092_p2 = (($signed(add_ln172_27_reg_18956) > $signed(l2_maxes_load_reg_15418)) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_4731_p2 = ((trunc_ln152_fu_4649_p1 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln196_fu_4737_p2 = ((l2_iteration > 32'd66040) ? 1'b1 : 1'b0);

assign icmp_ln210_fu_8567_p2 = ((add_ln209_fu_8561_p2 == 16'd128) ? 1'b1 : 1'b0);

assign icmp_ln214_fu_4929_p2 = ((add_ln213_reg_19378 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_13220_p2 = ((trunc_ln152_reg_15142 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_4749_p2 = ((add_ln232_fu_4743_p2 == 32'd66048) ? 1'b1 : 1'b0);

assign icmp_ln237_fu_8811_p2 = ((add_ln236_fu_8805_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln242_fu_4769_p2 = ((add_ln241_fu_4763_p2 == 32'd66560) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_4593_p2 = ((trunc_ln38_1_fu_4589_p1 < 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln47_1_fu_5228_p2 = ((add_ln46_1_reg_15448 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln47_2_fu_5284_p2 = ((add_ln46_2_fu_5278_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln47_3_fu_5370_p2 = ((add_ln46_3_fu_5365_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln47_4_fu_5406_p2 = ((add_ln46_4_fu_5400_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln47_5_fu_5464_p2 = ((add_ln46_5_fu_5458_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln47_6_fu_5534_p2 = ((add_ln46_6_reg_15717 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln47_7_fu_5556_p2 = ((add_ln46_7_fu_5550_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_5061_p2 = ((add_ln46_fu_5056_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_4605_p2 = ((trunc_ln38_1_fu_4589_p1 == 9'd95) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_4599_p2 = ((trunc_ln38_1_fu_4589_p1 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_4804_p2 = ((grp_fu_4412_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_4621_p2 = ((tmp_68_fu_4611_p4 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln86_1_fu_5791_p2 = ((add_ln85_1_fu_5785_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln86_2_fu_5844_p2 = ((add_ln85_2_fu_5838_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_5689_p2 = ((add_ln85_fu_5683_p2 > 8'd5) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op2926 = (weights_V_strb_V_empty_n & weights_V_last_V_empty_n & weights_V_keep_V_empty_n & weights_V_data_V_empty_n);

assign l2_stripes_0_0_d1 = {{select_ln117_fu_8128_p3[12:5]}};

assign l2_stripes_0_1_d1 = {{select_ln117_fu_8128_p3[12:5]}};

assign l2_stripes_0_2_d1 = {{select_ln117_fu_8128_p3[12:5]}};

assign l2_stripes_0_3_d1 = {{select_ln117_fu_8128_p3[12:5]}};

assign l2_stripes_0_4_d1 = {{select_ln117_fu_8128_p3[12:5]}};

assign l2_stripes_0_5_d1 = {{select_ln117_fu_8128_p3[12:5]}};

assign l2_stripes_1_0_d1 = {{select_ln117_1_fu_8146_p3[12:5]}};

assign l2_stripes_1_1_d1 = {{select_ln117_1_fu_8146_p3[12:5]}};

assign l2_stripes_1_2_d1 = {{select_ln117_1_fu_8146_p3[12:5]}};

assign l2_stripes_1_3_d1 = {{select_ln117_1_fu_8146_p3[12:5]}};

assign l2_stripes_1_4_d1 = {{select_ln117_1_fu_8146_p3[12:5]}};

assign l2_stripes_1_5_d1 = {{select_ln117_1_fu_8146_p3[12:5]}};

assign l2_stripes_2_0_d1 = {{select_ln117_2_fu_8164_p3[12:5]}};

assign l2_stripes_2_1_d1 = {{select_ln117_2_fu_8164_p3[12:5]}};

assign l2_stripes_2_2_d1 = {{select_ln117_2_fu_8164_p3[12:5]}};

assign l2_stripes_2_3_d1 = {{select_ln117_2_fu_8164_p3[12:5]}};

assign l2_stripes_2_4_d1 = {{select_ln117_2_fu_8164_p3[12:5]}};

assign l2_stripes_2_5_d1 = {{select_ln117_2_fu_8164_p3[12:5]}};

assign l2_stripes_3_0_d1 = {{select_ln117_3_fu_8182_p3[12:5]}};

assign l2_stripes_3_1_d1 = {{select_ln117_3_fu_8182_p3[12:5]}};

assign l2_stripes_3_2_d1 = {{select_ln117_3_fu_8182_p3[12:5]}};

assign l2_stripes_3_3_d1 = {{select_ln117_3_fu_8182_p3[12:5]}};

assign l2_stripes_3_4_d1 = {{select_ln117_3_fu_8182_p3[12:5]}};

assign l2_stripes_3_5_d1 = {{select_ln117_3_fu_8182_p3[12:5]}};

assign l3_weights_row_idx_l_load_fu_13244_p1 = l3_weights_row_idx;

assign local_col_index_fu_8489_p2 = (l2_read_col_offset + zext_ln157_fu_8486_p1);

assign mul_ln172_100_fu_14851_p0 = mul_ln172_100_fu_14851_p00;

assign mul_ln172_100_fu_14851_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd103 : 16'd65457);

assign mul_ln172_100_fu_14851_p1 = zext_ln172_124_fu_10580_p1;

assign mul_ln172_101_fu_14857_p0 = mul_ln172_101_fu_14857_p00;

assign mul_ln172_101_fu_14857_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd90 : 15'd45);

assign mul_ln172_101_fu_14857_p1 = zext_ln172_122_reg_18177;

assign mul_ln172_102_fu_15034_p0 = mul_ln172_102_fu_15034_p00;

assign mul_ln172_102_fu_15034_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd24 : 16'd65428);

assign mul_ln172_102_fu_15034_p1 = zext_ln172_125_reg_18198;

assign mul_ln172_103_fu_15039_p0 = mul_ln172_103_fu_15039_p00;

assign mul_ln172_103_fu_15039_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65462 : 16'd65474);

assign mul_ln172_103_fu_15039_p1 = zext_ln172_125_reg_18198;

assign mul_ln172_104_fu_15044_p0 = mul_ln172_104_fu_15044_p00;

assign mul_ln172_104_fu_15044_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd89 : 15'd36);

assign mul_ln172_104_fu_15044_p1 = mul_ln172_104_fu_15044_p10;

assign mul_ln172_104_fu_15044_p10 = select_ln154_15_reg_18188;

assign mul_ln172_105_fu_15097_p0 = mul_ln172_105_fu_15097_p00;

assign mul_ln172_105_fu_15097_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65438 : 16'd74);

assign mul_ln172_105_fu_15097_p1 = zext_ln172_125_reg_18198;

assign mul_ln172_106_fu_9866_p1 = mul_ln172_106_fu_9866_p10;

assign mul_ln172_106_fu_9866_p10 = select_ln154_15_fu_9855_p3;

assign mul_ln172_106_fu_9866_p2 = ($signed(16'd65462) * $signed({{1'b0}, {mul_ln172_106_fu_9866_p1}}));

assign mul_ln172_108_fu_14862_p0 = mul_ln172_108_fu_14862_p00;

assign mul_ln172_108_fu_14862_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd54 : 16'd65433);

assign mul_ln172_108_fu_14862_p1 = zext_ln172_134_fu_10604_p1;

assign mul_ln172_109_fu_14868_p0 = mul_ln172_109_fu_14868_p00;

assign mul_ln172_109_fu_14868_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32755 : 15'd32720);

assign mul_ln172_109_fu_14868_p1 = zext_ln172_165_fu_10607_p1;

assign mul_ln172_10_fu_14529_p0 = mul_ln172_10_fu_14529_p00;

assign mul_ln172_10_fu_14529_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd88 : 15'd42);

assign mul_ln172_10_fu_14529_p1 = zext_ln172_11_fu_8924_p1;

assign mul_ln172_110_fu_14874_p0 = mul_ln172_110_fu_14874_p00;

assign mul_ln172_110_fu_14874_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65517 : 16'd65457);

assign mul_ln172_110_fu_14874_p1 = zext_ln172_134_fu_10604_p1;

assign mul_ln172_111_fu_14880_p0 = mul_ln172_111_fu_14880_p00;

assign mul_ln172_111_fu_14880_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65487 : 16'd89);

assign mul_ln172_111_fu_14880_p1 = zext_ln172_134_fu_10604_p1;

assign mul_ln172_112_fu_14886_p0 = mul_ln172_112_fu_14886_p00;

assign mul_ln172_112_fu_14886_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd51 : 15'd84);

assign mul_ln172_112_fu_14886_p1 = zext_ln172_165_fu_10607_p1;

assign mul_ln172_113_fu_14927_p0 = mul_ln172_113_fu_14927_p00;

assign mul_ln172_113_fu_14927_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd78 : 16'd65463);

assign mul_ln172_113_fu_14927_p1 = zext_ln172_134_reg_18441;

assign mul_ln172_114_fu_14932_p0 = mul_ln172_114_fu_14932_p00;

assign mul_ln172_114_fu_14932_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd12 : 15'd81);

assign mul_ln172_114_fu_14932_p1 = zext_ln172_165_reg_18447;

assign mul_ln172_115_fu_14937_p0 = mul_ln172_115_fu_14937_p00;

assign mul_ln172_115_fu_14937_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65514 : 16'd65428);

assign mul_ln172_115_fu_14937_p1 = zext_ln172_137_fu_11020_p1;

assign mul_ln172_116_fu_14943_p0 = mul_ln172_116_fu_14943_p00;

assign mul_ln172_116_fu_14943_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd54 : 14'd42);

assign mul_ln172_116_fu_14943_p1 = zext_ln172_168_reg_18009;

assign mul_ln172_117_fu_14948_p0 = mul_ln172_117_fu_14948_p00;

assign mul_ln172_117_fu_14948_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd88 : 15'd67);

assign mul_ln172_117_fu_14948_p1 = zext_ln172_167_fu_11023_p1;

assign mul_ln172_118_fu_14954_p0 = mul_ln172_118_fu_14954_p00;

assign mul_ln172_118_fu_14954_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65485 : 16'd87);

assign mul_ln172_118_fu_14954_p1 = zext_ln172_137_fu_11020_p1;

assign mul_ln172_119_fu_14960_p0 = mul_ln172_119_fu_14960_p00;

assign mul_ln172_119_fu_14960_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd96 : 15'd77);

assign mul_ln172_119_fu_14960_p1 = zext_ln172_167_fu_11023_p1;

assign mul_ln172_11_fu_14535_p0 = mul_ln172_11_fu_14535_p00;

assign mul_ln172_11_fu_14535_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32725 : 15'd32742);

assign mul_ln172_11_fu_14535_p1 = zext_ln172_11_fu_8924_p1;

assign mul_ln172_120_fu_9333_p1 = mul_ln172_120_fu_9333_p10;

assign mul_ln172_120_fu_9333_p10 = select_ln154_17_fu_9322_p3;

assign mul_ln172_120_fu_9333_p2 = (14'd23 * mul_ln172_120_fu_9333_p1);

assign mul_ln172_121_fu_14966_p0 = mul_ln172_121_fu_14966_p00;

assign mul_ln172_121_fu_14966_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd55 : 15'd88);

assign mul_ln172_121_fu_14966_p1 = zext_ln172_167_fu_11023_p1;

assign mul_ln172_12_fu_14541_p0 = mul_ln172_12_fu_14541_p00;

assign mul_ln172_12_fu_14541_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd16374 : 14'd16365);

assign mul_ln172_12_fu_14541_p1 = zext_ln172_7_fu_8914_p1;

assign mul_ln172_13_fu_8958_p1 = zext_ln172_13_fu_8934_p1;

assign mul_ln172_13_fu_8958_p2 = ($signed(16'd65429) * $signed({{1'b0}, {mul_ln172_13_fu_8958_p1}}));

assign mul_ln172_14_fu_8970_p1 = zext_ln172_16_fu_8964_p1;

assign mul_ln172_14_fu_8970_p2 = ($signed(16'd65422) * $signed({{1'b0}, {mul_ln172_14_fu_8970_p1}}));

assign mul_ln172_15_fu_14547_p0 = mul_ln172_15_fu_14547_p00;

assign mul_ln172_15_fu_14547_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd87 : 16'd65459);

assign mul_ln172_15_fu_14547_p1 = zext_ln172_16_fu_8964_p1;

assign mul_ln172_16_fu_14553_p0 = mul_ln172_16_fu_14553_p00;

assign mul_ln172_16_fu_14553_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65468 : 16'd65507);

assign mul_ln172_16_fu_14553_p1 = zext_ln172_16_fu_8964_p1;

assign mul_ln172_17_fu_14559_p0 = mul_ln172_17_fu_14559_p00;

assign mul_ln172_17_fu_14559_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd29 : 15'd111);

assign mul_ln172_17_fu_14559_p1 = zext_ln172_48_fu_8967_p1;

assign mul_ln172_18_fu_14565_p0 = mul_ln172_18_fu_14565_p00;

assign mul_ln172_18_fu_14565_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd12 : 15'd32714);

assign mul_ln172_18_fu_14565_p1 = zext_ln172_48_fu_8967_p1;

assign mul_ln172_19_fu_14571_p0 = mul_ln172_19_fu_14571_p00;

assign mul_ln172_19_fu_14571_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65467 : 16'd65445);

assign mul_ln172_19_fu_14571_p1 = zext_ln172_16_reg_17641;

assign mul_ln172_1_fu_14493_p0 = mul_ln172_1_fu_14493_p00;

assign mul_ln172_1_fu_14493_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65450 : 16'd15);

assign mul_ln172_1_fu_14493_p1 = zext_ln172_1_fu_8874_p1;

assign mul_ln172_21_fu_14576_p0 = mul_ln172_21_fu_14576_p00;

assign mul_ln172_21_fu_14576_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32721 : 15'd32748);

assign mul_ln172_21_fu_14576_p1 = zext_ln172_48_reg_17648;

assign mul_ln172_22_fu_14581_p0 = mul_ln172_22_fu_14581_p00;

assign mul_ln172_22_fu_14581_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65446 : 16'd9);

assign mul_ln172_22_fu_14581_p1 = zext_ln172_19_fu_9103_p1;

assign mul_ln172_23_fu_14587_p0 = mul_ln172_23_fu_14587_p00;

assign mul_ln172_23_fu_14587_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd41 : 15'd94);

assign mul_ln172_23_fu_14587_p1 = zext_ln172_85_fu_9106_p1;

assign mul_ln172_25_fu_9116_p1 = zext_ln172_19_fu_9103_p1;

assign mul_ln172_25_fu_9116_p2 = ($signed(16'd65437) * $signed({{1'b0}, {mul_ln172_25_fu_9116_p1}}));

assign mul_ln172_26_fu_14593_p0 = mul_ln172_26_fu_14593_p00;

assign mul_ln172_26_fu_14593_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd50 : 14'd13);

assign mul_ln172_26_fu_14593_p1 = mul_ln172_26_fu_14593_p10;

assign mul_ln172_26_fu_14593_p10 = select_ln154_3_reg_17678;

assign mul_ln172_27_fu_9132_p1 = zext_ln172_85_fu_9106_p1;

assign mul_ln172_27_fu_9132_p2 = (15'd90 * mul_ln172_27_fu_9132_p1);

assign mul_ln172_28_fu_14599_p0 = mul_ln172_28_fu_14599_p00;

assign mul_ln172_28_fu_14599_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32717 : 15'd32706);

assign mul_ln172_28_fu_14599_p1 = zext_ln172_85_fu_9106_p1;

assign mul_ln172_30_fu_14605_p0 = mul_ln172_30_fu_14605_p00;

assign mul_ln172_30_fu_14605_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65471 : 16'd65510);

assign mul_ln172_30_fu_14605_p1 = zext_ln172_29_fu_9145_p1;

assign mul_ln172_31_fu_14611_p0 = mul_ln172_31_fu_14611_p00;

assign mul_ln172_31_fu_14611_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65477 : 16'd90);

assign mul_ln172_31_fu_14611_p1 = zext_ln172_29_fu_9145_p1;

assign mul_ln172_32_fu_9162_p1 = zext_ln172_29_fu_9145_p1;

assign mul_ln172_32_fu_9162_p2 = (16'd97 * mul_ln172_32_fu_9162_p1);

assign mul_ln172_33_fu_14617_p0 = mul_ln172_33_fu_14617_p00;

assign mul_ln172_33_fu_14617_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32755 : 15'd32706);

assign mul_ln172_33_fu_14617_p1 = zext_ln172_31_fu_9203_p1;

assign mul_ln172_34_fu_9217_p1 = zext_ln172_29_fu_9145_p1;

assign mul_ln172_34_fu_9217_p2 = ($signed(16'd65418) * $signed({{1'b0}, {mul_ln172_34_fu_9217_p1}}));

assign mul_ln172_35_fu_14623_p0 = mul_ln172_35_fu_14623_p00;

assign mul_ln172_35_fu_14623_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32722 : 15'd24);

assign mul_ln172_35_fu_14623_p1 = zext_ln172_31_fu_9203_p1;

assign mul_ln172_36_fu_14629_p0 = mul_ln172_36_fu_14629_p00;

assign mul_ln172_36_fu_14629_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd23 : 16'd65432);

assign mul_ln172_36_fu_14629_p1 = zext_ln172_29_fu_9145_p1;

assign mul_ln172_37_fu_14635_p0 = mul_ln172_37_fu_14635_p00;

assign mul_ln172_37_fu_14635_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd43 : 14'd39);

assign mul_ln172_37_fu_14635_p1 = zext_ln172_115_fu_9254_p1;

assign mul_ln172_38_fu_14641_p0 = mul_ln172_38_fu_14641_p00;

assign mul_ln172_38_fu_14641_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32707 : 15'd9);

assign mul_ln172_38_fu_14641_p1 = mul_ln172_38_fu_14641_p10;

assign mul_ln172_38_fu_14641_p10 = select_ln154_5_reg_17841;

assign mul_ln172_39_fu_14647_p0 = mul_ln172_39_fu_14647_p00;

assign mul_ln172_39_fu_14647_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd30 : 14'd16362);

assign mul_ln172_39_fu_14647_p1 = zext_ln172_115_fu_9254_p1;

assign mul_ln172_3_fu_14499_p0 = mul_ln172_3_fu_14499_p00;

assign mul_ln172_3_fu_14499_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd71 : 15'd114);

assign mul_ln172_3_fu_14499_p1 = zext_ln172_18_fu_8877_p1;

assign mul_ln172_40_fu_14653_p0 = mul_ln172_40_fu_14653_p00;

assign mul_ln172_40_fu_14653_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32737 : 15'd32719);

assign mul_ln172_40_fu_14653_p1 = zext_ln172_33_reg_17967;

assign mul_ln172_41_fu_14658_p0 = mul_ln172_41_fu_14658_p00;

assign mul_ln172_41_fu_14658_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd89 : 15'd40);

assign mul_ln172_41_fu_14658_p1 = zext_ln172_33_reg_17967;

assign mul_ln172_42_fu_14663_p0 = mul_ln172_42_fu_14663_p00;

assign mul_ln172_42_fu_14663_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65442 : 16'd65499);

assign mul_ln172_42_fu_14663_p1 = mul_ln172_42_fu_14663_p10;

assign mul_ln172_42_fu_14663_p10 = select_ln154_5_reg_17841;

assign mul_ln172_43_fu_14669_p0 = mul_ln172_43_fu_14669_p00;

assign mul_ln172_43_fu_14669_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd7 : 14'd43);

assign mul_ln172_43_fu_14669_p1 = zext_ln172_115_reg_17973;

assign mul_ln172_44_fu_14674_p0 = mul_ln172_44_fu_14674_p00;

assign mul_ln172_44_fu_14674_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65460 : 16'd39);

assign mul_ln172_44_fu_14674_p1 = zext_ln172_40_fu_9539_p1;

assign mul_ln172_45_fu_14680_p0 = mul_ln172_45_fu_14680_p00;

assign mul_ln172_45_fu_14680_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65481 : 16'd65455);

assign mul_ln172_45_fu_14680_p1 = zext_ln172_40_fu_9539_p1;

assign mul_ln172_46_fu_14686_p0 = mul_ln172_46_fu_14686_p00;

assign mul_ln172_46_fu_14686_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65527 : 16'd79);

assign mul_ln172_46_fu_14686_p1 = zext_ln172_40_fu_9539_p1;

assign mul_ln172_47_fu_14692_p0 = mul_ln172_47_fu_14692_p00;

assign mul_ln172_47_fu_14692_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd46 : 16'd65418);

assign mul_ln172_47_fu_14692_p1 = zext_ln172_40_fu_9539_p1;

assign mul_ln172_48_fu_14698_p0 = mul_ln172_48_fu_14698_p00;

assign mul_ln172_48_fu_14698_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd113 : 15'd14);

assign mul_ln172_48_fu_14698_p1 = mul_ln172_48_fu_14698_p10;

assign mul_ln172_48_fu_14698_p10 = select_ln154_6_reg_17993;

assign mul_ln172_4_fu_14505_p0 = mul_ln172_4_fu_14505_p00;

assign mul_ln172_4_fu_14505_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65527 : 16'd65465);

assign mul_ln172_4_fu_14505_p1 = zext_ln172_1_fu_8874_p1;

assign mul_ln172_51_fu_14704_p0 = mul_ln172_51_fu_14704_p00;

assign mul_ln172_51_fu_14704_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65434 : 16'd53);

assign mul_ln172_51_fu_14704_p1 = zext_ln172_40_fu_9539_p1;

assign mul_ln172_52_fu_14710_p0 = mul_ln172_52_fu_14710_p00;

assign mul_ln172_52_fu_14710_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd54 : 16'd65429);

assign mul_ln172_52_fu_14710_p1 = zext_ln172_41_fu_9587_p1;

assign mul_ln172_53_fu_9066_p1 = mul_ln172_53_fu_9066_p10;

assign mul_ln172_53_fu_9066_p10 = select_ln154_7_fu_9055_p3;

assign mul_ln172_53_fu_9066_p2 = ($signed(14'd16362) * $signed({{1'b0}, {mul_ln172_53_fu_9066_p1}}));

assign mul_ln172_54_fu_14716_p0 = mul_ln172_54_fu_14716_p00;

assign mul_ln172_54_fu_14716_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd74 : 16'd65455);

assign mul_ln172_54_fu_14716_p1 = zext_ln172_41_fu_9587_p1;

assign mul_ln172_55_fu_14722_p0 = mul_ln172_55_fu_14722_p00;

assign mul_ln172_55_fu_14722_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32706 : 15'd32731);

assign mul_ln172_55_fu_14722_p1 = zext_ln172_47_reg_17872;

assign mul_ln172_56_fu_14727_p0 = mul_ln172_56_fu_14727_p00;

assign mul_ln172_56_fu_14727_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd49 : 14'd30);

assign mul_ln172_56_fu_14727_p1 = zext_ln172_42_reg_17862;

assign mul_ln172_57_fu_9076_p1 = mul_ln172_57_fu_9076_p10;

assign mul_ln172_57_fu_9076_p10 = select_ln154_7_fu_9055_p3;

assign mul_ln172_57_fu_9076_p2 = ($signed(15'd32716) * $signed({{1'b0}, {mul_ln172_57_fu_9076_p1}}));

assign mul_ln172_58_fu_14732_p0 = mul_ln172_58_fu_14732_p00;

assign mul_ln172_58_fu_14732_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd53 : 15'd32725);

assign mul_ln172_58_fu_14732_p1 = zext_ln172_53_reg_18116;

assign mul_ln172_59_fu_14737_p0 = mul_ln172_59_fu_14737_p00;

assign mul_ln172_59_fu_14737_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32741 : 15'd61);

assign mul_ln172_59_fu_14737_p1 = zext_ln172_53_reg_18116;

assign mul_ln172_5_fu_14511_p0 = mul_ln172_5_fu_14511_p00;

assign mul_ln172_5_fu_14511_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65447 : 16'd106);

assign mul_ln172_5_fu_14511_p1 = zext_ln172_1_fu_8874_p1;

assign mul_ln172_60_fu_14742_p0 = mul_ln172_60_fu_14742_p00;

assign mul_ln172_60_fu_14742_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd62 : 15'd67);

assign mul_ln172_60_fu_14742_p1 = zext_ln172_53_reg_18116;

assign mul_ln172_61_fu_14747_p0 = mul_ln172_61_fu_14747_p00;

assign mul_ln172_61_fu_14747_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65485 : 16'd65409);

assign mul_ln172_61_fu_14747_p1 = zext_ln172_59_reg_18123;

assign mul_ln172_62_fu_9648_p1 = mul_ln172_62_fu_9648_p10;

assign mul_ln172_62_fu_9648_p10 = select_ln154_8_fu_9633_p3;

assign mul_ln172_62_fu_9648_p2 = ($signed(15'd32721) * $signed({{1'b0}, {mul_ln172_62_fu_9648_p1}}));

assign mul_ln172_63_fu_9654_p1 = mul_ln172_63_fu_9654_p10;

assign mul_ln172_63_fu_9654_p10 = select_ln154_8_fu_9633_p3;

assign mul_ln172_63_fu_9654_p2 = ($signed(16'd65450) * $signed({{1'b0}, {mul_ln172_63_fu_9654_p1}}));

assign mul_ln172_64_fu_14752_p0 = mul_ln172_64_fu_14752_p00;

assign mul_ln172_64_fu_14752_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32749 : 15'd32734);

assign mul_ln172_64_fu_14752_p1 = zext_ln172_69_fu_10092_p1;

assign mul_ln172_65_fu_14758_p0 = mul_ln172_65_fu_14758_p00;

assign mul_ln172_65_fu_14758_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32726 : 15'd32735);

assign mul_ln172_65_fu_14758_p1 = zext_ln172_69_fu_10092_p1;

assign mul_ln172_66_fu_14899_p0 = mul_ln172_66_fu_14899_p00;

assign mul_ln172_66_fu_14899_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd26 : 15'd86);

assign mul_ln172_66_fu_14899_p1 = zext_ln172_69_reg_18280;

assign mul_ln172_67_fu_14764_p0 = mul_ln172_67_fu_14764_p00;

assign mul_ln172_67_fu_14764_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65445 : 16'd65481);

assign mul_ln172_67_fu_14764_p1 = zext_ln172_70_fu_10102_p1;

assign mul_ln172_68_fu_14770_p0 = mul_ln172_68_fu_14770_p00;

assign mul_ln172_68_fu_14770_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65458 : 16'd65494);

assign mul_ln172_68_fu_14770_p1 = zext_ln172_70_fu_10102_p1;

assign mul_ln172_69_fu_14904_p0 = mul_ln172_69_fu_14904_p00;

assign mul_ln172_69_fu_14904_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65514 : 16'd108);

assign mul_ln172_69_fu_14904_p1 = zext_ln172_70_reg_18295;

assign mul_ln172_6_fu_8908_p1 = zext_ln172_1_fu_8874_p1;

assign mul_ln172_6_fu_8908_p2 = (16'd91 * mul_ln172_6_fu_8908_p1);

assign mul_ln172_70_fu_14776_p0 = mul_ln172_70_fu_14776_p00;

assign mul_ln172_70_fu_14776_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32714 : 15'd32715);

assign mul_ln172_70_fu_14776_p1 = zext_ln172_80_reg_18156;

assign mul_ln172_71_fu_14781_p0 = mul_ln172_71_fu_14781_p00;

assign mul_ln172_71_fu_14781_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd46 : 15'd32713);

assign mul_ln172_71_fu_14781_p1 = zext_ln172_80_reg_18156;

assign mul_ln172_72_fu_9777_p1 = mul_ln172_72_fu_9777_p10;

assign mul_ln172_72_fu_9777_p10 = select_ln154_10_fu_9711_p3;

assign mul_ln172_72_fu_9777_p2 = (15'd55 * mul_ln172_72_fu_9777_p1);

assign mul_ln172_73_fu_14786_p0 = mul_ln172_73_fu_14786_p00;

assign mul_ln172_73_fu_14786_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd37 : 14'd49);

assign mul_ln172_73_fu_14786_p1 = mul_ln172_73_fu_14786_p10;

assign mul_ln172_73_fu_14786_p10 = select_ln154_10_reg_18149;

assign mul_ln172_74_fu_14792_p0 = mul_ln172_74_fu_14792_p00;

assign mul_ln172_74_fu_14792_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 13'd21 : 13'd31);

assign mul_ln172_74_fu_14792_p1 = zext_ln172_155_fu_10150_p1;

assign mul_ln172_75_fu_14798_p0 = mul_ln172_75_fu_14798_p00;

assign mul_ln172_75_fu_14798_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65454 : 16'd65434);

assign mul_ln172_75_fu_14798_p1 = mul_ln172_75_fu_14798_p10;

assign mul_ln172_75_fu_14798_p10 = select_ln154_10_reg_18149;

assign mul_ln172_76_fu_14804_p0 = mul_ln172_76_fu_14804_p00;

assign mul_ln172_76_fu_14804_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 13'd19 : 13'd25);

assign mul_ln172_76_fu_14804_p1 = zext_ln172_155_fu_10150_p1;

assign mul_ln172_77_fu_14810_p0 = mul_ln172_77_fu_14810_p00;

assign mul_ln172_77_fu_14810_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65433 : 16'd65444);

assign mul_ln172_77_fu_14810_p1 = mul_ln172_77_fu_14810_p10;

assign mul_ln172_77_fu_14810_p10 = select_ln154_11_reg_18340;

assign mul_ln172_78_fu_14816_p0 = mul_ln172_78_fu_14816_p00;

assign mul_ln172_78_fu_14816_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd37 : 14'd40);

assign mul_ln172_78_fu_14816_p1 = mul_ln172_78_fu_14816_p10;

assign mul_ln172_78_fu_14816_p10 = select_ln154_11_reg_18340;

assign mul_ln172_79_fu_14822_p0 = mul_ln172_79_fu_14822_p00;

assign mul_ln172_79_fu_14822_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32711 : 15'd22);

assign mul_ln172_79_fu_14822_p1 = zext_ln172_156_fu_10353_p1;

assign mul_ln172_7_fu_14517_p0 = mul_ln172_7_fu_14517_p00;

assign mul_ln172_7_fu_14517_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd40 : 14'd37);

assign mul_ln172_7_fu_14517_p1 = zext_ln172_7_fu_8914_p1;

assign mul_ln172_81_fu_14828_p0 = mul_ln172_81_fu_14828_p00;

assign mul_ln172_81_fu_14828_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd12 : 15'd103);

assign mul_ln172_81_fu_14828_p1 = zext_ln172_156_fu_10353_p1;

assign mul_ln172_82_fu_14909_p0 = mul_ln172_82_fu_14909_p00;

assign mul_ln172_82_fu_14909_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd79 : 15'd87);

assign mul_ln172_82_fu_14909_p1 = mul_ln172_82_fu_14909_p10;

assign mul_ln172_82_fu_14909_p10 = select_ln154_12_reg_18406;

assign mul_ln172_83_fu_14915_p0 = mul_ln172_83_fu_14915_p00;

assign mul_ln172_83_fu_14915_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd3 : 16'd65429);

assign mul_ln172_83_fu_14915_p1 = zext_ln172_102_fu_10909_p1;

assign mul_ln172_84_fu_14921_p0 = mul_ln172_84_fu_14921_p00;

assign mul_ln172_84_fu_14921_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65440 : 16'd65448);

assign mul_ln172_84_fu_14921_p1 = zext_ln172_102_fu_10909_p1;

assign mul_ln172_85_fu_14972_p0 = mul_ln172_85_fu_14972_p00;

assign mul_ln172_85_fu_14972_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd5 : 16'd65441);

assign mul_ln172_85_fu_14972_p1 = zext_ln172_102_reg_18537;

assign mul_ln172_86_fu_14977_p0 = mul_ln172_86_fu_14977_p00;

assign mul_ln172_86_fu_14977_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32749 : 15'd32718);

assign mul_ln172_86_fu_14977_p1 = zext_ln172_159_reg_18544;

assign mul_ln172_87_fu_14982_p0 = mul_ln172_87_fu_14982_p00;

assign mul_ln172_87_fu_14982_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65452 : 16'd65529);

assign mul_ln172_87_fu_14982_p1 = zext_ln172_102_reg_18537;

assign mul_ln172_88_fu_14987_p0 = mul_ln172_88_fu_14987_p00;

assign mul_ln172_88_fu_14987_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd6 : 16'd65451);

assign mul_ln172_88_fu_14987_p1 = zext_ln172_102_reg_18537;

assign mul_ln172_89_fu_14992_p0 = mul_ln172_89_fu_14992_p00;

assign mul_ln172_89_fu_14992_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd103 : 16'd65468);

assign mul_ln172_89_fu_14992_p1 = zext_ln172_109_fu_11558_p1;

assign mul_ln172_8_fu_14523_p0 = mul_ln172_8_fu_14523_p00;

assign mul_ln172_8_fu_14523_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65490 : 16'd95);

assign mul_ln172_8_fu_14523_p1 = zext_ln172_13_fu_8934_p1;

assign mul_ln172_90_fu_14998_p0 = mul_ln172_90_fu_14998_p00;

assign mul_ln172_90_fu_14998_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd72 : 15'd94);

assign mul_ln172_90_fu_14998_p1 = zext_ln172_160_fu_11561_p1;

assign mul_ln172_91_fu_15004_p0 = mul_ln172_91_fu_15004_p00;

assign mul_ln172_91_fu_15004_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd38 : 15'd85);

assign mul_ln172_91_fu_15004_p1 = zext_ln172_160_fu_11561_p1;

assign mul_ln172_92_fu_15010_p0 = mul_ln172_92_fu_15010_p00;

assign mul_ln172_92_fu_15010_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65460 : 16'd65481);

assign mul_ln172_92_fu_15010_p1 = zext_ln172_109_fu_11558_p1;

assign mul_ln172_93_fu_15016_p0 = mul_ln172_93_fu_15016_p00;

assign mul_ln172_93_fu_15016_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd43 : 16'd65461);

assign mul_ln172_93_fu_15016_p1 = zext_ln172_109_fu_11558_p1;

assign mul_ln172_94_fu_15022_p0 = mul_ln172_94_fu_15022_p00;

assign mul_ln172_94_fu_15022_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 14'd22 : 14'd16354);

assign mul_ln172_94_fu_15022_p1 = mul_ln172_94_fu_15022_p10;

assign mul_ln172_94_fu_15022_p10 = select_ln154_13_reg_18564;

assign mul_ln172_95_fu_15028_p0 = mul_ln172_95_fu_15028_p00;

assign mul_ln172_95_fu_15028_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd59 : 15'd32757);

assign mul_ln172_95_fu_15028_p1 = zext_ln172_160_fu_11561_p1;

assign mul_ln172_96_fu_9827_p1 = mul_ln172_96_fu_9827_p10;

assign mul_ln172_96_fu_9827_p10 = select_ln154_14_fu_9816_p3;

assign mul_ln172_96_fu_9827_p2 = ($signed(15'd32707) * $signed({{1'b0}, {mul_ln172_96_fu_9827_p1}}));

assign mul_ln172_97_fu_14834_p0 = mul_ln172_97_fu_14834_p00;

assign mul_ln172_97_fu_14834_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd32730 : 15'd21);

assign mul_ln172_97_fu_14834_p1 = zext_ln172_122_reg_18177;

assign mul_ln172_98_fu_14839_p0 = mul_ln172_98_fu_14839_p00;

assign mul_ln172_98_fu_14839_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65437 : 16'd65487);

assign mul_ln172_98_fu_14839_p1 = zext_ln172_124_fu_10580_p1;

assign mul_ln172_99_fu_14845_p0 = mul_ln172_99_fu_14845_p00;

assign mul_ln172_99_fu_14845_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65494 : 16'd103);

assign mul_ln172_99_fu_14845_p1 = zext_ln172_124_fu_10580_p1;

assign mul_ln172_fu_14487_p0 = mul_ln172_fu_14487_p00;

assign mul_ln172_fu_14487_p00 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd91 : 15'd29);

assign mul_ln172_fu_14487_p1 = zext_ln172_18_fu_8877_p1;

assign mul_ln191_10_fu_13864_p0 = mul_ln191_10_fu_13864_p00;

assign mul_ln191_10_fu_13864_p00 = select_ln191_10_reg_19222;

assign mul_ln191_10_fu_13864_p2 = ($signed({{1'b0}, {mul_ln191_10_fu_13864_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_11_fu_13872_p0 = mul_ln191_11_fu_13872_p00;

assign mul_ln191_11_fu_13872_p00 = select_ln191_11_reg_19227;

assign mul_ln191_11_fu_13872_p2 = ($signed({{1'b0}, {mul_ln191_11_fu_13872_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_12_fu_13880_p0 = mul_ln191_12_fu_13880_p00;

assign mul_ln191_12_fu_13880_p00 = select_ln191_12_reg_19232;

assign mul_ln191_12_fu_13880_p2 = ($signed({{1'b0}, {mul_ln191_12_fu_13880_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_13_fu_13888_p0 = mul_ln191_13_fu_13888_p00;

assign mul_ln191_13_fu_13888_p00 = select_ln191_13_reg_19237;

assign mul_ln191_13_fu_13888_p2 = ($signed({{1'b0}, {mul_ln191_13_fu_13888_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_14_fu_13896_p0 = mul_ln191_14_fu_13896_p00;

assign mul_ln191_14_fu_13896_p00 = select_ln191_14_reg_19242;

assign mul_ln191_14_fu_13896_p2 = ($signed({{1'b0}, {mul_ln191_14_fu_13896_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_15_fu_13929_p0 = mul_ln191_15_fu_13929_p00;

assign mul_ln191_15_fu_13929_p00 = select_ln191_15_reg_19272;

assign mul_ln191_15_fu_13929_p2 = ($signed({{1'b0}, {mul_ln191_15_fu_13929_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_1_fu_13349_p0 = mul_ln191_1_fu_13349_p00;

assign mul_ln191_1_fu_13349_p00 = select_ln191_1_reg_19091;

assign mul_ln191_1_fu_13349_p2 = ($signed({{1'b0}, {mul_ln191_1_fu_13349_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_2_fu_13357_p0 = mul_ln191_2_fu_13357_p00;

assign mul_ln191_2_fu_13357_p00 = select_ln191_2_reg_19096;

assign mul_ln191_2_fu_13357_p2 = ($signed({{1'b0}, {mul_ln191_2_fu_13357_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_3_fu_13365_p0 = mul_ln191_3_fu_13365_p00;

assign mul_ln191_3_fu_13365_p00 = select_ln191_3_reg_19101;

assign mul_ln191_3_fu_13365_p2 = ($signed({{1'b0}, {mul_ln191_3_fu_13365_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_4_fu_13373_p0 = mul_ln191_4_fu_13373_p00;

assign mul_ln191_4_fu_13373_p00 = select_ln191_4_reg_19106;

assign mul_ln191_4_fu_13373_p2 = ($signed({{1'b0}, {mul_ln191_4_fu_13373_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_5_fu_13699_p0 = mul_ln191_5_fu_13699_p00;

assign mul_ln191_5_fu_13699_p00 = select_ln191_5_reg_19136;

assign mul_ln191_5_fu_13699_p2 = ($signed({{1'b0}, {mul_ln191_5_fu_13699_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_6_fu_13707_p0 = mul_ln191_6_fu_13707_p00;

assign mul_ln191_6_fu_13707_p00 = select_ln191_6_reg_19141;

assign mul_ln191_6_fu_13707_p2 = ($signed({{1'b0}, {mul_ln191_6_fu_13707_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_7_fu_13715_p0 = mul_ln191_7_fu_13715_p00;

assign mul_ln191_7_fu_13715_p00 = select_ln191_7_reg_19146;

assign mul_ln191_7_fu_13715_p2 = ($signed({{1'b0}, {mul_ln191_7_fu_13715_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_8_fu_13723_p0 = mul_ln191_8_fu_13723_p00;

assign mul_ln191_8_fu_13723_p00 = select_ln191_8_reg_19151;

assign mul_ln191_8_fu_13723_p2 = ($signed({{1'b0}, {mul_ln191_8_fu_13723_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_9_fu_13731_p0 = mul_ln191_9_fu_13731_p00;

assign mul_ln191_9_fu_13731_p00 = select_ln191_9_reg_19156;

assign mul_ln191_9_fu_13731_p2 = ($signed({{1'b0}, {mul_ln191_9_fu_13731_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln191_fu_13341_p0 = mul_ln191_fu_13341_p00;

assign mul_ln191_fu_13341_p00 = select_ln191_reg_19086;

assign mul_ln191_fu_13341_p2 = ($signed({{1'b0}, {mul_ln191_fu_13341_p0}}) * $signed(l2_maxes_load_8_reg_19066));

assign mul_ln97_12_fu_6020_p1 = mul_ln97_12_fu_6020_p10;

assign mul_ln97_12_fu_6020_p10 = tmp_5_reg_15941;

assign mul_ln97_1_fu_5924_p1 = mul_ln97_1_fu_5924_p10;

assign mul_ln97_1_fu_5924_p10 = tmp_reg_15777;

assign mul_ln97_27_fu_6751_p1 = mul_ln97_27_fu_6751_p10;

assign mul_ln97_27_fu_6751_p10 = tmp_13_reg_16155;

assign mul_ln97_28_fu_6795_p1 = mul_ln97_28_fu_6795_p10;

assign mul_ln97_28_fu_6795_p10 = tmp_15_reg_16174;

assign mul_ln97_32_fu_6866_p1 = mul_ln97_32_fu_6866_p10;

assign mul_ln97_32_fu_6866_p10 = tmp_17_reg_16182;

assign mul_ln97_32_fu_6866_p2 = ($signed(15'd32719) * $signed({{1'b0}, {mul_ln97_32_fu_6866_p1}}));

assign mul_ln97_3_fu_5934_p1 = mul_ln97_3_fu_5934_p10;

assign mul_ln97_3_fu_5934_p10 = grp_fu_4547_p8;

assign mul_ln97_3_fu_5934_p2 = (15'd46 * mul_ln97_3_fu_5934_p1);

assign mul_ln97_45_fu_6342_p1 = zext_ln97_108_fu_6339_p1;

assign mul_ln97_49_fu_6971_p1 = zext_ln97_125_fu_6968_p1;

assign mul_ln97_5_fu_6487_p1 = zext_ln97_12_reg_16095;

assign mul_ln97_5_fu_6487_p2 = ($signed(16'd65439) * $signed({{1'b0}, {mul_ln97_5_fu_6487_p1}}));

assign mul_ln97_fu_5918_p1 = mul_ln97_fu_5918_p10;

assign mul_ln97_fu_5918_p10 = tmp_reg_15777;

assign mul_ln97_fu_5918_p2 = (15'd53 * mul_ln97_fu_5918_p1);

assign or_ln182_1_fu_4890_p2 = (tmp_76_reg_15335 | 4'd2);

assign or_ln182_2_fu_4904_p2 = (tmp_76_reg_15335 | 4'd3);

assign or_ln182_3_fu_5200_p2 = (tmp_76_reg_15335 | 4'd4);

assign or_ln182_4_fu_5214_p2 = (tmp_76_reg_15335 | 4'd5);

assign or_ln182_5_fu_5316_p2 = (tmp_76_reg_15335 | 4'd6);

assign or_ln182_6_fu_5330_p2 = (tmp_76_reg_15335 | 4'd7);

assign or_ln182_fu_4716_p2 = (tmp_76_fu_4703_p3 | 4'd1);

assign or_ln1_fu_8758_p3 = {{1'd1}, {tmp_86_reg_15321}};

assign or_ln233_1_fu_8843_p2 = (icmp_ln233_reg_15364 | ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_4293);

assign or_ln233_fu_8831_p2 = (icmp_ln233_reg_15364 | ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_4271);

assign or_ln242_fu_5038_p2 = (icmp_ln242_reg_15372_pp0_iter1_reg | ap_phi_mux_l2_read_row_offset_f_phi_fu_4128_p4);

assign or_ln47_1_fu_5416_p2 = (icmp_ln47_3_fu_5370_p2 | icmp_ln47_2_reg_15618);

assign or_ln47_2_fu_5421_p2 = (or_ln47_fu_5412_p2 | or_ln47_1_fu_5416_p2);

assign or_ln47_3_fu_5562_p2 = (icmp_ln47_5_reg_15707 | icmp_ln47_4_reg_15679);

assign or_ln47_4_fu_5566_p2 = (icmp_ln47_7_fu_5556_p2 | icmp_ln47_6_fu_5534_p2);

assign or_ln47_5_fu_5572_p2 = (or_ln47_4_fu_5566_p2 | or_ln47_3_fu_5562_p2);

assign or_ln47_6_fu_5578_p2 = (or_ln47_5_fu_5572_p2 | or_ln47_2_reg_15686);

assign or_ln47_fu_5412_p2 = (icmp_ln47_reg_15433 | icmp_ln47_1_reg_15609);

assign or_ln_fu_5823_p3 = {{1'd1}, {tmp_69_reg_15130}};

assign out_r_TDATA = {{{{{{{{{{{{{{{{add_ln191_15_fu_14073_p2}, {add_ln191_14_fu_14064_p2}}, {add_ln191_13_fu_14055_p2}}, {add_ln191_12_fu_14046_p2}}, {add_ln191_11_fu_14037_p2}}, {add_ln191_10_fu_14028_p2}}, {add_ln191_9_fu_14019_p2}}, {add_ln191_8_fu_14010_p2}}, {add_ln191_7_fu_14001_p2}}, {add_ln191_6_fu_13992_p2}}, {add_ln191_5_fu_13983_p2}}, {add_ln191_4_fu_13974_p2}}, {add_ln191_3_fu_13965_p2}}, {add_ln191_2_fu_13956_p2}}, {add_ln191_1_fu_13947_p2}}, {add_ln191_fu_13938_p2}};

assign out_r_TKEEP = 64'd18446744073709551615;

assign out_r_TLAST = 1'd1;

assign out_r_TSTRB = 64'd0;

assign select_ln117_1_fu_8146_p3 = ((icmp_ln117_1_fu_8140_p2[0:0] === 1'b1) ? sext_ln109_32_fu_8096_p1 : l1_maxes_1);

assign select_ln117_2_fu_8164_p3 = ((icmp_ln117_2_fu_8158_p2[0:0] === 1'b1) ? sext_ln109_49_fu_8111_p1 : l1_maxes_2);

assign select_ln117_3_fu_8182_p3 = ((icmp_ln117_3_fu_8176_p2[0:0] === 1'b1) ? sext_ln109_67_fu_8115_p1 : l1_maxes_3);

assign select_ln117_fu_8128_p3 = ((icmp_ln117_fu_8122_p2[0:0] === 1'b1) ? sext_ln109_15_fu_8092_p1 : l1_maxes_0);

assign select_ln129_1_fu_8330_p3 = ((icmp_ln129_fu_8296_p2[0:0] === 1'b1) ? select_ln133_fu_8314_p3 : l2_write_row_offset);

assign select_ln129_fu_8322_p3 = ((icmp_ln129_fu_8296_p2[0:0] === 1'b1) ? 16'd1 : add_ln128_fu_8290_p2);

assign select_ln133_fu_8314_p3 = ((icmp_ln133_fu_8308_p2[0:0] === 1'b1) ? 8'd0 : add_ln132_fu_8302_p2);

assign select_ln140_1_fu_8363_p3 = ((icmp_ln140_reg_16815[0:0] === 1'b1) ? select_ln144_fu_8355_p3 : l1_read_row_offset_l_1_reg_15759);

assign select_ln140_fu_8444_p3 = ((icmp_ln140_fu_8438_p2[0:0] === 1'b1) ? 16'd0 : add_ln139_fu_8432_p2);

assign select_ln144_fu_8355_p3 = ((icmp_ln144_fu_8349_p2[0:0] === 1'b1) ? 8'd0 : add_ln143_fu_8344_p2);

assign select_ln154_10_fu_9711_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_50_fu_9689_p8 : tmp_51_fu_9700_p8);

assign select_ln154_11_fu_10192_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_52_fu_10170_p8 : tmp_53_fu_10181_p8);

assign select_ln154_12_fu_10559_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_54_fu_10537_p8 : tmp_55_fu_10548_p8);

assign select_ln154_13_fu_10951_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_56_fu_10929_p8 : tmp_57_fu_10940_p8);

assign select_ln154_14_fu_9816_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_58_fu_9794_p8 : tmp_59_fu_9805_p8);

assign select_ln154_15_fu_9855_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_60_fu_9833_p8 : tmp_61_fu_9844_p8);

assign select_ln154_16_fu_10221_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_62_fu_10199_p8 : tmp_63_fu_10210_p8);

assign select_ln154_17_fu_9322_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_64_fu_9300_p8 : tmp_65_fu_9311_p8);

assign select_ln154_2_fu_8673_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_34_fu_8637_p8 : tmp_35_fu_8655_p8);

assign select_ln154_3_fu_9026_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_36_fu_9004_p8 : tmp_37_fu_9015_p8);

assign select_ln154_6_fu_9293_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_42_fu_9271_p8 : tmp_43_fu_9282_p8);

assign select_ln154_7_fu_9055_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_44_fu_9033_p8 : tmp_45_fu_9044_p8);

assign select_ln154_8_fu_9633_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_46_fu_9611_p8 : tmp_47_fu_9622_p8);

assign select_ln154_9_fu_9682_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_48_fu_9660_p8 : tmp_49_fu_9671_p8);

assign select_ln161_fu_8713_p3 = ((tmp_86_reg_15321[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln162_1_fu_8750_p3 = ((icmp_ln162_1_fu_8726_p2[0:0] === 1'b1) ? add_ln162_1_fu_8744_p2 : add_ln164_1_fu_8738_p2);

assign select_ln162_2_fu_8797_p3 = ((icmp_ln162_2_fu_8779_p2[0:0] === 1'b1) ? add_ln162_2_fu_8791_p2 : add_ln164_2_fu_8785_p2);

assign select_ln162_fu_8625_p3 = ((icmp_ln162_fu_8607_p2[0:0] === 1'b1) ? add_ln162_fu_8619_p2 : add_ln164_fu_8613_p2);

assign select_ln172_102_fu_11533_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_25_fu_11527_p2 : sext_ln172_76_fu_11512_p1);

assign select_ln172_110_fu_11672_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sext_ln172_82_fu_11668_p1 : sub_ln172_27_fu_11634_p2);

assign select_ln172_112_fu_11735_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sext_ln172_84_fu_11731_p1 : zext_ln172_120_fu_11721_p1);

assign select_ln172_113_fu_11759_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_30_fu_11753_p2 : zext_ln172_117_fu_11696_p1);

assign select_ln172_114_fu_10971_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? mul_ln172_96_reg_18183 : sext_ln172_87_fu_10967_p1);

assign select_ln172_11_fu_11255_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65421 : 16'd65510);

assign select_ln172_122_fu_11825_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? zext_ln172_127_fu_11821_p1 : sext_ln172_95_fu_11810_p1);

assign select_ln172_124_fu_11878_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_33_fu_11872_p2 : zext_ln172_129_fu_11846_p1);

assign select_ln172_125_fu_11905_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_34_fu_11899_p2 : zext_ln172_133_fu_11895_p1);

assign select_ln172_127_fu_11916_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sext_ln172_100_fu_11912_p1 : mul_ln172_106_reg_18205);

assign select_ln172_141_fu_11122_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? mul_ln172_120_reg_18014 : sext_ln172_159_fu_11118_p1);

assign select_ln172_142_fu_11175_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_38_fu_11169_p2 : sext_ln172_169_fu_11154_p1);

assign select_ln172_15_fu_9435_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? mul_ln172_13_reg_17636 : zext_ln172_14_fu_9431_p1);

assign select_ln172_16_fu_12183_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? zext_ln172_16_reg_17641 : mul_ln172_14_reg_17653);

assign select_ln172_22_fu_11262_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65484 : 16'd75);

assign select_ln172_26_fu_11269_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd43 : 16'd65458);

assign select_ln172_27_fu_9471_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? zext_ln172_20_fu_9467_p1 : mul_ln172_25_reg_17907);

assign select_ln172_29_fu_9979_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? zext_ln172_22_fu_9975_p1 : mul_ln172_27_reg_17917);

assign select_ln172_2_fu_9398_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? zext_ln172_5_fu_9394_p1 : sub_ln172_1_fu_9371_p2);

assign select_ln172_31_fu_10040_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? zext_ln172_27_fu_10036_p1 : sub_ln172_6_fu_10021_p2);

assign select_ln172_32_fu_11279_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd65440 : 16'd50);

assign select_ln172_35_fu_9189_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sext_ln172_21_fu_9185_p1 : mul_ln172_32_fu_9162_p2);

assign select_ln172_37_fu_9223_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? mul_ln172_34_fu_9217_p2 : zext_ln172_32_fu_9213_p1);

assign select_ln172_42_fu_11314_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_8_fu_11308_p2 : 14'd0);

assign select_ln172_53_fu_11346_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 16'd23 : 16'd65431);

assign select_ln172_57_fu_11373_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? zext_ln172_44_fu_11369_p1 : mul_ln172_53_reg_17867);

assign select_ln172_59_fu_11408_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? tmp_70_fu_11386_p3 : zext_ln172_152_fu_11404_p1);

assign select_ln172_61_fu_12246_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_11_fu_12240_p2 : sext_ln172_40_fu_12214_p1);

assign select_ln172_63_fu_11445_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sext_ln172_42_fu_11441_p1 : mul_ln172_57_reg_17877);

assign select_ln172_66_fu_10800_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? zext_ln172_58_fu_10796_p1 : sext_ln172_46_fu_10764_p1);

assign select_ln172_69_fu_10853_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? add_ln172_6_fu_10847_p2 : zext_ln172_64_fu_10835_p1);

assign select_ln172_70_fu_10309_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? mul_ln172_62_reg_18128 : sext_ln172_48_fu_10305_p1);

assign select_ln172_71_fu_10864_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? zext_ln172_68_fu_10860_p1 : mul_ln172_63_reg_18133);

assign select_ln172_77_fu_12320_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_16_fu_12314_p2 : sext_ln172_54_fu_12288_p1);

assign select_ln172_78_fu_12370_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sext_ln172_56_fu_12366_p1 : zext_ln172_78_fu_12345_p1);

assign select_ln172_7_fu_10284_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sext_ln172_4_fu_10280_p1 : mul_ln172_6_reg_17601);

assign select_ln172_82_fu_9766_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_19_fu_9760_p2 : sext_ln172_61_fu_9732_p1);

assign select_ln172_83_fu_9787_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sext_ln172_63_fu_9783_p1 : mul_ln172_72_fu_9777_p2);

assign select_ln172_8_fu_11242_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? zext_ln172_10_fu_11238_p1 : sext_ln172_5_fu_11216_p1);

assign select_ln172_91_fu_10391_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? st_fu_10373_p3 : zext_ln172_92_fu_10387_p1);

assign select_ln172_92_fu_10474_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_23_fu_10468_p2 : sext_ln172_69_fu_10432_p1);

assign select_ln172_93_fu_11461_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? 15'd36 : 15'd90);

assign select_ln172_94_fu_10519_p3 = ((trunc_ln152_1_reg_15148[0:0] === 1'b1) ? sub_ln172_24_fu_10513_p2 : sext_ln172_72_fu_10494_p1);

assign select_ln182_1_fu_13074_p3 = ((icmp_ln182_1_fu_13070_p2[0:0] === 1'b1) ? add_ln172_45_reg_18890 : l2_maxes_load_1_reg_15424);

assign select_ln182_2_fu_13107_p3 = ((icmp_ln182_2_fu_13103_p2[0:0] === 1'b1) ? add_ln172_63_reg_18963 : l2_maxes_load_2_reg_15597);

assign select_ln182_3_fu_13149_p3 = ((icmp_ln182_3_fu_13145_p2[0:0] === 1'b1) ? add_ln172_81_reg_18970 : l2_maxes_load_3_reg_15603);

assign select_ln182_4_fu_13085_p3 = ((icmp_ln182_4_fu_13081_p2[0:0] === 1'b1) ? add_ln172_99_reg_18922 : l2_maxes_load_4_reg_15651);

assign select_ln182_5_fu_13118_p3 = ((icmp_ln182_5_fu_13114_p2[0:0] === 1'b1) ? add_ln172_117_reg_18977 : l2_maxes_load_5_reg_15657);

assign select_ln182_6_fu_13128_p3 = ((icmp_ln182_6_fu_13124_p2[0:0] === 1'b1) ? add_ln172_135_reg_18984 : l2_maxes_load_6_reg_15691);

assign select_ln182_7_fu_13160_p3 = ((icmp_ln182_7_fu_13156_p2[0:0] === 1'b1) ? add_ln172_145_reg_18949 : l2_maxes_load_7_reg_15697);

assign select_ln182_fu_13096_p3 = ((icmp_ln182_fu_13092_p2[0:0] === 1'b1) ? add_ln172_27_reg_18956 : l2_maxes_load_reg_15418);

assign select_ln191_10_fu_13744_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_10_0 : l3_weights_rows_10_1);

assign select_ln191_11_fu_13759_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_11_0 : l3_weights_rows_11_1);

assign select_ln191_12_fu_13774_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_12_0 : l3_weights_rows_12_1);

assign select_ln191_13_fu_13789_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_13_0 : l3_weights_rows_13_1);

assign select_ln191_14_fu_13804_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_14_0 : l3_weights_rows_14_1);

assign select_ln191_15_fu_13909_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_15_0 : l3_weights_rows_15_1);

assign select_ln191_1_fu_13272_p3 = ((l3_weights_row_idx[0:0] === 1'b1) ? l3_weights_rows_1_0 : l3_weights_rows_1_1);

assign select_ln191_2_fu_13288_p3 = ((l3_weights_row_idx[0:0] === 1'b1) ? l3_weights_rows_2_0 : l3_weights_rows_2_1);

assign select_ln191_3_fu_13304_p3 = ((l3_weights_row_idx[0:0] === 1'b1) ? l3_weights_rows_3_0 : l3_weights_rows_3_1);

assign select_ln191_4_fu_13320_p3 = ((l3_weights_row_idx[0:0] === 1'b1) ? l3_weights_rows_4_0 : l3_weights_rows_4_1);

assign select_ln191_5_fu_13386_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_5_0 : l3_weights_rows_5_1);

assign select_ln191_6_fu_13401_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_6_0 : l3_weights_rows_6_1);

assign select_ln191_7_fu_13416_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_7_0 : l3_weights_rows_7_1);

assign select_ln191_8_fu_13431_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_8_0 : l3_weights_rows_8_1);

assign select_ln191_9_fu_13446_p3 = ((l3_weights_row_idx_l_reg_19050[0:0] === 1'b1) ? l3_weights_rows_9_0 : l3_weights_rows_9_1);

assign select_ln191_fu_13256_p3 = ((l3_weights_row_idx[0:0] === 1'b1) ? l3_weights_rows_0_0 : l3_weights_rows_0_1);

assign select_ln210_fu_8573_p3 = ((icmp_ln210_fu_8567_p2[0:0] === 1'b1) ? 16'd0 : add_ln209_fu_8561_p2);

assign select_ln214_fu_4934_p3 = ((icmp_ln214_fu_4929_p2[0:0] === 1'b1) ? 8'd0 : add_ln213_reg_19378);

assign select_ln233_1_fu_8836_p3 = ((icmp_ln233_reg_15364[0:0] === 1'b1) ? select_ln237_fu_8817_p3 : ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283);

assign select_ln233_2_fu_8848_p3 = ((icmp_ln233_reg_15364[0:0] === 1'b1) ? add_ln238_fu_8825_p2 : ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305);

assign select_ln233_fu_4755_p3 = ((icmp_ln233_fu_4749_p2[0:0] === 1'b1) ? 32'd512 : add_ln232_fu_4743_p2);

assign select_ln237_fu_8817_p3 = ((icmp_ln237_fu_8811_p2[0:0] === 1'b1) ? 8'd0 : add_ln236_fu_8805_p2);

assign select_ln242_1_fu_5043_p3 = ((icmp_ln242_reg_15372_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : ap_phi_mux_l2_read_row_offset_n_phi_fu_4140_p4);

assign select_ln242_fu_4781_p3 = ((icmp_ln242_fu_4769_p2[0:0] === 1'b1) ? 32'd1024 : add_ln241_fu_4763_p2);

assign select_ln47_10_fu_5527_p3 = ((icmp_ln47_5_reg_15707[0:0] === 1'b1) ? add_ln50_5_fu_5521_p2 : select_ln47_8_fu_5493_p3);

assign select_ln47_11_fu_5470_p3 = ((icmp_ln47_5_fu_5464_p2[0:0] === 1'b1) ? 8'd0 : add_ln46_5_fu_5458_p2);

assign select_ln47_12_fu_5623_p3 = ((icmp_ln47_6_reg_15730[0:0] === 1'b1) ? add_ln50_6_fu_5618_p2 : select_ln47_10_reg_15723);

assign select_ln47_13_fu_5539_p3 = ((icmp_ln47_6_fu_5534_p2[0:0] === 1'b1) ? 8'd0 : add_ln46_6_reg_15717);

assign select_ln47_14_fu_5635_p3 = ((icmp_ln47_7_reg_15739[0:0] === 1'b1) ? add_ln50_7_fu_5629_p2 : select_ln47_12_fu_5623_p3);

assign select_ln47_15_fu_5583_p3 = ((icmp_ln47_7_fu_5556_p2[0:0] === 1'b1) ? 8'd0 : add_ln46_7_fu_5550_p2);

assign select_ln47_1_fu_5079_p3 = ((icmp_ln47_fu_5061_p2[0:0] === 1'b1) ? 8'd0 : add_ln46_fu_5056_p2);

assign select_ln47_2_fu_5238_p3 = ((icmp_ln47_1_fu_5228_p2[0:0] === 1'b1) ? add_ln50_1_fu_5233_p2 : select_ln47_reg_15438);

assign select_ln47_3_fu_5245_p3 = ((icmp_ln47_1_fu_5228_p2[0:0] === 1'b1) ? 8'd0 : add_ln46_1_reg_15448);

assign select_ln47_4_fu_5296_p3 = ((icmp_ln47_2_fu_5284_p2[0:0] === 1'b1) ? add_ln50_2_fu_5290_p2 : select_ln47_2_fu_5238_p3);

assign select_ln47_5_fu_5304_p3 = ((icmp_ln47_2_fu_5284_p2[0:0] === 1'b1) ? 8'd0 : add_ln46_2_fu_5278_p2);

assign select_ln47_6_fu_5381_p3 = ((icmp_ln47_3_fu_5370_p2[0:0] === 1'b1) ? add_ln50_3_fu_5376_p2 : select_ln47_4_reg_15623);

assign select_ln47_7_fu_5388_p3 = ((icmp_ln47_3_fu_5370_p2[0:0] === 1'b1) ? 8'd0 : add_ln46_3_fu_5365_p2);

assign select_ln47_8_fu_5493_p3 = ((icmp_ln47_4_reg_15679[0:0] === 1'b1) ? add_ln50_4_fu_5488_p2 : select_ln47_6_reg_15663);

assign select_ln47_9_fu_5448_p3 = ((icmp_ln47_4_reg_15679[0:0] === 1'b1) ? 8'd0 : add_ln46_4_reg_15674);

assign select_ln47_fu_5072_p3 = ((icmp_ln47_fu_5061_p2[0:0] === 1'b1) ? add_ln50_fu_5067_p2 : l1_write_col_offset_s_reg_15378);

assign select_ln66_fu_4810_p3 = ((icmp_ln66_fu_4804_p2[0:0] === 1'b1) ? 8'd0 : grp_fu_4412_p2);

assign select_ln85_fu_5778_p3 = ((tmp_69_reg_15130[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln86_1_fu_5815_p3 = ((icmp_ln86_1_fu_5791_p2[0:0] === 1'b1) ? add_ln86_1_fu_5809_p2 : add_ln88_1_fu_5803_p2);

assign select_ln86_2_fu_5862_p3 = ((icmp_ln86_2_fu_5844_p2[0:0] === 1'b1) ? add_ln86_2_fu_5856_p2 : add_ln88_2_fu_5850_p2);

assign select_ln86_fu_5707_p3 = ((icmp_ln86_fu_5689_p2[0:0] === 1'b1) ? add_ln86_fu_5701_p2 : add_ln88_fu_5695_p2);

assign sext_ln109_10_fu_7616_p1 = $signed(add_ln109_23_reg_16416);

assign sext_ln109_11_fu_7619_p1 = add_ln109_24_reg_16421;

assign sext_ln109_12_fu_7634_p1 = $signed(add_ln109_26_fu_7628_p2);

assign sext_ln109_13_fu_7644_p1 = $signed(add_ln109_27_fu_7638_p2);

assign sext_ln109_14_fu_8083_p1 = $signed(add_ln109_28_reg_16491);

assign sext_ln109_15_fu_8092_p1 = $signed(add_ln109_4_fu_8086_p2);

assign sext_ln109_16_fu_7918_p1 = add_ln109_30_reg_16426;

assign sext_ln109_17_fu_6998_p1 = grp_fu_14319_p3;

assign sext_ln109_18_fu_7921_p1 = $signed(add_ln109_32_reg_16431);

assign sext_ln109_1_fu_7877_p1 = $signed(add_ln109_1_reg_16481);

assign sext_ln109_20_fu_7657_p1 = grp_fu_14422_p3;

assign sext_ln109_21_fu_7670_p1 = add_ln109_37_reg_16436;

assign sext_ln109_22_fu_7679_p1 = $signed(add_ln109_38_fu_7673_p2);

assign sext_ln109_23_fu_7930_p1 = $signed(add_ln109_39_reg_16496);

assign sext_ln109_24_fu_7939_p1 = $signed(add_ln109_40_fu_7933_p2);

assign sext_ln109_25_fu_7689_p1 = add_ln109_42_reg_16441;

assign sext_ln109_26_fu_7692_p1 = add_ln109_43_reg_16285;

assign sext_ln109_27_fu_7943_p1 = $signed(add_ln109_46_reg_16501);

assign sext_ln109_28_fu_7007_p1 = grp_fu_14270_p3;

assign sext_ln109_29_fu_7016_p1 = $signed(add_ln109_48_fu_7010_p2);

assign sext_ln109_2_fu_7892_p1 = $signed(add_ln109_8_fu_7886_p2);

assign sext_ln109_31_fu_7946_p1 = $signed(add_ln109_52_reg_16451);

assign sext_ln109_32_fu_8096_p1 = $signed(add_ln109_5_reg_16566);

assign sext_ln109_33_fu_7710_p1 = $signed(add_ln109_55_fu_7706_p2);

assign sext_ln109_34_fu_7714_p1 = add_ln109_56_reg_16461;

assign sext_ln109_35_fu_7961_p1 = $signed(add_ln109_58_reg_16506);

assign sext_ln109_36_fu_7734_p1 = add_ln109_61_reg_16300;

assign sext_ln109_37_fu_7964_p1 = $signed(add_ln109_64_reg_16511);

assign sext_ln109_38_fu_8099_p1 = $signed(add_ln109_65_reg_16571);

assign sext_ln109_3_fu_7551_p1 = add_ln109_11_reg_16265;

assign sext_ln109_40_fu_7755_p1 = grp_fu_14396_p3;

assign sext_ln109_42_fu_7761_p1 = grp_fu_14414_p3;

assign sext_ln109_43_fu_7973_p1 = $signed(add_ln109_70_reg_16516);

assign sext_ln109_45_fu_7979_p1 = grp_fu_14464_p3;

assign sext_ln109_46_fu_7776_p1 = grp_fu_14447_p3;

assign sext_ln109_47_fu_7982_p1 = $signed(add_ln109_75_reg_16526);

assign sext_ln109_48_fu_8102_p1 = $signed(add_ln109_77_reg_16576);

assign sext_ln109_49_fu_8111_p1 = $signed(add_ln109_6_fu_8105_p2);

assign sext_ln109_4_fu_7560_p1 = $signed(add_ln109_12_fu_7554_p2);

assign sext_ln109_50_fu_7785_p1 = grp_fu_14364_p3;

assign sext_ln109_51_fu_8006_p1 = $signed(add_ln109_82_reg_16531);

assign sext_ln109_52_fu_8015_p1 = $signed(add_ln109_83_fu_8009_p2);

assign sext_ln109_53_fu_7793_p1 = grp_fu_14405_p3;

assign sext_ln109_54_fu_8019_p1 = $signed(add_ln109_86_reg_16536);

assign sext_ln109_55_fu_8022_p1 = $signed(add_ln109_89_reg_16541);

assign sext_ln109_56_fu_8031_p1 = $signed(add_ln109_90_fu_8025_p2);

assign sext_ln109_57_fu_8041_p1 = $signed(add_ln109_91_fu_8035_p2);

assign sext_ln109_58_fu_7815_p1 = $signed(add_ln109_92_reg_16471);

assign sext_ln109_59_fu_7824_p1 = $signed(add_ln109_93_fu_7818_p2);

assign sext_ln109_5_fu_7899_p1 = $signed(add_ln109_13_reg_16486);

assign sext_ln109_60_fu_7828_p1 = grp_fu_14431_p3;

assign sext_ln109_61_fu_8045_p1 = $signed(add_ln109_97_reg_16546);

assign sext_ln109_62_fu_7851_p1 = grp_fu_14387_p3;

assign sext_ln109_63_fu_8048_p1 = $signed(add_ln109_100_reg_16551);

assign sext_ln109_64_fu_7860_p1 = grp_fu_14456_p3;

assign sext_ln109_65_fu_8051_p1 = $signed(add_ln109_103_reg_16556);

assign sext_ln109_66_fu_8066_p1 = $signed(add_ln109_105_fu_8060_p2);

assign sext_ln109_67_fu_8115_p1 = $signed(add_ln109_7_reg_16581);

assign sext_ln109_6_fu_7908_p1 = $signed(add_ln109_14_fu_7902_p2);

assign sext_ln109_7_fu_8080_p1 = $signed(add_ln109_15_reg_16561);

assign sext_ln109_8_fu_7579_p1 = $signed(add_ln109_17_fu_7573_p2);

assign sext_ln109_9_fu_7612_p1 = $signed(add_ln109_21_fu_7606_p2);

assign sext_ln109_fu_7542_p1 = $signed(add_ln109_reg_16401);

assign sext_ln172_100_fu_11912_p1 = sub_ln172_32_fu_11804_p2;

assign sext_ln172_101_fu_12427_p1 = $signed(select_ln172_127_reg_18800);

assign sext_ln172_102_fu_11922_p1 = mul_ln172_108_reg_18452;

assign sext_ln172_103_fu_10990_p1 = mul_ln172_109_reg_18457;

assign sext_ln172_104_fu_10993_p1 = mul_ln172_111_reg_18467;

assign sext_ln172_105_fu_11925_p1 = mul_ln172_113_reg_18575;

assign sext_ln172_106_fu_11931_p1 = mul_ln172_115_reg_18585;

assign sext_ln172_107_fu_12862_p1 = add_ln172_11_reg_18875;

assign sext_ln172_108_fu_12871_p1 = $signed(add_ln172_16_reg_18880);

assign sext_ln172_109_fu_12448_p1 = $signed(add_ln172_18_reg_18477);

assign sext_ln172_10_fu_9441_p1 = $signed(select_ln172_15_fu_9435_p3);

assign sext_ln172_110_fu_12451_p1 = grp_fu_15076_p3;

assign sext_ln172_111_fu_12460_p1 = $signed(add_ln172_20_fu_12454_p2);

assign sext_ln172_112_fu_12880_p1 = $signed(add_ln172_21_reg_18885);

assign sext_ln172_113_fu_11934_p1 = $signed(add_ln172_22_reg_18210);

assign sext_ln172_114_fu_11943_p1 = $signed(add_ln172_23_fu_11937_p2);

assign sext_ln172_115_fu_12883_p1 = $signed(add_ln172_25_reg_18805);

assign sext_ln172_116_fu_12892_p1 = $signed(add_ln172_26_fu_12886_p2);

assign sext_ln172_117_fu_12476_p1 = $signed(add_ln172_29_reg_18810);

assign sext_ln172_118_fu_12490_p1 = $signed(add_ln172_31_fu_12485_p2);

assign sext_ln172_119_fu_12494_p1 = $signed(add_ln172_33_reg_18600);

assign sext_ln172_11_fu_12188_p1 = $signed(select_ln172_16_fu_12183_p3);

assign sext_ln172_120_fu_12503_p1 = $signed(add_ln172_34_fu_12497_p2);

assign sext_ln172_121_fu_12513_p1 = $signed(add_ln172_36_reg_18482);

assign sext_ln172_122_fu_9882_p1 = $signed(add_ln172_37_fu_9877_p2);

assign sext_ln172_123_fu_12516_p1 = $signed(add_ln172_38_reg_18215);

assign sext_ln172_124_fu_11968_p1 = $signed(add_ln172_40_reg_18220);

assign sext_ln172_125_fu_11982_p1 = $signed(add_ln172_42_fu_11976_p2);

assign sext_ln172_126_fu_12525_p1 = $signed(add_ln172_43_reg_18815);

assign sext_ln172_127_fu_12534_p1 = $signed(add_ln172_44_fu_12528_p2);

assign sext_ln172_128_fu_12908_p1 = $signed(add_ln172_47_reg_18610);

assign sext_ln172_129_fu_12549_p1 = $signed(add_ln172_49_fu_12544_p2);

assign sext_ln172_12_fu_9445_p1 = mul_ln172_15_reg_17658;

assign sext_ln172_130_fu_11995_p1 = $signed(add_ln172_50_reg_18615);

assign sext_ln172_131_fu_12553_p1 = $signed(add_ln172_51_reg_18820);

assign sext_ln172_132_fu_12917_p1 = $signed(add_ln172_52_reg_18897);

assign sext_ln172_133_fu_10228_p1 = $signed(add_ln172_54_reg_18225);

assign sext_ln172_134_fu_12562_p1 = $signed(add_ln172_57_reg_18361);

assign sext_ln172_135_fu_12565_p1 = grp_fu_15069_p3;

assign sext_ln172_136_fu_12568_p1 = $signed(add_ln172_60_reg_18825);

assign sext_ln172_137_fu_12926_p1 = $signed(add_ln172_62_reg_18902);

assign sext_ln172_138_fu_12016_p1 = mul_ln172_118_reg_18620;

assign sext_ln172_139_fu_12941_p1 = $signed(add_ln172_65_reg_18625);

assign sext_ln172_13_fu_9962_p1 = mul_ln172_16_reg_17663;

assign sext_ln172_140_fu_12589_p1 = $signed(add_ln172_67_fu_12583_p2);

assign sext_ln172_141_fu_12593_p1 = $signed(add_ln172_69_reg_18487);

assign sext_ln172_142_fu_12950_p1 = $signed(add_ln172_70_reg_18907);

assign sext_ln172_143_fu_12959_p1 = add_ln172_72_reg_18912;

assign sext_ln172_144_fu_12602_p1 = grp_fu_15057_p3;

assign sext_ln172_145_fu_12962_p1 = $signed(add_ln172_74_reg_18917);

assign sext_ln172_146_fu_12019_p1 = $signed(add_ln172_76_reg_18235);

assign sext_ln172_147_fu_12034_p1 = $signed(add_ln172_78_fu_12028_p2);

assign sext_ln172_148_fu_12976_p1 = $signed(add_ln172_80_fu_12971_p2);

assign sext_ln172_149_fu_12617_p1 = $signed(add_ln172_83_reg_18635);

assign sext_ln172_14_fu_9448_p1 = mul_ln172_18_reg_17673;

assign sext_ln172_150_fu_12631_p1 = $signed(add_ln172_85_fu_12626_p2);

assign sext_ln172_151_fu_12635_p1 = $signed(add_ln172_87_reg_18492);

assign sext_ln172_152_fu_12644_p1 = $signed(add_ln172_88_fu_12638_p2);

assign sext_ln172_153_fu_10691_p1 = $signed(add_ln172_92_reg_18240);

assign sext_ln172_154_fu_12047_p1 = $signed(add_ln172_93_reg_18497);

assign sext_ln172_155_fu_12050_p1 = $signed(add_ln172_94_reg_18366);

assign sext_ln172_156_fu_12069_p1 = $signed(add_ln172_96_fu_12063_p2);

assign sext_ln172_157_fu_12079_p1 = $signed(add_ln172_97_fu_12073_p2);

assign sext_ln172_158_fu_12654_p1 = $signed(add_ln172_98_reg_18835);

assign sext_ln172_159_fu_11118_p1 = $signed(sub_ln172_36_fu_11112_p2);

assign sext_ln172_15_fu_9451_p1 = mul_ln172_19_reg_17882;

assign sext_ln172_161_fu_12992_p1 = $signed(add_ln172_101_reg_18645);

assign sext_ln172_162_fu_12671_p1 = $signed(add_ln172_103_fu_12666_p2);

assign sext_ln172_163_fu_12684_p1 = $signed(add_ln172_105_fu_12678_p2);

assign sext_ln172_164_fu_13001_p1 = $signed(add_ln172_106_reg_18929);

assign sext_ln172_165_fu_13010_p1 = $signed(add_ln172_108_reg_18502);

assign sext_ln172_166_fu_13013_p1 = $signed(add_ln172_110_reg_18245);

assign sext_ln172_167_fu_12702_p1 = $signed(add_ln172_114_fu_12697_p2);

assign sext_ln172_168_fu_13027_p1 = $signed(add_ln172_116_fu_13022_p2);

assign sext_ln172_169_fu_11154_p1 = $signed(sub_ln172_37_fu_11148_p2);

assign sext_ln172_16_fu_9454_p1 = mul_ln172_21_reg_17887;

assign sext_ln172_171_fu_13043_p1 = $signed(add_ln172_119_reg_18840);

assign sext_ln172_172_fu_12712_p1 = $signed(add_ln172_121_reg_18845);

assign sext_ln172_173_fu_13052_p1 = $signed(add_ln172_124_reg_18939);

assign sext_ln172_174_fu_12726_p1 = $signed(add_ln172_126_reg_18512);

assign sext_ln172_175_fu_12729_p1 = grp_fu_15063_p3;

assign sext_ln172_176_fu_12738_p1 = $signed(add_ln172_129_fu_12732_p2);

assign sext_ln172_177_fu_12112_p1 = $signed(add_ln172_132_fu_12107_p2);

assign sext_ln172_178_fu_12742_p1 = $signed(add_ln172_133_reg_18850);

assign sext_ln172_179_fu_13061_p1 = $signed(add_ln172_134_reg_18944);

assign sext_ln172_17_fu_11276_p1 = mul_ln172_28_reg_17922;

assign sext_ln172_180_fu_12771_p1 = $signed(add_ln172_139_fu_12766_p2);

assign sext_ln172_181_fu_12131_p1 = $signed(add_ln172_140_reg_18660);

assign sext_ln172_182_fu_12775_p1 = $signed(add_ln172_141_reg_18860);

assign sext_ln172_183_fu_12784_p1 = $signed(add_ln172_142_fu_12778_p2);

assign sext_ln172_184_fu_12794_p1 = $signed(add_ln172_144_reg_18517);

assign sext_ln172_185_fu_9952_p1 = $signed(add_ln172_146_fu_9946_p2);

assign sext_ln172_186_fu_12140_p1 = $signed(add_ln172_149_reg_18376);

assign sext_ln172_187_fu_12802_p1 = $signed(add_ln172_152_reg_18865);

assign sext_ln172_188_fu_12811_p1 = $signed(add_ln172_153_fu_12805_p2);

assign sext_ln172_18_fu_10006_p1 = $signed(sub_ln172_5_fu_10000_p2);

assign sext_ln172_19_fu_10047_p1 = $signed(select_ln172_31_fu_10040_p3);

assign sext_ln172_1_fu_9356_p1 = $signed(sub_ln172_fu_9350_p2);

assign sext_ln172_20_fu_9477_p1 = mul_ln172_31_reg_17937;

assign sext_ln172_21_fu_9185_p1 = $signed(sub_ln172_7_fu_9179_p2);

assign sext_ln172_22_fu_9480_p1 = mul_ln172_33_reg_17947;

assign sext_ln172_23_fu_9483_p1 = $signed(select_ln172_37_reg_17952);

assign sext_ln172_24_fu_9486_p1 = mul_ln172_35_reg_17957;

assign sext_ln172_25_fu_9489_p1 = mul_ln172_36_reg_17962;

assign sext_ln172_26_fu_9495_p1 = mul_ln172_38_reg_17983;

assign sext_ln172_27_fu_11321_p1 = $signed(select_ln172_42_fu_11314_p3);

assign sext_ln172_29_fu_9498_p1 = mul_ln172_39_reg_17988;

assign sext_ln172_2_fu_9405_p1 = $signed(select_ln172_2_fu_9398_p3);

assign sext_ln172_30_fu_11331_p1 = mul_ln172_42_reg_18039;

assign sext_ln172_31_fu_11334_p1 = mul_ln172_44_reg_18055;

assign sext_ln172_32_fu_11337_p1 = mul_ln172_46_reg_18065;

assign sext_ln172_33_fu_11340_p1 = mul_ln172_47_reg_18070;

assign sext_ln172_34_fu_11353_p1 = mul_ln172_51_reg_18080;

assign sext_ln172_35_fu_11356_p1 = mul_ln172_52_reg_18085;

assign sext_ln172_36_fu_11379_p1 = $signed(select_ln172_57_fu_11373_p3);

assign sext_ln172_37_fu_11383_p1 = mul_ln172_54_reg_18090;

assign sext_ln172_38_fu_11425_p1 = $signed(sub_ln172_20_fu_11419_p2);

assign sext_ln172_39_fu_11429_p1 = mul_ln172_55_reg_18095;

assign sext_ln172_3_fu_10268_p1 = mul_ln172_5_reg_17596;

assign sext_ln172_40_fu_12214_p1 = $signed(sub_ln172_10_fu_12209_p2);

assign sext_ln172_41_fu_12253_p1 = $signed(select_ln172_61_fu_12246_p3);

assign sext_ln172_42_fu_11441_p1 = $signed(sub_ln172_12_fu_11435_p2);

assign sext_ln172_43_fu_11451_p1 = $signed(select_ln172_63_fu_11445_p3);

assign sext_ln172_44_fu_10730_p1 = mul_ln172_58_reg_18260;

assign sext_ln172_45_fu_10733_p1 = mul_ln172_59_reg_18265;

assign sext_ln172_46_fu_10764_p1 = $signed(sub_ln172_13_fu_10758_p2);

assign sext_ln172_47_fu_10293_p1 = mul_ln172_61_reg_18275;

assign sext_ln172_48_fu_10305_p1 = $signed(sub_ln172_14_fu_10299_p2);

assign sext_ln172_49_fu_10315_p1 = $signed(select_ln172_70_fu_10309_p3);

assign sext_ln172_4_fu_10280_p1 = $signed(sub_ln172_2_fu_10274_p2);

assign sext_ln172_50_fu_10870_p1 = mul_ln172_64_reg_18285;

assign sext_ln172_51_fu_10873_p1 = mul_ln172_65_reg_18290;

assign sext_ln172_52_fu_10319_p1 = mul_ln172_67_reg_18300;

assign sext_ln172_53_fu_10322_p1 = mul_ln172_68_reg_18305;

assign sext_ln172_54_fu_12288_p1 = $signed(sub_ln172_15_fu_12282_p2);

assign sext_ln172_55_fu_12327_p1 = $signed(select_ln172_77_fu_12320_p3);

assign sext_ln172_56_fu_12366_p1 = $signed(sub_ln172_17_fu_12360_p2);

assign sext_ln172_57_fu_12377_p1 = $signed(select_ln172_78_fu_12370_p3);

assign sext_ln172_58_fu_11458_p1 = mul_ln172_69_reg_18532;

assign sext_ln172_59_fu_10325_p1 = mul_ln172_70_reg_18310;

assign sext_ln172_5_fu_11216_p1 = $signed(sub_ln172_3_fu_11210_p2);

assign sext_ln172_60_fu_10328_p1 = mul_ln172_71_reg_18315;

assign sext_ln172_61_fu_9732_p1 = sub_ln172_18_fu_9726_p2;

assign sext_ln172_62_fu_9773_p1 = $signed(select_ln172_82_fu_9766_p3);

assign sext_ln172_63_fu_9783_p1 = sub_ln172_18_fu_9726_p2;

assign sext_ln172_65_fu_10337_p1 = mul_ln172_75_reg_18330;

assign sext_ln172_66_fu_10890_p1 = mul_ln172_77_reg_18386;

assign sext_ln172_67_fu_10896_p1 = mul_ln172_79_reg_18396;

assign sext_ln172_68_fu_10408_p1 = $signed(sub_ln172_21_fu_10402_p2);

assign sext_ln172_69_fu_10432_p1 = $signed(sub_ln172_35_fu_10426_p2);

assign sext_ln172_70_fu_10453_p1 = $signed(sub_ln172_22_fu_10447_p2);

assign sext_ln172_71_fu_10481_p1 = $signed(select_ln172_92_fu_10474_p3);

assign sext_ln172_72_fu_10494_p1 = $signed(sub_ln172_39_fu_10488_p2);

assign sext_ln172_73_fu_10526_p1 = $signed(select_ln172_94_fu_10519_p3);

assign sext_ln172_74_fu_12387_p1 = mul_ln172_85_reg_18710;

assign sext_ln172_75_fu_12390_p1 = mul_ln172_86_reg_18715;

assign sext_ln172_76_fu_11512_p1 = $signed(sub_ln172_40_fu_11506_p2);

assign sext_ln172_77_fu_11540_p1 = $signed(select_ln172_102_fu_11533_p3);

assign sext_ln172_78_fu_12393_p1 = mul_ln172_89_reg_18730;

assign sext_ln172_79_fu_12402_p1 = mul_ln172_92_reg_18745;

assign sext_ln172_7_fu_9412_p1 = mul_ln172_8_reg_17616;

assign sext_ln172_80_fu_12405_p1 = mul_ln172_94_reg_18755;

assign sext_ln172_81_fu_11619_p1 = $signed(sub_ln172_26_fu_11613_p2);

assign sext_ln172_82_fu_11668_p1 = $signed(sub_ln172_28_fu_11662_p2);

assign sext_ln172_83_fu_12408_p1 = mul_ln172_95_reg_18760;

assign sext_ln172_84_fu_11731_p1 = $signed(sub_ln172_29_fu_11725_p2);

assign sext_ln172_86_fu_11766_p1 = $signed(select_ln172_113_fu_11759_p3);

assign sext_ln172_87_fu_10967_p1 = $signed(sub_ln172_31_fu_10961_p2);

assign sext_ln172_88_fu_10977_p1 = $signed(select_ln172_114_fu_10971_p3);

assign sext_ln172_89_fu_10981_p1 = mul_ln172_97_reg_18416;

assign sext_ln172_8_fu_9418_p1 = mul_ln172_11_reg_17626;

assign sext_ln172_90_fu_10984_p1 = mul_ln172_98_reg_18421;

assign sext_ln172_91_fu_10987_p1 = mul_ln172_99_reg_18426;

assign sext_ln172_92_fu_11770_p1 = mul_ln172_100_reg_18431;

assign sext_ln172_93_fu_12841_p1 = mul_ln172_102_reg_18770;

assign sext_ln172_94_fu_12414_p1 = mul_ln172_103_reg_18775;

assign sext_ln172_95_fu_11810_p1 = sub_ln172_32_fu_11804_p2;

assign sext_ln172_96_fu_12844_p1 = $signed(select_ln172_122_reg_18780);

assign sext_ln172_97_fu_12417_p1 = $signed(select_ln172_124_reg_18790);

assign sext_ln172_98_fu_12850_p1 = $signed(select_ln172_125_reg_18795);

assign sext_ln172_99_fu_12853_p1 = mul_ln172_105_reg_18870;

assign sext_ln172_9_fu_9421_p1 = mul_ln172_12_reg_17631;

assign sext_ln172_fu_10262_p1 = mul_ln172_1_reg_17581;

assign sext_ln97_10_fu_7139_p1 = $signed(sub_ln97_5_fu_7133_p2);

assign sext_ln97_15_fu_7211_p1 = $signed(sub_ln97_8_fu_7205_p2);

assign sext_ln97_16_fu_6645_p1 = $signed(sub_ln97_9_fu_6639_p2);

assign sext_ln97_17_fu_7254_p1 = $signed(sub_ln97_11_fu_7248_p2);

assign sext_ln97_18_fu_6695_p1 = $signed(sub_ln97_12_fu_6689_p2);

assign sext_ln97_19_fu_6729_p1 = $signed(sub_ln97_13_fu_6723_p2);

assign sext_ln97_20_fu_7297_p1 = $signed(sub_ln97_38_fu_7292_p2);

assign sext_ln97_21_fu_6785_p1 = $signed(sub_ln97_15_fu_6779_p2);

assign sext_ln97_24_fu_7332_p1 = $signed(sub_ln97_18_fu_7326_p2);

assign sext_ln97_28_fu_7356_p1 = $signed(sub_ln97_20_fu_7350_p2);

assign sext_ln97_29_fu_6907_p1 = $signed(sub_ln97_22_fu_6901_p2);

assign sext_ln97_2_fu_7064_p1 = $signed(sub_ln97_1_fu_7058_p2);

assign sext_ln97_31_fu_7408_p1 = $signed(sub_ln97_24_fu_7402_p2);

assign sext_ln97_32_fu_7412_p1 = $signed(sub_ln97_25_reg_16386);

assign sext_ln97_34_fu_6313_p1 = $signed(sub_ln97_27_fu_6307_p2);

assign sext_ln97_36_fu_6365_p1 = $signed(sub_ln97_29_fu_6359_p2);

assign sext_ln97_39_fu_7468_p1 = $signed(sub_ln97_32_reg_16391);

assign sext_ln97_3_fu_7874_p1 = $signed(sub_ln97_2_reg_16476);

assign sext_ln97_40_fu_7499_p1 = sub_ln97_33_fu_7493_p2;

assign sext_ln97_41_fu_7529_p1 = $signed(sub_ln97_34_fu_7523_p2);

assign sext_ln97_7_fu_6516_p1 = $signed(sub_ln97_3_fu_6510_p2);

assign shl_ln172_10_fu_9168_p3 = {{select_ln154_4_reg_17761}, {2'd0}};

assign shl_ln172_11_fu_9206_p3 = {{select_ln154_4_reg_17761}, {4'd0}};

assign shl_ln172_12_fu_11286_p3 = {{select_ln154_5_reg_17841}, {2'd0}};

assign shl_ln172_13_fu_11297_p3 = {{select_ln154_5_reg_17841}, {5'd0}};

assign shl_ln172_14_fu_11362_p3 = {{select_ln154_7_reg_17850}, {5'd0}};

assign shl_ln172_15_fu_12198_p3 = {{select_ln154_7_reg_17850}, {2'd0}};

assign shl_ln172_16_fu_12218_p3 = {{select_ln154_7_reg_17850}, {6'd0}};

assign shl_ln172_17_fu_12229_p3 = {{select_ln154_7_reg_17850}, {1'd0}};

assign shl_ln172_18_fu_10736_p3 = {{select_ln154_8_reg_18105}, {5'd0}};

assign shl_ln172_19_fu_10747_p3 = {{select_ln154_8_reg_18105}, {2'd0}};

assign shl_ln172_1_fu_9360_p3 = {{select_ln154_reg_17158}, {2'd0}};

assign shl_ln172_20_fu_10768_p3 = {{select_ln154_8_reg_18105}, {6'd0}};

assign shl_ln172_21_fu_10779_p3 = {{select_ln154_8_reg_18105}, {4'd0}};

assign shl_ln172_22_fu_10807_p3 = {{select_ln154_8_reg_18105}, {3'd0}};

assign shl_ln172_23_fu_10818_p3 = {{select_ln154_8_reg_18105}, {1'd0}};

assign shl_ln172_24_fu_12260_p3 = {{select_ln154_9_reg_18138}, {5'd0}};

assign shl_ln172_25_fu_12271_p3 = {{select_ln154_9_reg_18138}, {1'd0}};

assign shl_ln172_26_fu_12292_p3 = {{select_ln154_9_reg_18138}, {6'd0}};

assign shl_ln172_27_fu_12303_p3 = {{select_ln154_9_reg_18138}, {3'd0}};

assign shl_ln172_28_fu_12349_p3 = {{select_ln154_9_reg_18138}, {2'd0}};

assign shl_ln172_29_fu_9736_p3 = {{select_ln154_10_fu_9711_p3}, {5'd0}};

assign shl_ln172_2_fu_9377_p3 = {{select_ln154_reg_17158}, {1'd0}};

assign shl_ln172_30_fu_9748_p3 = {{select_ln154_10_fu_9711_p3}, {3'd0}};

assign shl_ln172_31_fu_10436_p3 = {{select_ln154_11_reg_18340}, {4'd0}};

assign shl_ln172_32_fu_10457_p3 = {{select_ln154_11_reg_18340}, {1'd0}};

assign shl_ln172_33_fu_10498_p3 = {{select_ln154_11_reg_18340}, {5'd0}};

assign shl_ln172_34_fu_11516_p3 = {{select_ln154_12_reg_18406}, {5'd0}};

assign shl_ln172_35_fu_11602_p3 = {{select_ln154_13_reg_18564}, {5'd0}};

assign shl_ln172_36_fu_11623_p3 = {{select_ln154_13_reg_18564}, {3'd0}};

assign shl_ln172_37_fu_11640_p3 = {{select_ln154_13_reg_18564}, {4'd0}};

assign shl_ln172_38_fu_11651_p3 = {{select_ln154_13_reg_18564}, {1'd0}};

assign shl_ln172_39_fu_11689_p3 = {{select_ln154_14_reg_18167}, {5'd0}};

assign shl_ln172_3_fu_10010_p3 = {{select_ln154_3_reg_17678}, {3'd0}};

assign shl_ln172_40_fu_11700_p3 = {{select_ln154_14_reg_18167}, {3'd0}};

assign shl_ln172_41_fu_11742_p3 = {{select_ln154_14_reg_18167}, {2'd0}};

assign shl_ln172_42_fu_11793_p3 = {{select_ln154_15_reg_18188}, {3'd0}};

assign shl_ln172_43_fu_11814_p3 = {{select_ln154_15_reg_18188}, {4'd0}};

assign shl_ln172_44_fu_11839_p3 = {{select_ln154_15_reg_18188}, {5'd0}};

assign shl_ln172_45_fu_11850_p3 = {{select_ln154_15_reg_18188}, {6'd0}};

assign shl_ln172_46_fu_11861_p3 = {{select_ln154_15_reg_18188}, {1'd0}};

assign shl_ln172_47_fu_11101_p3 = {{select_ln154_17_reg_17999}, {1'd0}};

assign shl_ln172_48_fu_11137_p3 = {{select_ln154_17_reg_17999}, {2'd0}};

assign shl_ln172_49_fu_11158_p3 = {{select_ln154_17_reg_17999}, {4'd0}};

assign shl_ln172_4_fu_11199_p3 = {{select_ln154_1_reg_17239}, {4'd0}};

assign shl_ln172_5_fu_11220_p3 = {{select_ln154_1_reg_17239}, {2'd0}};

assign shl_ln172_6_fu_11231_p3 = {{select_ln154_1_reg_17239}, {6'd0}};

assign shl_ln172_7_fu_9424_p3 = {{select_ln154_1_reg_17239}, {3'd0}};

assign shl_ln172_8_fu_9460_p3 = {{select_ln154_3_reg_17678}, {1'd0}};

assign shl_ln172_9_fu_9968_p3 = {{select_ln154_3_reg_17678}, {2'd0}};

assign shl_ln172_s_fu_9989_p3 = {{select_ln154_3_reg_17678}, {5'd0}};

assign shl_ln1_fu_9339_p3 = {{select_ln154_reg_17158}, {4'd0}};

assign shl_ln97_10_fu_6564_p3 = {{grp_fu_4547_p8}, {1'd0}};

assign shl_ln97_11_fu_6588_p3 = {{tmp_8_reg_16120}, {4'd0}};

assign shl_ln97_12_fu_7190_p3 = {{tmp_9_reg_16133}, {4'd0}};

assign shl_ln97_13_fu_6617_p3 = {{tmp_9_reg_16133}, {6'd0}};

assign shl_ln97_14_fu_7215_p3 = {{tmp_9_reg_16133}, {2'd0}};

assign shl_ln97_15_fu_6628_p3 = {{tmp_10_reg_16142}, {6'd0}};

assign shl_ln97_16_fu_6649_p3 = {{tmp_10_reg_16142}, {2'd0}};

assign shl_ln97_17_fu_7226_p3 = {{tmp_10_reg_16142}, {4'd0}};

assign shl_ln97_18_fu_7237_p3 = {{tmp_10_reg_16142}, {1'd0}};

assign shl_ln97_19_fu_6677_p3 = {{tmp_11_fu_6666_p8}, {4'd0}};

assign shl_ln97_1_fu_7043_p3 = {{tmp_1_reg_16083}, {4'd0}};

assign shl_ln97_20_fu_6699_p3 = {{tmp_11_fu_6666_p8}, {6'd0}};

assign shl_ln97_21_fu_6711_p3 = {{tmp_11_fu_6666_p8}, {1'd0}};

assign shl_ln97_22_fu_7264_p3 = {{tmp_12_reg_16359}, {5'd0}};

assign shl_ln97_23_fu_7275_p3 = {{tmp_12_reg_16359}, {2'd0}};

assign shl_ln97_24_fu_6757_p3 = {{tmp_13_reg_16155}, {7'd0}};

assign shl_ln97_25_fu_6768_p3 = {{tmp_13_reg_16155}, {5'd0}};

assign shl_ln97_26_fu_6086_p3 = {{tmp_13_fu_6075_p8}, {4'd0}};

assign shl_ln97_27_fu_6098_p3 = {{tmp_13_fu_6075_p8}, {1'd0}};

assign shl_ln97_28_fu_7304_p3 = {{tmp_14_reg_16162}, {5'd0}};

assign shl_ln97_29_fu_6131_p3 = {{tmp_14_fu_6120_p8}, {3'd0}};

assign shl_ln97_2_fu_6476_p3 = {{tmp_1_reg_16083}, {6'd0}};

assign shl_ln97_30_fu_6143_p3 = {{tmp_14_fu_6120_p8}, {6'd0}};

assign shl_ln97_31_fu_6155_p3 = {{tmp_14_fu_6120_p8}, {4'd0}};

assign shl_ln97_32_fu_7315_p3 = {{tmp_14_reg_16162}, {2'd0}};

assign shl_ln97_33_fu_6801_p3 = {{tmp_15_reg_16174}, {6'd0}};

assign shl_ln97_34_fu_6812_p3 = {{tmp_15_reg_16174}, {2'd0}};

assign shl_ln97_35_fu_6851_p3 = {{grp_fu_4564_p8}, {1'd0}};

assign shl_ln97_36_fu_6876_p3 = {{tmp_17_reg_16182}, {2'd0}};

assign shl_ln97_37_fu_7339_p3 = {{tmp_17_reg_16182}, {6'd0}};

assign shl_ln97_38_fu_7360_p3 = {{tmp_17_reg_16182}, {3'd0}};

assign shl_ln97_39_fu_6890_p3 = {{tmp_18_reg_16190}, {4'd0}};

assign shl_ln97_3_fu_7076_p3 = {{tmp_3_reg_16101}, {4'd0}};

assign shl_ln97_40_fu_6911_p3 = {{tmp_18_reg_16190}, {2'd0}};

assign shl_ln97_41_fu_7380_p3 = {{tmp_20_reg_16202}, {6'd0}};

assign shl_ln97_42_fu_7391_p3 = {{tmp_20_reg_16202}, {2'd0}};

assign shl_ln97_43_fu_6928_p3 = {{tmp_20_reg_16202}, {3'd0}};

assign shl_ln97_44_fu_6295_p3 = {{tmp_21_fu_6280_p8}, {4'd0}};

assign shl_ln97_45_fu_6317_p3 = {{tmp_21_fu_6280_p8}, {1'd0}};

assign shl_ln97_46_fu_7425_p3 = {{tmp_21_reg_16210}, {6'd0}};

assign shl_ln97_47_fu_6348_p3 = {{tmp_22_reg_16064}, {6'd0}};

assign shl_ln97_48_fu_6369_p3 = {{tmp_22_reg_16064}, {2'd0}};

assign shl_ln97_49_fu_7436_p3 = {{tmp_22_reg_16064}, {5'd0}};

assign shl_ln97_4_fu_7087_p3 = {{tmp_3_reg_16101}, {1'd0}};

assign shl_ln97_50_fu_7447_p3 = {{tmp_22_reg_16064}, {3'd0}};

assign shl_ln97_51_fu_6951_p3 = {{tmp_23_reg_16225}, {7'd0}};

assign shl_ln97_52_fu_7471_p3 = {{tmp_23_reg_16225}, {6'd0}};

assign shl_ln97_53_fu_7482_p3 = {{tmp_23_reg_16225}, {3'd0}};

assign shl_ln97_54_fu_6418_p3 = {{tmp_24_fu_6401_p8}, {5'd0}};

assign shl_ln97_55_fu_7512_p3 = {{tmp_24_reg_16234}, {1'd0}};

assign shl_ln97_56_fu_6447_p3 = {{tmp_25_fu_6430_p8}, {4'd0}};

assign shl_ln97_5_fu_6499_p3 = {{tmp_4_reg_16109}, {3'd0}};

assign shl_ln97_6_fu_5981_p3 = {{tmp_4_fu_5970_p8}, {6'd0}};

assign shl_ln97_7_fu_6026_p3 = {{tmp_5_reg_15941}, {1'd0}};

assign shl_ln97_8_fu_7122_p3 = {{tmp_6_reg_16331}, {4'd0}};

assign shl_ln97_9_fu_7143_p3 = {{tmp_6_reg_16331}, {2'd0}};

assign shl_ln97_s_fu_6552_p3 = {{grp_fu_4547_p8}, {6'd0}};

assign shl_ln_fu_5897_p3 = {{tmp_reg_15777}, {3'd0}};

assign st_fu_10373_p3 = {{select_ln154_11_reg_18340}, {6'd0}};

assign sub_ln172_10_fu_12209_p2 = (zext_ln172_45_reg_18700 - zext_ln172_49_fu_12205_p1);

assign sub_ln172_11_fu_12240_p2 = (zext_ln172_50_fu_12225_p1 - zext_ln172_51_fu_12236_p1);

assign sub_ln172_12_fu_11435_p2 = (13'd0 - zext_ln172_45_fu_11393_p1);

assign sub_ln172_13_fu_10758_p2 = (zext_ln172_55_fu_10754_p1 - zext_ln172_54_fu_10743_p1);

assign sub_ln172_14_fu_10299_p2 = (9'd0 - zext_ln172_61_fu_10296_p1);

assign sub_ln172_15_fu_12282_p2 = (zext_ln172_73_fu_12278_p1 - zext_ln172_72_fu_12267_p1);

assign sub_ln172_16_fu_12314_p2 = (zext_ln172_75_fu_12310_p1 - zext_ln172_74_fu_12299_p1);

assign sub_ln172_17_fu_12360_p2 = (11'd0 - zext_ln172_79_fu_12356_p1);

assign sub_ln172_18_fu_9726_p2 = (9'd0 - zext_ln172_81_fu_9722_p1);

assign sub_ln172_19_fu_9760_p2 = (zext_ln172_83_fu_9756_p1 - zext_ln172_82_fu_9744_p1);

assign sub_ln172_1_fu_9371_p2 = ($signed(sext_ln172_1_fu_9356_p1) - $signed(zext_ln172_3_fu_9367_p1));

assign sub_ln172_20_fu_11419_p2 = (zext_ln172_43_fu_11359_p1 - zext_ln172_153_fu_11415_p1);

assign sub_ln172_21_fu_10402_p2 = (zext_ln172_93_fu_10398_p1 - zext_ln172_156_fu_10353_p1);

assign sub_ln172_22_fu_10447_p2 = (13'd0 - zext_ln172_96_fu_10443_p1);

assign sub_ln172_23_fu_10468_p2 = ($signed(sext_ln172_70_fu_10453_p1) - $signed(zext_ln172_97_fu_10464_p1));

assign sub_ln172_24_fu_10513_p2 = (zext_ln172_101_fu_10509_p1 - zext_ln172_100_fu_10505_p1);

assign sub_ln172_25_fu_11527_p2 = (zext_ln172_108_fu_11523_p1 - zext_ln172_106_fu_11492_p1);

assign sub_ln172_26_fu_11613_p2 = (14'd0 - zext_ln172_111_fu_11609_p1);

assign sub_ln172_27_fu_11634_p2 = ($signed(sext_ln172_81_fu_11619_p1) - $signed(zext_ln172_112_fu_11630_p1));

assign sub_ln172_28_fu_11662_p2 = (zext_ln172_114_fu_11658_p1 - zext_ln172_113_fu_11647_p1);

assign sub_ln172_29_fu_11725_p2 = (zext_ln172_119_fu_11711_p1 - zext_ln172_116_fu_11686_p1);

assign sub_ln172_2_fu_10274_p2 = (11'd0 - zext_ln172_6_fu_10271_p1);

assign sub_ln172_30_fu_11753_p2 = (zext_ln172_121_fu_11749_p1 - zext_ln172_117_fu_11696_p1);

assign sub_ln172_31_fu_10961_p2 = (9'd0 - zext_ln172_123_fu_10958_p1);

assign sub_ln172_32_fu_11804_p2 = (12'd0 - zext_ln172_126_fu_11800_p1);

assign sub_ln172_33_fu_11872_p2 = (zext_ln172_130_fu_11857_p1 - zext_ln172_131_fu_11868_p1);

assign sub_ln172_34_fu_11899_p2 = (15'd0 - zext_ln172_130_fu_11857_p1);

assign sub_ln172_35_fu_10426_p2 = (zext_ln172_94_fu_10412_p1 - zext_ln172_95_fu_10422_p1);

assign sub_ln172_36_fu_11112_p2 = (10'd0 - zext_ln172_144_fu_11108_p1);

assign sub_ln172_37_fu_11148_p2 = (11'd0 - zext_ln172_148_fu_11144_p1);

assign sub_ln172_38_fu_11169_p2 = (zext_ln172_149_fu_11165_p1 - zext_ln172_147_fu_11134_p1);

assign sub_ln172_39_fu_10488_p2 = (zext_ln172_98_fu_10485_p1 - zext_ln172_96_fu_10443_p1);

assign sub_ln172_3_fu_11210_p2 = (13'd0 - zext_ln172_8_fu_11206_p1);

assign sub_ln172_40_fu_11506_p2 = (zext_ln172_105_fu_11489_p1 - zext_ln172_107_fu_11502_p1);

assign sub_ln172_4_fu_11249_p2 = (select_ln172_8_fu_11242_p3 - zext_ln172_9_fu_11227_p1);

assign sub_ln172_5_fu_10000_p2 = (14'd0 - zext_ln172_24_fu_9996_p1);

assign sub_ln172_6_fu_10021_p2 = ($signed(sext_ln172_18_fu_10006_p1) - $signed(zext_ln172_25_fu_10017_p1));

assign sub_ln172_7_fu_9179_p2 = (11'd0 - zext_ln172_30_fu_9175_p1);

assign sub_ln172_8_fu_11308_p2 = (14'd0 - zext_ln172_36_fu_11304_p1);

assign sub_ln172_9_fu_11325_p2 = ($signed(sext_ln172_27_fu_11321_p1) - $signed(zext_ln172_35_fu_11293_p1));

assign sub_ln172_fu_9350_p2 = (13'd0 - zext_ln172_2_fu_9346_p1);

assign sub_ln97_10_fu_6660_p2 = ($signed(sext_ln97_16_fu_6645_p1) - $signed(zext_ln97_51_fu_6656_p1));

assign sub_ln97_11_fu_7248_p2 = (zext_ln97_53_fu_7244_p1 - zext_ln97_52_fu_7233_p1);

assign sub_ln97_12_fu_6689_p2 = (add_ln97_2_fu_6609_p2 - zext_ln97_55_fu_6685_p1);

assign sub_ln97_13_fu_6723_p2 = (zext_ln97_56_fu_6707_p1 - zext_ln97_57_fu_6719_p1);

assign sub_ln97_14_fu_7286_p2 = (zext_ln97_60_fu_7271_p1 - zext_ln97_61_fu_7282_p1);

assign sub_ln97_15_fu_6779_p2 = (zext_ln97_66_fu_6775_p1 - zext_ln97_65_fu_6764_p1);

assign sub_ln97_16_fu_6110_p2 = (zext_ln97_67_fu_6094_p1 - zext_ln97_68_fu_6106_p1);

assign sub_ln97_17_fu_6167_p2 = (zext_ln97_72_fu_6151_p1 - zext_ln97_73_fu_6163_p1);

assign sub_ln97_18_fu_7326_p2 = (zext_ln97_74_fu_7322_p1 - zext_ln97_69_fu_7301_p1);

assign sub_ln97_19_fu_6827_p2 = (zext_ln97_77_fu_6808_p1 - zext_ln97_79_fu_6823_p1);

assign sub_ln97_1_fu_7058_p2 = (zext_ln97_10_fu_7054_p1 - zext_ln97_7_fu_7040_p1);

assign sub_ln97_20_fu_7350_p2 = (15'd0 - zext_ln97_87_fu_7346_p1);

assign sub_ln97_21_fu_7371_p2 = ($signed(sext_ln97_28_fu_7356_p1) - $signed(zext_ln97_88_fu_7367_p1));

assign sub_ln97_22_fu_6901_p2 = (13'd0 - zext_ln97_93_fu_6897_p1);

assign sub_ln97_23_fu_6922_p2 = ($signed(sext_ln97_29_fu_6907_p1) - $signed(zext_ln97_94_fu_6918_p1));

assign sub_ln97_24_fu_7402_p2 = (zext_ln97_101_fu_7387_p1 - zext_ln97_102_fu_7398_p1);

assign sub_ln97_25_fu_6939_p2 = (12'd0 - zext_ln97_103_fu_6935_p1);

assign sub_ln97_26_fu_7415_p2 = ($signed(sext_ln97_32_fu_7412_p1) - $signed(zext_ln97_98_fu_7377_p1));

assign sub_ln97_27_fu_6307_p2 = (13'd0 - zext_ln97_105_fu_6303_p1);

assign sub_ln97_28_fu_6329_p2 = ($signed(sext_ln97_34_fu_6313_p1) - $signed(zext_ln97_106_fu_6325_p1));

assign sub_ln97_29_fu_6359_p2 = (15'd0 - zext_ln97_109_fu_6355_p1);

assign sub_ln97_2_fu_7068_p2 = (zext_ln97_9_fu_7050_p1 - zext_ln97_11_reg_16320);

assign sub_ln97_30_fu_6380_p2 = ($signed(sext_ln97_36_fu_6365_p1) - $signed(zext_ln97_110_fu_6376_p1));

assign sub_ln97_31_fu_7458_p2 = (zext_ln97_111_fu_7443_p1 - zext_ln97_112_fu_7454_p1);

assign sub_ln97_32_fu_6962_p2 = (zext_ln97_115_fu_6958_p1 - zext_ln97_114_fu_6948_p1);

assign sub_ln97_33_fu_7493_p2 = (zext_ln97_116_fu_7478_p1 - zext_ln97_117_fu_7489_p1);

assign sub_ln97_34_fu_7523_p2 = (zext_ln97_121_fu_7509_p1 - zext_ln97_118_fu_7503_p1);

assign sub_ln97_35_fu_7109_p2 = (zext_ln97_15_fu_7073_p1 - zext_ln97_18_fu_7105_p1);

assign sub_ln97_36_fu_6010_p2 = (zext_ln97_24_fu_5996_p1 - zext_ln97_25_fu_6006_p1);

assign sub_ln97_37_fu_7171_p2 = (zext_ln97_27_fu_7119_p1 - zext_ln97_31_fu_7167_p1);

assign sub_ln97_38_fu_7292_p2 = (zext_ln97_59_reg_16366 - zext_ln97_60_fu_7271_p1);

assign sub_ln97_39_fu_6837_p2 = (zext_ln97_75_fu_6789_p1 - zext_ln97_77_fu_6808_p1);

assign sub_ln97_3_fu_6510_p2 = (zext_ln97_11_fu_6483_p1 - zext_ln97_20_fu_6506_p1);

assign sub_ln97_5_fu_7133_p2 = (13'd0 - zext_ln97_29_fu_7129_p1);

assign sub_ln97_6_fu_7154_p2 = ($signed(sext_ln97_10_fu_7139_p1) - $signed(zext_ln97_30_fu_7150_p1));

assign sub_ln97_8_fu_7205_p2 = (zext_ln97_45_fu_7201_p1 - zext_ln97_43_fu_7187_p1);

assign sub_ln97_9_fu_6639_p2 = (15'd0 - zext_ln97_50_fu_6635_p1);

assign sub_ln97_fu_5908_p2 = (zext_ln97_5_fu_5904_p1 - zext_ln97_3_fu_5894_p1);

assign tmp_22_fu_5870_p7 = ((icmp_ln86_2_fu_5844_p2[0:0] === 1'b1) ? add_ln86_2_fu_5856_p2 : add_ln88_2_fu_5850_p2);

assign tmp_28_fu_7098_p3 = {{tmp_3_reg_16101}, {3'd0}};

assign tmp_66_fu_5999_p3 = {{tmp_5_reg_15941}, {4'd0}};

assign tmp_67_fu_7160_p3 = {{tmp_6_reg_16331}, {5'd0}};

assign tmp_68_fu_4611_p4 = {{l1_iteration[31:10]}};

assign tmp_70_fu_11386_p3 = {{select_ln154_7_reg_17850}, {4'd0}};

assign tmp_71_fu_11397_p3 = {{select_ln154_7_reg_17850}, {3'd0}};

assign tmp_72_fu_10380_p3 = {{select_ln154_11_reg_18340}, {2'd0}};

assign tmp_73_fu_10415_p3 = {{select_ln154_11_reg_18340}, {3'd0}};

assign tmp_74_fu_4663_p3 = l2_iteration[32'd9];

assign tmp_75_fu_11495_p3 = {{select_ln154_12_reg_18406}, {2'd0}};

assign tmp_76_fu_4703_p3 = {{l2_maxes_idx}, {3'd0}};

assign tmp_77_fu_4722_p3 = {{60'd0}, {or_ln182_fu_4716_p2}};

assign tmp_78_fu_4895_p3 = {{60'd0}, {or_ln182_1_fu_4890_p2}};

assign tmp_79_fu_4909_p3 = {{60'd0}, {or_ln182_2_fu_4904_p2}};

assign tmp_80_fu_5205_p3 = {{60'd0}, {or_ln182_3_fu_5200_p2}};

assign tmp_81_fu_5219_p3 = {{60'd0}, {or_ln182_4_fu_5214_p2}};

assign tmp_82_fu_5321_p3 = {{60'd0}, {or_ln182_5_fu_5316_p2}};

assign tmp_83_fu_5335_p3 = {{60'd0}, {or_ln182_6_fu_5330_p2}};

assign tmp_84_fu_13233_p3 = {{xor_ln191_reg_19011}, {trunc_ln152_reg_15142_pp0_iter1_reg}};

assign trunc_ln124_fu_8238_p1 = l2_write_row_offset[2:0];

assign trunc_ln152_1_fu_4653_p1 = l2_iteration[0:0];

assign trunc_ln152_fu_4649_p1 = l2_iteration[2:0];

assign trunc_ln161_fu_8594_p1 = l2_read_row_offset[2:0];

assign trunc_ln38_1_fu_4589_p1 = l1_iteration[8:0];

assign trunc_ln38_fu_4585_p1 = l1_iteration[1:0];

assign trunc_ln45_1_fu_4880_p1 = l1_write_row_offset[2:0];

assign trunc_ln45_2_fu_5136_p1 = select_ln47_1_fu_5079_p3[1:0];

assign trunc_ln45_3_fu_5274_p1 = select_ln47_3_fu_5245_p3[1:0];

assign trunc_ln45_4_fu_5312_p1 = select_ln47_5_fu_5304_p3[1:0];

assign trunc_ln45_5_fu_5396_p1 = select_ln47_7_fu_5388_p3[1:0];

assign trunc_ln45_6_fu_5454_p1 = select_ln47_9_fu_5448_p3[1:0];

assign trunc_ln45_7_fu_5478_p1 = select_ln47_11_fu_5470_p3[1:0];

assign trunc_ln45_8_fu_5546_p1 = select_ln47_13_fu_5539_p3[1:0];

assign trunc_ln45_fu_4876_p1 = l1_channel_idx[1:0];

assign trunc_ln681_1_fu_13229_p1 = weights_V_data_V_dout[7:0];

assign trunc_ln681_fu_4828_p1 = in_r_TDATA[7:0];

assign trunc_ln76_fu_4627_p1 = l1_iteration[0:0];

assign trunc_ln85_fu_5679_p1 = l1_read_row_offset[2:0];

assign xor_ln152_fu_4671_p2 = (tmp_74_fu_4663_p3 ^ 1'd1);

assign xor_ln185_fu_13134_p2 = (l2_maxes_idx_load_reg_15329 ^ 1'd1);

assign xor_ln191_1_fu_4918_p2 = (l3_weights_row_idx_l_reg_19050 ^ 1'd1);

assign xor_ln191_fu_13166_p2 = (ap_phi_reg_pp0_iter0_l2_maxes_idx_loc_0_reg_4403 ^ 1'd1);

assign zext_ln109_11_fu_7737_p1 = grp_fu_14355_p3;

assign zext_ln109_12_fu_7997_p1 = add_ln109_78_reg_16310;

assign zext_ln109_13_fu_7806_p1 = add_ln109_88_fu_7801_p2;

assign zext_ln109_14_fu_7831_p1 = grp_fu_14379_p3;

assign zext_ln109_1_fu_7883_p1 = grp_fu_14472_p3;

assign zext_ln109_2_fu_7896_p1 = grp_fu_14480_p3;

assign zext_ln109_3_fu_7570_p1 = add_ln109_16_reg_16411;

assign zext_ln109_4_fu_7583_p1 = add_ln109_18_reg_16270;

assign zext_ln109_5_fu_7592_p1 = add_ln109_19_fu_7586_p2;

assign zext_ln109_6_fu_7602_p1 = add_ln109_20_fu_7596_p2;

assign zext_ln109_7_fu_6983_p1 = add_ln109_22_reg_16275;

assign zext_ln109_8_fu_7666_p1 = add_ln109_36_fu_7660_p2;

assign zext_ln124_fu_8210_p1 = l2_write_col_offset;

assign zext_ln157_fu_8486_p1 = tmp_85_reg_15316;

assign zext_ln161_1_fu_8591_p1 = tmp_86_reg_15321;

assign zext_ln161_2_fu_8598_p1 = tmp_86_reg_15321;

assign zext_ln161_3_fu_8765_p1 = or_ln1_fu_8758_p3;

assign zext_ln161_4_fu_8769_p1 = or_ln1_fu_8758_p3;

assign zext_ln161_fu_8495_p1 = local_col_index_fu_8489_p2;

assign zext_ln172_100_fu_10505_p1 = shl_ln172_33_fu_10498_p3;

assign zext_ln172_101_fu_10509_p1 = tmp_73_fu_10415_p3;

assign zext_ln172_102_fu_10909_p1 = select_ln154_12_reg_18406;

assign zext_ln172_103_fu_12384_p1 = $unsigned(mul_ln172_82_reg_18549);

assign zext_ln172_104_fu_9965_p1 = $unsigned(mul_ln172_26_reg_17912);

assign zext_ln172_105_fu_11489_p1 = select_ln154_12_reg_18406;

assign zext_ln172_106_fu_11492_p1 = select_ln154_12_reg_18406;

assign zext_ln172_107_fu_11502_p1 = tmp_75_fu_11495_p3;

assign zext_ln172_108_fu_11523_p1 = shl_ln172_34_fu_11516_p3;

assign zext_ln172_109_fu_11558_p1 = select_ln154_13_reg_18564;

assign zext_ln172_10_fu_11238_p1 = shl_ln172_6_fu_11231_p3;

assign zext_ln172_111_fu_11609_p1 = shl_ln172_35_fu_11602_p3;

assign zext_ln172_112_fu_11630_p1 = shl_ln172_36_fu_11623_p3;

assign zext_ln172_113_fu_11647_p1 = shl_ln172_37_fu_11640_p3;

assign zext_ln172_114_fu_11658_p1 = shl_ln172_38_fu_11651_p3;

assign zext_ln172_115_fu_9254_p1 = select_ln154_5_reg_17841;

assign zext_ln172_116_fu_11686_p1 = select_ln154_14_reg_18167;

assign zext_ln172_117_fu_11696_p1 = shl_ln172_39_fu_11689_p3;

assign zext_ln172_118_fu_11707_p1 = shl_ln172_40_fu_11700_p3;

assign zext_ln172_119_fu_11711_p1 = shl_ln172_40_fu_11700_p3;

assign zext_ln172_11_fu_8924_p1 = select_ln154_1_reg_17239;

assign zext_ln172_120_fu_11721_p1 = add_ln172_8_fu_11715_p2;

assign zext_ln172_121_fu_11749_p1 = shl_ln172_41_fu_11742_p3;

assign zext_ln172_122_fu_9823_p1 = select_ln154_14_fu_9816_p3;

assign zext_ln172_123_fu_10958_p1 = select_ln154_14_reg_18167;

assign zext_ln172_124_fu_10580_p1 = select_ln154_14_reg_18167;

assign zext_ln172_125_fu_9862_p1 = select_ln154_15_fu_9855_p3;

assign zext_ln172_126_fu_11800_p1 = shl_ln172_42_fu_11793_p3;

assign zext_ln172_127_fu_11821_p1 = shl_ln172_43_fu_11814_p3;

assign zext_ln172_128_fu_12847_p1 = $unsigned(mul_ln172_104_reg_18785);

assign zext_ln172_129_fu_11846_p1 = shl_ln172_44_fu_11839_p3;

assign zext_ln172_12_fu_9409_p1 = $unsigned(mul_ln172_7_reg_17606);

assign zext_ln172_130_fu_11857_p1 = shl_ln172_45_fu_11850_p3;

assign zext_ln172_131_fu_11868_p1 = shl_ln172_46_fu_11861_p3;

assign zext_ln172_132_fu_11885_p1 = shl_ln172_46_fu_11861_p3;

assign zext_ln172_133_fu_11895_p1 = add_ln172_9_fu_11889_p2;

assign zext_ln172_134_fu_10604_p1 = select_ln154_16_reg_18355;

assign zext_ln172_135_fu_10051_p1 = $unsigned(mul_ln172_41_reg_18034);

assign zext_ln172_136_fu_10996_p1 = $unsigned(mul_ln172_112_reg_18472);

assign zext_ln172_137_fu_11020_p1 = select_ln154_17_reg_17999;

assign zext_ln172_139_fu_11959_p1 = $unsigned(mul_ln172_116_reg_18595);

assign zext_ln172_13_fu_8934_p1 = select_ln154_1_reg_17239;

assign zext_ln172_140_fu_11992_p1 = $unsigned(mul_ln172_117_reg_18605);

assign zext_ln172_141_fu_10687_p1 = add_ln172_90_fu_10681_p2;

assign zext_ln172_142_fu_12059_p1 = add_ln172_95_fu_12053_p2;

assign zext_ln172_143_fu_11343_p1 = $unsigned(mul_ln172_48_reg_18075);

assign zext_ln172_144_fu_11108_p1 = shl_ln172_47_fu_11101_p3;

assign zext_ln172_145_fu_12675_p1 = $unsigned(grp_fu_15090_p3);

assign zext_ln172_146_fu_12694_p1 = add_ln172_112_reg_18371;

assign zext_ln172_147_fu_11134_p1 = select_ln154_17_reg_17999;

assign zext_ln172_148_fu_11144_p1 = shl_ln172_48_fu_11137_p3;

assign zext_ln172_149_fu_11165_p1 = shl_ln172_49_fu_11158_p3;

assign zext_ln172_14_fu_9431_p1 = shl_ln172_7_fu_9424_p3;

assign zext_ln172_150_fu_12122_p1 = $unsigned(mul_ln172_121_reg_18655);

assign zext_ln172_151_fu_12757_p1 = add_ln172_137_reg_18855;

assign zext_ln172_152_fu_11404_p1 = tmp_71_fu_11397_p3;

assign zext_ln172_153_fu_11415_p1 = select_ln172_59_fu_11408_p3;

assign zext_ln172_155_fu_10150_p1 = select_ln154_10_reg_18149;

assign zext_ln172_156_fu_10353_p1 = select_ln154_11_reg_18340;

assign zext_ln172_158_fu_10899_p1 = $unsigned(mul_ln172_81_reg_18401);

assign zext_ln172_159_fu_10912_p1 = select_ln154_12_reg_18406;

assign zext_ln172_15_fu_8533_p1 = add_ln172_1_fu_8527_p2;

assign zext_ln172_160_fu_11561_p1 = select_ln154_13_reg_18564;

assign zext_ln172_161_fu_12396_p1 = $unsigned(mul_ln172_90_reg_18735);

assign zext_ln172_162_fu_12399_p1 = $unsigned(mul_ln172_91_reg_18740);

assign zext_ln172_163_fu_11773_p1 = $unsigned(mul_ln172_101_reg_18436);

assign zext_ln172_165_fu_10607_p1 = select_ln154_16_reg_18355;

assign zext_ln172_166_fu_11928_p1 = $unsigned(mul_ln172_114_reg_18580);

assign zext_ln172_167_fu_11023_p1 = select_ln154_17_reg_17999;

assign zext_ln172_168_fu_9329_p1 = select_ln154_17_fu_9322_p3;

assign zext_ln172_169_fu_12044_p1 = $unsigned(mul_ln172_119_reg_18630);

assign zext_ln172_16_fu_8964_p1 = select_ln154_2_reg_17322;

assign zext_ln172_17_fu_12192_p1 = $unsigned(mul_ln172_17_reg_17668);

assign zext_ln172_18_fu_8877_p1 = select_ln154_reg_17158;

assign zext_ln172_19_fu_9103_p1 = select_ln154_3_reg_17678;

assign zext_ln172_1_fu_8874_p1 = select_ln154_reg_17158;

assign zext_ln172_20_fu_9467_p1 = shl_ln172_8_fu_9460_p3;

assign zext_ln172_21_fu_10259_p1 = $unsigned(mul_ln172_reg_17576);

assign zext_ln172_22_fu_9975_p1 = shl_ln172_9_fu_9968_p3;

assign zext_ln172_23_fu_9985_p1 = select_ln172_29_fu_9979_p3;

assign zext_ln172_24_fu_9996_p1 = shl_ln172_s_fu_9989_p3;

assign zext_ln172_25_fu_10017_p1 = shl_ln172_3_fu_10010_p3;

assign zext_ln172_26_fu_10027_p1 = shl_ln172_8_reg_18024;

assign zext_ln172_27_fu_10036_p1 = add_ln172_2_fu_10030_p2;

assign zext_ln172_28_fu_8685_p1 = add_ln172_3_fu_8680_p2;

assign zext_ln172_29_fu_9145_p1 = select_ln154_4_reg_17761;

assign zext_ln172_2_fu_9346_p1 = shl_ln1_fu_9339_p3;

assign zext_ln172_30_fu_9175_p1 = shl_ln172_10_fu_9168_p3;

assign zext_ln172_31_fu_9203_p1 = select_ln154_4_reg_17761;

assign zext_ln172_32_fu_9213_p1 = shl_ln172_11_fu_9206_p3;

assign zext_ln172_33_fu_9251_p1 = select_ln154_5_reg_17841;

assign zext_ln172_34_fu_9492_p1 = $unsigned(mul_ln172_37_reg_17978);

assign zext_ln172_35_fu_11293_p1 = shl_ln172_12_fu_11286_p3;

assign zext_ln172_36_fu_11304_p1 = shl_ln172_13_fu_11297_p3;

assign zext_ln172_37_fu_10265_p1 = $unsigned(mul_ln172_3_reg_17586);

assign zext_ln172_39_fu_10054_p1 = $unsigned(mul_ln172_43_reg_18044);

assign zext_ln172_3_fu_9367_p1 = shl_ln172_1_fu_9360_p3;

assign zext_ln172_40_fu_9539_p1 = select_ln154_6_reg_17993;

assign zext_ln172_41_fu_9587_p1 = select_ln154_7_reg_17850;

assign zext_ln172_42_fu_9062_p1 = select_ln154_7_fu_9055_p3;

assign zext_ln172_43_fu_11359_p1 = select_ln154_7_reg_17850;

assign zext_ln172_44_fu_11369_p1 = shl_ln172_14_fu_11362_p3;

assign zext_ln172_45_fu_11393_p1 = tmp_70_fu_11386_p3;

assign zext_ln172_46_fu_9415_p1 = $unsigned(mul_ln172_10_reg_17621);

assign zext_ln172_47_fu_9072_p1 = select_ln154_7_fu_9055_p3;

assign zext_ln172_48_fu_8967_p1 = select_ln154_2_reg_17322;

assign zext_ln172_49_fu_12205_p1 = shl_ln172_15_fu_12198_p3;

assign zext_ln172_4_fu_9384_p1 = shl_ln172_2_fu_9377_p3;

assign zext_ln172_50_fu_12225_p1 = shl_ln172_16_fu_12218_p3;

assign zext_ln172_51_fu_12236_p1 = shl_ln172_17_fu_12229_p3;

assign zext_ln172_52_fu_11432_p1 = $unsigned(mul_ln172_56_reg_18100);

assign zext_ln172_53_fu_9640_p1 = select_ln154_8_fu_9633_p3;

assign zext_ln172_54_fu_10743_p1 = shl_ln172_18_fu_10736_p3;

assign zext_ln172_55_fu_10754_p1 = shl_ln172_19_fu_10747_p3;

assign zext_ln172_56_fu_10775_p1 = shl_ln172_20_fu_10768_p3;

assign zext_ln172_57_fu_10786_p1 = shl_ln172_21_fu_10779_p3;

assign zext_ln172_58_fu_10796_p1 = add_ln172_4_fu_10790_p2;

assign zext_ln172_59_fu_9644_p1 = select_ln154_8_fu_9633_p3;

assign zext_ln172_5_fu_9394_p1 = add_ln172_fu_9388_p2;

assign zext_ln172_60_fu_10290_p1 = $unsigned(mul_ln172_60_reg_18270);

assign zext_ln172_61_fu_10296_p1 = select_ln154_8_reg_18105;

assign zext_ln172_62_fu_10814_p1 = shl_ln172_22_fu_10807_p3;

assign zext_ln172_63_fu_10825_p1 = shl_ln172_23_fu_10818_p3;

assign zext_ln172_64_fu_10835_p1 = add_ln172_5_fu_10829_p2;

assign zext_ln172_65_fu_10839_p1 = shl_ln172_21_fu_10779_p3;

assign zext_ln172_66_fu_10843_p1 = shl_ln172_19_fu_10747_p3;

assign zext_ln172_68_fu_10860_p1 = shl_ln172_19_fu_10747_p3;

assign zext_ln172_69_fu_10092_p1 = select_ln154_9_reg_18138;

assign zext_ln172_6_fu_10271_p1 = shl_ln172_1_reg_18019;

assign zext_ln172_70_fu_10102_p1 = select_ln154_9_reg_18138;

assign zext_ln172_71_fu_11455_p1 = $unsigned(mul_ln172_66_reg_18527);

assign zext_ln172_72_fu_12267_p1 = shl_ln172_24_fu_12260_p3;

assign zext_ln172_73_fu_12278_p1 = shl_ln172_25_fu_12271_p3;

assign zext_ln172_74_fu_12299_p1 = shl_ln172_26_fu_12292_p3;

assign zext_ln172_75_fu_12310_p1 = shl_ln172_27_fu_12303_p3;

assign zext_ln172_76_fu_12331_p1 = shl_ln172_27_fu_12303_p3;

assign zext_ln172_77_fu_12335_p1 = shl_ln172_25_fu_12271_p3;

assign zext_ln172_78_fu_12345_p1 = add_ln172_7_fu_12339_p2;

assign zext_ln172_79_fu_12356_p1 = shl_ln172_28_fu_12349_p3;

assign zext_ln172_7_fu_8914_p1 = select_ln154_1_reg_17239;

assign zext_ln172_80_fu_9718_p1 = select_ln154_10_fu_9711_p3;

assign zext_ln172_81_fu_9722_p1 = select_ln154_10_fu_9711_p3;

assign zext_ln172_82_fu_9744_p1 = shl_ln172_29_fu_9736_p3;

assign zext_ln172_83_fu_9756_p1 = shl_ln172_30_fu_9748_p3;

assign zext_ln172_84_fu_10331_p1 = $unsigned(mul_ln172_73_reg_18320);

assign zext_ln172_85_fu_9106_p1 = select_ln154_3_reg_17678;

assign zext_ln172_86_fu_10334_p1 = $unsigned(mul_ln172_74_reg_18325);

assign zext_ln172_88_fu_10340_p1 = $unsigned(mul_ln172_76_reg_18335);

assign zext_ln172_8_fu_11206_p1 = shl_ln172_4_fu_11199_p3;

assign zext_ln172_90_fu_9457_p1 = $unsigned(mul_ln172_23_reg_17902);

assign zext_ln172_91_fu_10893_p1 = $unsigned(mul_ln172_78_reg_18391);

assign zext_ln172_92_fu_10387_p1 = tmp_72_fu_10380_p3;

assign zext_ln172_93_fu_10398_p1 = select_ln172_91_fu_10391_p3;

assign zext_ln172_94_fu_10412_p1 = select_ln154_11_reg_18340;

assign zext_ln172_95_fu_10422_p1 = tmp_73_fu_10415_p3;

assign zext_ln172_96_fu_10443_p1 = shl_ln172_31_fu_10436_p3;

assign zext_ln172_97_fu_10464_p1 = shl_ln172_32_fu_10457_p3;

assign zext_ln172_98_fu_10485_p1 = select_ln154_11_reg_18340;

assign zext_ln172_9_fu_11227_p1 = shl_ln172_5_fu_11220_p3;

assign zext_ln172_fu_8499_p1 = local_col_index_fu_8489_p2;

assign zext_ln182_fu_4711_p1 = tmp_76_fu_4703_p3;

assign zext_ln191_fu_13239_p1 = tmp_84_fu_13233_p3;

assign zext_ln45_1_fu_5114_p1 = select_ln47_fu_5072_p3;

assign zext_ln45_2_fu_5252_p1 = select_ln47_2_fu_5238_p3;

assign zext_ln45_3_fu_5344_p1 = select_ln47_4_reg_15623;

assign zext_ln45_4_fu_5427_p1 = select_ln47_6_reg_15663;

assign zext_ln45_5_fu_5499_p1 = select_ln47_8_fu_5493_p3;

assign zext_ln45_6_fu_5597_p1 = select_ln47_10_reg_15723;

assign zext_ln45_7_fu_5642_p1 = select_ln47_12_reg_15749;

assign zext_ln45_fu_4850_p1 = l1_write_col_offset;

assign zext_ln76_fu_8373_p1 = trunc_ln76_reg_15125;

assign zext_ln85_1_fu_5676_p1 = tmp_69_reg_15130;

assign zext_ln85_2_fu_5830_p1 = or_ln_fu_5823_p3;

assign zext_ln85_3_fu_5834_p1 = or_ln_fu_5823_p3;

assign zext_ln85_fu_5673_p1 = tmp_69_reg_15130;

assign zext_ln97_101_fu_7387_p1 = shl_ln97_41_fu_7380_p3;

assign zext_ln97_102_fu_7398_p1 = shl_ln97_42_fu_7391_p3;

assign zext_ln97_103_fu_6935_p1 = shl_ln97_43_fu_6928_p3;

assign zext_ln97_104_fu_6291_p1 = tmp_21_fu_6280_p8;

assign zext_ln97_105_fu_6303_p1 = shl_ln97_44_fu_6295_p3;

assign zext_ln97_106_fu_6325_p1 = shl_ln97_45_fu_6317_p3;

assign zext_ln97_108_fu_6339_p1 = tmp_22_reg_16064;

assign zext_ln97_109_fu_6355_p1 = shl_ln97_47_fu_6348_p3;

assign zext_ln97_10_fu_7054_p1 = shl_ln97_1_fu_7043_p3;

assign zext_ln97_110_fu_6376_p1 = shl_ln97_48_fu_6369_p3;

assign zext_ln97_111_fu_7443_p1 = shl_ln97_49_fu_7436_p3;

assign zext_ln97_112_fu_7454_p1 = shl_ln97_50_fu_7447_p3;

assign zext_ln97_114_fu_6948_p1 = tmp_23_reg_16225;

assign zext_ln97_115_fu_6958_p1 = shl_ln97_51_fu_6951_p3;

assign zext_ln97_116_fu_7478_p1 = shl_ln97_52_fu_7471_p3;

assign zext_ln97_117_fu_7489_p1 = shl_ln97_53_fu_7482_p3;

assign zext_ln97_118_fu_7503_p1 = tmp_24_reg_16234;

assign zext_ln97_11_fu_6483_p1 = shl_ln97_2_fu_6476_p3;

assign zext_ln97_121_fu_7509_p1 = shl_ln97_54_reg_16241;

assign zext_ln97_122_fu_7519_p1 = shl_ln97_55_fu_7512_p3;

assign zext_ln97_124_fu_7533_p1 = tmp_25_reg_16246;

assign zext_ln97_125_fu_6968_p1 = tmp_25_reg_16246;

assign zext_ln97_12_fu_5951_p1 = tmp_2_fu_5940_p8;

assign zext_ln97_14_fu_5966_p1 = tmp_3_fu_5955_p8;

assign zext_ln97_15_fu_7073_p1 = tmp_3_reg_16101;

assign zext_ln97_16_fu_7083_p1 = shl_ln97_3_fu_7076_p3;

assign zext_ln97_17_fu_7094_p1 = shl_ln97_4_fu_7087_p3;

assign zext_ln97_18_fu_7105_p1 = tmp_28_fu_7098_p3;

assign zext_ln97_20_fu_6506_p1 = shl_ln97_5_fu_6499_p3;

assign zext_ln97_24_fu_5996_p1 = tmp_5_reg_15941;

assign zext_ln97_25_fu_6006_p1 = tmp_66_fu_5999_p3;

assign zext_ln97_27_fu_7119_p1 = tmp_6_reg_16331;

assign zext_ln97_29_fu_7129_p1 = shl_ln97_8_fu_7122_p3;

assign zext_ln97_2_fu_5891_p1 = tmp_reg_15777;

assign zext_ln97_30_fu_7150_p1 = shl_ln97_9_fu_7143_p3;

assign zext_ln97_31_fu_7167_p1 = tmp_67_fu_7160_p3;

assign zext_ln97_35_fu_6560_p1 = shl_ln97_s_fu_6552_p3;

assign zext_ln97_36_fu_6572_p1 = shl_ln97_10_fu_6564_p3;

assign zext_ln97_38_fu_6582_p1 = tmp_8_reg_16120;

assign zext_ln97_39_fu_6585_p1 = tmp_8_reg_16120;

assign zext_ln97_3_fu_5894_p1 = tmp_reg_15777;

assign zext_ln97_40_fu_6595_p1 = shl_ln97_11_fu_6588_p3;

assign zext_ln97_41_fu_6605_p1 = add_ln97_1_fu_6599_p2;

assign zext_ln97_43_fu_7187_p1 = tmp_9_reg_16133;

assign zext_ln97_45_fu_7201_p1 = shl_ln97_12_fu_7190_p3;

assign zext_ln97_46_fu_6624_p1 = shl_ln97_13_fu_6617_p3;

assign zext_ln97_47_fu_7222_p1 = shl_ln97_14_fu_7215_p3;

assign zext_ln97_48_fu_6071_p1 = grp_fu_4564_p8;

assign zext_ln97_4_fu_8410_p1 = add_ln92_1_fu_8404_p2;

assign zext_ln97_50_fu_6635_p1 = shl_ln97_15_fu_6628_p3;

assign zext_ln97_51_fu_6656_p1 = shl_ln97_16_fu_6649_p3;

assign zext_ln97_52_fu_7233_p1 = shl_ln97_17_fu_7226_p3;

assign zext_ln97_53_fu_7244_p1 = shl_ln97_18_fu_7237_p3;

assign zext_ln97_55_fu_6685_p1 = shl_ln97_19_fu_6677_p3;

assign zext_ln97_56_fu_6707_p1 = shl_ln97_20_fu_6699_p3;

assign zext_ln97_57_fu_6719_p1 = shl_ln97_21_fu_6711_p3;

assign zext_ln97_59_fu_6744_p1 = tmp_12_fu_6733_p8;

assign zext_ln97_5_fu_5904_p1 = shl_ln_fu_5897_p3;

assign zext_ln97_60_fu_7271_p1 = shl_ln97_22_fu_7264_p3;

assign zext_ln97_61_fu_7282_p1 = shl_ln97_23_fu_7275_p3;

assign zext_ln97_65_fu_6764_p1 = shl_ln97_24_fu_6757_p3;

assign zext_ln97_66_fu_6775_p1 = shl_ln97_25_fu_6768_p3;

assign zext_ln97_67_fu_6094_p1 = shl_ln97_26_fu_6086_p3;

assign zext_ln97_68_fu_6106_p1 = shl_ln97_27_fu_6098_p3;

assign zext_ln97_69_fu_7301_p1 = tmp_14_reg_16162;

assign zext_ln97_70_fu_7311_p1 = shl_ln97_28_fu_7304_p3;

assign zext_ln97_72_fu_6151_p1 = shl_ln97_30_fu_6143_p3;

assign zext_ln97_73_fu_6163_p1 = shl_ln97_31_fu_6155_p3;

assign zext_ln97_74_fu_7322_p1 = shl_ln97_32_fu_7315_p3;

assign zext_ln97_75_fu_6789_p1 = tmp_15_reg_16174;

assign zext_ln97_76_fu_6792_p1 = tmp_15_reg_16174;

assign zext_ln97_77_fu_6808_p1 = shl_ln97_33_fu_6801_p3;

assign zext_ln97_78_fu_6819_p1 = shl_ln97_34_fu_6812_p3;

assign zext_ln97_79_fu_6823_p1 = shl_ln97_34_fu_6812_p3;

assign zext_ln97_7_fu_7040_p1 = tmp_1_reg_16083;

assign zext_ln97_87_fu_7346_p1 = shl_ln97_37_fu_7339_p3;

assign zext_ln97_88_fu_7367_p1 = shl_ln97_38_fu_7360_p3;

assign zext_ln97_8_fu_5756_p1 = add_ln92_2_fu_5751_p2;

assign zext_ln97_93_fu_6897_p1 = shl_ln97_39_fu_6890_p3;

assign zext_ln97_94_fu_6918_p1 = shl_ln97_40_fu_6911_p3;

assign zext_ln97_96_fu_6257_p1 = tmp_19_fu_6236_p8;

assign zext_ln97_98_fu_7377_p1 = tmp_20_reg_16202;

assign zext_ln97_9_fu_7050_p1 = shl_ln97_1_fu_7043_p3;

assign zext_ln97_fu_8382_p1 = add_ln92_fu_8376_p2;

always @ (posedge ap_clk) begin
    tmp_76_reg_15335[2:0] <= 3'b000;
    l2_maxes_addr_reg_15345[2:0] <= 3'b000;
    l2_maxes_addr_1_reg_15351[2:0] <= 3'b001;
    l2_maxes_addr_2_reg_15408[2:0] <= 3'b010;
    l2_maxes_addr_3_reg_15413[2:0] <= 3'b011;
    l2_maxes_addr_4_reg_15586[2:0] <= 3'b100;
    l2_maxes_addr_5_reg_15591[2:0] <= 3'b101;
    l2_maxes_addr_6_reg_15639[2:0] <= 3'b110;
    l2_maxes_addr_7_reg_15645[2:0] <= 3'b111;
    zext_ln97_2_reg_16073[14:8] <= 7'b0000000;
    zext_ln97_12_reg_16095[15:8] <= 8'b00000000;
    zext_ln97_48_reg_16150[14:8] <= 7'b0000000;
    zext_ln97_72_reg_16169[5:0] <= 6'b000000;
    zext_ln97_72_reg_16169[14] <= 1'b0;
    zext_ln97_96_reg_16197[15:8] <= 8'b00000000;
    zext_ln97_104_reg_16215[14:8] <= 7'b0000000;
    zext_ln97_106_reg_16220[0] <= 1'b0;
    zext_ln97_106_reg_16220[13:9] <= 5'b00000;
    shl_ln97_54_reg_16241[4:0] <= 5'b00000;
    zext_ln97_11_reg_16320[5:0] <= 6'b000000;
    zext_ln97_11_reg_16320[14] <= 1'b0;
    zext_ln97_20_reg_16325[2:0] <= 3'b000;
    zext_ln97_20_reg_16325[14:11] <= 4'b0000;
    zext_ln97_38_reg_16344[14:8] <= 7'b0000000;
    zext_ln97_46_reg_16349[5:0] <= 6'b000000;
    zext_ln97_46_reg_16349[14] <= 1'b0;
    zext_ln97_59_reg_16366[13:8] <= 6'b000000;
    zext_ln97_76_reg_16371[15:8] <= 8'b00000000;
    sub_ln97_25_reg_16386[2:0] <= 3'b000;
    zext_ln97_125_reg_16396[14:8] <= 7'b0000000;
    add_ln109_92_reg_16471[1:0] <= 2'b00;
    sub_ln97_2_reg_16476[3:0] <= 4'b0000;
    zext_ln161_reg_16821[16] <= 1'b0;
    zext_ln172_1_reg_17571[15:8] <= 8'b00000000;
    zext_ln172_13_reg_17611[15:8] <= 8'b00000000;
    zext_ln172_16_reg_17641[15:8] <= 8'b00000000;
    zext_ln172_48_reg_17648[14:8] <= 7'b0000000;
    zext_ln172_42_reg_17862[13:8] <= 6'b000000;
    zext_ln172_47_reg_17872[14:8] <= 7'b0000000;
    zext_ln172_19_reg_17892[15:8] <= 8'b00000000;
    zext_ln172_29_reg_17927[15:8] <= 8'b00000000;
    zext_ln172_33_reg_17967[14:8] <= 7'b0000000;
    zext_ln172_115_reg_17973[13:8] <= 6'b000000;
    zext_ln172_168_reg_18009[13:8] <= 6'b000000;
    shl_ln172_1_reg_18019[1:0] <= 2'b00;
    shl_ln172_8_reg_18024[0] <= 1'b0;
    zext_ln172_40_reg_18049[15:8] <= 8'b00000000;
    zext_ln172_53_reg_18116[14:8] <= 7'b0000000;
    zext_ln172_59_reg_18123[15:8] <= 8'b00000000;
    zext_ln172_80_reg_18156[14:8] <= 7'b0000000;
    zext_ln172_122_reg_18177[14:8] <= 7'b0000000;
    zext_ln172_125_reg_18198[15:8] <= 8'b00000000;
    zext_ln172_69_reg_18280[14:8] <= 7'b0000000;
    zext_ln172_70_reg_18295[15:8] <= 8'b00000000;
    zext_ln172_156_reg_18381[14:8] <= 7'b0000000;
    zext_ln172_134_reg_18441[15:8] <= 8'b00000000;
    zext_ln172_165_reg_18447[14:8] <= 7'b0000000;
    select_ln172_69_reg_18522[0] <= 1'b0;
    zext_ln172_102_reg_18537[15:8] <= 8'b00000000;
    zext_ln172_159_reg_18544[14:8] <= 7'b0000000;
    sub_ln172_4_reg_18665[1:0] <= 2'b00;
    select_ln172_11_reg_18670[2] <= 1'b1;
    select_ln172_11_reg_18670[4:4] <= 1'b0;
    select_ln172_11_reg_18670[15:7] <= 9'b111111111;
    select_ln172_22_reg_18675[6:3] <= 4'b1001;
    select_ln172_26_reg_18680[2:1] <= 2'b01;
    select_ln172_26_reg_18680[6:5] <= 2'b01;
    select_ln172_32_reg_18685[0] <= 1'b0;
    select_ln172_32_reg_18685[3:2] <= 2'b00;
    select_ln172_32_reg_18685[6:5] <= 2'b01;
    sub_ln172_9_reg_18690[1:0] <= 2'b00;
    select_ln172_53_reg_18695[6:0] <= 7'b0010111;
    zext_ln172_45_reg_18700[3:0] <= 4'b0000;
    zext_ln172_45_reg_18700[12] <= 1'b0;
    select_ln172_93_reg_18705[0] <= 1'b0;
    select_ln172_93_reg_18705[14:7] <= 8'b00000000;
    select_ln172_122_reg_18780[2:0] <= 3'b000;
    select_ln172_124_reg_18790[0] <= 1'b0;
    select_ln172_125_reg_18795[0] <= 1'b0;
end

endmodule //kernel
