Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed May 21 10:30:59 2025
| Host         : DESKTOP-OV83DJ3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_drive_timing_summary_routed.rpt -pb uart_drive_timing_summary_routed.pb -rpx uart_drive_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_drive
| Device       : 7z010-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: CLK_DIV_module_u0/ro_clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   74          inf        0.000                      0                   74           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_user_rx_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.289ns  (logic 2.800ns (65.274%)  route 1.489ns (34.726%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[5]_lopt_replica/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  uart_rx_u0/ro_user_rx_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.489     1.922    lopt_4
    V18                  OBUF (Prop_obuf_I_O)         2.367     4.289 r  o_user_rx_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.289    o_user_rx_data[5]
    V18                                                               r  o_user_rx_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_user_rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.251ns  (logic 2.838ns (66.770%)  route 1.413ns (33.230%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[7]_lopt_replica/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  uart_rx_u0/ro_user_rx_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.413     1.761    lopt_6
    R18                  OBUF (Prop_obuf_I_O)         2.490     4.251 r  o_user_rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.251    o_user_rx_data[7]
    R18                                                               r  o_user_rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_user_rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.246ns  (logic 2.749ns (64.745%)  route 1.497ns (35.255%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[6]_lopt_replica/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  uart_rx_u0/ro_user_rx_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.497     1.876    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         2.370     4.246 r  o_user_rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.246    o_user_rx_data[6]
    V17                                                               r  o_user_rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_user_rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.246ns  (logic 2.875ns (67.719%)  route 1.370ns (32.281%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[2]_lopt_replica/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  uart_rx_u0/ro_user_rx_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.370     1.718    lopt_1
    N17                  OBUF (Prop_obuf_I_O)         2.527     4.246 r  o_user_rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.246    o_user_rx_data[2]
    N17                                                               r  o_user_rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_user_rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.217ns  (logic 2.724ns (64.605%)  route 1.492ns (35.395%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[0]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  uart_rx_u0/ro_user_rx_data_reg[0]/Q
                         net (fo=1, routed)           1.492     1.871    o_user_rx_data_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         2.345     4.217 r  o_user_rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.217    o_user_rx_data[0]
    P15                                                               r  o_user_rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_user_rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.185ns  (logic 2.800ns (66.915%)  route 1.385ns (33.085%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[4]_lopt_replica/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  uart_rx_u0/ro_user_rx_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.385     1.818    lopt_3
    W18                  OBUF (Prop_obuf_I_O)         2.367     4.185 r  o_user_rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.185    o_user_rx_data[4]
    W18                                                               r  o_user_rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_user_rx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.144ns  (logic 2.761ns (66.612%)  route 1.384ns (33.388%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[1]_lopt_replica/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  uart_rx_u0/ro_user_rx_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.384     1.763    lopt
    P18                  OBUF (Prop_obuf_I_O)         2.382     4.144 r  o_user_rx_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.144    o_user_rx_data[1]
    P18                                                               r  o_user_rx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_user_rx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.116ns  (logic 2.745ns (66.685%)  route 1.371ns (33.315%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[3]_lopt_replica/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  uart_rx_u0/ro_user_rx_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.371     1.750    lopt_2
    W19                  OBUF (Prop_obuf_I_O)         2.366     4.116 r  o_user_rx_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.116    o_user_rx_data[3]
    W19                                                               r  o_user_rx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DIV_module_u0/r_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_DIV_module_u0/r_cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.856ns  (logic 1.537ns (53.820%)  route 1.319ns (46.180%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDCE                         0.000     0.000 r  CLK_DIV_module_u0/r_cnt_reg[1]/C
    SLICE_X40Y1          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CLK_DIV_module_u0/r_cnt_reg[1]/Q
                         net (fo=2, routed)           0.664     1.043    CLK_DIV_module_u0/r_cnt_reg_n_0_[1]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.588 r  CLK_DIV_module_u0/r_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.588    CLK_DIV_module_u0/r_cnt0_carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  CLK_DIV_module_u0/r_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    CLK_DIV_module_u0/r_cnt0_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.951 r  CLK_DIV_module_u0/r_cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.655     2.606    CLK_DIV_module_u0/r_cnt0_carry__1_n_6
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.250     2.856 r  CLK_DIV_module_u0/r_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.856    CLK_DIV_module_u0/p_0_in[10]
    SLICE_X40Y2          FDCE                                         r  CLK_DIV_module_u0/r_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DIV_module_u0/r_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_DIV_module_u0/r_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.614ns  (logic 1.475ns (56.432%)  route 1.139ns (43.568%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDCE                         0.000     0.000 r  CLK_DIV_module_u0/r_cnt_reg[1]/C
    SLICE_X40Y1          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CLK_DIV_module_u0/r_cnt_reg[1]/Q
                         net (fo=2, routed)           0.664     1.043    CLK_DIV_module_u0/r_cnt_reg_n_0_[1]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.588 r  CLK_DIV_module_u0/r_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.588    CLK_DIV_module_u0/r_cnt0_carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  CLK_DIV_module_u0/r_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    CLK_DIV_module_u0/r_cnt0_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.886 r  CLK_DIV_module_u0/r_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.475     2.361    CLK_DIV_module_u0/r_cnt0_carry__1_n_5
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.253     2.614 r  CLK_DIV_module_u0/r_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.614    CLK_DIV_module_u0/p_0_in[11]
    SLICE_X39Y2          FDCE                                         r  CLK_DIV_module_u0/r_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_u0/ro_user_rx_data_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.859%)  route 0.111ns (44.141%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[2]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx_u0/ro_user_rx_data_reg[2]/Q
                         net (fo=2, routed)           0.111     0.252    uart_rx_u0/o_user_rx_data_OBUF[2]
    SLICE_X43Y4          FDRE                                         r  uart_rx_u0/ro_user_rx_data_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_u0/ro_user_rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.384%)  route 0.126ns (49.616%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[3]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_rx_u0/ro_user_rx_data_reg[3]/Q
                         net (fo=2, routed)           0.126     0.254    uart_rx_u0/o_user_rx_data_OBUF[3]
    SLICE_X43Y4          FDRE                                         r  uart_rx_u0/ro_user_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_u0/ro_user_rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[4]/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx_u0/ro_user_rx_data_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    uart_rx_u0/o_user_rx_data_OBUF[4]
    SLICE_X43Y4          FDRE                                         r  uart_rx_u0/ro_user_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_u0/ro_user_rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[6]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_rx_u0/ro_user_rx_data_reg[6]/Q
                         net (fo=2, routed)           0.110     0.274    uart_rx_u0/o_user_rx_data_OBUF[6]
    SLICE_X42Y5          FDRE                                         r  uart_rx_u0/ro_user_rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_u0/ro_user_rx_data_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.128ns (44.885%)  route 0.157ns (55.115%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[3]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_rx_u0/ro_user_rx_data_reg[3]/Q
                         net (fo=2, routed)           0.157     0.285    uart_rx_u0/o_user_rx_data_OBUF[3]
    SLICE_X43Y4          FDRE                                         r  uart_rx_u0/ro_user_rx_data_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_u0/ro_user_rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.510%)  route 0.173ns (57.490%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[7]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_rx_u0/ro_user_rx_data_reg[7]/Q
                         net (fo=2, routed)           0.173     0.301    uart_rx_u0/o_user_rx_data_OBUF[7]
    SLICE_X42Y5          FDRE                                         r  uart_rx_u0/ro_user_rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_u0/ro_user_rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.496%)  route 0.162ns (53.504%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[1]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx_u0/ro_user_rx_data_reg[1]/Q
                         net (fo=1, routed)           0.162     0.303    uart_rx_u0/o_user_rx_data_OBUF[1]
    SLICE_X43Y4          FDRE                                         r  uart_rx_u0/ro_user_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_u0/ro_user_rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[2]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx_u0/ro_user_rx_data_reg[2]/Q
                         net (fo=2, routed)           0.171     0.312    uart_rx_u0/o_user_rx_data_OBUF[2]
    SLICE_X43Y4          FDRE                                         r  uart_rx_u0/ro_user_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_u0/ro_user_rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[5]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_rx_u0/ro_user_rx_data_reg[5]/Q
                         net (fo=2, routed)           0.167     0.331    uart_rx_u0/o_user_rx_data_OBUF[5]
    SLICE_X43Y5          FDRE                                         r  uart_rx_u0/ro_user_rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_u0/ro_user_rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_u0/ro_user_rx_data_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.164ns (49.236%)  route 0.169ns (50.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  uart_rx_u0/ro_user_rx_data_reg[6]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_rx_u0/ro_user_rx_data_reg[6]/Q
                         net (fo=2, routed)           0.169     0.333    uart_rx_u0/o_user_rx_data_OBUF[6]
    SLICE_X42Y5          FDRE                                         r  uart_rx_u0/ro_user_rx_data_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





