Analysis & Synthesis report for YuHsinChanIsHandsome
Fri Oct 07 15:29:34 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE2_115|rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core|state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0
 17. Source assignments for rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_stdsync_sv6:stdsync2|rsa_qsys_altpll_0_dffpipe_l2c:dffpipe3
 18. Source assignments for rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0
 19. Source assignments for rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 20. Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 23. Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 24. Parameter Settings for User Entity Instance: Debounce:deb0
 25. Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec1
 26. Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec2
 27. Parameter Settings for User Entity Instance: SevenHexDecoder_progress:seven_dec3
 28. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core
 29. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 30. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rsa_wrapper_0_avalon_master_0_translator
 31. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 32. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller
 33. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001
 36. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Port Connectivity Checks: "rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001"
 39. Port Connectivity Checks: "rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 40. Port Connectivity Checks: "rsa_qsys:my_qsys|altera_reset_controller:rst_controller"
 41. Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
 42. Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rsa_wrapper_0_avalon_master_0_translator"
 43. Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0"
 44. Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_altpll_m342:sd1"
 45. Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0"
 46. Port Connectivity Checks: "rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core"
 47. Port Connectivity Checks: "SevenHexDecoder_progress:seven_dec3"
 48. Port Connectivity Checks: "SevenHexDecoder:seven_dec2"
 49. Port Connectivity Checks: "Debounce:deb0"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages
 53. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 07 15:29:34 2022       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; YuHsinChanIsHandsome                        ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 478                                         ;
;     Total combinational functions  ; 465                                         ;
;     Dedicated logic registers      ; 248                                         ;
; Total registers                    ; 248                                         ;
; Total pins                         ; 480                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+--------------------+----------------------+
; Option                                                                     ; Setting            ; Default Value        ;
+----------------------------------------------------------------------------+--------------------+----------------------+
; Device                                                                     ; EP4CE115F29C7      ;                      ;
; Top-level entity name                                                      ; DE2_115            ; YuHsinChanIsHandsome ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V            ;
; Use smart compilation                                                      ; Off                ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                                ; Off                ; Off                  ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                  ;
; Preserve fewer node names                                                  ; On                 ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                  ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto               ; Auto                 ;
; Safe State Machine                                                         ; Off                ; Off                  ;
; Extract Verilog State Machines                                             ; On                 ; On                   ;
; Extract VHDL State Machines                                                ; On                 ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                   ;
; Parallel Synthesis                                                         ; On                 ; On                   ;
; DSP Block Balancing                                                        ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                   ;
; Power-Up Don't Care                                                        ; On                 ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                  ;
; Remove Duplicate Registers                                                 ; On                 ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                  ;
; Optimization Technique                                                     ; Balanced           ; Balanced             ;
; Carry Chain Length                                                         ; 70                 ; 70                   ;
; Auto Carry Chains                                                          ; On                 ; On                   ;
; Auto Open-Drain Pins                                                       ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                  ;
; Auto ROM Replacement                                                       ; On                 ; On                   ;
; Auto RAM Replacement                                                       ; On                 ; On                   ;
; Auto DSP Block Replacement                                                 ; On                 ; On                   ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                 ; On                   ;
; Strict RAM Replacement                                                     ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                  ;
; Auto Resource Sharing                                                      ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                 ; On                   ;
; Report Parameter Settings                                                  ; On                 ; On                   ;
; Report Source Assignments                                                  ; On                 ; On                   ;
; Report Connectivity Checks                                                 ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                    ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation   ;
; HDL message level                                                          ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                  ;
; Clock MUX Protection                                                       ; On                 ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                  ;
; Block Design Naming                                                        ; Auto               ; Auto                 ;
; SDC constraint protection                                                  ; Off                ; Off                  ;
; Synthesis Effort                                                           ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                   ;
; Synthesis Seed                                                             ; 1                  ; 1                    ;
+----------------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library  ;
+------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+----------+
; src/DE2_115/Debounce.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/user/Desktop/dclab_2022_fall/lab2/src/DE2_115/Debounce.sv                                          ;          ;
; src/DE2_115/SevenHexDecoder_progress.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/user/Desktop/dclab_2022_fall/lab2/src/DE2_115/SevenHexDecoder_progress.sv                          ;          ;
; src/DE2_115/SevenHexDecoder.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/user/Desktop/dclab_2022_fall/lab2/src/DE2_115/SevenHexDecoder.sv                                   ;          ;
; src/DE2_115/DE2_115.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/user/Desktop/dclab_2022_fall/lab2/src/DE2_115/DE2_115.sv                                           ;          ;
; src/Rsa256Core.sv                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/user/Desktop/dclab_2022_fall/lab2/src/Rsa256Core.sv                                                ;          ;
; rsa_qsys/synthesis/rsa_qsys.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/dclab_2022_fall/lab2/rsa_qsys/synthesis/rsa_qsys.v                                    ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/altera_reset_controller.v          ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/dclab_2022_fall/lab2/rsa_qsys/synthesis/submodules/altera_reset_controller.v          ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/altera_reset_synchronizer.v        ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/dclab_2022_fall/lab2/rsa_qsys/synthesis/submodules/altera_reset_synchronizer.v        ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/rsa_qsys_mm_interconnect_0.v       ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/dclab_2022_fall/lab2/rsa_qsys/synthesis/submodules/rsa_qsys_mm_interconnect_0.v       ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/altera_merlin_slave_translator.sv  ; yes             ; User SystemVerilog HDL File  ; C:/Users/user/Desktop/dclab_2022_fall/lab2/rsa_qsys/synthesis/submodules/altera_merlin_slave_translator.sv  ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/altera_merlin_master_translator.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/user/Desktop/dclab_2022_fall/lab2/rsa_qsys/synthesis/submodules/altera_merlin_master_translator.sv ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/rsa_qsys_uart_0.v                  ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/dclab_2022_fall/lab2/rsa_qsys/synthesis/submodules/rsa_qsys_uart_0.v                  ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/rsa_qsys_altpll_0.v                ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/dclab_2022_fall/lab2/rsa_qsys/synthesis/submodules/rsa_qsys_altpll_0.v                ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/Rsa256Core.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/user/Desktop/dclab_2022_fall/lab2/rsa_qsys/synthesis/submodules/Rsa256Core.sv                      ; rsa_qsys ;
; rsa_qsys/synthesis/submodules/Rsa256Wrapper.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/user/Desktop/dclab_2022_fall/lab2/rsa_qsys/synthesis/submodules/Rsa256Wrapper.sv                   ; rsa_qsys ;
; altera_std_synchronizer.v                                        ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                    ;          ;
+------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 478                                                                                            ;
;                                             ;                                                                                                ;
; Total combinational functions               ; 465                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                ;
;     -- 4 input functions                    ; 219                                                                                            ;
;     -- 3 input functions                    ; 29                                                                                             ;
;     -- <=2 input functions                  ; 217                                                                                            ;
;                                             ;                                                                                                ;
; Logic elements by mode                      ;                                                                                                ;
;     -- normal mode                          ; 289                                                                                            ;
;     -- arithmetic mode                      ; 176                                                                                            ;
;                                             ;                                                                                                ;
; Total registers                             ; 248                                                                                            ;
;     -- Dedicated logic registers            ; 248                                                                                            ;
;     -- I/O registers                        ; 0                                                                                              ;
;                                             ;                                                                                                ;
; I/O pins                                    ; 480                                                                                            ;
;                                             ;                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                              ;
;                                             ;                                                                                                ;
; Total PLLs                                  ; 1                                                                                              ;
;     -- PLLs                                 ; 1                                                                                              ;
;                                             ;                                                                                                ;
; Maximum fan-out node                        ; rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_altpll_m342:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 243                                                                                            ;
; Total fan-out                               ; 2876                                                                                           ;
; Average fan-out                             ; 1.58                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Library Name ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                                            ; 465 (1)           ; 248 (0)      ; 0           ; 0            ; 0       ; 0         ; 480  ; 0            ; |DE2_115                                                                                                                                        ; work         ;
;    |Debounce:deb0|                                                                  ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb0                                                                                                                          ; work         ;
;    |SevenHexDecoder:seven_dec1|                                                     ; 57 (57)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexDecoder:seven_dec1                                                                                                             ; work         ;
;    |SevenHexDecoder:seven_dec2|                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexDecoder:seven_dec2                                                                                                             ; work         ;
;    |SevenHexDecoder_progress:seven_dec3|                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexDecoder_progress:seven_dec3                                                                                                    ; work         ;
;    |rsa_qsys:my_qsys|                                                               ; 397 (0)           ; 242 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys                                                                                                                       ; rsa_qsys     ;
;       |Rsa256Wrapper:rsa_wrapper_0|                                                 ; 321 (280)         ; 179 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0                                                                                           ; rsa_qsys     ;
;          |Rsa256Core:rsa256_core|                                                   ; 41 (41)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core                                                                    ; rsa_qsys     ;
;       |altera_reset_controller:rst_controller|                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|altera_reset_controller:rst_controller                                                                                ; rsa_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                     ; rsa_qsys     ;
;       |rsa_qsys_altpll_0:altpll_0|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0                                                                                            ; rsa_qsys     ;
;          |rsa_qsys_altpll_0_altpll_m342:sd1|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_altpll_m342:sd1                                                          ; rsa_qsys     ;
;       |rsa_qsys_mm_interconnect_0:mm_interconnect_0|                                ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0                                                                          ; rsa_qsys     ;
;          |altera_merlin_master_translator:rsa_wrapper_0_avalon_master_0_translator| ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rsa_wrapper_0_avalon_master_0_translator ; rsa_qsys     ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                      ; 5 (5)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                      ; rsa_qsys     ;
;       |rsa_qsys_uart_0:uart_0|                                                      ; 68 (0)            ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0                                                                                                ; rsa_qsys     ;
;          |rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs                                                  ; rsa_qsys     ;
;          |rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|                                ; 35 (35)           ; 27 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx                                                      ; rsa_qsys     ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer  ; work         ;
;          |rsa_qsys_uart_0_tx:the_rsa_qsys_uart_0_tx|                                ; 31 (31)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_tx:the_rsa_qsys_uart_0_tx                                                      ; rsa_qsys     ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                 ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 15.0    ; N/A          ; N/A          ; |DE2_115|rsa_qsys:my_qsys                                                                                                                       ; rsa_qsys.qsys   ;
; Altera ; altpll                          ; 15.0    ; N/A          ; N/A          ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0                                                                                            ; rsa_qsys.qsys   ;
; Altera ; altera_mm_interconnect          ; 15.0    ; N/A          ; N/A          ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0                                                                          ; rsa_qsys.qsys   ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rsa_wrapper_0_avalon_master_0_translator ; rsa_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                      ; rsa_qsys.qsys   ;
; Altera ; altera_reset_controller         ; 15.0    ; N/A          ; N/A          ; |DE2_115|rsa_qsys:my_qsys|altera_reset_controller:rst_controller                                                                                ; rsa_qsys.qsys   ;
; Altera ; altera_reset_controller         ; 15.0    ; N/A          ; N/A          ; |DE2_115|rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001                                                                            ; rsa_qsys.qsys   ;
; Altera ; altera_avalon_uart              ; 15.0    ; N/A          ; N/A          ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0                                                                                                ; rsa_qsys.qsys   ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core|state ;
+--------------+--------------+--------------+--------------+----------------------------------------+
; Name         ; state.S_CALC ; state.S_MONT ; state.S_PREP ; state.S_IDLE                           ;
+--------------+--------------+--------------+--------------+----------------------------------------+
; state.S_IDLE ; 0            ; 0            ; 0            ; 0                                      ;
; state.S_PREP ; 0            ; 0            ; 1            ; 1                                      ;
; state.S_MONT ; 0            ; 1            ; 0            ; 1                                      ;
; state.S_CALC ; 1            ; 0            ; 0            ; 1                                      ;
+--------------+--------------+--------------+--------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre             ; Stuck at GND due to stuck port data_in                                                                               ;
; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|control_reg[9]                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|dec_r[240..247]                                                                                    ; Stuck at GND due to stuck port data_in                                                                               ;
; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|tx_data[0..7]                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|control_reg[6,7]                                          ; Stuck at GND due to stuck port data_in                                                                               ;
; rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|prev_reset                                                                                          ; Stuck at GND due to stuck port data_in                                                                               ;
; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Lost fanout                                                                                                          ;
; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                                                                                                          ;
; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|delayed_unxsync_rxdxx2                                        ; Merged with rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|delayed_unxsync_rxdxx1 ;
; rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|avm_write_r                                                                                        ; Merged with rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|avm_address_r[2]                                            ;
; rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|avm_address_r[4]                                                                                   ; Stuck at GND due to stuck port data_in                                                                               ;
; rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core|state~4                                                                     ; Lost fanout                                                                                                          ;
; rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core|state~5                                                                     ; Lost fanout                                                                                                          ;
; Total Number of Removed Registers = 29                                                                                                          ;                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre ; Stuck at GND              ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|control_reg[9],                                           ;
;                                                                                                                                     ; due to stuck port data_in ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|tx_data[7],                                               ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|tx_data[6],                                               ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|tx_data[5],                                               ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|tx_data[4],                                               ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|tx_data[3],                                               ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|tx_data[2],                                               ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|tx_data[1],                                               ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|tx_data[0],                                               ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|control_reg[7],                                           ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|control_reg[6]                                            ;
; rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|prev_reset                                                                              ; Stuck at GND              ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                                                                                                     ; due to stuck port data_in ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],  ;
;                                                                                                                                     ;                           ; rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|avm_address_r[4]                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 248   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 248   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 61    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_tx:the_rsa_qsys_uart_0_tx|txd                                                        ; 1       ;
; rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   ; 239     ;
; rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|avm_read_r                                                                                      ; 7       ;
; rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; 3       ;
; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_tx:the_rsa_qsys_uart_0_tx|pre_txd                                                    ; 2       ;
; rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]    ; 1       ;
; rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]    ; 1       ;
; rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|avm_address_r[3]                                                                                ; 5       ;
; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_tx:the_rsa_qsys_uart_0_tx|tx_ready                                                   ; 3       ;
; Total number of inverted registers = 9                                                                                                       ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_115|rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|total_len_r[6]                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_115|rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_tx:the_rsa_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |DE2_115|rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|bytes_counter_r[4]                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0 ;
+----------------+-------+------+------------------------------------+
; Assignment     ; Value ; From ; To                                 ;
+----------------+-------+------+------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                         ;
+----------------+-------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_stdsync_sv6:stdsync2|rsa_qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0 ;
+-----------------------------+-------+------+-------------------+
; Assignment                  ; Value ; From ; To                ;
+-----------------------------+-------+------+-------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                 ;
+-----------------------------+-------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec1 ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                              ;
; D1             ; 1111001 ; Unsigned Binary                              ;
; D2             ; 0100100 ; Unsigned Binary                              ;
; D3             ; 0110000 ; Unsigned Binary                              ;
; D4             ; 0011001 ; Unsigned Binary                              ;
; D5             ; 0010010 ; Unsigned Binary                              ;
; D6             ; 0000010 ; Unsigned Binary                              ;
; D7             ; 1011000 ; Unsigned Binary                              ;
; D8             ; 0000000 ; Unsigned Binary                              ;
; D9             ; 0010000 ; Unsigned Binary                              ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec2 ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                              ;
; D1             ; 1111001 ; Unsigned Binary                              ;
; D2             ; 0100100 ; Unsigned Binary                              ;
; D3             ; 0110000 ; Unsigned Binary                              ;
; D4             ; 0011001 ; Unsigned Binary                              ;
; D5             ; 0010010 ; Unsigned Binary                              ;
; D6             ; 0000010 ; Unsigned Binary                              ;
; D7             ; 1011000 ; Unsigned Binary                              ;
; D8             ; 0000000 ; Unsigned Binary                              ;
; D9             ; 0010000 ; Unsigned Binary                              ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexDecoder_progress:seven_dec3 ;
+----------------+---------+-------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                  ;
+----------------+---------+-------------------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                                       ;
; D1             ; 1111001 ; Unsigned Binary                                       ;
; D2             ; 0100100 ; Unsigned Binary                                       ;
; D3             ; 0110000 ; Unsigned Binary                                       ;
; D4             ; 0011001 ; Unsigned Binary                                       ;
; D5             ; 0010010 ; Unsigned Binary                                       ;
; D6             ; 0000010 ; Unsigned Binary                                       ;
; D7             ; 1011000 ; Unsigned Binary                                       ;
; D8             ; 0000000 ; Unsigned Binary                                       ;
; D9             ; 0010000 ; Unsigned Binary                                       ;
; DD             ; 1111111 ; Unsigned Binary                                       ;
; Dbar           ; 0111111 ; Unsigned Binary                                       ;
+----------------+---------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; S_IDLE         ; 00    ; Unsigned Binary                                                                         ;
; S_PREP         ; 01    ; Unsigned Binary                                                                         ;
; S_MONT         ; 10    ; Unsigned Binary                                                                         ;
; S_CALC         ; 11    ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rsa_wrapper_0_avalon_master_0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 5     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 5     ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 5     ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                        ;
+----------------+--------+----------+------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                   ;
+----------------+--------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rsa_wrapper_0_avalon_master_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0" ;
+---------------+--------+----------+---------------------------------+
; Port          ; Type   ; Severity ; Details                         ;
+---------------+--------+----------+---------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected          ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected          ;
; irq           ; Output ; Info     ; Explicitly unconnected          ;
+---------------+--------+----------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_altpll_m342:sd1"           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0" ;
+-----------+--------+----------+-----------------------------------------+
; Port      ; Type   ; Severity ; Details                                 ;
+-----------+--------+----------+-----------------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected                  ;
; write     ; Input  ; Info     ; Explicitly unconnected                  ;
; address   ; Input  ; Info     ; Explicitly unconnected                  ;
; readdata  ; Output ; Info     ; Explicitly unconnected                  ;
; writedata ; Input  ; Info     ; Explicitly unconnected                  ;
; areset    ; Input  ; Info     ; Explicitly unconnected                  ;
; locked    ; Output ; Info     ; Explicitly unconnected                  ;
; phasedone ; Output ; Info     ; Explicitly unconnected                  ;
+-----------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core"                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_a_pow_d ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenHexDecoder_progress:seven_dec3"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenHexDecoder:seven_dec2"                                                                                                                   ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; i_hex ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "i_hex[6..3]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb0"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 480                         ;
; cycloneiii_ff         ; 248                         ;
;     CLR               ; 176                         ;
;     CLR SCLR          ; 3                           ;
;     CLR SLD           ; 8                           ;
;     ENA CLR           ; 46                          ;
;     ENA CLR SCLR      ; 15                          ;
; cycloneiii_io_obuf    ; 141                         ;
; cycloneiii_lcell_comb ; 470                         ;
;     arith             ; 176                         ;
;         2 data inputs ; 176                         ;
;     normal            ; 294                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 219                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.80                       ;
; Average LUT depth     ; 5.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri Oct 07 15:29:22 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off YuHsinChanIsHandsome -c YuHsinChanIsHandsome
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/de2_115/debounce.sv
    Info (12023): Found entity 1: Debounce
Info (12021): Found 1 design units, including 1 entities, in source file src/de2_115/sevenhexdecoder_progress.sv
    Info (12023): Found entity 1: SevenHexDecoder_progress
Info (12021): Found 1 design units, including 1 entities, in source file src/de2_115/sevenhexdecoder.sv
    Info (12023): Found entity 1: SevenHexDecoder
Info (12021): Found 1 design units, including 1 entities, in source file src/tb_verilog/tb.sv
    Info (12023): Found entity 1: tb
Info (12021): Found 1 design units, including 1 entities, in source file src/de2_115/de2_115.sv
    Info (12023): Found entity 1: DE2_115
Info (12021): Found 1 design units, including 1 entities, in source file src/rsa256wrapper.sv
    Info (12023): Found entity 1: Rsa256Wrapper
Info (12021): Found 2 design units, including 2 entities, in source file src/rsa256core.sv
    Info (12023): Found entity 1: Rsa256Core
    Info (12023): Found entity 2: MUX256
Info (12021): Found 1 design units, including 1 entities, in source file rsa_qsys/synthesis/rsa_qsys.v
    Info (12023): Found entity 1: rsa_qsys
Info (12021): Found 1 design units, including 1 entities, in source file rsa_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file rsa_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file rsa_qsys/synthesis/submodules/rsa_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: rsa_qsys_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file rsa_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file rsa_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 5 design units, including 5 entities, in source file rsa_qsys/synthesis/submodules/rsa_qsys_uart_0.v
    Info (12023): Found entity 1: rsa_qsys_uart_0_tx
    Info (12023): Found entity 2: rsa_qsys_uart_0_rx_stimulus_source
    Info (12023): Found entity 3: rsa_qsys_uart_0_rx
    Info (12023): Found entity 4: rsa_qsys_uart_0_regs
    Info (12023): Found entity 5: rsa_qsys_uart_0
Info (12021): Found 4 design units, including 4 entities, in source file rsa_qsys/synthesis/submodules/rsa_qsys_altpll_0.v
    Info (12023): Found entity 1: rsa_qsys_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: rsa_qsys_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: rsa_qsys_altpll_0_altpll_m342
    Info (12023): Found entity 4: rsa_qsys_altpll_0
Info (12021): Found 2 design units, including 2 entities, in source file rsa_qsys/synthesis/submodules/rsa256core.sv
    Info (12023): Found entity 1: Rsa256Core
    Info (12023): Found entity 2: MUX256
Info (12021): Found 1 design units, including 1 entities, in source file rsa_qsys/synthesis/submodules/rsa256wrapper.sv
    Info (12023): Found entity 1: Rsa256Wrapper
Warning (10236): Verilog HDL Implicit Net warning at DE2_115.sv(147): created implicit net for "keydown"
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at DE2_115.sv(8) has no driver
Warning (10034): Output port "LEDR" at DE2_115.sv(9) has no driver
Warning (10034): Output port "VGA_B" at DE2_115.sv(38) has no driver
Warning (10034): Output port "VGA_G" at DE2_115.sv(41) has no driver
Warning (10034): Output port "VGA_R" at DE2_115.sv(43) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(68) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(84) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(94) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(101) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(102) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(108) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_115.sv(111) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(118) has no driver
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115.sv(135) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(7) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115.sv(20) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115.sv(22) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115.sv(23) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115.sv(24) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115.sv(25) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115.sv(26) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115.sv(34) has no driver
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.sv(39) has no driver
Warning (10034): Output port "VGA_CLK" at DE2_115.sv(40) has no driver
Warning (10034): Output port "VGA_HS" at DE2_115.sv(42) has no driver
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.sv(44) has no driver
Warning (10034): Output port "VGA_VS" at DE2_115.sv(45) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_115.sv(49) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_115.sv(51) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(52) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_115.sv(54) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(56) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(58) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(60) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(69) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(70) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(72) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(74) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(76) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(85) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(86) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(91) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(95) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(96) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(97) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(99) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(103) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(104) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(105) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(106) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(109) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(110) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115.sv(112) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115.sv(114) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_115.sv(115) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115.sv(116) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_115.sv(117) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(119) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(121) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(122) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(124) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(125) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115.sv(130) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115.sv(131) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115.sv(132) has no driver
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:deb0"
Warning (10230): Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "SevenHexDecoder" for hierarchy "SevenHexDecoder:seven_dec1"
Info (12128): Elaborating entity "SevenHexDecoder_progress" for hierarchy "SevenHexDecoder_progress:seven_dec3"
Info (12128): Elaborating entity "rsa_qsys" for hierarchy "rsa_qsys:my_qsys"
Info (12128): Elaborating entity "Rsa256Wrapper" for hierarchy "rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0"
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(99): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(100): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(110): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(113): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(116): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(119): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(129): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(136): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(137): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(138): truncated value with size 32 to match size of target (7)
Warning (10199): Verilog HDL Case Statement warning at Rsa256Wrapper.sv(144): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(168): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(171): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(181): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(184): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Rsa256Core" for hierarchy "rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core"
Warning (10230): Verilog HDL assignment warning at Rsa256Core.sv(92): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at Rsa256Core.sv(107): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Rsa256Core.sv(122): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Rsa256Core.sv(157): truncated value with size 258 to match size of target (257)
Warning (10230): Verilog HDL assignment warning at Rsa256Core.sv(160): truncated value with size 258 to match size of target (257)
Warning (10230): Verilog HDL assignment warning at Rsa256Core.sv(213): truncated value with size 257 to match size of target (256)
Info (12128): Elaborating entity "MUX256" for hierarchy "rsa_qsys:my_qsys|Rsa256Wrapper:rsa_wrapper_0|Rsa256Core:rsa256_core|MUX256:mux_d"
Info (12128): Elaborating entity "rsa_qsys_altpll_0" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0"
Info (12128): Elaborating entity "rsa_qsys_altpll_0_stdsync_sv6" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "rsa_qsys_altpll_0_dffpipe_l2c" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_stdsync_sv6:stdsync2|rsa_qsys_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "rsa_qsys_altpll_0_altpll_m342" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_altpll_0:altpll_0|rsa_qsys_altpll_0_altpll_m342:sd1"
Info (12128): Elaborating entity "rsa_qsys_uart_0" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0"
Info (12128): Elaborating entity "rsa_qsys_uart_0_tx" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_tx:the_rsa_qsys_uart_0_tx"
Info (12128): Elaborating entity "rsa_qsys_uart_0_rx" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx"
Info (12128): Elaborating entity "rsa_qsys_uart_0_rx_stimulus_source" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rsa_qsys_uart_0_rx_stimulus_source:the_rsa_qsys_uart_0_rx_stimulus_source"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "rsa_qsys_uart_0_regs" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs"
Info (12128): Elaborating entity "rsa_qsys_mm_interconnect_0" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rsa_wrapper_0_avalon_master_0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "rsa_qsys:my_qsys|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "rsa_qsys:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver
    Warning (13040): bidirectional pin "PS2_CLK" has no driver
    Warning (13040): bidirectional pin "PS2_DAT" has no driver
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver
    Warning (13040): bidirectional pin "GPIO[0]" has no driver
    Warning (13040): bidirectional pin "GPIO[1]" has no driver
    Warning (13040): bidirectional pin "GPIO[2]" has no driver
    Warning (13040): bidirectional pin "GPIO[3]" has no driver
    Warning (13040): bidirectional pin "GPIO[4]" has no driver
    Warning (13040): bidirectional pin "GPIO[5]" has no driver
    Warning (13040): bidirectional pin "GPIO[6]" has no driver
    Warning (13040): bidirectional pin "GPIO[7]" has no driver
    Warning (13040): bidirectional pin "GPIO[8]" has no driver
    Warning (13040): bidirectional pin "GPIO[9]" has no driver
    Warning (13040): bidirectional pin "GPIO[10]" has no driver
    Warning (13040): bidirectional pin "GPIO[11]" has no driver
    Warning (13040): bidirectional pin "GPIO[12]" has no driver
    Warning (13040): bidirectional pin "GPIO[13]" has no driver
    Warning (13040): bidirectional pin "GPIO[14]" has no driver
    Warning (13040): bidirectional pin "GPIO[15]" has no driver
    Warning (13040): bidirectional pin "GPIO[16]" has no driver
    Warning (13040): bidirectional pin "GPIO[17]" has no driver
    Warning (13040): bidirectional pin "GPIO[18]" has no driver
    Warning (13040): bidirectional pin "GPIO[19]" has no driver
    Warning (13040): bidirectional pin "GPIO[20]" has no driver
    Warning (13040): bidirectional pin "GPIO[21]" has no driver
    Warning (13040): bidirectional pin "GPIO[22]" has no driver
    Warning (13040): bidirectional pin "GPIO[23]" has no driver
    Warning (13040): bidirectional pin "GPIO[24]" has no driver
    Warning (13040): bidirectional pin "GPIO[25]" has no driver
    Warning (13040): bidirectional pin "GPIO[26]" has no driver
    Warning (13040): bidirectional pin "GPIO[27]" has no driver
    Warning (13040): bidirectional pin "GPIO[28]" has no driver
    Warning (13040): bidirectional pin "GPIO[29]" has no driver
    Warning (13040): bidirectional pin "GPIO[30]" has no driver
    Warning (13040): bidirectional pin "GPIO[31]" has no driver
    Warning (13040): bidirectional pin "GPIO[32]" has no driver
    Warning (13040): bidirectional pin "GPIO[33]" has no driver
    Warning (13040): bidirectional pin "GPIO[34]" has no driver
    Warning (13040): bidirectional pin "GPIO[35]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/user/Desktop/dclab_2022_fall/lab2/output_files/YuHsinChanIsHandsome.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 87 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_MDIO"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_MDIO"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]"
Info (21057): Implemented 960 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 248 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 479 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 535 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Fri Oct 07 15:29:34 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user/Desktop/dclab_2022_fall/lab2/output_files/YuHsinChanIsHandsome.map.smsg.


