==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-10] Analyzing design file 'topParseEvents/src/abmofAccel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 105.730 ; gain = 47.719
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 105.766 ; gain = 47.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'readPixFromCol' into 'writePix' (topParseEvents/src/abmofAccel.cpp:196).
INFO: [XFORM 203-603] Inlining function 'writePixToCol' into 'writePix' (topParseEvents/src/abmofAccel.cpp:200).
INFO: [XFORM 203-603] Inlining function 'writePix' into 'getXandY' (topParseEvents/src/abmofAccel.cpp:322).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockCols' (topParseEvents/src/abmofAccel.cpp:295).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockCols' (topParseEvents/src/abmofAccel.cpp:294).
INFO: [XFORM 203-603] Inlining function 'readBlockCols' into 'readBlockColsAndMiniSADSum' (topParseEvents/src/abmofAccel.cpp:306).
INFO: [XFORM 203-603] Inlining function 'readBlockColsAndMiniSADSum' into 'miniSADSumWrapper' (topParseEvents/src/abmofAccel.cpp:349).
INFO: [XFORM 203-603] Inlining function 'miniSADSumWrapper' into 'parseEvents' (topParseEvents/src/abmofAccel.cpp:363).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 131.809 ; gain = 73.797
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'resetPix' into 'getXandY' (topParseEvents/src/abmofAccel.cpp:323) automatically.
WARNING: [SYNCHK 200-23] topParseEvents/src/abmofAccel.cpp:157: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 143.172 ; gain = 85.160
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'innerLoop_1' (topParseEvents/src/abmofAccel.cpp:348) in function 'parseEvents' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'getXandYLoop' (topParseEvents/src/abmofAccel.cpp:315) in function 'getXandY' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'miniSADSum' (topParseEvents/src/abmofAccel.cpp:211).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'min' (topParseEvents/src/abmofAccel.cpp:101).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colSADSum' (topParseEvents/src/abmofAccel.cpp:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sad' (topParseEvents/src/abmofAccel.cpp:23).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadSum' (topParseEvents/src/abmofAccel.cpp:10).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'calOFLoop2' (topParseEvents/src/abmofAccel.cpp:14) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'readRefLoop' (topParseEvents/src/abmofAccel.cpp:293) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'readTwoColsWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:150) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'readWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:126) in function 'getXandY' completely.
INFO: [XFORM 203-501] Unrolling loop 'writeWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:166) in function 'getXandY' completely.
INFO: [XFORM 203-501] Unrolling loop 'readColLoop' (topParseEvents/src/abmofAccel.cpp:222) in function 'miniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'addLoop' (topParseEvents/src/abmofAccel.cpp:231) in function 'miniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftMainLoop' (topParseEvents/src/abmofAccel.cpp:253) in function 'miniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftInnerLoop' (topParseEvents/src/abmofAccel.cpp:255) in function 'miniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftLastLoop' (topParseEvents/src/abmofAccel.cpp:261) in function 'miniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'minLoop' (topParseEvents/src/abmofAccel.cpp:105) in function 'min' completely.
INFO: [XFORM 203-501] Unrolling loop 'colSADSumLoop' (topParseEvents/src/abmofAccel.cpp:48) in function 'colSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'colSADSumInnerLoop' (topParseEvents/src/abmofAccel.cpp:51) in function 'colSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop1' (topParseEvents/src/abmofAccel.cpp:32) in function 'sad' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop2' (topParseEvents/src/abmofAccel.cpp:14) in function 'sadSum' completely.
INFO: [XFORM 203-102] Partitioning array 'sum.V' (topParseEvents/src/abmofAccel.cpp:26) automatically.
INFO: [XFORM 203-131] Reshaping array 'in2.V' (topParseEvents/src/abmofAccel.cpp:304) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'in1.V' (topParseEvents/src/abmofAccel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localSumReg.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlices.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'miniSumTmp.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (topParseEvents/src/abmofAccel.cpp:217) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (topParseEvents/src/abmofAccel.cpp:217) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input2.V' (topParseEvents/src/abmofAccel.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input1.V' (topParseEvents/src/abmofAccel.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localSumReg.V'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'resetPix' into 'getXandY' (topParseEvents/src/abmofAccel.cpp:323) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'parseEvents', detected/extracted 1 process function(s): 
	 'Block__proc66'.
INFO: [XFORM 203-11] Balancing expressions in function 'sadSum' (topParseEvents/src/abmofAccel.cpp:10)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 177.801 ; gain = 119.789
INFO: [XFORM 203-541] Flattening a loop nest 'wrapperLoop' (topParseEvents/src/abmofAccel.cpp:346:3) in function 'Block__proc66'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 247.449 ; gain = 189.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc66' to 'Block_proc66'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (topParseEvents/src/abmofAccel.cpp:189->topParseEvents/src/abmofAccel.cpp:322): 'glPLSlices_V_0' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getXandYLoop'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (topParseEvents/src/abmofAccel.cpp:202->topParseEvents/src/abmofAccel.cpp:322) of variable 'tmp_34', topParseEvents/src/abmofAccel.cpp:173->topParseEvents/src/abmofAccel.cpp:200->topParseEvents/src/abmofAccel.cpp:322 on array 'glPLSlices_V_0' and 'load' operation ('glPLSlices_V_0_load', topParseEvents/src/abmofAccel.cpp:194->topParseEvents/src/abmofAccel.cpp:322) on array 'glPLSlices_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (10.201ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0.1ns, effective delay budget: 9.9ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('glPLSlices_V_0_load', topParseEvents/src/abmofAccel.cpp:194->topParseEvents/src/abmofAccel.cpp:322) on array 'glPLSlices_V_0' (3.25 ns)
	'mux' operation ('tmpData.V', topParseEvents/src/abmofAccel.cpp:194->topParseEvents/src/abmofAccel.cpp:322) (1.96 ns)
	'add' operation ('tmpTmpData.V', topParseEvents/src/abmofAccel.cpp:198->topParseEvents/src/abmofAccel.cpp:322) (1.74 ns)
	'store' operation (topParseEvents/src/abmofAccel.cpp:202->topParseEvents/src/abmofAccel.cpp:322) of variable 'tmp_34', topParseEvents/src/abmofAccel.cpp:173->topParseEvents/src/abmofAccel.cpp:200->topParseEvents/src/abmofAccel.cpp:322 on array 'glPLSlices_V_0' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.935 seconds; current allocated memory: 198.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 198.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sadSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sadSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 198.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 198.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sad'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 199.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 199.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colSADSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 199.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 200.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 200.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 200.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'miniSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'miniSADSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 200.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 201.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc66'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wrapperLoop_innerLoop_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'outputLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 203.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 204.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 205.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 205.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_42_128_1_1' to 'parseEvents_mux_4bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_4bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getXandY'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 206.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sadSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sadSum'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 207.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sad'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sad'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 207.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colSADSum'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 208.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'min'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 209.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'miniSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniRetVal_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shiftCnt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'miniSADSum'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 210.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc66'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'glPLActiveSliceIdx_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Block_proc66_glPLSlices_V_0' to 'Block_proc66_glPLcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc66_glPLSlices_V_1' to 'Block_proc66_glPLdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc66_glPLSlices_V_2' to 'Block_proc66_glPLeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc66_glPLSlices_V_3' to 'Block_proc66_glPLfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_4bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc66'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 213.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 1.355 seconds; current allocated memory: 214.218 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc66_glPLcud_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 285.391 ; gain = 227.379
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 34.012 seconds; peak allocated memory: 214.218 MB.
