D:/Documents/GitHub/ENGR_468_Project/ALU/SET_FLAG/SET_FLAG.v {1 {vlog -work work -stats=none D:/Documents/GitHub/ENGR_468_Project/ALU/SET_FLAG/SET_FLAG.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SET_FLAG

Top level modules:
	SET_FLAG

} {} {}} D:/Documents/GitHub/ENGR_468_Project/ALU/OR/OR.v {1 {vlog -work work -stats=none D:/Documents/GitHub/ENGR_468_Project/ALU/OR/OR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module OR

Top level modules:
	OR

} {} {}} D:/Documents/GitHub/ENGR_468_Project/ALU/OR/TEST_OR.v {1 {vlog -work work -stats=none D:/Documents/GitHub/ENGR_468_Project/ALU/OR/TEST_OR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TEST_OR

Top level modules:
	TEST_OR

} {} {}}
