// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0 (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] data_0_V_read;
input  [31:0] data_1_V_read;
input  [31:0] data_2_V_read;
input  [31:0] data_3_V_read;
input  [31:0] data_4_V_read;
input  [31:0] data_5_V_read;
input  [31:0] data_6_V_read;
input  [31:0] data_7_V_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
input   ap_ce;

reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

reg  signed [31:0] data_5_V_read_2_reg_3871;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg  signed [31:0] data_4_V_read_2_reg_3877;
reg  signed [31:0] data_3_V_read_4_reg_3884;
reg  signed [31:0] data_3_V_read_4_reg_3884_pp0_iter1_reg;
reg  signed [31:0] data_2_V_read_4_reg_3890;
reg  signed [31:0] data_2_V_read_4_reg_3890_pp0_iter1_reg;
reg  signed [31:0] data_1_V_read_4_reg_3896;
reg  signed [31:0] data_1_V_read_4_reg_3896_pp0_iter1_reg;
reg  signed [31:0] data_0_V_read_4_reg_3902;
reg  signed [31:0] data_0_V_read_4_reg_3902_pp0_iter1_reg;
wire  signed [41:0] r_V_6_cast2_fu_3195_p1;
wire  signed [44:0] r_V_7_cast1_fu_3206_p1;
wire  signed [44:0] r_V_4_cast1_fu_3222_p1;
wire  signed [45:0] r_V_5_cast_fu_3239_p1;
wire  signed [45:0] r_V_cast_fu_3245_p1;
reg   [28:0] tmp_4_reg_3976;
reg   [28:0] tmp_4_reg_3976_pp0_iter3_reg;
reg   [28:0] tmp_4_reg_3976_pp0_iter4_reg;
wire  signed [45:0] r_V_1_cast_fu_3299_p1;
wire  signed [45:0] r_V_2_cast1_fu_3305_p1;
wire  signed [45:0] r_V_3_cast1_fu_3315_p1;
reg   [31:0] tmp_17_6_reg_4017;
reg   [27:0] tmp_17_reg_4022;
reg   [29:0] tmp_18_reg_4027;
reg   [27:0] tmp_20_reg_4032;
reg   [31:0] tmp_17_7_reg_4037;
reg   [28:0] tmp_22_reg_4042;
reg   [30:0] tmp_23_reg_4047;
reg   [30:0] tmp_25_reg_4052;
reg   [26:0] tmp_9_reg_4057;
reg   [31:0] tmp_17_4_1_reg_4062;
reg   [30:0] tmp_11_reg_4067;
reg   [30:0] tmp_13_reg_4072;
reg   [31:0] tmp_17_5_reg_4077;
reg   [31:0] tmp_17_5_1_reg_4082;
reg   [31:0] tmp_17_5_2_reg_4087;
reg   [28:0] tmp_15_reg_4092;
wire   [31:0] tmp6_fu_3508_p2;
reg   [31:0] tmp6_reg_4097;
wire   [29:0] tmp13_fu_3519_p2;
reg   [29:0] tmp13_reg_4102;
wire   [31:0] tmp20_fu_3531_p2;
reg   [31:0] tmp20_reg_4107;
wire   [31:0] tmp27_fu_3543_p2;
reg   [31:0] tmp27_reg_4112;
reg   [31:0] tmp_1_reg_4117;
reg   [31:0] tmp_17_0_1_reg_4122;
reg   [31:0] tmp_17_0_2_reg_4127;
reg   [31:0] tmp_17_1_reg_4132;
reg   [28:0] tmp_7_reg_4137;
reg   [31:0] tmp_17_1_2_reg_4142;
reg   [31:0] tmp_17_1_3_reg_4147;
reg   [30:0] tmp_s_reg_4152;
reg   [31:0] tmp_17_2_1_reg_4157;
reg   [31:0] tmp_17_2_2_reg_4162;
reg   [31:0] tmp_17_2_3_reg_4167;
reg   [30:0] tmp_3_reg_4172;
reg   [31:0] tmp_17_3_1_reg_4177;
reg   [31:0] tmp_17_3_2_reg_4182;
reg   [31:0] tmp_17_3_3_reg_4187;
wire   [31:0] tmp4_fu_3716_p2;
reg   [31:0] tmp4_reg_4192;
wire   [31:0] tmp11_fu_3728_p2;
reg   [31:0] tmp11_reg_4197;
wire   [31:0] tmp18_fu_3739_p2;
reg   [31:0] tmp18_reg_4202;
wire   [31:0] tmp25_fu_3750_p2;
reg   [31:0] tmp25_reg_4207;
wire  signed [10:0] grp_fu_188_p1;
wire    ap_block_pp0_stage0;
wire  signed [31:0] grp_fu_189_p0;
wire   [12:0] grp_fu_189_p1;
wire   [12:0] grp_fu_190_p1;
wire  signed [31:0] grp_fu_191_p0;
wire  signed [13:0] grp_fu_191_p1;
wire  signed [14:0] grp_fu_193_p1;
wire  signed [31:0] grp_fu_194_p0;
wire   [13:0] grp_fu_194_p1;
wire   [10:0] grp_fu_195_p1;
wire  signed [31:0] grp_fu_196_p0;
wire  signed [9:0] grp_fu_196_p1;
wire  signed [31:0] grp_fu_197_p0;
wire   [14:0] grp_fu_197_p1;
wire  signed [31:0] grp_fu_198_p0;
wire   [12:0] grp_fu_198_p1;
wire  signed [31:0] grp_fu_199_p0;
wire   [14:0] grp_fu_199_p1;
wire   [14:0] grp_fu_200_p1;
wire   [10:0] grp_fu_201_p1;
wire  signed [31:0] grp_fu_202_p0;
wire  signed [13:0] grp_fu_202_p1;
wire   [8:0] grp_fu_203_p1;
wire  signed [31:0] grp_fu_204_p0;
wire  signed [9:0] grp_fu_204_p1;
wire  signed [31:0] grp_fu_205_p0;
wire  signed [14:0] grp_fu_205_p1;
wire  signed [31:0] grp_fu_206_p0;
wire  signed [14:0] grp_fu_206_p1;
wire  signed [31:0] grp_fu_207_p0;
wire   [14:0] grp_fu_207_p1;
wire  signed [31:0] grp_fu_208_p0;
wire   [13:0] grp_fu_208_p1;
wire   [11:0] grp_fu_209_p1;
wire  signed [31:0] grp_fu_210_p0;
wire  signed [12:0] grp_fu_210_p1;
wire  signed [31:0] grp_fu_211_p0;
wire  signed [12:0] grp_fu_211_p1;
wire  signed [31:0] grp_fu_212_p0;
wire   [14:0] grp_fu_212_p1;
wire   [12:0] grp_fu_213_p1;
wire  signed [31:0] grp_fu_214_p0;
wire   [14:0] grp_fu_214_p1;
wire   [13:0] grp_fu_215_p1;
wire  signed [31:0] grp_fu_216_p0;
wire   [13:0] grp_fu_216_p1;
wire  signed [31:0] grp_fu_217_p0;
wire   [15:0] grp_fu_217_p1;
wire  signed [31:0] grp_fu_218_p0;
wire  signed [14:0] grp_fu_218_p1;
wire  signed [31:0] grp_fu_219_p0;
wire  signed [13:0] grp_fu_219_p1;
wire  signed [31:0] r_V_6_cast2_fu_3195_p0;
wire  signed [31:0] r_V_7_cast1_fu_3206_p0;
wire   [41:0] p_shl_fu_3251_p3;
wire  signed [42:0] p_shl_cast_fu_3258_p1;
wire   [36:0] p_shl1_fu_3268_p3;
wire   [42:0] p_neg_fu_3262_p2;
wire  signed [42:0] p_shl1_cast_fu_3275_p1;
wire   [42:0] r_V_8_0_3_fu_3279_p2;
wire   [45:0] grp_fu_193_p2;
wire   [41:0] grp_fu_196_p2;
wire   [43:0] grp_fu_209_p2;
wire   [41:0] grp_fu_204_p2;
wire   [45:0] grp_fu_215_p2;
wire   [42:0] grp_fu_188_p2;
wire   [44:0] grp_fu_198_p2;
wire   [44:0] grp_fu_189_p2;
wire   [40:0] grp_fu_203_p2;
wire   [45:0] grp_fu_200_p2;
wire   [44:0] grp_fu_211_p2;
wire   [44:0] grp_fu_210_p2;
wire   [45:0] grp_fu_208_p2;
wire   [45:0] grp_fu_205_p2;
wire   [45:0] grp_fu_194_p2;
wire   [42:0] grp_fu_195_p2;
wire   [31:0] tmp7_fu_3503_p2;
wire  signed [29:0] tmp_24_cast_fu_3494_p1;
wire   [29:0] tmp12_fu_3513_p2;
wire  signed [29:0] tmp_18_cast_fu_3485_p1;
wire  signed [31:0] tmp_24_fu_3497_p1;
wire   [31:0] tmp19_fu_3525_p2;
wire  signed [31:0] tmp_19_fu_3488_p1;
wire  signed [31:0] tmp_26_fu_3500_p1;
wire   [31:0] tmp26_fu_3537_p2;
wire  signed [31:0] tmp_21_fu_3491_p1;
wire   [45:0] grp_fu_216_p2;
wire   [45:0] grp_fu_202_p2;
wire   [45:0] grp_fu_212_p2;
wire   [45:0] grp_fu_197_p2;
wire   [42:0] grp_fu_201_p2;
wire   [45:0] grp_fu_206_p2;
wire   [45:0] grp_fu_199_p2;
wire   [44:0] grp_fu_213_p2;
wire   [45:0] grp_fu_191_p2;
wire   [45:0] grp_fu_214_p2;
wire   [45:0] grp_fu_207_p2;
wire   [44:0] grp_fu_190_p2;
wire   [45:0] grp_fu_219_p2;
wire   [45:0] grp_fu_217_p2;
wire   [45:0] grp_fu_218_p2;
wire  signed [31:0] tmp_10_fu_3699_p1;
wire   [31:0] tmp5_fu_3711_p2;
wire  signed [31:0] tmp13_cast_fu_3725_p1;
wire   [31:0] tmp10_fu_3721_p2;
wire  signed [31:0] tmp_12_fu_3702_p1;
wire   [31:0] tmp17_fu_3734_p2;
wire  signed [31:0] tmp_14_fu_3705_p1;
wire  signed [31:0] tmp_16_fu_3708_p1;
wire   [31:0] tmp24_fu_3744_p2;
wire  signed [31:0] tmp_2_fu_3761_p1;
wire  signed [31:0] tmp_6_fu_3764_p1;
wire   [31:0] tmp3_fu_3771_p2;
wire   [31:0] tmp2_fu_3767_p2;
wire   [31:0] tmp_fu_3777_p2;
wire  signed [31:0] tmp_8_fu_3758_p1;
wire   [31:0] tmp1_fu_3793_p2;
wire   [31:0] tmp9_fu_3788_p2;
wire   [31:0] tmp8_fu_3797_p2;
wire   [31:0] tmp16_fu_3812_p2;
wire   [31:0] tmp14_fu_3808_p2;
wire   [31:0] tmp15_fu_3816_p2;
wire  signed [31:0] tmp_5_fu_3755_p1;
wire   [31:0] tmp23_fu_3832_p2;
wire   [31:0] tmp21_fu_3827_p2;
wire   [31:0] tmp22_fu_3836_p2;
wire   [31:0] res_0_V_write_assign_fu_3783_p2;
wire   [31:0] acc_1_V_fu_3803_p2;
wire   [31:0] acc_2_V_fu_3822_p2;
wire   [31:0] acc_3_V_fu_3842_p2;
reg    grp_fu_188_ce;
reg    grp_fu_189_ce;
reg    grp_fu_190_ce;
reg    grp_fu_191_ce;
reg    grp_fu_193_ce;
reg    grp_fu_194_ce;
reg    grp_fu_195_ce;
reg    grp_fu_196_ce;
reg    grp_fu_197_ce;
reg    grp_fu_198_ce;
reg    grp_fu_199_ce;
reg    grp_fu_200_ce;
reg    grp_fu_201_ce;
reg    grp_fu_202_ce;
reg    grp_fu_203_ce;
reg    grp_fu_204_ce;
reg    grp_fu_205_ce;
reg    grp_fu_206_ce;
reg    grp_fu_207_ce;
reg    grp_fu_208_ce;
reg    grp_fu_209_ce;
reg    grp_fu_210_ce;
reg    grp_fu_211_ce;
reg    grp_fu_212_ce;
reg    grp_fu_213_ce;
reg    grp_fu_214_ce;
reg    grp_fu_215_ce;
reg    grp_fu_216_ce;
reg    grp_fu_217_ce;
reg    grp_fu_218_ce;
reg    grp_fu_219_ce;
reg    ap_ce_reg;
reg   [31:0] data_0_V_read_int_reg;
reg   [31:0] data_1_V_read_int_reg;
reg   [31:0] data_2_V_read_int_reg;
reg   [31:0] data_3_V_read_int_reg;
reg   [31:0] data_4_V_read_int_reg;
reg   [31:0] data_5_V_read_int_reg;
reg  signed [31:0] data_6_V_read_int_reg;
reg  signed [31:0] data_7_V_read_int_reg;
reg   [31:0] ap_return_0_int_reg;
reg   [31:0] ap_return_1_int_reg;
reg   [31:0] ap_return_2_int_reg;
reg   [31:0] ap_return_3_int_reg;

myproject_mul_32s_11s_43_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 43 ))
myproject_mul_32s_11s_43_3_0_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_7_V_read_int_reg),
    .din1(grp_fu_188_p1),
    .ce(grp_fu_188_ce),
    .dout(grp_fu_188_p2)
);

myproject_mul_32s_13ns_45_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
myproject_mul_32s_13ns_45_3_0_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_189_p0),
    .din1(grp_fu_189_p1),
    .ce(grp_fu_189_ce),
    .dout(grp_fu_189_p2)
);

myproject_mul_32s_13ns_45_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
myproject_mul_32s_13ns_45_3_0_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_3_V_read_4_reg_3884_pp0_iter1_reg),
    .din1(grp_fu_190_p1),
    .ce(grp_fu_190_ce),
    .dout(grp_fu_190_p2)
);

myproject_mul_32s_14s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_14s_46_3_0_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_191_p0),
    .din1(grp_fu_191_p1),
    .ce(grp_fu_191_ce),
    .dout(grp_fu_191_p2)
);

myproject_mul_32s_15s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_15s_46_3_0_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_6_V_read_int_reg),
    .din1(grp_fu_193_p1),
    .ce(grp_fu_193_ce),
    .dout(grp_fu_193_p2)
);

myproject_mul_32s_14ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_14ns_46_3_0_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_194_p0),
    .din1(grp_fu_194_p1),
    .ce(grp_fu_194_ce),
    .dout(grp_fu_194_p2)
);

myproject_mul_32s_11ns_43_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 43 ))
myproject_mul_32s_11ns_43_3_0_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_5_V_read_2_reg_3871),
    .din1(grp_fu_195_p1),
    .ce(grp_fu_195_ce),
    .dout(grp_fu_195_p2)
);

myproject_mul_32s_10s_42_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 42 ))
myproject_mul_32s_10s_42_3_0_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_196_p0),
    .din1(grp_fu_196_p1),
    .ce(grp_fu_196_ce),
    .dout(grp_fu_196_p2)
);

myproject_mul_32s_15ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_15ns_46_3_0_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_197_p0),
    .din1(grp_fu_197_p1),
    .ce(grp_fu_197_ce),
    .dout(grp_fu_197_p2)
);

myproject_mul_32s_13ns_45_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
myproject_mul_32s_13ns_45_3_0_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_198_p0),
    .din1(grp_fu_198_p1),
    .ce(grp_fu_198_ce),
    .dout(grp_fu_198_p2)
);

myproject_mul_32s_15ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_15ns_46_3_0_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_199_p0),
    .din1(grp_fu_199_p1),
    .ce(grp_fu_199_ce),
    .dout(grp_fu_199_p2)
);

myproject_mul_32s_15ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_15ns_46_3_0_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_4_V_read_2_reg_3877),
    .din1(grp_fu_200_p1),
    .ce(grp_fu_200_ce),
    .dout(grp_fu_200_p2)
);

myproject_mul_32s_11ns_43_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 43 ))
myproject_mul_32s_11ns_43_3_0_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_1_V_read_4_reg_3896_pp0_iter1_reg),
    .din1(grp_fu_201_p1),
    .ce(grp_fu_201_ce),
    .dout(grp_fu_201_p2)
);

myproject_mul_32s_14s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_14s_46_3_0_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_202_p0),
    .din1(grp_fu_202_p1),
    .ce(grp_fu_202_ce),
    .dout(grp_fu_202_p2)
);

myproject_mul_32s_9ns_41_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 41 ))
myproject_mul_32s_9ns_41_3_0_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_4_V_read_2_reg_3877),
    .din1(grp_fu_203_p1),
    .ce(grp_fu_203_ce),
    .dout(grp_fu_203_p2)
);

myproject_mul_32s_10s_42_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 42 ))
myproject_mul_32s_10s_42_3_0_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_204_p0),
    .din1(grp_fu_204_p1),
    .ce(grp_fu_204_ce),
    .dout(grp_fu_204_p2)
);

myproject_mul_32s_15s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_15s_46_3_0_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_205_p0),
    .din1(grp_fu_205_p1),
    .ce(grp_fu_205_ce),
    .dout(grp_fu_205_p2)
);

myproject_mul_32s_15s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_15s_46_3_0_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_206_p0),
    .din1(grp_fu_206_p1),
    .ce(grp_fu_206_ce),
    .dout(grp_fu_206_p2)
);

myproject_mul_32s_15ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_15ns_46_3_0_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_207_p0),
    .din1(grp_fu_207_p1),
    .ce(grp_fu_207_ce),
    .dout(grp_fu_207_p2)
);

myproject_mul_32s_14ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_14ns_46_3_0_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_208_p0),
    .din1(grp_fu_208_p1),
    .ce(grp_fu_208_ce),
    .dout(grp_fu_208_p2)
);

myproject_mul_32s_12ns_44_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 44 ))
myproject_mul_32s_12ns_44_3_0_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_6_V_read_int_reg),
    .din1(grp_fu_209_p1),
    .ce(grp_fu_209_ce),
    .dout(grp_fu_209_p2)
);

myproject_mul_32s_13s_45_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
myproject_mul_32s_13s_45_3_0_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_210_p0),
    .din1(grp_fu_210_p1),
    .ce(grp_fu_210_ce),
    .dout(grp_fu_210_p2)
);

myproject_mul_32s_13s_45_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
myproject_mul_32s_13s_45_3_0_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_211_p0),
    .din1(grp_fu_211_p1),
    .ce(grp_fu_211_ce),
    .dout(grp_fu_211_p2)
);

myproject_mul_32s_15ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_15ns_46_3_0_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_212_p0),
    .din1(grp_fu_212_p1),
    .ce(grp_fu_212_ce),
    .dout(grp_fu_212_p2)
);

myproject_mul_32s_13ns_45_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
myproject_mul_32s_13ns_45_3_0_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_2_V_read_4_reg_3890_pp0_iter1_reg),
    .din1(grp_fu_213_p1),
    .ce(grp_fu_213_ce),
    .dout(grp_fu_213_p2)
);

myproject_mul_32s_15ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_15ns_46_3_0_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_214_p0),
    .din1(grp_fu_214_p1),
    .ce(grp_fu_214_ce),
    .dout(grp_fu_214_p2)
);

myproject_mul_32s_14ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_14ns_46_3_0_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_7_V_read_int_reg),
    .din1(grp_fu_215_p1),
    .ce(grp_fu_215_ce),
    .dout(grp_fu_215_p2)
);

myproject_mul_32s_14ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_14ns_46_3_0_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_216_p0),
    .din1(grp_fu_216_p1),
    .ce(grp_fu_216_ce),
    .dout(grp_fu_216_p2)
);

myproject_mul_32s_16ns_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_16ns_46_3_0_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_217_p0),
    .din1(grp_fu_217_p1),
    .ce(grp_fu_217_ce),
    .dout(grp_fu_217_p2)
);

myproject_mul_32s_15s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_15s_46_3_0_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_218_p0),
    .din1(grp_fu_218_p1),
    .ce(grp_fu_218_ce),
    .dout(grp_fu_218_p2)
);

myproject_mul_32s_14s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 46 ))
myproject_mul_32s_14s_46_3_0_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_219_p0),
    .din1(grp_fu_219_p1),
    .ce(grp_fu_219_ce),
    .dout(grp_fu_219_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= res_0_V_write_assign_fu_3783_p2;
        ap_return_1_int_reg <= acc_1_V_fu_3803_p2;
        ap_return_2_int_reg <= acc_2_V_fu_3822_p2;
        ap_return_3_int_reg <= acc_3_V_fu_3842_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_0_V_read_4_reg_3902 <= data_0_V_read_int_reg;
        data_0_V_read_4_reg_3902_pp0_iter1_reg <= data_0_V_read_4_reg_3902;
        data_1_V_read_4_reg_3896 <= data_1_V_read_int_reg;
        data_1_V_read_4_reg_3896_pp0_iter1_reg <= data_1_V_read_4_reg_3896;
        data_2_V_read_4_reg_3890 <= data_2_V_read_int_reg;
        data_2_V_read_4_reg_3890_pp0_iter1_reg <= data_2_V_read_4_reg_3890;
        data_3_V_read_4_reg_3884 <= data_3_V_read_int_reg;
        data_3_V_read_4_reg_3884_pp0_iter1_reg <= data_3_V_read_4_reg_3884;
        data_4_V_read_2_reg_3877 <= data_4_V_read_int_reg;
        data_5_V_read_2_reg_3871 <= data_5_V_read_int_reg;
        tmp11_reg_4197 <= tmp11_fu_3728_p2;
        tmp13_reg_4102 <= tmp13_fu_3519_p2;
        tmp18_reg_4202 <= tmp18_fu_3739_p2;
        tmp20_reg_4107 <= tmp20_fu_3531_p2;
        tmp25_reg_4207 <= tmp25_fu_3750_p2;
        tmp27_reg_4112 <= tmp27_fu_3543_p2;
        tmp4_reg_4192 <= tmp4_fu_3716_p2;
        tmp6_reg_4097 <= tmp6_fu_3508_p2;
        tmp_11_reg_4067 <= {{grp_fu_211_p2[44:14]}};
        tmp_13_reg_4072 <= {{grp_fu_210_p2[44:14]}};
        tmp_15_reg_4092 <= {{grp_fu_195_p2[42:14]}};
        tmp_17_0_1_reg_4122 <= {{grp_fu_202_p2[45:14]}};
        tmp_17_0_2_reg_4127 <= {{grp_fu_212_p2[45:14]}};
        tmp_17_1_2_reg_4142 <= {{grp_fu_206_p2[45:14]}};
        tmp_17_1_3_reg_4147 <= {{grp_fu_199_p2[45:14]}};
        tmp_17_1_reg_4132 <= {{grp_fu_197_p2[45:14]}};
        tmp_17_2_1_reg_4157 <= {{grp_fu_191_p2[45:14]}};
        tmp_17_2_2_reg_4162 <= {{grp_fu_214_p2[45:14]}};
        tmp_17_2_3_reg_4167 <= {{grp_fu_207_p2[45:14]}};
        tmp_17_3_1_reg_4177 <= {{grp_fu_219_p2[45:14]}};
        tmp_17_3_2_reg_4182 <= {{grp_fu_217_p2[45:14]}};
        tmp_17_3_3_reg_4187 <= {{grp_fu_218_p2[45:14]}};
        tmp_17_4_1_reg_4062 <= {{grp_fu_200_p2[45:14]}};
        tmp_17_5_1_reg_4082 <= {{grp_fu_205_p2[45:14]}};
        tmp_17_5_2_reg_4087 <= {{grp_fu_194_p2[45:14]}};
        tmp_17_5_reg_4077 <= {{grp_fu_208_p2[45:14]}};
        tmp_17_6_reg_4017 <= {{grp_fu_193_p2[45:14]}};
        tmp_17_7_reg_4037 <= {{grp_fu_215_p2[45:14]}};
        tmp_17_reg_4022 <= {{grp_fu_196_p2[41:14]}};
        tmp_18_reg_4027 <= {{grp_fu_209_p2[43:14]}};
        tmp_1_reg_4117 <= {{grp_fu_216_p2[45:14]}};
        tmp_20_reg_4032 <= {{grp_fu_204_p2[41:14]}};
        tmp_22_reg_4042 <= {{grp_fu_188_p2[42:14]}};
        tmp_23_reg_4047 <= {{grp_fu_198_p2[44:14]}};
        tmp_25_reg_4052 <= {{grp_fu_189_p2[44:14]}};
        tmp_3_reg_4172 <= {{grp_fu_190_p2[44:14]}};
        tmp_4_reg_3976 <= {{r_V_8_0_3_fu_3279_p2[42:14]}};
        tmp_4_reg_3976_pp0_iter3_reg <= tmp_4_reg_3976;
        tmp_4_reg_3976_pp0_iter4_reg <= tmp_4_reg_3976_pp0_iter3_reg;
        tmp_7_reg_4137 <= {{grp_fu_201_p2[42:14]}};
        tmp_9_reg_4057 <= {{grp_fu_203_p2[40:14]}};
        tmp_s_reg_4152 <= {{grp_fu_213_p2[44:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_V_read_int_reg <= data_0_V_read;
        data_1_V_read_int_reg <= data_1_V_read;
        data_2_V_read_int_reg <= data_2_V_read;
        data_3_V_read_int_reg <= data_3_V_read;
        data_4_V_read_int_reg <= data_4_V_read;
        data_5_V_read_int_reg <= data_5_V_read;
        data_6_V_read_int_reg <= data_6_V_read;
        data_7_V_read_int_reg <= data_7_V_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = res_0_V_write_assign_fu_3783_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = acc_1_V_fu_3803_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = acc_2_V_fu_3822_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = acc_3_V_fu_3842_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_188_ce = 1'b1;
    end else begin
        grp_fu_188_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_189_ce = 1'b1;
    end else begin
        grp_fu_189_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_190_ce = 1'b1;
    end else begin
        grp_fu_190_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_191_ce = 1'b1;
    end else begin
        grp_fu_191_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_193_ce = 1'b1;
    end else begin
        grp_fu_193_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_194_ce = 1'b1;
    end else begin
        grp_fu_194_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_195_ce = 1'b1;
    end else begin
        grp_fu_195_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_196_ce = 1'b1;
    end else begin
        grp_fu_196_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_197_ce = 1'b1;
    end else begin
        grp_fu_197_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_198_ce = 1'b1;
    end else begin
        grp_fu_198_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_199_ce = 1'b1;
    end else begin
        grp_fu_199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_200_ce = 1'b1;
    end else begin
        grp_fu_200_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_201_ce = 1'b1;
    end else begin
        grp_fu_201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_202_ce = 1'b1;
    end else begin
        grp_fu_202_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_203_ce = 1'b1;
    end else begin
        grp_fu_203_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_204_ce = 1'b1;
    end else begin
        grp_fu_204_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_205_ce = 1'b1;
    end else begin
        grp_fu_205_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_206_ce = 1'b1;
    end else begin
        grp_fu_206_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_207_ce = 1'b1;
    end else begin
        grp_fu_207_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_208_ce = 1'b1;
    end else begin
        grp_fu_208_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_209_ce = 1'b1;
    end else begin
        grp_fu_209_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_210_ce = 1'b1;
    end else begin
        grp_fu_210_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_211_ce = 1'b1;
    end else begin
        grp_fu_211_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_212_ce = 1'b1;
    end else begin
        grp_fu_212_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_213_ce = 1'b1;
    end else begin
        grp_fu_213_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_214_ce = 1'b1;
    end else begin
        grp_fu_214_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_215_ce = 1'b1;
    end else begin
        grp_fu_215_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_216_ce = 1'b1;
    end else begin
        grp_fu_216_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_217_ce = 1'b1;
    end else begin
        grp_fu_217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_218_ce = 1'b1;
    end else begin
        grp_fu_218_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_219_ce = 1'b1;
    end else begin
        grp_fu_219_ce = 1'b0;
    end
end

assign acc_1_V_fu_3803_p2 = (tmp11_reg_4197 + tmp8_fu_3797_p2);

assign acc_2_V_fu_3822_p2 = (tmp18_reg_4202 + tmp15_fu_3816_p2);

assign acc_3_V_fu_3842_p2 = (tmp25_reg_4207 + tmp22_fu_3836_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign grp_fu_188_p1 = 43'd8796093021577;

assign grp_fu_189_p0 = r_V_7_cast1_fu_3206_p1;

assign grp_fu_189_p1 = 45'd2331;

assign grp_fu_190_p1 = 45'd3246;

assign grp_fu_191_p0 = r_V_2_cast1_fu_3305_p1;

assign grp_fu_191_p1 = 46'd70368744171687;

assign grp_fu_193_p1 = 46'd70368744166160;

assign grp_fu_194_p0 = r_V_5_cast_fu_3239_p1;

assign grp_fu_194_p1 = 46'd6917;

assign grp_fu_195_p1 = 43'd597;

assign grp_fu_196_p0 = r_V_6_cast2_fu_3195_p1;

assign grp_fu_196_p1 = 42'd4398046510621;

assign grp_fu_197_p0 = r_V_1_cast_fu_3299_p1;

assign grp_fu_197_p1 = 46'd10274;

assign grp_fu_198_p0 = r_V_7_cast1_fu_3206_p1;

assign grp_fu_198_p1 = 45'd3211;

assign grp_fu_199_p0 = r_V_1_cast_fu_3299_p1;

assign grp_fu_199_p1 = 46'd11493;

assign grp_fu_200_p1 = 46'd11271;

assign grp_fu_201_p1 = 43'd712;

assign grp_fu_202_p0 = r_V_cast_fu_3245_p1;

assign grp_fu_202_p1 = 46'd70368744172307;

assign grp_fu_203_p1 = 41'd164;

assign grp_fu_204_p0 = r_V_6_cast2_fu_3195_p1;

assign grp_fu_204_p1 = 42'd4398046510642;

assign grp_fu_205_p0 = r_V_5_cast_fu_3239_p1;

assign grp_fu_205_p1 = 46'd70368744165808;

assign grp_fu_206_p0 = r_V_1_cast_fu_3299_p1;

assign grp_fu_206_p1 = 46'd70368744163712;

assign grp_fu_207_p0 = r_V_2_cast1_fu_3305_p1;

assign grp_fu_207_p1 = 46'd13258;

assign grp_fu_208_p0 = r_V_5_cast_fu_3239_p1;

assign grp_fu_208_p1 = 46'd5284;

assign grp_fu_209_p1 = 44'd1133;

assign grp_fu_210_p0 = r_V_4_cast1_fu_3222_p1;

assign grp_fu_210_p1 = 45'd35184372085321;

assign grp_fu_211_p0 = r_V_4_cast1_fu_3222_p1;

assign grp_fu_211_p1 = 45'd35184372086689;

assign grp_fu_212_p0 = r_V_cast_fu_3245_p1;

assign grp_fu_212_p1 = 46'd15100;

assign grp_fu_213_p1 = 45'd2765;

assign grp_fu_214_p0 = r_V_2_cast1_fu_3305_p1;

assign grp_fu_214_p1 = 46'd11214;

assign grp_fu_215_p1 = 46'd4836;

assign grp_fu_216_p0 = r_V_cast_fu_3245_p1;

assign grp_fu_216_p1 = 46'd6309;

assign grp_fu_217_p0 = r_V_3_cast1_fu_3315_p1;

assign grp_fu_217_p1 = 46'd18878;

assign grp_fu_218_p0 = r_V_3_cast1_fu_3315_p1;

assign grp_fu_218_p1 = 46'd70368744168249;

assign grp_fu_219_p0 = r_V_3_cast1_fu_3315_p1;

assign grp_fu_219_p1 = 46'd70368744170047;

assign p_neg_fu_3262_p2 = ($signed(43'd0) - $signed(p_shl_cast_fu_3258_p1));

assign p_shl1_cast_fu_3275_p1 = $signed(p_shl1_fu_3268_p3);

assign p_shl1_fu_3268_p3 = {{data_0_V_read_4_reg_3902_pp0_iter1_reg}, {5'd0}};

assign p_shl_cast_fu_3258_p1 = $signed(p_shl_fu_3251_p3);

assign p_shl_fu_3251_p3 = {{data_0_V_read_4_reg_3902_pp0_iter1_reg}, {10'd0}};

assign r_V_1_cast_fu_3299_p1 = data_1_V_read_4_reg_3896_pp0_iter1_reg;

assign r_V_2_cast1_fu_3305_p1 = data_2_V_read_4_reg_3890_pp0_iter1_reg;

assign r_V_3_cast1_fu_3315_p1 = data_3_V_read_4_reg_3884_pp0_iter1_reg;

assign r_V_4_cast1_fu_3222_p1 = data_4_V_read_2_reg_3877;

assign r_V_5_cast_fu_3239_p1 = data_5_V_read_2_reg_3871;

assign r_V_6_cast2_fu_3195_p0 = data_6_V_read_int_reg;

assign r_V_6_cast2_fu_3195_p1 = r_V_6_cast2_fu_3195_p0;

assign r_V_7_cast1_fu_3206_p0 = data_7_V_read_int_reg;

assign r_V_7_cast1_fu_3206_p1 = r_V_7_cast1_fu_3206_p0;

assign r_V_8_0_3_fu_3279_p2 = ($signed(p_neg_fu_3262_p2) - $signed(p_shl1_cast_fu_3275_p1));

assign r_V_cast_fu_3245_p1 = data_0_V_read_4_reg_3902_pp0_iter1_reg;

assign res_0_V_write_assign_fu_3783_p2 = (tmp4_reg_4192 + tmp_fu_3777_p2);

assign tmp10_fu_3721_p2 = (tmp_17_4_1_reg_4062 + tmp_17_5_1_reg_4082);

assign tmp11_fu_3728_p2 = ($signed(tmp13_cast_fu_3725_p1) + $signed(tmp10_fu_3721_p2));

assign tmp12_fu_3513_p2 = ($signed(tmp_24_cast_fu_3494_p1) + $signed(30'd2556));

assign tmp13_cast_fu_3725_p1 = $signed(tmp13_reg_4102);

assign tmp13_fu_3519_p2 = ($signed(tmp12_fu_3513_p2) + $signed(tmp_18_cast_fu_3485_p1));

assign tmp14_fu_3808_p2 = (tmp_17_0_2_reg_4127 + tmp_17_1_2_reg_4142);

assign tmp15_fu_3816_p2 = (tmp16_fu_3812_p2 + tmp14_fu_3808_p2);

assign tmp16_fu_3812_p2 = (tmp_17_2_2_reg_4162 + tmp_17_3_2_reg_4182);

assign tmp17_fu_3734_p2 = ($signed(tmp_12_fu_3702_p1) + $signed(tmp_17_5_2_reg_4087));

assign tmp18_fu_3739_p2 = (tmp20_reg_4107 + tmp17_fu_3734_p2);

assign tmp19_fu_3525_p2 = ($signed(tmp_24_fu_3497_p1) + $signed(32'd5737));

assign tmp1_fu_3793_p2 = (tmp_17_2_1_reg_4157 + tmp_17_3_1_reg_4177);

assign tmp20_fu_3531_p2 = ($signed(tmp19_fu_3525_p2) + $signed(tmp_19_fu_3488_p1));

assign tmp21_fu_3827_p2 = ($signed(tmp_5_fu_3755_p1) + $signed(tmp_17_1_3_reg_4147));

assign tmp22_fu_3836_p2 = (tmp23_fu_3832_p2 + tmp21_fu_3827_p2);

assign tmp23_fu_3832_p2 = (tmp_17_2_3_reg_4167 + tmp_17_3_3_reg_4187);

assign tmp24_fu_3744_p2 = ($signed(tmp_14_fu_3705_p1) + $signed(tmp_16_fu_3708_p1));

assign tmp25_fu_3750_p2 = (tmp27_reg_4112 + tmp24_fu_3744_p2);

assign tmp26_fu_3537_p2 = ($signed(tmp_26_fu_3500_p1) + $signed(32'd4294965478));

assign tmp27_fu_3543_p2 = ($signed(tmp26_fu_3537_p2) + $signed(tmp_21_fu_3491_p1));

assign tmp2_fu_3767_p2 = (tmp_1_reg_4117 + tmp_17_1_reg_4132);

assign tmp3_fu_3771_p2 = ($signed(tmp_2_fu_3761_p1) + $signed(tmp_6_fu_3764_p1));

assign tmp4_fu_3716_p2 = (tmp6_reg_4097 + tmp5_fu_3711_p2);

assign tmp5_fu_3711_p2 = ($signed(tmp_10_fu_3699_p1) + $signed(tmp_17_5_reg_4077));

assign tmp6_fu_3508_p2 = (tmp7_fu_3503_p2 + tmp_17_6_reg_4017);

assign tmp7_fu_3503_p2 = ($signed(tmp_17_7_reg_4037) + $signed(32'd4294962876));

assign tmp8_fu_3797_p2 = (tmp1_fu_3793_p2 + tmp9_fu_3788_p2);

assign tmp9_fu_3788_p2 = ($signed(tmp_17_0_1_reg_4122) + $signed(tmp_8_fu_3758_p1));

assign tmp_10_fu_3699_p1 = $signed(tmp_9_reg_4057);

assign tmp_12_fu_3702_p1 = $signed(tmp_11_reg_4067);

assign tmp_14_fu_3705_p1 = $signed(tmp_13_reg_4072);

assign tmp_16_fu_3708_p1 = $signed(tmp_15_reg_4092);

assign tmp_18_cast_fu_3485_p1 = $signed(tmp_17_reg_4022);

assign tmp_19_fu_3488_p1 = $signed(tmp_18_reg_4027);

assign tmp_21_fu_3491_p1 = $signed(tmp_20_reg_4032);

assign tmp_24_cast_fu_3494_p1 = $signed(tmp_22_reg_4042);

assign tmp_24_fu_3497_p1 = $signed(tmp_23_reg_4047);

assign tmp_26_fu_3500_p1 = $signed(tmp_25_reg_4052);

assign tmp_2_fu_3761_p1 = $signed(tmp_s_reg_4152);

assign tmp_5_fu_3755_p1 = $signed(tmp_4_reg_3976_pp0_iter4_reg);

assign tmp_6_fu_3764_p1 = $signed(tmp_3_reg_4172);

assign tmp_8_fu_3758_p1 = $signed(tmp_7_reg_4137);

assign tmp_fu_3777_p2 = (tmp3_fu_3771_p2 + tmp2_fu_3767_p2);

endmodule //dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0
