	component nois_system is
		port (
			clk_clk               : in    std_logic                     := 'X';             -- clk
			reset_reset_n         : in    std_logic                     := 'X';             -- reset_n
			pccm_ctl_con_export   : out   std_logic_vector(3 downto 0);                     -- export
			pccm_rsp_con_export   : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pcm_mem_mm_address    : in    std_logic_vector(10 downto 0) := (others => 'X'); -- address
			pcm_mem_mm_chipselect : in    std_logic                     := 'X';             -- chipselect
			pcm_mem_mm_clken      : in    std_logic                     := 'X';             -- clken
			pcm_mem_mm_write      : in    std_logic                     := 'X';             -- write
			pcm_mem_mm_readdata   : out   std_logic_vector(15 downto 0);                    -- readdata
			pcm_mem_mm_writedata  : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			pcm_mem_mm_byteenable : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- byteenable
			sdram_wire_addr       : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba         : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n      : out   std_logic;                                        -- cas_n
			sdram_wire_cke        : out   std_logic;                                        -- cke
			sdram_wire_cs_n       : out   std_logic;                                        -- cs_n
			sdram_wire_dq         : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm        : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n      : out   std_logic;                                        -- ras_n
			sdram_wire_we_n       : out   std_logic                                         -- we_n
		);
	end component nois_system;

