Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ece4d909258f4036ad14f34707561099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fls_tb_behav xil_defaultlib.fls_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c' [Y:/Programs/vivado_project/FLS/FLS.srcs/sources_1/new/ALU.v:8]
Completed static elaboration
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
