[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2022.2.322.4.7
[EFX-0000 INFO] Compiled: Apr  7 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

INFO: Read project database "C:/Efinity/2022.2/project/WES207_basic/WES207_basic.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Efinity/2022.2/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file 'C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv' (VERI-1482)
-- Analyzing Verilog file 'C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv' (VERI-1482)
-- Analyzing Verilog file 'C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv' (VERI-1482)
-- Analyzing Verilog file 'C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv' (VERI-1482)
C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv(168): INFO: undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv' (VERI-1482)
C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv(74): INFO: undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv(76): INFO: undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv(78): INFO: undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv(79): INFO: undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv(85): INFO: undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv(86): INFO: undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv(96): INFO: undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv(97): INFO: undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561)
INFO: Analysis took 0.0371488 seconds.
INFO: 	Analysis took 0 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 54.752 MB, end = 55.096 MB, delta = 0.344 MB
INFO: 	Analysis peak virtual memory usage = 55.104 MB
INFO: Analysis resident set memory usage: begin = 56.036 MB, end = 58.376 MB, delta = 2.34 MB
INFO: 	Analysis peak resident set memory usage = 58.376 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv(1): INFO: compiling module 'WES207_top' (VERI-1018)
C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv(1): INFO: compiling module 'spi_slave' (VERI-1018)
C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv(92): WARNING: expression size 6 truncated to fit in target size 5 (VERI-1209)
C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv(25): INFO: compiling module 'led' (VERI-1018)
C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv(78): WARNING: expression size 26 truncated to fit in target size 25 (VERI-1209)
C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv(1): INFO: compiling module 'gpo' (VERI-1018)
C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv(27): INFO: compiling module 'regwrap' (VERI-1018)
INFO: Elaboration took 0.0144402 seconds.
INFO: 	Elaboration took 0 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 55.096 MB, end = 55.624 MB, delta = 0.528 MB
INFO: 	Elaboration peak virtual memory usage = 55.624 MB
INFO: Elaboration resident set memory usage: begin = 58.392 MB, end = 60.268 MB, delta = 1.876 MB
INFO: 	Elaboration peak resident set memory usage = 60.268 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0096477 seconds.
INFO: 	Reading Mapping Library took 0 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 55.816 MB, end = 56.216 MB, delta = 0.4 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 56.216 MB
INFO: Reading Mapping Library resident set memory usage: begin = 60.78 MB, end = 61.116 MB, delta = 0.336 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 61.116 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network INPUT_CLK with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 28 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 120, ed: 353, lv: 3, pw: 237.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO: ***** Beginning VDB Netlist Checker ... *****
INFO: VDB Netlist Checker took 0.0018821 seconds.
INFO: 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 69.768 MB, end = 69.768 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 92.392 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 76.448 MB, end = 76.492 MB, delta = 0.044 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 96.072 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'WES207_top' to Verilog file 'C:/Efinity/2022.2/project/WES207_basic/outflow/WES207_basic.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
