# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hdmi_text_controller_working_v1_0_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../../../../../ip_repo/src/hdmi_tx_0_1/hdl/encode.v" \
"../../../../../../../../ip_repo/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v" \
"../../../../../../../../ip_repo/src/hdmi_tx_0_1/hdl/srldelay.v" \
"../../../../../../../../ip_repo/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" \
"../../../../../../../../ip_repo/src/hdmi_tx_0_1/sim/hdmi_tx_0.v" \
"../../../../hdmi_text_controller_working_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../hdmi_text_controller_working_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../hdmi_text_controller_working_v1_0_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \
"../../../../hdmi_text_controller_working_v1_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

sv xil_defaultlib  --include "../../../../hdmi_text_controller_working_v1_0_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../../../../../ip_repo/src/VGA_controller.sv" \
"../../../../../../../../ip_repo/src/font_rom.sv" \
"../../../../../../../../ip_repo/src/hdmi_text_controller_v1_0.sv" \
"../../../../../../../../ip_repo/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../../../../../ip_repo/src/hdmi_text_controller_v1_0_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
