{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653184106224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653184106225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 09:48:26 2022 " "Processing started: Sun May 22 09:48:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653184106225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653184106225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mea -c mea " "Command: quartus_map --read_settings_files=on --write_settings_files=off mea -c mea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653184106225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653184106428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Division-behav " "Found design unit 1: Clock_Division-behav" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106688 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Division " "Found entity 1: Clock_Division" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184106688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_scoure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_scoure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_scoure-behav " "Found design unit 1: switch_scoure-behav" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/switch_scoure.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106690 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_scoure " "Found entity 1: switch_scoure" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/switch_scoure.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184106690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_add-behav " "Found design unit 1: count_add-behav" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106691 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_add " "Found entity 1: count_add" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184106691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smg_display-behav " "Found design unit 1: smg_display-behav" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106692 ""} { "Info" "ISGN_ENTITY_NAME" "1 smg_display " "Found entity 1: smg_display" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184106692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mea " "Found entity 1: mea" {  } { { "mea.bdf" "" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184106694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mea1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mea1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mea1-behav " "Found design unit 1: mea1-behav" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106695 ""} { "Info" "ISGN_ENTITY_NAME" "1 mea1 " "Found entity 1: mea1" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184106695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184106695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mea1 " "Elaborating entity \"mea1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653184106770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Division Clock_Division:div " "Elaborating entity \"Clock_Division\" for hierarchy \"Clock_Division:div\"" {  } { { "mea1.vhd" "div" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184106778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_scoure switch_scoure:sw " "Elaborating entity \"switch_scoure\" for hierarchy \"switch_scoure:sw\"" {  } { { "mea1.vhd" "sw" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184106781 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sys_clk switch_scoure.vhd(16) " "VHDL Process Statement warning at switch_scoure.vhd(16): signal \"sys_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/switch_scoure.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653184106781 "|mea|switch_scoure:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_clk switch_scoure.vhd(18) " "VHDL Process Statement warning at switch_scoure.vhd(18): signal \"test_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/switch_scoure.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653184106781 "|mea|switch_scoure:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_add count_add:add " "Elaborating entity \"count_add\" for hierarchy \"count_add:add\"" {  } { { "mea1.vhd" "add" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184106782 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N count_add.vhd(16) " "VHDL Process Statement warning at count_add.vhd(16): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653184106788 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[0\] count_add.vhd(16) " "Inferred latch for \"N\[0\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106790 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[1\] count_add.vhd(16) " "Inferred latch for \"N\[1\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106790 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[2\] count_add.vhd(16) " "Inferred latch for \"N\[2\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106790 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[3\] count_add.vhd(16) " "Inferred latch for \"N\[3\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106790 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[4\] count_add.vhd(16) " "Inferred latch for \"N\[4\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106790 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[5\] count_add.vhd(16) " "Inferred latch for \"N\[5\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106790 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[6\] count_add.vhd(16) " "Inferred latch for \"N\[6\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106790 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[7\] count_add.vhd(16) " "Inferred latch for \"N\[7\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106790 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[8\] count_add.vhd(16) " "Inferred latch for \"N\[8\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106790 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[9\] count_add.vhd(16) " "Inferred latch for \"N\[9\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106790 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[10\] count_add.vhd(16) " "Inferred latch for \"N\[10\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[11\] count_add.vhd(16) " "Inferred latch for \"N\[11\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[12\] count_add.vhd(16) " "Inferred latch for \"N\[12\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[13\] count_add.vhd(16) " "Inferred latch for \"N\[13\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[14\] count_add.vhd(16) " "Inferred latch for \"N\[14\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[15\] count_add.vhd(16) " "Inferred latch for \"N\[15\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[16\] count_add.vhd(16) " "Inferred latch for \"N\[16\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[17\] count_add.vhd(16) " "Inferred latch for \"N\[17\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[18\] count_add.vhd(16) " "Inferred latch for \"N\[18\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[19\] count_add.vhd(16) " "Inferred latch for \"N\[19\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[20\] count_add.vhd(16) " "Inferred latch for \"N\[20\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[21\] count_add.vhd(16) " "Inferred latch for \"N\[21\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[22\] count_add.vhd(16) " "Inferred latch for \"N\[22\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[23\] count_add.vhd(16) " "Inferred latch for \"N\[23\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[24\] count_add.vhd(16) " "Inferred latch for \"N\[24\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[25\] count_add.vhd(16) " "Inferred latch for \"N\[25\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[26\] count_add.vhd(16) " "Inferred latch for \"N\[26\]\" at count_add.vhd(16)" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653184106791 "|mea1|count_add:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_display smg_display:disp " "Elaborating entity \"smg_display\" for hierarchy \"smg_display:disp\"" {  } { { "mea1.vhd" "disp" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184106811 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock_Division:div\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock_Division:div\|Mod0\"" {  } { { "Clock_Division.vhd" "Mod0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184107092 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1653184107092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Division:div\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Clock_Division:div\|lpm_divide:Mod0\"" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184107134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_Division:div\|lpm_divide:Mod0 " "Instantiated megafunction \"Clock_Division:div\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184107135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184107135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184107135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184107135 ""}  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184107135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qcm " "Found entity 1: lpm_divide_qcm" {  } { { "db/lpm_divide_qcm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/lpm_divide_qcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184107183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184107183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184107190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184107190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_iaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184107228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184107228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184107283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184107283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184107327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184107327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[0\] VCC " "Pin \"LED8s\[0\]\" is stuck at VCC" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653184108128 "|mea1|LED8s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[1\] VCC " "Pin \"LED8s\[1\]\" is stuck at VCC" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653184108128 "|mea1|LED8s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[2\] VCC " "Pin \"LED8s\[2\]\" is stuck at VCC" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653184108128 "|mea1|LED8s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[3\] VCC " "Pin \"LED8s\[3\]\" is stuck at VCC" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653184108128 "|mea1|LED8s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[4\] VCC " "Pin \"LED8s\[4\]\" is stuck at VCC" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653184108128 "|mea1|LED8s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[5\] VCC " "Pin \"LED8s\[5\]\" is stuck at VCC" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653184108128 "|mea1|LED8s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[6\] GND " "Pin \"LED8s\[6\]\" is stuck at GND" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653184108128 "|mea1|LED8s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[7\] GND " "Pin \"LED8s\[7\]\" is stuck at GND" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653184108128 "|mea1|LED8s[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1653184108128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1653184108241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653184108471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653184108613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184108613 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch " "No output dependent on input pin \"switch\"" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184108719 "|mea1|switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test " "No output dependent on input pin \"test\"" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184108719 "|mea1|test"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184108719 "|mea1|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1653184108719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "823 " "Implemented 823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653184108720 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653184108720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "808 " "Implemented 808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653184108720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653184108720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653184108746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 09:48:28 2022 " "Processing ended: Sun May 22 09:48:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653184108746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653184108746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653184108746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653184108746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653184109926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653184109926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 09:48:29 2022 " "Processing started: Sun May 22 09:48:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653184109926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653184109926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mea -c mea " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mea -c mea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653184109927 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653184109962 ""}
{ "Info" "0" "" "Project  = mea" {  } {  } 0 0 "Project  = mea" 0 0 "Fitter" 0 0 1653184109962 ""}
{ "Info" "0" "" "Revision = mea" {  } {  } 0 0 "Revision = mea" 0 0 "Fitter" 0 0 1653184109963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1653184110025 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mea EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"mea\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653184110040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653184110078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653184110078 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653184110164 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653184110495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653184110495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653184110495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653184110495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653184110495 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653184110495 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/" { { 0 { 0 ""} 0 1654 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653184110504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/" { { 0 { 0 ""} 0 1656 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653184110504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/" { { 0 { 0 ""} 0 1658 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653184110504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/" { { 0 { 0 ""} 0 1660 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653184110504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/" { { 0 { 0 ""} 0 1662 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653184110504 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653184110504 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653184110506 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mea.sdc " "Synopsys Design Constraints File file not found: 'mea.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653184111517 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653184111518 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653184111522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653184111523 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653184111523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653184111550 ""}  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/" { { 0 { 0 ""} 0 1649 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653184111550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Division:div\|CLK_ms  " "Automatically promoted node Clock_Division:div\|CLK_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653184111550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Division:div\|CLK_ms~0 " "Destination node Clock_Division:div\|CLK_ms~0" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 8 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Division:div|CLK_ms~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/" { { 0 { 0 ""} 0 1409 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653184111550 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1653184111550 ""}  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 8 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Division:div|CLK_ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653184111550 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653184111806 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653184111807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653184111807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653184111807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653184111809 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653184111809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653184111809 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653184111810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653184111826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1653184111827 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653184111827 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653184111861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653184112606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653184112759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653184112771 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653184113846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653184113846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653184114121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1653184115246 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653184115246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653184116766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1653184116766 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653184116766 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1653184116784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653184116833 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653184117019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653184117062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653184117256 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653184117568 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/output_files/mea.fit.smsg " "Generated suppressed messages file E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/output_files/mea.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653184118354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5651 " "Peak virtual memory: 5651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653184118732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 09:48:38 2022 " "Processing ended: Sun May 22 09:48:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653184118732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653184118732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653184118732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653184118732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653184119802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653184119803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 09:48:39 2022 " "Processing started: Sun May 22 09:48:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653184119803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653184119803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mea -c mea " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mea -c mea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653184119803 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653184120808 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653184120847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653184121141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 09:48:41 2022 " "Processing ended: Sun May 22 09:48:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653184121141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653184121141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653184121141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653184121141 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653184121729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653184122285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 09:48:42 2022 " "Processing started: Sun May 22 09:48:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653184122285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653184122285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mea -c mea " "Command: quartus_sta mea -c mea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653184122286 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1653184122323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653184122422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1653184122465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1653184122465 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mea.sdc " "Synopsys Design Constraints File file not found: 'mea.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1653184122660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1653184122660 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122662 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Division:div\|CLK_ms Clock_Division:div\|CLK_ms " "create_clock -period 1.000 -name Clock_Division:div\|CLK_ms Clock_Division:div\|CLK_ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122662 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122662 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1653184122805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122806 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1653184122808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1653184122813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1653184122833 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1653184122833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -66.515 " "Worst-case setup slack is -66.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -66.515            -170.437 clk  " "  -66.515            -170.437 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313              -0.326 Clock_Division:div\|CLK_ms  " "   -0.313              -0.326 Clock_Division:div\|CLK_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653184122834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.225 " "Worst-case hold slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 clk  " "    0.225               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Clock_Division:div\|CLK_ms  " "    0.453               0.000 Clock_Division:div\|CLK_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653184122837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653184122839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653184122841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.149 clk  " "   -3.000             -43.149 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 Clock_Division:div\|CLK_ms  " "   -1.487              -4.461 Clock_Division:div\|CLK_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184122842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653184122842 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1653184122958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1653184122976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1653184123240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123301 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1653184123306 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1653184123306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -60.550 " "Worst-case setup slack is -60.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -60.550            -154.291 clk  " "  -60.550            -154.291 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -0.183 Clock_Division:div\|CLK_ms  " "   -0.183              -0.183 Clock_Division:div\|CLK_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653184123308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clk  " "    0.376               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock_Division:div\|CLK_ms  " "    0.402               0.000 Clock_Division:div\|CLK_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653184123311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653184123313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653184123315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.149 clk  " "   -3.000             -43.149 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.500 Clock_Division:div\|CLK_ms  " "   -1.487              -4.500 Clock_Division:div\|CLK_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653184123316 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1653184123426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123568 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1653184123570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1653184123570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.497 " "Worst-case setup slack is -28.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.497             -59.675 clk  " "  -28.497             -59.675 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 Clock_Division:div\|CLK_ms  " "    0.426               0.000 Clock_Division:div\|CLK_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653184123573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.183 " "Worst-case hold slack is -0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -0.183 clk  " "   -0.183              -0.183 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Clock_Division:div\|CLK_ms  " "    0.186               0.000 Clock_Division:div\|CLK_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653184123577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653184123581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653184123585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.649 clk  " "   -3.000             -31.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 Clock_Division:div\|CLK_ms  " "   -1.000              -3.000 Clock_Division:div\|CLK_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653184123587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653184123587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1653184124032 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1653184124032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653184124096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 09:48:44 2022 " "Processing ended: Sun May 22 09:48:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653184124096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653184124096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653184124096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653184124096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653184125201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653184125201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 09:48:45 2022 " "Processing started: Sun May 22 09:48:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653184125201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653184125201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mea -c mea " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mea -c mea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653184125201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mea_8_1200mv_85c_slow.vho E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/ simulation " "Generated file mea_8_1200mv_85c_slow.vho in folder \"E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1653184125569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mea_8_1200mv_0c_slow.vho E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/ simulation " "Generated file mea_8_1200mv_0c_slow.vho in folder \"E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1653184125644 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mea_min_1200mv_0c_fast.vho E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/ simulation " "Generated file mea_min_1200mv_0c_fast.vho in folder \"E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1653184125719 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mea.vho E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/ simulation " "Generated file mea.vho in folder \"E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1653184125795 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mea_8_1200mv_85c_vhd_slow.sdo E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/ simulation " "Generated file mea_8_1200mv_85c_vhd_slow.sdo in folder \"E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1653184125862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mea_8_1200mv_0c_vhd_slow.sdo E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/ simulation " "Generated file mea_8_1200mv_0c_vhd_slow.sdo in folder \"E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1653184125920 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mea_min_1200mv_0c_vhd_fast.sdo E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/ simulation " "Generated file mea_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1653184125982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mea_vhd.sdo E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/ simulation " "Generated file mea_vhd.sdo in folder \"E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1653184126040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653184126080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 09:48:46 2022 " "Processing ended: Sun May 22 09:48:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653184126080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653184126080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653184126080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653184126080 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653184126670 ""}
