git clone --depth 1 --no-tags https://github.com/talha6663/three-stage-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/737342301
git clone --depth 1 --no-tags https://github.com/Umer282Irshad/RISCV_3Stage.git f:/verilog_sva_gh_scraper/data/full_repos/737350426
git clone --depth 1 --no-tags https://github.com/Hirasoh/Risc_V_Termproject.git f:/verilog_sva_gh_scraper/data/full_repos/737313399
git clone --depth 1 --no-tags https://github.com/vaixbhav/risc-machine.git f:/verilog_sva_gh_scraper/data/full_repos/738743329
git clone --depth 1 --no-tags https://github.com/JianmingTONG/ZPRIZE_AWS.git f:/verilog_sva_gh_scraper/data/full_repos/739257264
git clone --depth 1 --no-tags https://github.com/raiyan-2002/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/739664260
git clone --depth 1 --no-tags https://github.com/OmarAzula/lab_project.git f:/verilog_sva_gh_scraper/data/full_repos/737361901
git clone --depth 1 --no-tags https://github.com/prateek-0328/Memory-Subsystem-with-Approximate-Data-Transfer.git f:/verilog_sva_gh_scraper/data/full_repos/733015737
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/SV_TB_Register_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/733809289
git clone --depth 1 --no-tags https://github.com/HummockHamek/Design-and-Verification-of-Synchronous-FIFO-using-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/743236773
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Reset_Value.git f:/verilog_sva_gh_scraper/data/full_repos/736752426
git clone --depth 1 --no-tags https://github.com/ValdiviaM/algoritmo_de_booth.git f:/verilog_sva_gh_scraper/data/full_repos/742017064
git clone --depth 1 --no-tags https://github.com/AlanVanDang/Comp541-Final-Project-Wild-West-Showdown.git f:/verilog_sva_gh_scraper/data/full_repos/746890344
git clone --depth 1 --no-tags https://github.com/achen200/hamming_parity.git f:/verilog_sva_gh_scraper/data/full_repos/747447616
git clone --depth 1 --no-tags https://github.com/MaxSailor/EITF35.git f:/verilog_sva_gh_scraper/data/full_repos/748223888
git clone --depth 1 --no-tags https://github.com/varun-rajesh/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/748334213
git clone --depth 1 --no-tags https://github.com/CovJus01/Image-Decompressor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/744762207
git clone --depth 1 --no-tags https://github.com/kapi36/Verification-of-16-bit-counter-using-Systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/744533407
git clone --depth 1 --no-tags https://github.com/jafetsoto/RVfpga-Cache-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/744777101
git clone --depth 1 --no-tags https://github.com/KOTHAVANI/APB_PROTOCOL.git f:/verilog_sva_gh_scraper/data/full_repos/748353011
git clone --depth 1 --no-tags https://github.com/pat0kamba/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/745245400
git clone --depth 1 --no-tags https://github.com/ZAINABFATIMA0/3-Stage-pipeline-Risc_V-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/737344172
git clone --depth 1 --no-tags https://github.com/skshamshi/ECE593-W24-Project.git f:/verilog_sva_gh_scraper/data/full_repos/747008330
git clone --depth 1 --no-tags https://github.com/abfouts/ece_593_asynchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/748001525
git clone --depth 1 --no-tags https://github.com/arruk/MIPS_monocycle.git f:/verilog_sva_gh_scraper/data/full_repos/741155092
git clone --depth 1 --no-tags https://github.com/Omar123511/Digital_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/732880625
git clone --depth 1 --no-tags https://github.com/mira-sweis/MIPS-Multi-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/732896735
git clone --depth 1 --no-tags https://github.com/DOKurilova/labaAPB.git f:/verilog_sva_gh_scraper/data/full_repos/733085026
git clone --depth 1 --no-tags https://github.com/pauliedrico/MBE-RAD4-MULTIPLIER.git f:/verilog_sva_gh_scraper/data/full_repos/733208445
git clone --depth 1 --no-tags https://github.com/Yoavyu/FIFO-Associative-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/734284408
git clone --depth 1 --no-tags https://github.com/Benjamin-Anderson-II/ECE_271-Final.git f:/verilog_sva_gh_scraper/data/full_repos/734902041
git clone --depth 1 --no-tags https://github.com/mathewwu11/ARC4-Decryption-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/735184452
git clone --depth 1 --no-tags https://github.com/zhuravlik-top/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/734268399
git clone --depth 1 --no-tags https://github.com/m1chellelinn/Reduced-Instruction-Set-Computer-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/735843863
git clone --depth 1 --no-tags https://github.com/ksx2/verilogTask2.git f:/verilog_sva_gh_scraper/data/full_repos/736528513
git clone --depth 1 --no-tags https://github.com/shahzaib663/CA_FINAL_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/737351824
git clone --depth 1 --no-tags https://github.com/mikearl774/DES-Spr22.git f:/verilog_sva_gh_scraper/data/full_repos/737352191
git clone --depth 1 --no-tags https://github.com/dav3floyd/FEC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/737477810
git clone --depth 1 --no-tags https://github.com/mohamedvdn/COCOTB-SDIO_PROTOCOL.git f:/verilog_sva_gh_scraper/data/full_repos/736993978
git clone --depth 1 --no-tags https://github.com/IvanGrafsky/gray_vs_mtstb.git f:/verilog_sva_gh_scraper/data/full_repos/737634411
git clone --depth 1 --no-tags https://github.com/ManojMaruvapalli/Layered-TestBench.git f:/verilog_sva_gh_scraper/data/full_repos/738992335
git clone --depth 1 --no-tags https://github.com/qnigma/qnigma-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/739125621
git clone --depth 1 --no-tags https://github.com/JellyCo9064/RISC-V-CPU_CSE470.git f:/verilog_sva_gh_scraper/data/full_repos/739190682
git clone --depth 1 --no-tags https://github.com/AravindK25/AHB-to-APB_Bridge-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/740508713
git clone --depth 1 --no-tags https://github.com/Shalu2613/Router-1x3--RTL-Design-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/742858811
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/constraint.git f:/verilog_sva_gh_scraper/data/full_repos/744495823
git clone --depth 1 --no-tags https://github.com/CinnamonSandwich/Single_Cycle_RISCV_Core.git f:/verilog_sva_gh_scraper/data/full_repos/738971327
git clone --depth 1 --no-tags https://github.com/shyeonn/Single_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/745346662
git clone --depth 1 --no-tags https://github.com/Umer282Irshad/RISCV_5Stage.git f:/verilog_sva_gh_scraper/data/full_repos/743669557
git clone --depth 1 --no-tags https://github.com/ChuckGarcian/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/746039371
git clone --depth 1 --no-tags https://github.com/ColinWu427/LZW_FPGA_Occelerator.git f:/verilog_sva_gh_scraper/data/full_repos/747306151
git clone --depth 1 --no-tags https://github.com/AdamGetBackToWork/Arithmetic_Logic_Unit_indiv_proj.git f:/verilog_sva_gh_scraper/data/full_repos/734095859
git clone --depth 1 --no-tags https://github.com/fsaltunyuva/CMPE361-LAB5.git f:/verilog_sva_gh_scraper/data/full_repos/735869457
git clone --depth 1 --no-tags https://github.com/sakhan-1111/IEEE754-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/733701766
git clone --depth 1 --no-tags https://github.com/jack1ew/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/734060411
git clone --depth 1 --no-tags https://github.com/Mariam-Sherif/Design-and-UVM-verification-for-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/734832859
git clone --depth 1 --no-tags https://github.com/Michael200344/FPGA-Risk-World-Domination.git f:/verilog_sva_gh_scraper/data/full_repos/735146417
git clone --depth 1 --no-tags https://github.com/ceaj91/RISC-V_SV.git f:/verilog_sva_gh_scraper/data/full_repos/735878665
git clone --depth 1 --no-tags https://github.com/esdmr/mano-machine.git f:/verilog_sva_gh_scraper/data/full_repos/734804317
git clone --depth 1 --no-tags https://github.com/benjicruz/ECE-M116C-Honors-Project.git f:/verilog_sva_gh_scraper/data/full_repos/735440651
git clone --depth 1 --no-tags https://github.com/meentallyy/LR1_AP.git f:/verilog_sva_gh_scraper/data/full_repos/735985574
git clone --depth 1 --no-tags https://github.com/PopovArtS/cntrl_bram_AXI.git f:/verilog_sva_gh_scraper/data/full_repos/736017967
git clone --depth 1 --no-tags https://github.com/shtzw965/puvm.git f:/verilog_sva_gh_scraper/data/full_repos/736432892
git clone --depth 1 --no-tags https://github.com/ttqureshi/3-stage-pipelined-32-bit-Processor-RISC-V-ISA-.git f:/verilog_sva_gh_scraper/data/full_repos/732625501
git clone --depth 1 --no-tags https://github.com/Anya620/RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/735316117
git clone --depth 1 --no-tags https://github.com/Justin-Meme-Sometimes/UART-RX-TX.git f:/verilog_sva_gh_scraper/data/full_repos/737501459
git clone --depth 1 --no-tags https://github.com/Nepranal/musicdecoder.git f:/verilog_sva_gh_scraper/data/full_repos/735823312
git clone --depth 1 --no-tags https://github.com/CEGB03/Copia-Proyecto-Arquitectura-I.git f:/verilog_sva_gh_scraper/data/full_repos/737870827
git clone --depth 1 --no-tags https://github.com/MrVineetSharma/uvmproject.git f:/verilog_sva_gh_scraper/data/full_repos/737993972
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/DPRAM.git f:/verilog_sva_gh_scraper/data/full_repos/739631721
git clone --depth 1 --no-tags https://github.com/Ashwin4514/SysVerilog_Cadence.git f:/verilog_sva_gh_scraper/data/full_repos/739544857
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/UVM_Register_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/739593397
git clone --depth 1 --no-tags https://github.com/myuan678/systolic_array.git f:/verilog_sva_gh_scraper/data/full_repos/734573760
git clone --depth 1 --no-tags https://github.com/AdwayPau1/CPUtiny.git f:/verilog_sva_gh_scraper/data/full_repos/737449152
git clone --depth 1 --no-tags https://github.com/MAHANTHADEEKSHA-SB/apb_uvc.git f:/verilog_sva_gh_scraper/data/full_repos/742113815
git clone --depth 1 --no-tags https://github.com/vaibhavambastha/risc-machine-processor.git f:/verilog_sva_gh_scraper/data/full_repos/741891863
git clone --depth 1 --no-tags https://github.com/GST-HUANG/finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/742441061
git clone --depth 1 --no-tags https://github.com/rishabh4749/Rule_90.git f:/verilog_sva_gh_scraper/data/full_repos/742795800
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/uvm_mem_tb.git f:/verilog_sva_gh_scraper/data/full_repos/744476306
git clone --depth 1 --no-tags https://github.com/BillyScreezo/KuznInSoC.git f:/verilog_sva_gh_scraper/data/full_repos/745945092
git clone --depth 1 --no-tags https://github.com/laperex/Tiny16.git f:/verilog_sva_gh_scraper/data/full_repos/732648820
git clone --depth 1 --no-tags https://github.com/MohamedRuby/UVM-for-a-custom-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/739258497
git clone --depth 1 --no-tags https://github.com/Gorruy/debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/745991215
git clone --depth 1 --no-tags https://github.com/tebina/Simple-UART-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/747783435
git clone --depth 1 --no-tags https://github.com/barrya0/Computer-Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/736823616
git clone --depth 1 --no-tags https://github.com/tracymiao111/Pipelined-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/735699925
git clone --depth 1 --no-tags https://github.com/twliu1/sync_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/742938509
git clone --depth 1 --no-tags https://github.com/ThomasRen2077/Bus_Protocol_Imp.git f:/verilog_sva_gh_scraper/data/full_repos/737687336
git clone --depth 1 --no-tags https://github.com/JashwanthAdama/HTAX_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/736885256
git clone --depth 1 --no-tags https://github.com/wwchin/GreedySnake.git f:/verilog_sva_gh_scraper/data/full_repos/740129858
git clone --depth 1 --no-tags https://github.com/AlaaTaha32/ARM-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/732543423
git clone --depth 1 --no-tags https://github.com/rrzhang139/fromthetransistor.git f:/verilog_sva_gh_scraper/data/full_repos/732989140
git clone --depth 1 --no-tags https://github.com/nick-pilgrim/Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/735109411
git clone --depth 1 --no-tags https://github.com/JahahShin/ECE-253-verilog-and-assembly.git f:/verilog_sva_gh_scraper/data/full_repos/735678317
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/ArrayMultiplier_4x5.git f:/verilog_sva_gh_scraper/data/full_repos/735986872
git clone --depth 1 --no-tags https://github.com/ShkalikovDenis4m0/AP_lr.git f:/verilog_sva_gh_scraper/data/full_repos/736536166
git clone --depth 1 --no-tags https://github.com/apoorvaaaa5/riscv_processor.git f:/verilog_sva_gh_scraper/data/full_repos/737992664
git clone --depth 1 --no-tags https://github.com/AliMaher15/AXI-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/737644871
git clone --depth 1 --no-tags https://github.com/mira-sweis/CAM-Lookup.git f:/verilog_sva_gh_scraper/data/full_repos/739214005
git clone --depth 1 --no-tags https://github.com/jdakrofi/FPGA_OrderBook.git f:/verilog_sva_gh_scraper/data/full_repos/737808330
