# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do hdlbits_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Git\ Repos/HDLBits/hdlbits-verilog-progress/verification-writing-testbenches {D:/Git Repos/HDLBits/hdlbits-verilog-progress/verification-writing-testbenches/dut.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dut
# 
# Top level modules:
# 	dut
# 
# vlog -vlog01compat -work work +incdir+D:/Git\ Repos/HDLBits/hdlbits-verilog-progress/project-folder/../verification-writing-testbenches {D:/Git Repos/HDLBits/hdlbits-verilog-progress/project-folder/../verification-writing-testbenches/clock.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  clock
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps clock 
# Loading work.clock
# Loading work.dut
# ** Warning: (vsim-3017) D:/Git Repos/HDLBits/hdlbits-verilog-progress/project-folder/../verification-writing-testbenches/clock.v(9): [TFMPC] - Too few port connections. Expected 2, found 1.
# 
#         Region: /clock/dut1
# ** Warning: (vsim-3722) D:/Git Repos/HDLBits/hdlbits-verilog-progress/project-folder/../verification-writing-testbenches/clock.v(9): [TFMPC] - Missing connection for port 'q'.
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
