Information: Building the design 'reset_synchronization'. (HDL-193)
Warning: Cannot find the design 'reset_synchronization' in the library 'WORK'. (LBR-1)
Information: Building the design 'upsampler'. (HDL-193)
Warning: Cannot find the design 'upsampler' in the library 'WORK'. (LBR-1)
Information: Building the design 'fir_filter'. (HDL-193)
Warning: Cannot find the design 'fir_filter' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'reset_synchronization' in 'dsp_top'. (LINK-5)
Warning: Unable to resolve reference 'upsampler' in 'dsp_top'. (LINK-5)
Warning: Unable to resolve reference 'fir_filter' in 'dsp_top'. (LINK-5)
Warning: Design 'dsp_top' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : dsp_top
Version: O-2018.06-SP1
Date   : Sat Apr 12 23:02:05 2025
****************************************

Operating Conditions: slow   Library: IBM_CMOS8HP_SS125
Wire Load Model Mode: enclosed

  Startpoint: coeff_addr[1]
              (input port clocked by v_clk)
  Endpoint: coeff_read_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dsp_top            500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    3.000      3.000 r
  coeff_addr[1] (in)                      0.000      3.000 r
  U173/Z (INVERT_H)                       0.072      3.072 f
  U174/Z (INVERT_H)                       0.047      3.118 r
  U271/Z (NAND3_D)                        0.058      3.177 f
  U260/Z (NAND2BAL_E)                     0.046      3.223 r
  U261/Z (INVERT_F)                       0.037      3.259 f
  U259/Z (NAND2_E)                        0.049      3.308 r
  U351/Z (NAND2_E)                        0.051      3.359 f
  U335/Z (BUFFER_L)                       0.065      3.424 f
  U356/Z (NAND4_C)                        0.092      3.516 r
  U334/Z (BUFFER_J)                       0.068      3.584 r
  U333/Z (INVERT_J)                       0.040      3.624 f
  U339/Z (INVERT_O)                       0.051      3.675 r
  U340/Z (INVERT_N)                       0.046      3.720 f
  U247/Z (AND3_I)                         0.097      3.817 f
  U142/Z (INVERT_H)                       0.055      3.872 r
  U211/Z (INVERT_L)                       0.049      3.921 f
  U204/Z (AOI222_I)                       0.126      4.047 r
  U143/Z (INVERT_D)                       0.046      4.092 f
  coeff_read_out_reg[3]/D (DFF_E)         0.000      4.092 f
  data arrival time                                  4.092

  clock clk (rise edge)                  10.000     10.000
  clock network delay (ideal)             0.500     10.500
  clock uncertainty                      -0.500     10.000
  coeff_read_out_reg[3]/CLK (DFF_E)       0.000     10.000 r
  library setup time                     -0.224      9.776
  data required time                                 9.776
  -----------------------------------------------------------
  data required time                                 9.776
  data arrival time                                 -4.092
  -----------------------------------------------------------
  slack (MET)                                        5.684


  Startpoint: coeff_addr[0]
              (input port clocked by v_clk)
  Endpoint: coeff_read_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dsp_top            500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    3.000      3.000 r
  coeff_addr[0] (in)                      0.000      3.000 r
  U124/Z (INVERT_H)                       0.049      3.049 f
  U172/Z (INVERT_H)                       0.059      3.108 r
  U271/Z (NAND3_D)                        0.064      3.172 f
  U260/Z (NAND2BAL_E)                     0.046      3.218 r
  U261/Z (INVERT_F)                       0.037      3.255 f
  U259/Z (NAND2_E)                        0.049      3.304 r
  U351/Z (NAND2_E)                        0.051      3.355 f
  U335/Z (BUFFER_L)                       0.065      3.420 f
  U356/Z (NAND4_C)                        0.092      3.511 r
  U334/Z (BUFFER_J)                       0.068      3.580 r
  U333/Z (INVERT_J)                       0.040      3.620 f
  U339/Z (INVERT_O)                       0.051      3.670 r
  U340/Z (INVERT_N)                       0.046      3.716 f
  U247/Z (AND3_I)                         0.097      3.813 f
  U142/Z (INVERT_H)                       0.055      3.867 r
  U211/Z (INVERT_L)                       0.049      3.917 f
  U204/Z (AOI222_I)                       0.126      4.042 r
  U143/Z (INVERT_D)                       0.046      4.088 f
  coeff_read_out_reg[3]/D (DFF_E)         0.000      4.088 f
  data arrival time                                  4.088

  clock clk (rise edge)                  10.000     10.000
  clock network delay (ideal)             0.500     10.500
  clock uncertainty                      -0.500     10.000
  coeff_read_out_reg[3]/CLK (DFF_E)       0.000     10.000 r
  library setup time                     -0.224      9.776
  data required time                                 9.776
  -----------------------------------------------------------
  data required time                                 9.776
  data arrival time                                 -4.088
  -----------------------------------------------------------
  slack (MET)                                        5.688


  Startpoint: coeff_addr[2]
              (input port clocked by v_clk)
  Endpoint: coeff_read_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dsp_top            500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    3.000      3.000 r
  coeff_addr[2] (in)                      0.000      3.000 r
  U125/Z (INVERT_H)                       0.049      3.049 f
  U176/Z (INVERT_H)                       0.059      3.109 r
  U271/Z (NAND3_D)                        0.056      3.165 f
  U260/Z (NAND2BAL_E)                     0.046      3.211 r
  U261/Z (INVERT_F)                       0.037      3.247 f
  U259/Z (NAND2_E)                        0.049      3.296 r
  U351/Z (NAND2_E)                        0.051      3.347 f
  U335/Z (BUFFER_L)                       0.065      3.412 f
  U356/Z (NAND4_C)                        0.092      3.504 r
  U334/Z (BUFFER_J)                       0.068      3.572 r
  U333/Z (INVERT_J)                       0.040      3.612 f
  U339/Z (INVERT_O)                       0.051      3.663 r
  U340/Z (INVERT_N)                       0.046      3.709 f
  U247/Z (AND3_I)                         0.097      3.805 f
  U142/Z (INVERT_H)                       0.055      3.860 r
  U211/Z (INVERT_L)                       0.049      3.909 f
  U204/Z (AOI222_I)                       0.126      4.035 r
  U143/Z (INVERT_D)                       0.046      4.080 f
  coeff_read_out_reg[3]/D (DFF_E)         0.000      4.081 f
  data arrival time                                  4.081

  clock clk (rise edge)                  10.000     10.000
  clock network delay (ideal)             0.500     10.500
  clock uncertainty                      -0.500     10.000
  coeff_read_out_reg[3]/CLK (DFF_E)       0.000     10.000 r
  library setup time                     -0.224      9.776
  data required time                                 9.776
  -----------------------------------------------------------
  data required time                                 9.776
  data arrival time                                 -4.081
  -----------------------------------------------------------
  slack (MET)                                        5.696


  Startpoint: coeff_addr[1]
              (input port clocked by v_clk)
  Endpoint: coeff_read_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dsp_top            500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    3.000      3.000 r
  coeff_addr[1] (in)                      0.000      3.000 r
  U173/Z (INVERT_H)                       0.072      3.072 f
  U174/Z (INVERT_H)                       0.047      3.118 r
  U271/Z (NAND3_D)                        0.058      3.177 f
  U260/Z (NAND2BAL_E)                     0.046      3.223 r
  U261/Z (INVERT_F)                       0.037      3.259 f
  U259/Z (NAND2_E)                        0.049      3.308 r
  U351/Z (NAND2_E)                        0.051      3.359 f
  U335/Z (BUFFER_L)                       0.065      3.424 f
  U349/Z (NAND4_D)                        0.078      3.502 r
  U347/Z (INVERT_J)                       0.061      3.563 f
  U348/Z (INVERT_O)                       0.057      3.620 r
  U352/Z (INVERT_N)                       0.046      3.665 f
  U156/Z (NAND3_D)                        0.075      3.740 r
  U208/Z (INVERT_H)                       0.048      3.789 f
  U206/Z (INVERT_I)                       0.048      3.837 r
  U207/Z (INVERT_M)                       0.042      3.878 f
  U204/Z (AOI222_I)                       0.149      4.027 r
  U143/Z (INVERT_D)                       0.046      4.073 f
  coeff_read_out_reg[3]/D (DFF_E)         0.000      4.073 f
  data arrival time                                  4.073

  clock clk (rise edge)                  10.000     10.000
  clock network delay (ideal)             0.500     10.500
  clock uncertainty                      -0.500     10.000
  coeff_read_out_reg[3]/CLK (DFF_E)       0.000     10.000 r
  library setup time                     -0.224      9.776
  data required time                                 9.776
  -----------------------------------------------------------
  data required time                                 9.776
  data arrival time                                 -4.073
  -----------------------------------------------------------
  slack (MET)                                        5.703


  Startpoint: coeff_addr[0]
              (input port clocked by v_clk)
  Endpoint: coeff_read_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dsp_top            500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    3.000      3.000 r
  coeff_addr[0] (in)                      0.000      3.000 r
  U124/Z (INVERT_H)                       0.049      3.049 f
  U172/Z (INVERT_H)                       0.059      3.108 r
  U271/Z (NAND3_D)                        0.064      3.172 f
  U260/Z (NAND2BAL_E)                     0.046      3.218 r
  U261/Z (INVERT_F)                       0.037      3.255 f
  U259/Z (NAND2_E)                        0.049      3.304 r
  U351/Z (NAND2_E)                        0.051      3.355 f
  U335/Z (BUFFER_L)                       0.065      3.420 f
  U349/Z (NAND4_D)                        0.078      3.498 r
  U347/Z (INVERT_J)                       0.061      3.559 f
  U348/Z (INVERT_O)                       0.057      3.616 r
  U352/Z (INVERT_N)                       0.046      3.661 f
  U156/Z (NAND3_D)                        0.075      3.736 r
  U208/Z (INVERT_H)                       0.048      3.784 f
  U206/Z (INVERT_I)                       0.048      3.832 r
  U207/Z (INVERT_M)                       0.042      3.874 f
  U204/Z (AOI222_I)                       0.149      4.023 r
  U143/Z (INVERT_D)                       0.046      4.069 f
  coeff_read_out_reg[3]/D (DFF_E)         0.000      4.069 f
  data arrival time                                  4.069

  clock clk (rise edge)                  10.000     10.000
  clock network delay (ideal)             0.500     10.500
  clock uncertainty                      -0.500     10.000
  coeff_read_out_reg[3]/CLK (DFF_E)       0.000     10.000 r
  library setup time                     -0.224      9.776
  data required time                                 9.776
  -----------------------------------------------------------
  data required time                                 9.776
  data arrival time                                 -4.069
  -----------------------------------------------------------
  slack (MET)                                        5.708


  Startpoint: data_out_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: I_out[8] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dsp_top            500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  data_out_valid_reg/CLK (DFFR_E)         0.000      0.500 r
  data_out_valid_reg/Q (DFFR_E)           0.305      0.805 r
  U117/Z (BUFFER_J)                       0.063      0.868 r
  U154/Z (INVERT_K)                       0.038      0.907 f
  U155/Z (INVERT_M)                       0.047      0.953 r
  U218/Z (INVERT_K)                       0.042      0.996 f
  U219/Z (INVERT_K)                       0.053      1.049 r
  U197/Z (AND2_H)                         0.073      1.122 r
  U198/Z (INVERT_D)                       0.050      1.171 f
  U122/Z (INVERT_E)                       0.053      1.225 r
  U277/Z (INVERT_E)                       0.052      1.277 f
  U291/Z (INVERT_F)                       0.055      1.332 r
  U140/Z (INVERT_J)                       0.047      1.379 f
  U290/Z (INVERT_O)                       0.052      1.431 r
  I_out[8] (out)                          0.002      1.433 r
  data arrival time                                  1.433

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -1.433
  -----------------------------------------------------------
  slack (MET)                                        5.567


  Startpoint: data_out_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: I_out[7] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dsp_top            500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  data_out_valid_reg/CLK (DFFR_E)         0.000      0.500 r
  data_out_valid_reg/Q (DFFR_E)           0.305      0.805 r
  U117/Z (BUFFER_J)                       0.063      0.868 r
  U154/Z (INVERT_K)                       0.038      0.907 f
  U155/Z (INVERT_M)                       0.047      0.953 r
  U218/Z (INVERT_K)                       0.042      0.996 f
  U219/Z (INVERT_K)                       0.053      1.049 r
  U195/Z (AND2_H)                         0.073      1.122 r
  U196/Z (INVERT_D)                       0.050      1.171 f
  U121/Z (INVERT_E)                       0.053      1.225 r
  U276/Z (INVERT_E)                       0.052      1.277 f
  U293/Z (INVERT_F)                       0.055      1.332 r
  U139/Z (INVERT_J)                       0.047      1.379 f
  U292/Z (INVERT_O)                       0.052      1.431 r
  I_out[7] (out)                          0.002      1.433 r
  data arrival time                                  1.433

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -1.433
  -----------------------------------------------------------
  slack (MET)                                        5.567


  Startpoint: data_out_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_out[4] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dsp_top            500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  data_out_valid_reg/CLK (DFFR_E)         0.000      0.500 r
  data_out_valid_reg/Q (DFFR_E)           0.305      0.805 r
  U117/Z (BUFFER_J)                       0.063      0.868 r
  U154/Z (INVERT_K)                       0.038      0.907 f
  U155/Z (INVERT_M)                       0.047      0.953 r
  U218/Z (INVERT_K)                       0.042      0.996 f
  U219/Z (INVERT_K)                       0.053      1.049 r
  U199/Z (AND2_H)                         0.073      1.122 r
  U200/Z (INVERT_D)                       0.050      1.171 f
  U118/Z (INVERT_E)                       0.053      1.225 r
  U279/Z (INVERT_E)                       0.052      1.277 f
  U313/Z (INVERT_F)                       0.055      1.332 r
  U130/Z (INVERT_J)                       0.047      1.379 f
  U312/Z (INVERT_O)                       0.052      1.431 r
  Q_out[4] (out)                          0.002      1.433 r
  data arrival time                                  1.433

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -1.433
  -----------------------------------------------------------
  slack (MET)                                        5.567


  Startpoint: data_out_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_out[8] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dsp_top            500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  data_out_valid_reg/CLK (DFFR_E)         0.000      0.500 r
  data_out_valid_reg/Q (DFFR_E)           0.305      0.805 r
  U117/Z (BUFFER_J)                       0.063      0.868 r
  U154/Z (INVERT_K)                       0.038      0.907 f
  U155/Z (INVERT_M)                       0.047      0.953 r
  U218/Z (INVERT_K)                       0.042      0.996 f
  U220/Z (INVERT_M)                       0.050      1.046 r
  U282/Z (AND2_H)                         0.072      1.118 r
  U283/Z (INVERT_D)                       0.049      1.167 f
  U120/Z (INVERT_E)                       0.053      1.221 r
  U281/Z (INVERT_E)                       0.052      1.273 f
  U307/Z (INVERT_F)                       0.055      1.329 r
  U134/Z (INVERT_J)                       0.047      1.375 f
  U306/Z (INVERT_O)                       0.052      1.427 r
  Q_out[8] (out)                          0.002      1.430 r
  data arrival time                                  1.430

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -1.430
  -----------------------------------------------------------
  slack (MET)                                        5.570


  Startpoint: data_out_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_out[7] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dsp_top            500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  data_out_valid_reg/CLK (DFFR_E)         0.000      0.500 r
  data_out_valid_reg/Q (DFFR_E)           0.305      0.805 r
  U117/Z (BUFFER_J)                       0.063      0.868 r
  U154/Z (INVERT_K)                       0.038      0.907 f
  U155/Z (INVERT_M)                       0.047      0.953 r
  U218/Z (INVERT_K)                       0.042      0.996 f
  U220/Z (INVERT_M)                       0.050      1.046 r
  U223/Z (AND2_H)                         0.072      1.118 r
  U224/Z (INVERT_D)                       0.049      1.167 f
  U119/Z (INVERT_E)                       0.053      1.221 r
  U280/Z (INVERT_E)                       0.052      1.273 f
  U309/Z (INVERT_F)                       0.055      1.329 r
  U133/Z (INVERT_J)                       0.047      1.375 f
  U308/Z (INVERT_O)                       0.052      1.427 r
  Q_out[7] (out)                          0.002      1.430 r
  data arrival time                                  1.430

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -1.430
  -----------------------------------------------------------
  slack (MET)                                        5.570


1
