2. Previous Work

2.1. Introduction to NCL

NCL circuits utilize multi-rail logic, such as dual-rail, to achieve delay-insensitivity. A dual-rail signal, D, consists of two wires, D0Â and D1, which may assume any value from the set {DATA0, DATA1, NULL}. The DATA0 state (D0Â = 1, D1Â = 0) corresponds to a Boolean logic 0, the DATA1 state (D0Â = 0, D1Â = 1) corresponds to a Boolean logic 1, and the NULL state (D0Â = 0, D1Â = 0) corresponds to the empty set, meaning that the value ofÂ DÂ is not yet available. The two rails are mutually exclusive, such that both rails can never be asserted simultaneously; this state is defined as an illegal state. Dual-rail logic is a space optimal 1-hot delay-insensitive code, requiring two wires per bit.

NCL circuits are comprised of 27 fundamental gates [3]. These 27 gates constitute the set of all functions consisting of four or fewer variables. Here, a variable refers to one rail of a multi-rail signal; hence, a four variable function is not the same as a function of four literals, which would consist of eight variables, assuming dual-rail logic. The primary type of threshold gate, shown inÂ Figure 1, is the THmn gate, where 1 â‰¤Â mÂ â‰¤Â n. THmn gates haveÂ nÂ inputs; at leastÂ mÂ of theÂ nÂ inputs must be asserted before the output will become asserted; and NCL threshold gates are designed withÂ hysteresisÂ state-holding capability, such that all asserted inputs must be de-asserted before the output will be de-asserted. Hysteresis ensures a complete transition of inputs back to NULL before asserting the output associated with the next wavefront of input data. Therefore, a THnn gate is equivalent to an n-input C-element [4] and a TH1n gate is equivalent to an n-input OR gate. Besides the static NCL gate implementation, shown inÂ Figure 2, there are other CMOS implementations, as detailed in [5,6]. In a THmn gate, each of theÂ nÂ inputs is connected to the rounded portion of the gate; the output emanates from the pointed end of the gate; and the gateâ€™s threshold value,Â m, is written inside of the gate. NCL threshold gates may also include aÂ resetÂ input to initialize the output. These resettable gates are used in the design of DI registers [7].

ï¿¼

Figure 1.Â THmn threshold gate.

NCL systems contain at least two DI registers, one at both the input and at the output, and can be finely pipelined by inserting additional registers, as shown inÂ Figure 3. Two adjacent register stages interact through their request and acknowledge signals,Â KiÂ andÂ Ko, respectively, to prevent the current DATA wavefront from overwriting the previous DATA wavefront, by ensuring that the two DATA wavefronts are always separated by a NULL wavefront. The acknowledge signals are combined in the Completion Detection circuitry to produce the request signal(s) to the previous register stage, utilizing either the full-word or bit-wise completion strategy [7].

To ensure delay-insensitivity, NCL circuits must adhere to the following criteria: Input-Completeness and Observability [8]. Input-Completeness requires that all outputs of a combinational circuit may not transition from NULL to DATA until all inputs have transitioned from NULL to DATA, and that all outputs of a combinational circuit may not transition from DATA to NULL until all inputs have transitioned from DATA to NULL. In circuits with multiple outputs, it is acceptable according to Seitzâ€™s â€œweak conditionsâ€ of DI signaling [9] for some of the outputs to transition without having a complete input set present, as long as all outputs cannot transition before all inputs arrive. Observability requires that noÂ orphansÂ may propagate through a gate [10]. An orphan is defined as a wire that transitions during the current DATA wavefront, but is not used in the determination of the output. Orphans are caused by wire forks and can be neglected through the isochronic fork assumption [11,12], as long as they are not allowed to cross a gate boundary. ThisÂ observabilityÂ condition, also referred to as indicatability or stability, ensures that every gate transition is observable at the output, which means that every gate that transitions is necessary to transition at least one of the outputs.

ï¿¼

Figure 2.Â NCL threshold gate design. (a) General static implementation; (b) TH23 static implementation.

ï¿¼

Figure 3.Â NCL system framework: input wavefronts are controlled by local handshaking and Completion Detection signals.

2.2. Introduction to MTCMOS

MTCMOS reduces leakage power by disconnecting the power supply from the circuit during idle (or sleep) mode while maintaining high performance in active mode, by utilizing different transistor threshold voltages (Vt) [1]. Low-VtÂ transistors are faster but have high leakage, whereas high-VtÂ transistors are slower but have far less leakage current. MTCMOS combines these two types of transistors by utilizing low-VtÂ transistors for circuit switching to preserve performance and high-VtÂ transistors to gate the circuit power supply to significantly decrease sub-threshold leakage.

One MTCMOS method uses low-VtÂ transistors for critical paths to maintain high performance, while using slower high-VtÂ transistors for the non-critical paths to reduce leakage. Besides this path replacement methodology, there are two other architectures for implementing MTCMOS. A course-grained technique investigated in [13] uses low-VtÂ logic for all circuit functions, and gates the power to entire logic blocks with high-VtÂ sleep transistors, denoted by a dotted circle, as shown inÂ Figure 4. The sleep transistors are controlled by aÂ SleepÂ signal. During active mode, theÂ SleepÂ signal is de-asserted, causing both high-VtÂ transistors to turn on and provide a virtual power and ground to the low-VtÂ logic. When the circuit is idle, theÂ SleepÂ signal is asserted, forcing both high-VtÂ transistors to turn off and disconnect power from the low-VtÂ logic, resulting in a very low sub-threshold leakage current. One major drawback of this method is that partitioning the circuit into appropriate logic blocks and sleep transistor sizing is difficult for large circuits. An alternative fine-grained architecture, shown inÂ Figure 5, incorporates the MTCMOS technique within every gate [14], using low-VtÂ transistors for the Pull-Up Network (PUN) and Pull-Down Network (PDN) and a high-VtÂ transistor to gate the leakage current between the two networks. Two additional low-VtÂ transistors are included in parallel with the PUN and PDN to maintain nearly equivalent voltage potential across these networks during sleep mode (i.e., X1 is approximatelyÂ VDDÂ and X2 is approximately GND). Implementing MTCMOS within each gate solves the problems of logic block partitioning and sleep transistor sizing, since each gate is sized separately comprising the gate library; however, this results in a large area overhead.

ï¿¼

Figure 4.Â General MTCMOS circuit architecture [13].

ï¿¼

Figure 5.Â MTCMOS applied to a Boolean gate [14].

In general, three serious drawbacks hinder the widespread usage of MTCMOS in synchronous circuits [13]: (1) the generation ofÂ SleepÂ signals is timing critical, often requiring complex logic circuits; (2) synchronous storage elements lose data when the power transistors are turned off during sleep mode, although this can be solved with special register designs; and (3) logic block partitioning and transistor sizing is very difficult for the course-grained approach, which is critical for correct circuit operation, and the fine-grained approach requires a large area overhead. However, all three of these drawbacks are eliminated by utilizing NCL in conjunction with the MTCMOS technique.

2.3. Introduction to MTNCL

MTNCL was originally developed in [15,16,17,18,19], as summarized below, while this paper provides significant enhancements to the original MTNCL concept.

2.3.1. Early-Completion Input-Incomplete (ECII) MTNCL Architecture

NCL threshold gates are larger and implement more complicated functions than basic Boolean gates, such that fewer threshold gates are normally needed to implement an arbitrary function compared to the number of Boolean gates; however, the NCL implementation often requires more transistors. Therefore, incorporating MTCMOS inside each threshold gate facilitates easy sleep transistor sizing without requiring as large of an area overhead. Since floating nodes may result in substantial short circuit power consumption at the following stage, an MTCMOS structure similar to the one shown inÂ Figure 5Â is used to pull the output node to ground during sleep mode. When all MTNCL gates in a pipeline stage are in sleep mode, such that all gate outputs are logic 0, this condition is equivalent to the pipeline stage being in the NULL state. Hence, after each DATA cycle, all MTNCL gates in a pipeline stage can be forced to output logic 0 by asserting the sleep control signal instead of propagating a NULL wavefront through the stage, such that data is not lost during sleep mode.

Since the completion detection signal,Â Ko, indicates whether the corresponding pipeline stage is ready to undergo a DATA or NULL cycle,Â KoÂ can be naturally used as the sleep control signal, without requiring any additional hardware, in contrast to the complexÂ SleepÂ signal generation circuitry needed for synchronous MTCMOS circuits. Unfortunately, the direct implementation of this idea using regular NCL completion compromises delay-insensitivity [18]. To solve this problem, Early Completion [20] can be used in lieu of regular completion, as shown inÂ Figure 6, where each completion signal is used as the sleep signal for all threshold gates in the subsequent pipeline stage. Early Completion utilizes the inputs of registeri-1Â along with theÂ KiÂ request to registeriâˆ’1, instead of just the outputs of registeri-1Â as in regular completion, to generate the request signal to registeriâˆ’2,Â Koiâˆ’1. The combinational logic will not be put to sleep until all inputs are NULL and the stage is requesting NULL; therefore, the NULL wavefront is ready to propagate through the stage, so the stage can instead be put to sleep without compromising delay-insensitivity. The stage will then remain in sleep mode until all inputs are DATA and the stage is requesting DATA, and is therefore ready to evaluate. This Early Completion MTNCL architecture, denoted asÂ ECII, ensures input-completeness through the sleep mechanism (i.e., the circuit is only put to sleep after all inputs are NULL, when all gates are then simultaneously forced to logic 0, and only makes an evaluation after all inputs are DATA), such that input-incomplete logic functions can be used to design the circuit, which decreases area and power and increases speed. Note that sleeping the C/L in lieu of propagating a NULL wavefront compromises observability, such that all C/L gates whose outputs are not inputs to the subsequent register are unobservable. While this makes the architecture less theoretically delay-insensitive, in practice this additional delay sensitivity will not cause problems, as long as the sleep trees are constructed such that there is not a large delay between sleeping the C/L output gates and gates internal to the C/L. This sleep tree timing requirement is easily achievable.

ï¿¼

Figure 6.Â MTNCL pipeline architecture using Early Completion.

2.3.2. MTNCL Threshold Gate Design for ECII Architecture

The MTCMOS structure is incorporated inside each NCL threshold gate, and actually results in a number of the original transistors no longer being needed. As shown inÂ Figure 7a, theÂ resetÂ circuitry is no longer needed, since the gate output will now be forced to NULL by the MTCMOS sleep mechanism, instead of by all inputs becoming logic 0.Â hold1Â is used to ensure that the gate remains asserted, once it has become asserted, until all inputs are de-asserted, in order to guarantee input-completeness with respect to the NULL wavefront; however, since the ECII architecture guarantees input-completeness through the sleep mechanism, as explained inÂ Section 2.3.1, it follows that NCL gate hysteresis is no longer required. Hence, theÂ hold1Â circuitry and corresponding NMOS transistor are removed, and the PMOS transistor is removed to maintain the complementary nature of CMOS logic (i.e.,Â setÂ andÂ hold0Â are complements of each other), such that the gate is never floating.

ï¿¼

Figure 7.Â (a) Incorporating MTCMOS into NCL threshold gates; (b) SMTNCL gate structure; (c) TH23 implementation.

Improved from the direct MTCMOS NCL threshold gate implementation [15], similar to the structure shown inÂ Figure 5, a modified Static MTNCL threshold gate structure, referred to as SMTNCL, is shown inÂ Figure 7b. This modification eliminates the output wake-up glitch by moving the power gating high-VtÂ transistor to the PDN, and removing the two bypass transistors. All PMOS transistors except the output inverter are high-Vt, because they are only turned on when the gate enters sleep mode and the inputs become logic 0, and remain on when the gate exits sleep mode, until the gateâ€™sÂ setÂ condition becomes true. In both cases, the gate output is already logic 0; therefore, the speed of these PMOS transistors does not affect performance, so high-VtÂ transistors are used to reduce leakage current. During active mode, theÂ SleepÂ signal is logic 0 andÂ ğ‘†ğ‘™ğ‘’ğ‘’ğ‘îƒµîƒ·îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶ï¿½ï¿½ï¿½ï¿½ï¿½Â¯Â is logic 1, such that the gate functions as normal. During sleep mode,Â SleepÂ is logic 1 andÂ ğ‘†ğ‘™ğ‘’ğ‘’ğ‘îƒµîƒ·îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶ï¿½ï¿½ï¿½ï¿½ï¿½Â¯Â is logic 0, such that the output low-VtÂ pull-down transistor is turned on quickly to pull the output to logic 0, while the high-VtÂ NMOS gating transistor is turned off to reduce leakage. Note that since the internal node, betweenÂ setÂ andÂ hold0, is logic 1 during sleep mode and the output is logic 0, the NMOS transistor in the output inverter is no longer on the critical path and therefore can be a high-VtÂ transistor. As an example, this SMTNCL implementation of the static TH23 gate is shown inÂ Figure 7c.

2.3.3. MTNCL Threshold Gate Design for ECII Architecture

Combining the ECII architecture with the SMTNCL gate structure, results in a delay-sensitivity problem, as shown inÂ Figure 8. After a DATA cycle, if most, but not all, inputs become NULL, this Partial NULL (PN) wavefront can pass through the stageâ€™s input register, because the subsequent stage is requesting NULL, and cause all stage outputs to become NULL, before all inputs are NULL and the stage is put to sleep, because theÂ hold1Â logic has been removed from the SMTNCL gates. This violates the input-completeness criteria, discussed inÂ Section 2.1, and can cause the subsequent stage to request the next DATA while the previous stage input is still a partial NULL, such that the preceding wavefront bits that are still DATA will be retained and utilized in the subsequent operation, thereby compromising delay-insensitivity, similar to the problem when using regular completion instead of Early Completion for MTNCL [18].

ï¿¼

Figure 8.Â Delay-sensitivity problem combining ECII architecture with SMTNCL gates.

There are two solutions to this problem, one at the architecture level and the other at the gate level. Since the problem is caused by a partial NULL passing through the register, this can be fixed at the architecture-level by ensuring that the NULL wavefront is only allowed to pass through the register after all register inputs are NULL, which is easily achievable by using the stageâ€™s inverted sleep signal as its input registerâ€™sÂ KiÂ signal. This Fixed Early Completion Input-Incomplete (FECII) architecture is shown inÂ Figure 9. Compared to ECII, FECII is slower because the registers must wait until all inputs become DATA/NULL before they are latched. Note that a partial DATA wavefront passing through the register does not pose a problem, because the stage will remain in sleep mode until all inputs are DATA, thereby ensuring that all stage outputs will remain NULL until all inputs are DATA.

ï¿¼

Figure 9.Â Fixed Early Completion Input-Incomplete (FECII) architecture.

This problem can also be solved at the gate level by adding theÂ hold1Â logic back into each SMTNCL gate, to ensure input-completeness with respect to NULL, such that a partial NULL wavefront cannot cause all outputs to become NULL. Note that this requires the PMOS transistor betweenÂ hold0Â andÂ VDDÂ to be re-added to prevent a direct path fromÂ VDDÂ to ground when bothÂ hold1Â andÂ hold0Â are simultaneously asserted. Also note that theÂ hold1Â transistors not shared with theÂ setÂ condition can be high-VtÂ transistors, since they are not on the critical path. This Static MTNCL implementation withÂ hold1Â is shown inÂ Figure 10, and is denoted as SMTNCL1.

ï¿¼

Figure 10.Â (a) SMTNCL1 gate structure; (b) TH23 implementation.

To summarize, the ECII architecture only works with SMTNCL1 gates, which include theÂ hold1Â function. The FECII architecture works with both SMTNCL and SMTNCL1 gates; however, SMTNCL gates would normally be used with FECII since they require fewer transistors. Additionally, the ECII architecture is faster than FECII, when both use the same MTNCL gates.

2.3.4. Bit-Wise MTNCL

Bit-Wise MTNCL (BWMTNCL) was developed in [19] to yield an ultra-low power methodology for bit-wise pipelined [7] NCL systems. Direct application of the MTNCL concept (i.e., utilizing Early Completion and sleeping gates in lieu of the NULL cycle) to bit-wise pipelined NCL systems resulted in excessive overhead [19]. So, BWMTNCL instead utilizes the regular NCL architecture, shown inÂ Figure 3, along with the regular NCL gate design, shown inÂ Figure 7a, modified to utilize the minimum number of high-VtÂ transistors such that all paths fromÂ VDDÂ to ground contain a high-VtÂ transistor. As an example, the BWMTNCL TH23 gate is shown inÂ Figure 11. Even though BWMTNCL was originally developed for bit-wise pipelined NCL systems, the BWMTNCL gates can also be used for full-word pipelined NCL systems, as demonstrated in [19] and included for comparison herein.

ï¿¼

Figure 11.Â BWMTNCL applied to TH23 gate.

3. MTNCL Enhancements

The previous SMTNCL1 gate, shown inÂ Figure 10, requires a significant number of additional transistors to implement theÂ hold1Â functionality; however, the number of additional transistors can be significantly reduced. Additionally, the previous MTNCL architecture only allows for the combinational logic (C/L) to be slept, whereas this paper develops two modified MTNCL architectures, where (1) the completion logic can also be slept; and (2) both the registration and completion logic can also be slept.

3.1. New SMTNCL1 Gate

Figure 12Â shows the new SMTNCL1 gate, which only requires two additional transistorsÂ vs.Â the SMTNCL gate. The difference between the new SMTNCL1 gate inÂ Figure 12Â and the previous version inÂ Figure 10Â is that theÂ hold1Â logic has been removed. The feedback NMOS transistor is sufficient to hold the output atÂ logic 1, without the hold1 circuitry, because this ensures that once the gate output has been asserted due to the current DATA wavefront, that it will only be de-asserted when the gate is put to sleep (i.e., when all circuit inputs are NULL), and will not be de-asserted due to a partial NULL wavefront.

ï¿¼

Figure 12.Â (a) New SMTNCL1 gate structure; (b) TH23 implementation.

3.2. Sleep Completion and Registration Logic

Section 2.3Â described the MTNCL architecture where an NCL circuitâ€™s C/L was slept in lieu of the NULL cycle to significantly reduce leakage power. However, during sleep mode the circuitâ€™s completion and registration logic remains active, which for a fine grain pipelined circuit may be a significant portion of the logic. Therefore, it would be very beneficial to be able to sleep the completion and registration logic in addition to the C/L. The completion logic can be slept by modifying the ECII architecture, shown inÂ Figure 6, to include a sleep input to the completion logic and use SMTNCL1 gates to implement the completion logic, as shown inÂ Figure 13Â andÂ Figure 14, respectively. Note that the final inverting TH22 gate is a regular NCL gate, which is not slept. This is consistent with the NULL cycle, where the internal completion component gates are all logic 0, except for the final inverting TH22 gate.

ï¿¼

Figure 13.Â SECII architecture with Completion Logic slept.

ï¿¼

Figure 14.Â Early completion component withÂ SleepÂ input.

During a NULL cycle, the register output is also NULL, so it too can be slept, as shown inÂ Figure 15. Instead of using two SMTNCL1 TH22 gates to implement the register, the sleep transistors for each rail can be combined, such that a dual-rail register is implemented as a single component in order to reduce the area, as shown inÂ Figure 16a. Note that this architecture is similar to the FECII architecture shown inÂ Figure 9, which does not allow a partial NULL to propagate through the register, such that the C/L can be implemented with the smaller SMTNCL gates instead of SMTNCL1 gates.

ï¿¼

Figure 15.Â SECRII architecture with Completion Logic and Registration slept.

3.3. Combine SECRII with BWMTNCL

The SMTNCL gates utilized in the SECRII architecture require both aÂ SleepÂ andÂ ğ‘†ğ‘™ğ‘’ğ‘’ğ‘îƒµîƒ·îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶ï¿½ï¿½ï¿½ï¿½ï¿½Â¯Â input, each of which necessitates a large buffer tree. Hence, eliminating one of these inputs would decrease area and energy. TheÂ ğ‘†ğ‘™ğ‘’ğ‘’ğ‘îƒµîƒ·îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶ï¿½ï¿½ï¿½ï¿½ï¿½Â¯Â (nsleep), input can be eliminated from the SMTNCL gate by combining the SMTNCL architecture inÂ Figure 7Â with the BWMTNCL architecture inÂ Figure 11, as shown inÂ Figure 16b andÂ Figure 17. Instead of utilizing a high-VtÂ transistor to gate theÂ setÂ logic from ground, theÂ setÂ logic is implemented in BWMTNCL fashion utilizing the minimum number of high-VtÂ transistors such that all paths through theÂ setÂ function to ground contain a high-VtÂ transistor.

ï¿¼

Figure 16.Â Slept DI register: (a) with bothÂ SleepÂ andÂ nsleepÂ inputs; (b) w/oÂ nsleepÂ input.

ï¿¼

Figure 17.Â SMTNCL w/oÂ nsleepÂ applied to TH23 gate.

3.4. Safe SECRII Architecture

The SECRII w/o nsleep architecture pushes the benefits of MTNCL to its limits, providing for the smallest, fastest, and lowest energy consuming MTNCL architecture, as discussed inÂ Section 4. The SECRII architecture, however, comes with more timing sensitivity due to a potential race condition between sleeping a stage and latching DATA for the next stage. For example, when registeriâ€™s input is DATA, and DATA is being requested by the next stage, registeriâ€™s Slept Early Completion component output will change from logic 1 to logic 0, which will wake up registeriÂ to latch the DATA. If the input to the previous register, registeriâˆ’1, is already NULL, the 1 to 0 transition of registeriâ€™s Slept Early Completion component will cause registeriâˆ’1â€™s Slept Early Completion component output to change from logic 0 to logic 1, which will sleep the C/L preceding registeri. Hence, a race condition exists between registeriÂ latching the DATA before it becomes NULL by sleeping the preceding C/L that generated the DATA, such that the time to pass DATA through registeriÂ once itsÂ sleepÂ input transitions from 1 to 0 must be less than the time to transition registeriâˆ’1â€™s Slept Early Completion component inverting TH22 output gate from 0 to 1 followed by the time to sleep the C/L preceding registeriÂ to NULL. The first path is a single MTNCL gate (the register); whereas the second path consists of an NCL TH22 gate, followed by an inverter, followed by an MTNCL gate; therefore, this potential race condition is easily mitigated. Note that in practice, both of these paths also contain a buffer tree for the sleep signal; hence, a simple analysis of each sleep network is needed to ensure that its timing is not generating a problematic race condition.

This potentially problematic race condition can be avoided by using the safe SECRII architecture, as described in [21] and shown inÂ Figure 18. This safe architecture requires the DATA wavefront to completely propagate through the next stage before sleeping the current stage, hence, avoiding the race condition. This can be easily achieved by using the signal at the output of the completion tree (before the final inverting TH22 gate, referred to as KobcÂ inÂ Figure 14) of the next stage as theÂ KoÂ input to the Early Completion/Sleep Generation circuit for the current stage. This signal is shown as an additional output for each Early Completion component inÂ Figure 18, and must be inverted before connecting to theÂ KoÂ input of the previous Early Completion component. The main drawback of this safe architecture is that it significantly decreases performance.

ï¿¼

Figure 18.Â Safe SECRII architecture.

4. Simulation Results

To compare the various MTNCL architectures, a number of four-stage pipelined 32-bit IEEE single-precision floating-point co-processors, which perform addition, subtraction, and multiplication [22], as shown inÂ Figure 19, were designed using the 1.2V IBM 8RF-LM 130 nm CMOS process, and were simulated at the transistor level, after inserting buffers, using Cadenceâ€™s UltraSim simulator running a VerilogA controller in mixed-signal mode that utilized 25 sets of randomly selected floating-point numbers for each add/sub and multiply operation, whose results were averaged to generate the data shown inÂ Table 1. Note that all transistors for all designs, both asynchronous and synchronous, are minimum sized except for the buffers.Â Table 1Â lists the MTNCL results and also compares to the regular NCL implementation using all low-VtÂ transistors and all high-VtÂ transistors, and the synchronous MTCMOS design. Note that the synchronous MTCMOS design only sleeps after a preset number of identical input datasets are received, which requires a small Power Management Unit (PMU) to compare adjacent datasets and count identical consecutive datasets [23]. The floating-point co-processor has two distinct datapaths, the add/subtract unit and the multiplier, which have different throughput, so the data for each is presented separately, and can be averaged to yield the combined results.Â TDDÂ is the average DATA plus NULL processing time, which is comparable to the synchronous clock period. To compare to the MTCMOS synchronous design, the clock was set to match the speed of the fastest MTNCL design, even though the synchronous design can operate faster (less than 2X).Â TDDÂ and Energy/Operation are calculated while the circuit is operating at its maximum speed, while Idle Power is calculated using DC analysis after the pipeline is flushed with all NULL inputs for the asynchronous circuits, and after the PMU sleeps the synchronous circuit. Note that the PMU must always stay active and can never sleep because it needs to continuously monitor the incoming data to know when it changes in order to wake up the rest of the circuitry to process the new data. Hence, for the asynchronous circuits, idle power is equivalent to leakage power, and does not depend on the previous type of operations (i.e., either add/sub or mult), since the following sleep state is the same (i.e., both pipelines are all NULL). However, idle power is slightly different for add/subÂ vs.Â mult for the synchronous design because the clock period is different.

Comparing the various MTNCL designs shows that the new MTNCL gate withÂ hold1Â (SMTNCL1) requires less area, energy, and power than the previous version in [18], and is slightly faster. Sleeping the completion logic along with the C/L slightly reduces area, energy, and leakage power, and significantly increases speed, while sleeping the C/L, completion logic, and registers significantly decreases area, energy, and leakage power, and slightly increases speed. The SMTNCL with SECRII without nsleep design that combines the SMTNCL with SECRII and BWMTNCL architectures further reduces area and energy while increasing speed, at the cost of a slight increase in leakage power. Note that the FECII circuit is faster than the ECII circuit because the FECII design utilizes the faster SMTNCL gates.

ï¿¼

Figure 19.Â Thirty-two-bit IEEE single-precision floating-point co-processor architecture.

Table 1.Â MTNCL comparisons.

ï¿¼

The best MTNCL design,Â SMTNCL with SECRII without nsleep, requires 43% less area, 34% less energy, two orders of magnitude less leakage power, and is 19% faster than the regular low-VtÂ NCL design, has 46% less leakage power than the regular high-VtÂ NCL design, and requires 14% less area, 86% less energy, and three orders of magnitude less idle power than the synchronous MTCMOS design while operating at the same speed, although the MTCMOS synchronous design can operate faster (less than 2X). Note that the synchronous circuitâ€™s idle power is mostly dynamic power from its PMU, which continues to run when the co-processor is idle to determine when to wake up the co-processor, as mentioned above, which is why it is so much more than the asynchronous designs, which due to their handshaking, do not switch at all when idle, without requiring any additional circuitry. Hence, if a user-controlled sleep input was added, the synchronous circuit would not require a PMU, such that its idle power would be solely comprised of its leakage power, which would be the same order of magnitude as the MTNCL asynchronous designs, since leakage power is proportional to number of gates for MTCMOS based circuits.

Hence, theÂ SMTNCL with SECRII without nsleepÂ architecture presented herein vastly outperforms traditional NCL in all aspects, area, speed, energy, and leakage power, and significantly outperforms the MTCMOS synchronous architecture in terms of area, energy, and idle power. Finally, to increase timing robustness, one can optionally use the safe SMTNCL with SECRII without nsleep architecture, which preserves all the area and power advantages of the normal SMTNCL with SECRII without nsleep architecture but reduces performance.

5. Conclusions

This paper describes enhancements to the ultra-low power MTNCL methodology developed in [15,16,17,18,19]. Specifically, a new MTNCL gate withÂ hold1Â capability was designed, which is smaller, faster, and has lower power than the previous version in [18]. Additionally, two new MTNCL architectures were developed that allow for the completion logic to be slept in addition to the C/L and for the C/L, completion logic, and registration to all be slept; and this new architecture was combined with the BWMTNCL architecture in [19] to further reduce area and energy and increase speed by removing theÂ ğ‘†ğ‘™ğ‘’ğ‘’ğ‘îƒµîƒ·îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶ï¿½ï¿½ï¿½ï¿½ï¿½Â¯Â buffer tree. Transistor-level simulation of a four-stage pipelined 32-bit IEEE single-precision floating-point co-processor using the 1.2V IBM 8RF-LM 130 nm CMOS process shows that the new architecture that sleeps the C/L, completion logic, and registration without theÂ ğ‘†ğ‘™ğ‘’ğ‘’ğ‘îƒµîƒ·îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶îƒ¶ï¿½ï¿½ï¿½ï¿½ï¿½Â¯Â buffer tree is superior to the previous MTNCL architectures in all categories (i.e., area, speed, energy, and leakage power), vastly outperforms traditional NCL in all aspects, and significantly outperforms the MTCMOS synchronous architecture in terms of area, energy, and idle power, although the MTCMOS synchronous design can operate faster.

Acknowledgments

The authors gratefully acknowledge the support from DARPA under grant: W15P7T-08-C-V404, and from the National Science Foundation under grant: CCF-1116405.

Author Contributions

Liang Zhou, Scott Smith, and Jia Di developed the MTNCL methodology presented herein; Ravi Parameswaran developed the 32-bit single precision floating-point unit architecture utilized as the test bed herein to compare the various circuits; and Farhad Parsan implemented and simulated the safe SECRII architecture, and wrote the corresponding section.

Conflicts of Interest

The authors declare no conflict of interest.

References

Mutoh, S.; Douseki, T.; Matsuya, Y.; Aoki, T.; Shigematsu, S.; Yamada, J. 1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS.Â IEEE J. Solid-State CircuitsÂ 1995,Â 30, 847â€“854. [Google Scholar] [CrossRef]

Fant, K.M.; Brandt, S.A. NULL Convention Logic: A Complete and Consistent Logic for Asynchronous Digital Circuit Synthesis. In Proceedings of the International Conference on Application Specific Systems, Architectures and Processors, Chicago, IL, USA, 19â€“21 August 1996; pp. 261â€“273.

Sobelman, G.E.; Fant, K.M. CMOS Circuit Design of Threshold Gates with Hysteresis. In Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (II), Monterey, CA, USA, 31 Mayâ€“3 June 1998; pp. 61â€“65.

Muller, D.E. Asynchronous Logics and Application to Information Processing. InÂ Switching Theory in Space Technology; Stanford University Press: Redwood City, CA, USA, 1963; pp. 289â€“297. [Google Scholar]

Parsan, F.A.; Smith, S.C. CMOS Implementation of Static Threshold Gates with Hysteresis: A New Approach. In Proceedings of the IFIP/IEEE International Conference on VLSI-SoC, Santa Cruz, CA, USA, 7â€“10 October 2012; pp. 41â€“45.

Parsan, F.A.; Smith, S.C. CMOS Implementation Comparison of NCL Gates. In Proceedings of the IEEE International Midwest Symposium on Circuits and Systems, Boise, ID, USA, 5â€“8 August 2012; pp. 394â€“397.

Smith, S.C.; DeMara, R.F.; Yuan, J.S.; Hagedorn, M.; Ferguson, D. Delay-Insensitive Gate-Level Pipelining.Â Elsevierâ€™s Integ. VLSI J.Â 2001,Â 30, 103â€“131. [Google Scholar] [CrossRef]

Smith, S.C.; DeMara, R.F.; Yuan, J.S.; Ferguson, D.; Lamb, D. Optimization of NULL Convention Self-Timed Circuits.Â Integr. VLSI J.Â 2004,Â 37, 135â€“165. [Google Scholar] [CrossRef]

Seitz, C.L. System Timing. InÂ Introduction to VLSI Systems; Addison-Wesley: Boston, MA, USA, 1980; pp. 218â€“262. [Google Scholar]

Kondratyev, A.; Neukom, L.; Roig, O.; Taubin, A.; Fant, K. Checking Delay-Insensitivity: 104Â Gates and Beyond. In Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems, Manchester, UK, 8â€“11 April 2002; pp. 149â€“157.

Martin, A.J. Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits. InÂ Developments in Concurrency and Communication; UT Year of Programming Institute on Concurrent Programming, Addison-Wesley: Boston, MA, USA, 1990; pp. 1â€“64. [Google Scholar]

Van Berkel, K. Beware the Isochronic Fork.Â Integr. VLSI J.Â 1992,Â 13, 103â€“128. [Google Scholar] [CrossRef]

Kao, J.T.; Chandrakasan, A.P. Dual-Threshold Voltage Techniques for Low-Power Digital Circuits.Â IEEE J. Solid-State CircuitsÂ 2000,Â 35, 1009â€“1018. [Google Scholar] [CrossRef]

Lakshmikanthan, P.; Sahni, K.; Nunez, A. Design of Ultra-Low Power Combinational Standard Library Cells Using a Novel Leakage Reduction Methodology. In Proceedings of the IEEE International SoC Conference, Taipei, Taiwan, 24â€“27 September 2006; pp. 93â€“94.

Bailey, A.D.; Di, J.; Smith, S.C.; Mantooth, H.A. Ultra-Low Power Delay-Insensitive Circuit Design. In Proceedings of IEEE Midwest Symposium on Circuits and Systems, Knoxville, TN, USA, 10â€“13 August 2008; pp. 503â€“506.

Bailey, A.D.; Al Zahrani, A.; Fu, G.; Di, J.; Smith, S.C. Multi-Threshold Asynchronous Circuit Design for Ultra-Low Power.Â J. Low Power Electron.Â 2008,Â 4, 337â€“348. [Google Scholar] [CrossRef]

Alzahrani, A.; Bailey, A.D.; Fu, G.; Di, J. Glitch-Free Design for Multi-Threshold CMOS NCL Circuits. In Proceedings of the ACM 2009 Great Lakes Symposium on VLSI, Boston, MA, USA, 10â€“12 May 2009.

Smith, S.C.; Di, J.Â Designing Asynchronous Circuits using NULL Convention Logic (NCL); Synthesis Lectures on Digital Circuits and Systems; Morgan & Claypool Publishers: San Rafael, CA, USA, 2009; Volume 4. [Google Scholar] [CrossRef]

Zhou, L.; Smith, S.C.; Di, J. An Ultra-Low Power Bit-Wise MTNCL: An Ultra-Low Power Bit-Wise Pipelined Asynchronous Circuit Design Methodology. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems, Seattle, WA, USA, 1â€“4 August 2010; pp. 217â€“220.

Smith, S.C. Speedup of Self-Timed Digital Systems Using Early Completion. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI, Pittsburgh, PA, USA, 25â€“26 April 2002; pp. 107â€“113.

Reese, R.B. UNCLE User Manual. Available online:Â http://www.ece.msstate.edu/~reese/uncle/UNCLE.pdfÂ (accessed on April 2015).

Parhami, B.Â Computer Arithmetic Algorithms and Hardware Designs; Oxford University Press: New York, NY, USA, 2000. [Google Scholar]

Thian, R. Multi-Threshold CMOS Circuit Design Methodology from 2D to 3D. Masterâ€™s Thesis, Computer Science and Computer Engineering Department, University of Arkansas, Fayetteville, AR, USA, December 2010. [Google Scholar]

Â© 2015 by the authors; licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution license (http://creativecommons.org/licenses/by/4.0/).

Share and Cite

Â Â Â Â Â Â 

MDPI and ACS Style

Zhou, L.; Parameswaran, R.; Parsan, F.A.; Smith, S.C.; Di, J. Multi-Threshold NULL Convention Logic (MTNCL): An Ultra-Low Power Asynchronous Circuit Design Methodology.Â J. Low Power Electron. Appl.Â 2015,Â 5, 81-100. https://doi.org/10.3390/jlpea5020081

AMA Style

Zhou L, Parameswaran R, Parsan FA, Smith SC, Di J. Multi-Threshold NULL Convention Logic (MTNCL): An Ultra-Low Power Asynchronous Circuit Design Methodology.Â Journal of Low Power Electronics and Applications. 2015; 5(2):81-100. https://doi.org/10.3390/jlpea5020081

Chicago/Turabian Style

Zhou, Liang, Ravi Parameswaran, Farhad A. Parsan, Scott C. Smith, and Jia Di. 2015. "Multi-Threshold NULL Convention Logic (MTNCL): An Ultra-Low Power Asynchronous Circuit Design Methodology"Â Journal of Low Power Electronics and ApplicationsÂ 5, no. 2: 81-100. https://doi.org/10.3390/jlpea5020081

Find Other Styles

Article Metrics

Citations

Scopus

Â 

27

Crossref

Â 

24

Google Scholar

Â 

[click to view]

Article Access Statistics

Article access statisticsArticle Views19. Jul20. Jul21. Jul22. Jul23. Jul24. Jul25. Jul26. Jul27. Jul28. Jul29. Jul30. Jul31. Jul1. Aug2. Aug3. Aug4. Aug5. Aug6. Aug7. Aug8. Aug9. Aug10. Aug11. Aug12. Aug13. Aug14. Aug15. Aug16. Aug17. Aug18. Aug19. Aug20. Aug21. Aug22. Aug23. Aug24. Aug25. Aug26. Aug27. Aug28. Aug29. Aug30. Aug31. Aug1. Sep2. Sep3. Sep4. Sep5. Sep6. Sep7. Sep8. Sep9. Sep10. Sep11. Sep12. Sep13. Sep14. Sep15. Sep16. Sep17. Sep18. Sep19. Sep20. Sep21. Sep22. Sep23. Sep24. Sep25. Sep26. Sep27. Sep28. Sep29. Sep30. Sep1. Oct2. Oct3. Oct4. Oct5. Oct6. Oct7. Oct8. Oct9. Oct10. Oct11. Oct12. Oct13. Oct14. Oct15. Oct16. Oct0k10k2.5k5k7.5k12.5k

For more information on the journal statistics, clickÂ here.

Multiple requests from the same IP address are counted as one view.

J. Low Power Electron. Appl., EISSN 2079-9268, Published by MDPIÂ 

RSSÂ Content Alert

Further Information

Article Processing ChargesPay an InvoiceOpen Access PolicyContact MDPIJobs at MDPI

Guidelines

For AuthorsFor ReviewersFor EditorsFor LibrariansFor PublishersFor SocietiesFor Conference Organizers

MDPI Initiatives

SciforumMDPI BooksPreprints.orgScilitSciProfilesEncyclopediaJAMSProceedings Series

Follow MDPI

LinkedInFacebookTwitter

Subscribe to receive issue

