

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Mon May  5 11:20:47 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment6
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 5.728 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      209|      209| 5.225 us | 5.225 us |   86|   86| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |Block_example_exit_U0  |Block_example_exit_s  |       85|       85| 2.125 us | 2.125 us |   85|   85|   none  |
        |Loop_3_proc_U0         |Loop_3_proc           |       61|       61| 1.525 us | 1.525 us |   61|   61|   none  |
        |Loop_1_proc_U0         |Loop_1_proc           |       61|       61| 1.525 us | 1.525 us |   61|   61|   none  |
        +-----------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       26|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      1|       76|      328|    -|
|Memory               |        0|      -|       72|       12|    0|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|        4|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|      152|      402|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+----------------------+---------+-------+----+-----+-----+
    |        Instance       |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------------------+----------------------+---------+-------+----+-----+-----+
    |Block_example_exit_U0  |Block_example_exit_s  |        0|      1|  42|  185|    0|
    |Loop_1_proc_U0         |Loop_1_proc           |        0|      0|  14|   67|    0|
    |Loop_3_proc_U0         |Loop_3_proc           |        0|      0|  20|   76|    0|
    +-----------------------+----------------------+---------+-------+----+-----+-----+
    |Total                  |                      |        0|      1|  76|  328|    0|
    +-----------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |temp1_0_V_U  |example_temp1_0_V  |        0|  18|   3|    0|    15|    9|     2|          270|
    |temp1_1_V_U  |example_temp1_0_V  |        0|  18|   3|    0|    15|    9|     2|          270|
    |temp2_0_U    |example_temp2_0    |        0|  18|   3|    0|    15|    9|     2|          270|
    |temp2_1_U    |example_temp2_0    |        0|  18|   3|    0|    15|    9|     2|          270|
    +-------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                   |        0|  72|  12|    0|    60|   36|     8|         1080|
    +-------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Block_example_exit_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |Block_example_exit_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |Loop_1_proc_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |Loop_3_proc_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_temp1_0_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_temp1_1_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_temp2_0            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_temp2_1            |    and   |      0|  0|   2|           1|           1|
    |ap_idle                            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp1_0_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp1_1_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp2_0      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp2_1      |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  26|          13|          13|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_temp1_0_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_temp1_1_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_temp2_0    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_temp2_1    |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  36|          8|    4|          8|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_temp1_0_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_temp1_1_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_temp2_0    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_temp2_1    |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  4|   0|    4|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    example   | return value |
|A_V_address0  | out |    5|  ap_memory |      A_V     |     array    |
|A_V_ce0       | out |    1|  ap_memory |      A_V     |     array    |
|A_V_d0        | out |    9|  ap_memory |      A_V     |     array    |
|A_V_q0        |  in |    9|  ap_memory |      A_V     |     array    |
|A_V_we0       | out |    1|  ap_memory |      A_V     |     array    |
|A_V_address1  | out |    5|  ap_memory |      A_V     |     array    |
|A_V_ce1       | out |    1|  ap_memory |      A_V     |     array    |
|A_V_d1        | out |    9|  ap_memory |      A_V     |     array    |
|A_V_q1        |  in |    9|  ap_memory |      A_V     |     array    |
|A_V_we1       | out |    1|  ap_memory |      A_V     |     array    |
|B_V_address0  | out |    5|  ap_memory |      B_V     |     array    |
|B_V_ce0       | out |    1|  ap_memory |      B_V     |     array    |
|B_V_d0        | out |    9|  ap_memory |      B_V     |     array    |
|B_V_q0        |  in |    9|  ap_memory |      B_V     |     array    |
|B_V_we0       | out |    1|  ap_memory |      B_V     |     array    |
|B_V_address1  | out |    5|  ap_memory |      B_V     |     array    |
|B_V_ce1       | out |    1|  ap_memory |      B_V     |     array    |
|B_V_d1        | out |    9|  ap_memory |      B_V     |     array    |
|B_V_q1        |  in |    9|  ap_memory |      B_V     |     array    |
|B_V_we1       | out |    1|  ap_memory |      B_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

