##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockBlock/dclk_glb_0
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/dclk_glb_0:R)
		5.2::Critical Path Report for (ClockBlock/dclk_glb_0:R vs. ClockBlock/dclk_glb_0:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 2
Clock: ClockBlock/clk_bus_glb  | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/dclk_glb_0   | Frequency: 61.43 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockBlock/clk_bus_glb  ClockBlock/dclk_glb_0  10000            -3242       N/A              N/A         N/A              N/A         N/A              N/A         
ClockBlock/dclk_glb_0   ClockBlock/dclk_glb_0  10000            -6278       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase          
-------------------  ------------  ------------------------  
LED(0)_PAD           27775         ClockBlock/clk_bus_glb:R  
LED(1)_PAD           27698         ClockBlock/clk_bus_glb:R  
ProbeUART_Tx(0)_PAD  30105         ClockBlock/dclk_glb_0:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockBlock/dclk_glb_0
***************************************************
Clock: ClockBlock/dclk_glb_0
Frequency: 61.43 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : -6278p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6190
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q                      macrocell10     1250   1250  -6278  RISE       1
\ProbeUART:BUART:counter_load_not\/main_0           macrocell2      3258   4508  -6278  RISE       1
\ProbeUART:BUART:counter_load_not\/q                macrocell2      3350   7858  -6278  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2230  10088  -6278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/dclk_glb_0:R)
************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -3242p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3470
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9772
-------------------------------------   ---- 
End-of-path arrival time (ps)           9772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out                     synccell        1020   1020  -3242  RISE       1
\ProbeUART:BUART:rx_postpoll\/main_2         macrocell6      2542   3562  -3242  RISE       1
\ProbeUART:BUART:rx_postpoll\/q              macrocell6      3350   6912  -3242  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2860   9772  -3242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (ClockBlock/dclk_glb_0:R vs. ClockBlock/dclk_glb_0:R)
***********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : -6278p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6190
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q                      macrocell10     1250   1250  -6278  RISE       1
\ProbeUART:BUART:counter_load_not\/main_0           macrocell2      3258   4508  -6278  RISE       1
\ProbeUART:BUART:counter_load_not\/q                macrocell2      3350   7858  -6278  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2230  10088  -6278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : -6278p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6190
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q                      macrocell10     1250   1250  -6278  RISE       1
\ProbeUART:BUART:counter_load_not\/main_0           macrocell2      3258   4508  -6278  RISE       1
\ProbeUART:BUART:counter_load_not\/q                macrocell2      3350   7858  -6278  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2230  10088  -6278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ProbeUART:BUART:sRX:RxBitCounter\/clock
Path slack     : -5345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -5360
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              4640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q            macrocell15   1250   1250  -5345  RISE       1
\ProbeUART:BUART:rx_counter_load\/main_1  macrocell5    3073   4323  -5345  RISE       1
\ProbeUART:BUART:rx_counter_load\/q       macrocell5    3350   7673  -5345  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/load   count7cell    2312   9985  -5345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -4283p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q              macrocell22     1250   1250  -4283  RISE       1
\ProbeUART:BUART:rx_postpoll\/main_1         macrocell6      3354   4604  -4283  RISE       1
\ProbeUART:BUART:rx_postpoll\/q              macrocell6      3350   7954  -4283  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2860  10813  -4283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ProbeUART:BUART:sTX:TxSts\/status_0
Capture Clock  : \ProbeUART:BUART:sTX:TxSts\/clock
Path slack     : -3510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13010
-------------------------------------   ----- 
End-of-path arrival time (ps)           13010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  -3510  RISE       1
\ProbeUART:BUART:tx_status_0\/main_3                 macrocell3      3815   7395  -3510  RISE       1
\ProbeUART:BUART:tx_status_0\/q                      macrocell3      3350  10745  -3510  RISE       1
\ProbeUART:BUART:sTX:TxSts\/status_0                 statusicell1    2265  13010  -3510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \ProbeUART:BUART:sRX:RxSts\/status_4
Capture Clock  : \ProbeUART:BUART:sRX:RxSts\/clock
Path slack     : -2064p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11564
-------------------------------------   ----- 
End-of-path arrival time (ps)           11564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  -2064  RISE       1
\ProbeUART:BUART:rx_status_4\/main_1                 macrocell7      2313   5893  -2064  RISE       1
\ProbeUART:BUART:rx_status_4\/q                      macrocell7      3350   9243  -2064  RISE       1
\ProbeUART:BUART:sRX:RxSts\/status_4                 statusicell2    2320  11564  -2064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ProbeUART:BUART:tx_state_0\/main_3
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : -905p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  -3510  RISE       1
\ProbeUART:BUART:tx_state_0\/main_3                  macrocell11     3815   7395   -905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_9
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : -891p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q      macrocell22   1250   1250  -4283  RISE       1
\ProbeUART:BUART:rx_state_0\/main_9  macrocell15   6131   7381   -891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \ProbeUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : -529p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q                macrocell10     1250   1250  -6278  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3269   4519   -529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -449p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250   -449  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3189   4439   -449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \ProbeUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : -403p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q                macrocell11     1250   1250  -6152  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3143   4393   -403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -359p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  -5244  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3099   4349   -359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_6
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : -326p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q       macrocell22   1250   1250  -4283  RISE       1
\ProbeUART:BUART:rx_status_3\/main_6  macrocell23   5566   6816   -326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q                macrocell15     1250   1250  -5345  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2931   4181   -191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \ProbeUART:BUART:txn\/main_3
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : -130p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370   -130  RISE       1
\ProbeUART:BUART:txn\/main_3                macrocell9      2250   6620   -130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 504p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -5382  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3296   3486    504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ProbeUART:BUART:pollcount_1\/main_0
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 1477p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   1477  RISE       1
\ProbeUART:BUART:pollcount_1\/main_0        macrocell21   3073   5013   1477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ProbeUART:BUART:pollcount_1\/main_1
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 1479p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   1479  RISE       1
\ProbeUART:BUART:pollcount_1\/main_1        macrocell21   3071   5011   1479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ProbeUART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \ProbeUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1489p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   1479  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/main_1   macrocell19   3061   5001   1489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ProbeUART:BUART:pollcount_0\/main_1
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 1489p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   1479  RISE       1
\ProbeUART:BUART:pollcount_0\/main_1        macrocell22   3061   5001   1489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ProbeUART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \ProbeUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1491p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   1477  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/main_0   macrocell19   3059   4999   1491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ProbeUART:BUART:pollcount_0\/main_0
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 1491p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   1477  RISE       1
\ProbeUART:BUART:pollcount_0\/main_0        macrocell22   3059   4999   1491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_1\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_5
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 1595p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_1\/q       macrocell21   1250   1250  -3759  RISE       1
\ProbeUART:BUART:rx_status_3\/main_5  macrocell23   3645   4895   1595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_1\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_8
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1613p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_1\/q      macrocell21   1250   1250  -3759  RISE       1
\ProbeUART:BUART:rx_state_0\/main_8  macrocell15   3627   4877   1613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_0
Path End       : \ProbeUART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \ProbeUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940   1659  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/main_2   macrocell19   2891   4831   1659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_state_0\/main_5
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1728p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1728  RISE       1
\ProbeUART:BUART:rx_state_0\/main_5         macrocell15   2822   4762   1728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_state_2\/main_5
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1728p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1728  RISE       1
\ProbeUART:BUART:rx_state_2\/main_5         macrocell18   2822   4762   1728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_state_0\/main_6
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1741  RISE       1
\ProbeUART:BUART:rx_state_0\/main_6         macrocell15   2809   4749   1741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_state_2\/main_6
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1741  RISE       1
\ProbeUART:BUART:rx_state_2\/main_6         macrocell18   2809   4749   1741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_6
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1764p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1741  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_6       macrocell16   2786   4726   1764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_state_3\/main_6
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1764p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1741  RISE       1
\ProbeUART:BUART:rx_state_3\/main_6         macrocell17   2786   4726   1764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_5
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1768p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1728  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_5       macrocell16   2782   4722   1768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_state_3\/main_5
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1768p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1728  RISE       1
\ProbeUART:BUART:rx_state_3\/main_5         macrocell17   2782   4722   1768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_status_3\/main_7
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 1871p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3242  RISE       1
\ProbeUART:BUART:rx_status_3\/main_7  macrocell23   3599   4619   1871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:pollcount_0\/main_2
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 1886p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q       macrocell22   1250   1250  -4283  RISE       1
\ProbeUART:BUART:pollcount_0\/main_2  macrocell22   3354   4604   1886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_state_0\/main_10
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3242  RISE       1
\ProbeUART:BUART:rx_state_0\/main_10  macrocell15   3580   4600   1890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_state_2\/main_9
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out             synccell      1020   1020  -3242  RISE       1
\ProbeUART:BUART:rx_state_2\/main_9  macrocell18   3580   4600   1890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_state_0\/main_7
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1925p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1925  RISE       1
\ProbeUART:BUART:rx_state_0\/main_7         macrocell15   2625   4565   1925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_state_2\/main_7
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1925p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1925  RISE       1
\ProbeUART:BUART:rx_state_2\/main_7         macrocell18   2625   4565   1925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_7
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1925  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_7       macrocell16   2616   4556   1934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_state_3\/main_7
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1925  RISE       1
\ProbeUART:BUART:rx_state_3\/main_7         macrocell17   2616   4556   1934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_0
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 1980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q       macrocell10   1250   1250  -6278  RISE       1
\ProbeUART:BUART:tx_state_0\/main_0  macrocell11   3260   4510   1980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_0
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 1982p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q       macrocell10   1250   1250  -6278  RISE       1
\ProbeUART:BUART:tx_state_2\/main_0  macrocell12   3258   4508   1982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_bitclk\/main_0
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 1982p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q      macrocell10   1250   1250  -6278  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_0  macrocell13   3258   4508   1982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_2
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2056p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250   -449  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_2  macrocell16   3184   4434   2056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2056p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -449  RISE       1
\ProbeUART:BUART:rx_state_3\/main_2   macrocell17   3184   4434   2056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_2
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2056p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -449  RISE       1
\ProbeUART:BUART:rx_status_3\/main_2  macrocell23   3184   4434   2056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2083p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -449  RISE       1
\ProbeUART:BUART:rx_state_0\/main_2   macrocell15   3157   4407   2083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2083p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -449  RISE       1
\ProbeUART:BUART:rx_state_2\/main_2   macrocell18   3157   4407   2083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:txn\/main_2
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q  macrocell11   1250   1250  -6152  RISE       1
\ProbeUART:BUART:txn\/main_2    macrocell9    3134   4384   2106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_1
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q       macrocell11   1250   1250  -6152  RISE       1
\ProbeUART:BUART:tx_state_1\/main_1  macrocell10   3134   4384   2106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_1
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q       macrocell11   1250   1250  -6152  RISE       1
\ProbeUART:BUART:tx_state_0\/main_1  macrocell11   3134   4384   2106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_1
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 2108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q       macrocell11   1250   1250  -6152  RISE       1
\ProbeUART:BUART:tx_state_2\/main_1  macrocell12   3132   4382   2108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_bitclk\/main_1
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 2108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q      macrocell11   1250   1250  -6152  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_1  macrocell13   3132   4382   2108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:pollcount_1\/main_3
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 2147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q       macrocell22   1250   1250  -4283  RISE       1
\ProbeUART:BUART:pollcount_1\/main_3  macrocell21   3093   4343   2147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_0
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2153p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -5244  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_0  macrocell16   3087   4337   2153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2153p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -5244  RISE       1
\ProbeUART:BUART:rx_state_3\/main_0    macrocell17   3087   4337   2153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  -5244  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_0  macrocell20   3087   4337   2153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_0
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2153p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -5244  RISE       1
\ProbeUART:BUART:rx_status_3\/main_0   macrocell23   3087   4337   2153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2167p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q       macrocell15   1250   1250  -5345  RISE       1
\ProbeUART:BUART:rx_state_0\/main_1  macrocell15   3073   4323   2167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2167p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q       macrocell15   1250   1250  -5345  RISE       1
\ProbeUART:BUART:rx_state_2\/main_1  macrocell18   3073   4323   2167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_1
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2167p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q         macrocell15   1250   1250  -5345  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_1  macrocell16   3073   4323   2167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2167p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q       macrocell15   1250   1250  -5345  RISE       1
\ProbeUART:BUART:rx_state_3\/main_1  macrocell17   3073   4323   2167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2167p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q               macrocell15   1250   1250  -5345  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_1  macrocell20   3073   4323   2167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_1
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2167p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q        macrocell15   1250   1250  -5345  RISE       1
\ProbeUART:BUART:rx_status_3\/main_1  macrocell23   3073   4323   2167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:txn\/main_1
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q  macrocell10   1250   1250  -6278  RISE       1
\ProbeUART:BUART:txn\/main_1    macrocell9    3019   4269   2221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_0
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q       macrocell10   1250   1250  -6278  RISE       1
\ProbeUART:BUART:tx_state_1\/main_0  macrocell10   3019   4269   2221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2268p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -5244  RISE       1
\ProbeUART:BUART:rx_state_0\/main_0    macrocell15   2972   4222   2268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2268p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -5244  RISE       1
\ProbeUART:BUART:rx_state_2\/main_0    macrocell18   2972   4222   2268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:txn\/main_4
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2271p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q  macrocell12   1250   1250  -5987  RISE       1
\ProbeUART:BUART:txn\/main_4    macrocell9    2969   4219   2271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_3
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2271p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q       macrocell12   1250   1250  -5987  RISE       1
\ProbeUART:BUART:tx_state_1\/main_3  macrocell10   2969   4219   2271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_3
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 2273p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q       macrocell12   1250   1250  -5987  RISE       1
\ProbeUART:BUART:tx_state_2\/main_3  macrocell12   2967   4217   2273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_bitclk\/main_3
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 2273p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q      macrocell12   1250   1250  -5987  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_3  macrocell13   2967   4217   2273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_4
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2389p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q       macrocell12   1250   1250  -5987  RISE       1
\ProbeUART:BUART:tx_state_0\/main_4  macrocell11   2851   4101   2389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_last\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_8
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2391p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_last\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_last\/q          macrocell24   1250   1250   2391  RISE       1
\ProbeUART:BUART:rx_state_2\/main_8  macrocell18   2849   4099   2391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_1\/q
Path End       : \ProbeUART:BUART:pollcount_1\/main_2
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 2412p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_1\/q       macrocell21   1250   1250  -3759  RISE       1
\ProbeUART:BUART:pollcount_1\/main_2  macrocell21   2828   4078   2412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_5
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2419p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q        macrocell13   1250   1250   2419  RISE       1
\ProbeUART:BUART:tx_state_0\/main_5  macrocell11   2821   4071   2419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:txn\/main_6
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2420p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q  macrocell13   1250   1250   2419  RISE       1
\ProbeUART:BUART:txn\/main_6   macrocell9    2820   4070   2420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_5
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2420p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q        macrocell13   1250   1250   2419  RISE       1
\ProbeUART:BUART:tx_state_1\/main_5  macrocell10   2820   4070   2420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_5
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 2422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q        macrocell13   1250   1250   2419  RISE       1
\ProbeUART:BUART:tx_state_2\/main_5  macrocell12   2818   4068   2422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_4
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2450p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q       macrocell18   1250   1250  -5062  RISE       1
\ProbeUART:BUART:rx_state_0\/main_4  macrocell15   2790   4040   2450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_4
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2450p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q       macrocell18   1250   1250  -5062  RISE       1
\ProbeUART:BUART:rx_state_2\/main_4  macrocell18   2790   4040   2450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_4
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2455p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q         macrocell18   1250   1250  -5062  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_4  macrocell16   2785   4035   2455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_4
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2455p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q       macrocell18   1250   1250  -5062  RISE       1
\ProbeUART:BUART:rx_state_3\/main_4  macrocell17   2785   4035   2455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2455p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q               macrocell18   1250   1250  -5062  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_3  macrocell20   2785   4035   2455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_4
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2455p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q        macrocell18   1250   1250  -5062  RISE       1
\ProbeUART:BUART:rx_status_3\/main_4  macrocell23   2785   4035   2455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q       macrocell17   1250   1250  -5056  RISE       1
\ProbeUART:BUART:rx_state_0\/main_3  macrocell15   2784   4034   2456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q       macrocell17   1250   1250  -5056  RISE       1
\ProbeUART:BUART:rx_state_2\/main_3  macrocell18   2784   4034   2456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_3
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2467p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q         macrocell17   1250   1250  -5056  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_3  macrocell16   2773   4023   2467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2467p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q       macrocell17   1250   1250  -5056  RISE       1
\ProbeUART:BUART:rx_state_3\/main_3  macrocell17   2773   4023   2467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2467p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q               macrocell17   1250   1250  -5056  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_2  macrocell20   2773   4023   2467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_3
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2467p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q        macrocell17   1250   1250  -5056  RISE       1
\ProbeUART:BUART:rx_status_3\/main_3  macrocell23   2773   4023   2467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_status_3\/q
Path End       : \ProbeUART:BUART:sRX:RxSts\/status_3
Capture Clock  : \ProbeUART:BUART:sRX:RxSts\/clock
Path slack     : 2631p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_status_3\/q       macrocell23    1250   1250   2631  RISE       1
\ProbeUART:BUART:sRX:RxSts\/status_3  statusicell2   5619   6869   2631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_load_fifo\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2846p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3130
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_load_fifo\/q            macrocell16     1250   1250   -209  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2774   4024   2846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_state_1\/main_2
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2866p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3624
-------------------------------------   ---- 
End-of-path arrival time (ps)           3624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -5382  RISE       1
\ProbeUART:BUART:tx_state_1\/main_2               macrocell10     3434   3624   2866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_state_2\/main_2
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 2878p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3612
-------------------------------------   ---- 
End-of-path arrival time (ps)           3612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -5382  RISE       1
\ProbeUART:BUART:tx_state_2\/main_2               macrocell12     3422   3612   2878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_bitclk\/main_2
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 2878p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3612
-------------------------------------   ---- 
End-of-path arrival time (ps)           3612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -5382  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_2                macrocell13     3422   3612   2878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:pollcount_1\/main_4
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 2917p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3242  RISE       1
\ProbeUART:BUART:pollcount_1\/main_4  macrocell21   2553   3573   2917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:pollcount_0\/main_3
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 2928p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3242  RISE       1
\ProbeUART:BUART:pollcount_0\/main_3  macrocell22   2542   3562   2928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_last\/main_0
Capture Clock  : \ProbeUART:BUART:rx_last\/clock_0
Path slack     : 2928p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out          synccell      1020   1020  -3242  RISE       1
\ProbeUART:BUART:rx_last\/main_0  macrocell24   2542   3562   2928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_last\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_state_0\/main_2
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2983p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -5382  RISE       1
\ProbeUART:BUART:tx_state_0\/main_2               macrocell11     3317   3507   2983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:txn\/q
Path End       : \ProbeUART:BUART:txn\/main_0
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 3004p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:txn\/q       macrocell9    1250   1250   3004  RISE       1
\ProbeUART:BUART:txn\/main_0  macrocell9    2236   3486   3004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ProbeUART:BUART:txn\/main_5
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 3750p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2740
-------------------------------------   ---- 
End-of-path arrival time (ps)           2740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   3750  RISE       1
\ProbeUART:BUART:txn\/main_5                      macrocell9      2550   2740   3750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ProbeUART:BUART:tx_state_1\/main_4
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 3750p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2740
-------------------------------------   ---- 
End-of-path arrival time (ps)           2740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   3750  RISE       1
\ProbeUART:BUART:tx_state_1\/main_4               macrocell10     2550   2740   3750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ProbeUART:BUART:tx_state_2\/main_4
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 3760p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2730
-------------------------------------   ---- 
End-of-path arrival time (ps)           2730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   3750  RISE       1
\ProbeUART:BUART:tx_state_2\/main_4               macrocell12     2540   2730   3760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

