$comment
	File created using the following command:
		vcd file ULA_8b.msim.vcd -direction
$end
$date
	Wed May 28 12:38:36 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ULA_8b_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var wire 1 % flag [3] $end
$var wire 1 & flag [2] $end
$var wire 1 ' flag [1] $end
$var wire 1 ( flag [0] $end
$var wire 1 ) saida [7] $end
$var wire 1 * saida [6] $end
$var wire 1 + saida [5] $end
$var wire 1 , saida [4] $end
$var wire 1 - saida [3] $end
$var wire 1 . saida [2] $end
$var wire 1 / saida [1] $end
$var wire 1 0 saida [0] $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 8 A[7]~input_o $end
$var wire 1 9 B[7]~input_o $end
$var wire 1 : B[6]~input_o $end
$var wire 1 ; A[6]~input_o $end
$var wire 1 < B[5]~input_o $end
$var wire 1 = A[5]~input_o $end
$var wire 1 > B[4]~input_o $end
$var wire 1 ? A[4]~input_o $end
$var wire 1 @ A[3]~input_o $end
$var wire 1 A B[3]~input_o $end
$var wire 1 B B[2]~input_o $end
$var wire 1 C A[2]~input_o $end
$var wire 1 D A[1]~input_o $end
$var wire 1 E B[1]~input_o $end
$var wire 1 F B[0]~input_o $end
$var wire 1 G A[0]~input_o $end
$var wire 1 H Add0~22 $end
$var wire 1 I Add0~18 $end
$var wire 1 J Add0~30 $end
$var wire 1 K Add0~26 $end
$var wire 1 L Add0~14 $end
$var wire 1 M Add0~10 $end
$var wire 1 N Add0~6 $end
$var wire 1 O Add0~1_sumout $end
$var wire 1 P y~input_o $end
$var wire 1 Q x~input_o $end
$var wire 1 R muxout|f[7]~0_combout $end
$var wire 1 S Add0~5_sumout $end
$var wire 1 T muxout|f[6]~1_combout $end
$var wire 1 U muxout|f[1]~4_combout $end
$var wire 1 V Add0~21_sumout $end
$var wire 1 W muxout|f[0]~5_combout $end
$var wire 1 X Add0~17_sumout $end
$var wire 1 Y Equal0~0_combout $end
$var wire 1 Z Add0~9_sumout $end
$var wire 1 [ muxout|f[5]~2_combout $end
$var wire 1 \ Add0~25_sumout $end
$var wire 1 ] muxout|f[3]~6_combout $end
$var wire 1 ^ muxout|f[2]~7_combout $end
$var wire 1 _ Add0~29_sumout $end
$var wire 1 ` Equal0~1_combout $end
$var wire 1 a Add0~13_sumout $end
$var wire 1 b muxout|f[4]~3_combout $end
$var wire 1 c Equal0~2_combout $end
$var wire 1 d flag~0_combout $end
$var wire 1 e Add0~2 $end
$var wire 1 f Add0~33_sumout $end
$var wire 1 g flag~1_combout $end
$var wire 1 h muxout|f[0]~8_combout $end
$var wire 1 i muxout|f[1]~9_combout $end
$var wire 1 j muxout|f[2]~10_combout $end
$var wire 1 k muxout|f[3]~11_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b11 "
0#
0$
0(
0'
0&
0%
00
0/
1.
0-
0,
0+
0*
0)
01
12
x3
14
15
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
1E
1F
1G
1H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
1Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
1d
0e
0f
0g
0h
0i
1j
0k
$end
#1000000
