<root versionMajor = "1" versionMinor = "5">
  <kernel name="run" language="c" vlnv="xilinx.com:hls:run:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
      <port name="TOSCHEDULER" mode="write_only" dataWidth="8" portType="stream"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x2000" dataWidth="32"/>
    </ports>
    <args>
    <arg id="0" name="contr" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x6" offset="0x10" size="0x8" type="unsigned long long"/>
    <arg id="1" name="trainedRegions" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x18000" offset="0x1000" size="0x1000" type="REGION_T*"/>
    <arg id="2" name="data_0" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x1C" size="0x4" type="void*"/>
    <arg id="2" name="data_1" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x24" size="0x4" type="void*"/>
    <arg id="2" name="data_2" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x2C" size="0x4" type="void*"/>
    <arg id="2" name="data_3" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x34" size="0x4" type="void*"/>
    <arg id="2" name="data_4" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x3C" size="0x4" type="void*"/>
    <arg id="2" name="data_5" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x44" size="0x4" type="void*"/>
    <arg id="2" name="data_6" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x4C" size="0x4" type="void*"/>
    <arg id="2" name="data_7" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x54" size="0x4" type="void*"/>
    <arg id="3" name="data_key_0" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x5C" size="0x4" type="void*"/>
    <arg id="3" name="data_key_1" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x64" size="0x4" type="void*"/>
    <arg id="3" name="data_key_2" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x6C" size="0x4" type="void*"/>
    <arg id="3" name="data_key_3" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x74" size="0x4" type="void*"/>
    <arg id="3" name="data_key_4" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x7C" size="0x4" type="void*"/>
    <arg id="3" name="data_key_5" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x84" size="0x4" type="void*"/>
    <arg id="3" name="data_key_6" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x8C" size="0x4" type="void*"/>
    <arg id="3" name="data_key_7" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x94" size="0x4" type="void*"/>
    <arg id="4" name="n_regions_in" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x40" offset="0xC0" size="0x40" type="ap_int&lt;8&gt;*"/>
    <arg id="5" name="sharedMem" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x9C" size="0x8" type="void*"/>
      <arg id="6" name="toScheduler" addressQualifier="4" port="TOSCHEDULER" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;ap_int&lt;8&gt;, 0&gt;&amp;" origName="toScheduler" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
