INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/EXEMEM_Pipeline_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEM_Pipeline_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IDEXE_Pipeline_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXE_Pipeline_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_IDEXE_Module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ealuc' is not allowed [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ealuimm' is not allowed [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:30]
INFO: [VRFC 10-2458] undeclared symbol regDst, assumed default net type wire [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:40]
INFO: [VRFC 10-2458] undeclared symbol eimm, assumed default net type wire [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:46]
INFO: [VRFC 10-2458] undeclared symbol mreg, assumed default net type wire [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_Pipeline_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_Pipeline_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/MEMWB_Pipeline_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_Pipeline_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Pc_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/imm_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/regDst_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regDst_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol eewmem, assumed default net type wire [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sim_1/new/testbench.v:18]
