[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TUSB8042AIRGCR production of TEXAS INSTRUMENTS from the text:USB 3.x Host Controller\nUSB 2.0\nDeviceUSB 3.x\nDevice\nUSB 2.0 Connection\nUSB 3.x ConnectionUSB 2.0/3.x Device\nUSB 3.x DeviceUSB 2.0 DeviceUSB 3.1 System Implementation\nUSB 1.x DeviceUSB 1.1\nDevice\nUSB 1.x ConnectionTUSB8042A\nUSB 2.0\nDeviceUSB 3.x Hub\nUSB 3.x\nDeviceUSB 2.0 Hub\nUSB 2.0\nDevice\nUSB 1.1\nDeviceUSB 3.x\nDevice\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TUSB8042A\nSLLSF93 –JUNE 2019\nTUSB8042A Four-port USB3.2x1Gen1Hub\n11Features\n1•Four port USB 3.2x1Gen1 (5Gbps) hub\n•USB 2.0hubfeatures\n–Multi transaction translator (MTT) hub: four\ntransaction translators\n–Two asynchronous endpoint buffers per\ntransaction translator\n•Supports battery charging:\n–Supports D+/D- divider charging port (ACP1,\nACP2, andACP3) when theupstream port is\nunconnected ornotconfigured\n–Supports automatic mode fortransition\nbetween DCP orACP modes when the\nupstream port isunconnected\n–Supports galaxy charging\n–CDP mode (upstream port connected)\n–DCP mode (upstream port unconnected)\n–DCP mode complies with chinese\ntelecommunications industry standard YD/T\n1591-2009\n•Supports Operation asaUSB 3.2x1Gen1 or\nUSB 2.0Compound Device\n•Perport organged power switching andover-\ncurrent notification inputs\n•Supports four external downstream ports\n•Supports vendor requests toread andwrite I2C\nandEEPROM read at100k\n•I2Cmaster supports clock stretching\n•OTP ROM, Serial EEPROM orI2C/SMBus slave\ninterface forcustom configurations:\n–VIDandPID\n–Port customizations\n–Manufacturer andproduct strings (not byOTP\nROM)\n–Serial number (not byOTP ROM)\n•Application Feature selection using pinselection\norEEPROM orI2C/SMBus slave interface\n•Provides 128-Bit Universally Unique Identifier\n(UUID)\n•Single clock input, 24-MHz crystal oroscillator\n•Downstream ports configurable toUSB2.0 only\n•64-Pin QFN package (RGC)2Applications\nComputer systems, docking stations, monitors,\nset-top boxes\n3Description\nThe TUSB8042A isafour-port USB 3.2x1Gen1 (5\nGbps) hub. Itprovides simultaneous SuperSpeed\nUSB and high-speed/full-speed connections onthe\nupstream port and provides SuperSpeed USB, high-\nspeed, full-speed, orlow-speed connections onthe\ndownstream ports. When the upstream port is\nconnected toanelectrical environment that only\nsupports high-speed or full-speed/low-speed\nconnections, SuperSpeed USB connectivity is\ndisabled onthedownstream ports.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTUSB8042A VQFN (64) 9.00 mm×9.00 mm\nTUSB8042AI VQFN (64) 9.00 mm×9.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nDiagram\n2TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (continued) ......................................... 3\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 9\n7.1 Absolute Maximum Ratings ...................................... 9\n7.2 ESD Ratings .............................................................. 9\n7.3 Recommended Operating Conditions ....................... 9\n7.4 Thermal Information .................................................. 9\n7.5 Electrical Characteristics ......................................... 10\n7.6 Timing Requirements .............................................. 12\n8Detailed Description ............................................ 14\n8.1 Overview ................................................................. 14\n8.2 Functional Block Diagram ....................................... 14\n8.3 Feature Description ................................................. 15\n8.4 Device Functional Modes ........................................ 218.5 Register Maps ......................................................... 24\n9Application andImplementation ........................ 39\n9.1 Application Information ............................................ 39\n9.2 Typical Application .................................................. 39\n10Power Supply Recommendations ..................... 48\n10.1 TUSB8042A Power Supply ................................... 48\n10.2 Downstream Port Power ....................................... 48\n10.3 Ground .................................................................. 48\n11Layout ................................................................... 49\n11.1 Layout Guidelines ................................................. 49\n11.2 Layout Examples ................................................... 50\n12Device andDocumentation Support ................. 52\n12.1 Receiving Notification ofDocumentation Updates 52\n12.2 Community Resources .......................................... 52\n12.3 Trademarks ........................................................... 52\n12.4 Electrostatic Discharge Caution ............................ 52\n12.5 Glossary ................................................................ 52\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 52\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nDATE REVISION NOTES\nJune 2019 * Initial release.\n3TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated5Description (continued)\nWhen theupstream port isconnected toanelectrical environment that only supports full-speed/low-speed\nconnections, SuperSpeed USB andhigh-speed connectivity aredisabled onthedownstream ports.\nThe TUSB8042A supports perport organged power switching and over-current protection, and supports battery\ncharging applications.\nAnindividually port power controlled hubswitches power onorofftoeach downstream port asrequested bythe\nUSB host. Also when anindividually port power controlled hub senses anover-current event, only power tothe\naffected downstream port isswitched off.\nAganged hub switches onpower toallitsdownstream ports when power isrequired tobeonforanyport. The\npower tothedownstream ports isnotswitched offunless allports areinastate thatallows power toberemoved.\nAlso when aganged hubsenses anover-current event, power toalldownstream ports isswitched off.\nThe TUSB8042A downstream ports provide support forbattery charging applications byproviding Battery\nCharging Downstream Port (CDP) handshaking support. Italso supports aDedicated Charging Port (DCP) mode\nwhen theupstream port isnotconnected. The DCP mode supports USB devices which support with theUSB\nBattery Charging, Galaxy Charging, and Chinese Telecommunications Industry Standard YD/T 1591-2009. In\naddition when upstream port isunconnected, theTUSB8042A supports thedivider charging port modes (ACPx\nmodes) andanautomatic transition through allmodes, starting with ACP3 andending inDCP.\nThe TUSB8042A provides pinstrap configuration forsome features including battery charging support, and also\nprovides customization though OTP ROM, I2CEEPROM, orviaanI2C/SMBus slave interface forPID, VID, and\ncustom port and phyconfigurations. Custom string support isalso available when using anI2CEEPROM orthe\nI2C/SMBus slave interface.\nThe device isavailable ina64-pin RGC package and isoffered inacommercial version (TUSB8042A) for\noperation over thetemperature range of0°Cto70°C,and inanindustrial version (TUSB8042AI) foroperation\nover thetemperature range of–40°Cto85°C.\n64 USB_R1 17 USB_DP_DN31 USB_DP_DN1 48  USB_VBUS63 VDD33 18 USB_DM_DN32 USB_DM_DN1 47  OVERCUR2z62 XI 19 USB_SSTXP_DN33 USB_SSTXP_DN1 46  OVERCUR1z61 XO 20 USB_SSTXM_DN34 USB_SSTXM_DN1 45  AUTOENz/HS_SUSPEND60 NC 21 VDD5 VDD 44  OVERCUR3z59 USB_SSRXM_UP 22 USB_SSRXP_DN36 USB_SSRXP_DN1 43  OVERCUR4z58 USB_SSRXP_UP 23 USB_SSRXM_DN37 USB_SSRXM_DN1 42  GANGED/SMBA2/HS_UP57 VDD 24 USB_DP_DN48 VDD 41  PWRCTL_POL56 USB_SSTXM_UP 25 USB_DM_DN49 USB_DP_DN2 40  FULLPWRMGMTz/SMBA1/SS_UP55 USB_SSTXP_UP 26 USB_SSTXP_DN410 USB_DM_DN2 39  SMBUSz/SS_SUSPEND54 USB_DM_UP 27 USB_SSTXM_DN411 USB_SSTXP_DN2 38  SCL/SMBCLK53 USB_DP_UP 28 VDD12 USB_SSTXM_DN2 37  SDA/SMBDAT52 VDD33 29 USB_SSRXP_DN413 VDD 36  PWRCTL1/BATEN151 VDD 30 USB_SSRXM_DN414 USB_SSRXP_DN2 35  PWRCTL2/BATEN250 GRSTz 31 VDD15 USB_SSRXM_DN2 34  VDD3349 TEST 32 PWRCTL4/BATEN416 VDD33 33  PWRCTL3/BATEN3\nNot to scaleThermal\nPad\n4TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated6PinConfiguration andFunctions\nRGC Package\n64Pin(VQFN)\n(Top View)\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nClock andReset Signals\nGRSTz 50 I,PUGlobal power reset. This reset brings alloftheTUSB8042A internal registers totheir default\nstates. When GRSTz isasserted, thedevice iscompletely nonfunctional.\nXI 62 ICrystal input. This pinisthecrystal input fortheinternal oscillator. The input may alternately\nbedriven bytheoutput ofanexternal oscillator. When using acrystal a1-MΩfeedback\nresistor isrequired between XIandXO.\n5TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nXO 61 OCrystal output. This pinisthecrystal output fortheinternal oscillator. IfXIisdriven byan\nexternal oscillator thispinmay beleftunconnected. When using acrystal a1-MΩfeedback\nresistor isrequired between XIandXO.\nUSB Upstream Signals\nUSB_SSTXP_UP 55 O USB SuperSpeed transmitter differential pair(positive)\nUSB_SSTXM_UP 56 O USB SuperSpeed transmitter differential pair(negative)\nUSB_SSRXP_UP 58 I USB SuperSpeed receiver differential pair(positive)\nUSB_SSRXM_UP 59 I USB SuperSpeed receiver differential pair(negative)\nUSB_DP_UP 53 I/O USB High-speed differential transceiver (positive)\nUSB_DM_UP 54 I/O USB High-speed differential transceiver (negative)\nUSB_R1 64I Precision resistor reference. A9.53-kΩ±1%resistor should beconnected between USB_R1\nandGND.\nUSB_VBUS 48I USB upstream port power monitor. The VBUS detection requires avoltage divider. The signal\nUSB_VBUS must beconnected toVBUS through a90.9-KΩ±1%resistor, andtoground\nthrough a10-kΩ±1%resistor from thesignal toground.\nUSB Downstream Signals\nUSB_SSTXP_DN1 3 O USB SuperSpeed transmitter differential pair(positive)\nUSB_SSTXM_DN1 4 O USB SuperSpeed transmitter differential pair(negative)\nUSB_SSRXP_DN1 6 I USB SuperSpeed receiver differential pair(positive)\nUSB_SSRXM_DN1 7 I USB SuperSpeed receiver differential pair(negative)\nUSB_DP_DN1 1 I/O USB High-speed differential transceiver (positive)\nUSB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)\nPWRCTL1/BATEN1 36 I/O,PDUSB Port 1Power OnControl forDownstream Power/Battery Charging Enable. The pinis\nused forcontrol ofthedownstream power switch forPort 1.This pinbeleftunconnected if\npower management isnotimplemented.\nInaddition, thevalue ofthepinissampled atthede-assertion ofreset todetermine thevalue\nofthebattery charging support forPort 1asindicated intheBattery Charging Support\nregister:\n0=Battery charging notsupported\n1=Battery charging supported\nOVERCUR1z 46 I,PUUSB Port 1Over-Current Detection. This pinistypically connected totheover current output\nofthedownstream port power switch forPort 1.\n0=Anover current event hasoccurred\n1=Anover current event hasnotoccurred\nWhen GANGED power management isenabled, thispinoroneoftheother OVERCURz pins\nmust beconnected totheover current output ofthepower switch orcircuit which detects the\nover current conditions. Forthecase when another OVERCURz pinisused, thispincanbe\nleftunconnected.\nUSB_SSTXP_DN2 11 O USB SuperSpeed transmitter differential pair(positive)\nUSB_SSTXM_DN2 12 O USB SuperSpeed transmitter differential pair(negative)\nUSB_SSRXP_DN2 14 I USB SuperSpeed receiver differential pair(positive)\nUSB_SSRXM_DN2 15 I USB SuperSpeed receiver differential pair(negative)\nUSB_DP_DN2 9 I/O USB High-speed differential transceiver (positive)\nUSB_DM_DN2 10 I/O USB High-speed differential transceiver (negative)\nPWRCTL2/BATEN2 35 I/O,PDUSB Port 2Power OnControl forDownstream Power/Battery Charging Enable. The pinis\nused forcontrol ofthedownstream power switch forPort 2.This pinbeleftunconnected if\npower management isnotimplemented.\nInaddition, thevalue ofthepinissampled atthede-assertion ofreset todetermine thevalue\nofthebattery charging support forPort 2asindicated intheBattery Charging Support\nregister:\n0=Battery charging notsupported\n1=Battery charging supported\n6TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nOVERCUR2z 47 I,PUUSB Port 2Over-Current Detection. This pinistypically connected totheover current output\nofthedownstream port power switch forPort 2.\n0=Anover current event hasoccurred\n1=Anover current event hasnotoccurred\nWhen GANGED power management isenabled, thispinoroneoftheother OVERCURz pins\nmust beconnected totheover current output ofthepower switch orcircuit which detects the\nover current conditions. Forthecase when another OVERCURz pinisused, thispincanbe\nleftunconnected.\nUSB_SSTXP_DN3 19 O USB SuperSpeed transmitter differential pair(positive)\nUSB_SSTXM_DN3 20 O USB SuperSpeed transmitter differential pair(negative)\nUSB_SSRXP_DN3 22 I USB SuperSpeed receiver differential pair(positive)\nUSB_SSRXM_DN3 23 I USB SuperSpeed receiver differential pair(negative)\nUSB_DP_DN3 17 I/O USB High-speed differential transceiver (positive)\nUSB_DM_DN3 18 I/O USB High-speed differential transceiver (negative)\nPWRCTL3/BATEN3 33 I/O,PDUSB Port 3Power OnControl forDownstream Power/Battery Charging Enable. The pinis\nused forcontrol ofthedownstream power switch forPort 3.This pinbeleftunconnected if\npower management isnotimplemented.\nInaddition, thevalue ofthepinissampled atthede-assertion ofreset todetermine thevalue\nofthebattery charging support forPort 3asindicated intheBattery Charging Support\nregister:\n0=Battery charging notsupported\n1=Battery charging supported\nOVERCUR3z 44 I,PUUSB Port 3Over-Current Detection. This pinistypically connected totheover current output\nofthedownstream port power switch forPort 3.\n0=Anover current event hasoccurred\n1=Anover current event hasnotoccurred\nWhen GANGED power management isenabled, thispinoroneoftheother OVERCURz pins\nmust beconnected totheover current output ofthepower switch orcircuit which detects the\nover current conditions. Forthecase when another OVERCURz pinisused, thispincanbe\nleftunconnected.\nUSB_SSTXP_DN4 26 O USB SuperSpeed transmitter differential pair(positive)\nUSB_SSTXM_DN4 27 O USB SuperSpeed transmitter differential pair(negative)\nUSB_SSRXP_DN4 29 I USB SuperSpeed receiver differential pair(positive)\nUSB_SSRXM_DN4 30 I USB SuperSpeed receiver differential pair(negative)\nUSB_DP_DN4 24 I/O USB High-speed differential transceiver (positive)\nUSB_DM_DN4 25 I/O USB High-speed differential transceiver (negative)\nPWRCTL4/BATEN4 32 I/O,PDUSB Port 4Power OnControl forDownstream Power/Battery Charging Enable. The pinis\nused forcontrol ofthedownstream power switch forPort 4.This pinbeleftunconnected if\npower management isnotimplemented.\nInaddition, thevalue ofthepinissampled atthede-assertion ofreset todetermine thevalue\nofthebattery charging support forPort 4asindicated intheBattery Charging Support\nregister:\n0=Battery charging notsupported\n1=Battery charging supported\nOVERCUR4z 43 I,PUUSB Port 4Over-Current Detection. This pinistypically connected totheover current output\nofthedownstream port power switch forPort 4.\n0=Anover current event hasoccurred\n1=Anover current event hasnotoccurred\nWhen GANGED power management isenabled, thispinoroneoftheother OVERCURz pins\nmust beconnected totheover current output ofthepower switch orcircuit which detects the\nover current conditions. Forthecase when another OVERCURz pinisused, thispincanbe\nleftunconnected.\nI2C/SMBUS I2CSignals\n7TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nSCL/SMBCLK 38 I/O,PDI2Cclock/SMBus clock. Function ofpindepends onthesetting oftheSMBUSz input.\nWhen SMBUSz =1,thispinacts astheserial clock interface foranI2CEEPROM.\nWhen SMBUSz =0,thispinacts astheserial clock interface foranSMBus host.\nCan beleftunconnected ifexternal interface notimplemented.\nSDA/SMBDAT 37 I/O,PDI2Cdata/SMBus data. Function ofpindepends onthesetting oftheSMBUSz input.\nWhen SMBUSz =1,thispinacts astheserial data interface foranI2CEEPROM.\nWhen SMBUSz =0,thispinacts astheserial data interface foranSMBus host.\nCan beleftunconnected ifexternal interface notimplemented.\nSMBUSz/SS_SUSPEND 39 I/O,PUI2C/SMBus mode select/SuperSpeed USB Suspend Status. The value ofthepinissampled\natthede-assertion ofreset setI2CorSMBus mode asfollows:\n1=I2CMode Selected\n0=SMBus Mode Selected\nCan beleftunconnected ifexternal interface notimplemented.\nAfter reset, thissignal indicates theSuperSpeed USB Suspend status oftheupstream port if\nenabled through thestsOutputEn bitintheAdditional Feature Configuration register. When\nenabled, avalue of1indicates theconnection issuspended.\nTest andMiscellaneous Signals\nFULLPWRMGMTz/FULL\nAUTOz/SMBA1/SS_UP40 I/O,PDFullpower management enable/SMBus address bit1/SuperSpeed USB Connection Status\nUpstream port.\nThe value ofthepinissampled atthede-assertion ofreset tosetthepower switch control\nfollows:\n0=Power switching andover current inputs supported\n1=Power switching andover current inputs notsupported\nFullpower management istheability tocontrol power tothedownstream ports ofthe\nTUSB8042A using PWRCTL[4:1]/BATEN[4:1].\nIfBATENx =1onanyport, fullpower management must beenabled sothevalue ofthe\nterminal issampled atthede-assertion toinitialize thevalue oftheFULLAUTOz bit.\nWhen AUTOENz =0andFULLAUTOz =0:allACP modes aresupported.\nWhen AUTOENz =0andFULLAUTOz =1:only highest current ACP mode isused inauto\nmode.\nWhen SMBus mode isenabled, thispinsets thevalue oftheSMBus slave address bit1.\nCan beleftunconnected iffullpower management andSMBus arenotimplemented.\nAfter reset, thissignal indicates theSuperSpeed USB connection status oftheupstream port\nifenabled through thestsOutputEn bitintheAdditional Feature Configuration register. When\nenabled avalue of1indicates theupstream port isconnected toaSuperSpeed USB capable\nport.\nNote: Power switching must besupported forbattery charging applications.\nPWRCTL_POL 41 I/O,PUPower Control Polarity.\nThe value ofthepinissampled atthede-assertion ofreset tosetthepolarity of\nPWRCTL[4:1].\n0=PWRCTL polarity isactive low\n1=PWRCTL polarity isactive high\n8TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nGANGED/SMBA2/HS_U\nP42 I/O,PDGanged operation enable/SMBus Address bit2/HS Connection Status Upstream Port.\nThe value ofthepinissampled atthede-assertion ofreset tosetthepower switch andover\ncurrent detection mode asfollows:\n0=Individual power control supported when power switching isenabled\n1=Power control gangs supported when power switching isenabled\nWhen SMBus mode isenabled using SMBUSz, thispinsets thevalue oftheSMBus slave\naddress bit2.\nAfter reset, thissignal indicates theHigh-speed USB connection status oftheupstream port if\nenabled through thestsOutputEn bitinAdditional Feature Configuration register. When\nenabled, avalue of1indicates theupstream port isconnected toaHigh-speed USB capable\nport.\nNote: Individual power control must beenabled forbattery charging applications.\nAUTOENz/HS_SUSPEN\nD45 I/O,PUAutomatic Charge Mode Enable/HS Suspend Status.\nThe value ofthepinissampled atthede-assertion ofreset todetermine ifautomatic mode is\nenabled asfollows:\n0=Automatic Mode isenabled onports thatareenabled forbattery charging when the\nhubisunconnected. Please note thatCDP isnotsupported onPort 1when operating in\nAutomatic mode.\n1=Automatic Mode isdisabled\nThis value isalso used tosettheautoEnz bitintheBattery Charging Support Register.\nAfter reset, thissignal indicates theHigh-speed USB Suspend status oftheupstream port if\nenabled through thestsOutputEn bitinAdditional Feature Configuration register. When\nenabled, avalue of1indicates theconnection issuspended.\nTEST 49 IThis pinisreserved forfactory test. Fornormal operation, thispinrequires anexternal pull\ndown resistor toground onPCB. Recommend 10korstronger resistor.\nPower andGround Signals\nVDD5,8,\n13,21,\n28,31,\n51,57PWR 1.1-V power rail\nVDD3316,34,\n52,63PWR 3.3-V power rail\nVSS (Thermal Pad) PWR Ground. Thermal padmust beconnected toground.\nNC 60 — Noconnect, leave floating\n9TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Condition .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply Voltage\nRangeVDDSupply voltage range -0.3 1.4 V\nVDD33 Supply voltage range -0.3 3.8 V\nVoltager RangeUSB_SSRXP_UP, USB_SSRXN_UP, SSRXP_DN[4:1],\nUSB_RXN_DP[4:1] andUSB_VBUS terminals-0.3 1,4 V\nXIterminal -0.3 2.45 V\nAllother terminals -0.3 3.8 V\nTstg Storage temperature -65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), per\nANSI/ESDA/JEDEC JS-001, allpins(1) ±2000\nV\nCharged device model (CDM), perJEDEC\nspecification JESD22-C101, allpins(2) ±500\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDD 1.1V Supply voltage 0.99 1.1 1.26 V\nVDD33 3.3V Supply voltage 3.0 3.3 3.6 V\nUSB_VBU\nSVoltage atUSB_VBUS terminal. 0 1.155 V\nTA TUSB8042A Ambient temperature 0 70 °C\nTA TUSB8042AI Ambient temperature -40 85 °C\nTJ Junction temperature -40 105 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)TUSB8042A\nUNIT RGC\n64PINS\nRθJA Junction-to-ambient thermal resistance 26 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 11.5 °C/W\nRθJB Junction-to-board thermal resistance 5.3 °C/W\nΨJT Junction-to-top characterization parameter 0.2 °C/W\nΨJB Junction-to-board characterization parameter 5.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.0 °C/W\n10TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7.5 Electrical Characteristics\nover operating free-air temperature andvoltage range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nLow Power Modes\nIDD_PWRO\nNVDDcurrent after Power On(after reset) VDD=1.1V; VDD33 =3.3V; TA=25°C; 18 mA\nIDD33_PW\nRONVDD33 current after Power On(after\nreset)VDD=1.1V; VDD33 =3.3V; TA=25°C; 2 mA\nIDD_UPDIS\nCVDDcurrent when upstream port is\ndisconnectedVDD=1.1V; VDD33 =3.3V; TA=25°C; 21 mA\nIDD33_UP\nDISCVDD33 current when upstream port is\ndisconnectedVDD=1.1V; VDD33 =3.3V; TA=25°C; 2 mA\nIDD_SUSP\nENDVDDcurrent inSuspend VDD=1.1V; VDD33 =3.3V; TA=25°C; 20 mA\nIDD33_SUS\nPENDVDD33 current inSuspend VDD=1.1V; VDD33 =3.3V; TA=25°C; 2 mA\nActive Power Modes (USState /DSState)\nIDD_SMBU\nSVDDcurrent during SMbus programming. VDD=1.1V; VDD33 =3.3V; TA=25°C; 275 mA\nIDD33_SM\nBUSVDD33 current during SMbus\nprogrammingVDD=1.1V; VDD33 =3.3V; TA=25°C; 75 mA\nIDD_3H_1S\nS_0HS_U12VDDcurrent upstream port connected to\nUSB 3.0Host, downstream port(s)\nconnected to1SSdevice, and0HS\ndevice. Links inU1/U2.VDD=1.1V; VDD33 =3.3V; TA=25°C; 215 mA\nIDD33_3H_\n1SS_0HS_\nU12VDD33 current upstream port connected\ntoUSB 3.0Host, downstream port(s)\nconnected to1SSdevice, and0HS\ndevice. Links inU1/U2.VDD=1.1V; VDD33 =3.3V; TA=25°C; 45 mA\nIDD_3H_1S\nS_0HS_U0VDDcurrent upstream port connected to\nUSB 3.0Host, downstream port(s)\nconnected to1SSdevice, and0HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 330 mA\nIDD33_3H_\n1SS_0HS_\nU0VDD33 current upstream port connected\ntoUSB 3.0Host, downstream port(s)\nconnected to1SSdevice, and0HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 45 mA\nIDD_3H_2S\nS_0HS_U12VDDcurrent upstream port connected to\nUSB 3.0Host, downstream port(s)\nconnected to2SSdevices, and0HS\ndevice. Links inU1/U2VDD=1.1V; VDD33 =3.3V; TA=25°C; 301 mA\nIDD33_3H_\n2SS_0HS_\nU12VDD33 current upstream port connected\ntoUSB 3.0Host, downstream port(s)\nconnected to2SSdevices, and0HS\ndevice. Links inU1/U2VDD=1.1V; VDD33 =3.3V; TA=25°C; 45 mA\nIDD_3H_2S\nS_0HS_U0VDDcurrent upstream port connected to\nUSB 3.0Host, downstream port(s)\nconnected to2SSdevices, and0HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 440 mA\nIDD33_3H_\n2SS_0HS_\nU0VDD33 current upstream port connected\ntoUSB 3.0Host, downstream port(s)\nconnected to2SSdevices, and0HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 45 mA\nIDD_3H_3S\nS_0HS_U12VDDcurrent upstream port connected to\nUSB 3.0Host, downstream port(s)\nconnected to3SSdevices, and0HS\ndevice. Links inU1/U2VDD=1.1V; VDD33 =3.3V; TA=25°C; 360 mA\nIDD33_3H_\n3SS_0HS_\nU12VDD33 current upstream port connected\ntoUSB 3.0Host, downstream port(s)\nconnected to3SSdevices, and0HS\ndevice. Links inU1/U2VDD=1.1V; VDD33 =3.3V; TA=25°C; 45 mA\n11TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover operating free-air temperature andvoltage range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) Applies toexternal inputs andbi-directional buffersIDD_3H_3S\nS_0HS_U0VDDcurrent upstream port connected to\nUSB 3.0Host, downstream port(s)\nconnected to3SSdevices, and0HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 560 mA\nIDD33_3H_\n3SS_0HS_\nU0VDD33 current upstream port connected\ntoUSB 3.0Host, downstream port(s)\nconnected to3SSdevices, and0HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 45 mA\nIDD_3H_4S\nS_0HS_U12VDDcurrent upstream port connected to\nUSB 3.0Host, downstream port(s)\nconnected to4SSdevices, and0HS\ndevice. Links inU1/U2VDD=1.1V; VDD33 =3.3V; TA=25°C; 467 mA\nIDD33_3H_\n4SS_0HS_\nU12VDD33 current upstream port connected\ntoUSB 3.0Host, downstream port(s)\nconnected to4SSdevices, and0HS\ndevice. Links inU1/U2VDD=1.1V; VDD33 =3.3V; TA=25°C; 45 mA\nIDD_3H_4S\nS_0HS_U0VDDcurrent upstream port connected to\nUSB 3.0Host, downstream port(s)\nconnected to4SSdevices, and0HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 650 mA\nIDD33_3H_\n4SS_0HS_\nU0VDD33 current upstream port connected\ntoUSB 3.0Host, downstream port(s)\nconnected to4SSdevices, and0HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 45 mA\nIDD_3H_1S\nS_1HS_U0VDDcurrent upstream port connected to\nUSB 3.0Host, downstream port(s)\nconnected to1SSdevice, and1HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 372 mA\nIDD33_3H_\n1SS_1HS_\nU0VDD33 current upstream port connected\ntoUSB 3.0Host, downstream port(s)\nconnected to1SSdevices, and1HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 84 mA\nIDD_3H_1S\nS_2HS_U0VDDcurrent upstream port connected to\nUSB 3.0Host, downstream port(s)\nconnected to2SSdevice, and2HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 480 mA\nIDD33_3H_\n1SS_2HS_\nU0VDD33 current upstream port connected\ntoUSB 3.0Host, downstream port(s)\nconnected to2SSdevices, and2HS\ndevice. Links inU0.VDD=1.1V; VDD33 =3.3V; TA=25°C; 95 mA\nIDD_2H_0S\nS_1HSVDDcurrent upstream port connected to\nUSB 2.0Host, downstream port(s)\nconnected to0SSdevice, and1HS\ndevice.VDD=1.1V; VDD33 =3.3V; TA=25°C; 45 mA\nIDD33_2H_\n0SS_1HSVDD33 current upstream port connected\ntoUSB 2.0Host, downstream port(s)\nconnected to0SSdevices, and1HS\ndevice.VDD=1.1V; VDD33 =3.3V; TA=25°C; 45 mA\nIDD_2H_0S\nS_4HSVDDcurrent upstream port connected to\nUSB 2.0Host, downstream port(s)\nconnected to0SSdevice, and4HS\ndevice.VDD=1.1V; VDD33 =3.3V; TA=25°C; 74 mA\nIDD33_2H_\n0SS_4HSVDD33 current upstream port connected\ntoUSB 2.0Host, downstream port(s)\nconnected to0SSdevices, and4HS\ndevice.VDD=1.1V; VDD33 =3.3V; TA=25°C; 76 mA\n3.3V I/O\nVIH High-level input voltage(1)2 3.6 V\n12TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover operating free-air temperature andvoltage range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(2) Applies toexternal outputs andbi-directional buffers\n(3) Applies toGRSTZ\n(4) Applies topins with internal pullups/pulldowns.\n(5) Applies toexternal input buffersVIL Low-level input voltage(1)0 0.8 V\nVI Input voltage 0 3.6 V\nVO Output voltage(2)0 3.6 V\ntt Input transition time (tRISE andtFALL) 25 ns\nVHYS Input hysteresis(3) 1.3x\nVDD33V\nVOH High-level output voltage IOH=-4mA 2.4 V\nVOL Low-level output voltage IOH=4mA 0.4 V\nIOZPHigh-impedance output current with\ninternal pullup orpulldown resistor.(4) VI=0toVDD33; -250 250 µA\nII Input current(5)VI=0toVDD33; -15 15 µA\nRPD Internal pull-down resistance 13.5 19 27.5 kΩ\nRPU Internal pull-up resistance 14.5 19 25 kΩ\n(1) Aslong asGRSTz isde-asserted after both supplies arestable, there isnopower-on relationship between VDD33 andVDD.IfGRSTz is\nonly connected toacapacitor toGND, then VDDmust bestable minimum of10µsbefore VDD33.\n(2) Anactive reset isrequired iftheVDD33 supply isstable before VDDsupply. This active reset shall meet the3mspower-up delay\ncounting from both power supplies stable tode-assertion ofGRSTz.\n(3) MISC pins sampled atde-assertion ofGRSTz: BATEN[4:1], AUTOENz, FULLPWRMGMTz, GANGED, SMBUSz, andPWRCTL_POL.7.6 Timing Requirements\nMIN NOM MAX UNIT\nPower-on timings. Refer toFigure 1\ntd1 VDDstable before VDD33 stable.(1)(2)0 ms\ntd2 VDDandVDD33 before de-assertion ofGRSTz. 3 ms\ntsu_io Setup forMISC inputs.(3)0.1 µs\nthd_io Hold forMISC inputs.(3)0.1 µs\ntVDD33_RAM\nPVDD33 supply ramp requirement. 0.2 100 ms\ntVDD_RAMP VDDsupply ramp requirement. 0.2 100 ms\ntd1VDD33\nVDDGRSTz\nMISC_IOttd2\ntSU_IO tHD_IO\n13TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 1.Power-Up Timing Requirements\nVBUS\nDetect\nSuperSpeed Hub USB 2.0 HubUSB_DP_UPUSB_SSRXP_UPUSB_SSRXM_UP USB_SSTXP_UPUSB_SSTXM_UP\nUSB_DM_UP\nUSB_SSRXP_DN1USB_SSRXM_DN1USB_SSTXP_DN1USB_SSTXM_DN1 USB_SSRXP_DN2USB_SSRXM_DN2USB_SSTXP_DN2USB_SSTXM_DN2\nUSB_DP_DN1USB_DM_DN1 USB_DP_DN2USB_DM_DN2OscilatorUSB_R1USB_VBUS\nXI\nXO\nClock\nand\nReset\nDistribution\nControl\nRegisters GPIO\nI2C\nSMBUSPower\nDistributionVDD33\nVSS\nGRSTz\nSCL/SMBCLK\nSDA/SMBDATSMBUSz/SS_SUSPEND\nPWRCTL1/BATEN1OVERCUR1z\nPWRCTL2/BATEN2OVERCUR2zPWRCTL_POLGANGED/SMBA2/HS_UP\nFULLPWRMGMTz/SMBA1/SS_UPVDD\nTESTUSB_DP_DN3USB\n_DM\n_DN3USB_DP_DN4USB\n_DM\n_DN4USB_SSRXP_DN3USB_SSRXM_DN3USB_SSTXP_DN3USB_SSTXM_DN3 USB_SSRXP_DN4USB_SSRXM_DN4USB_SSTXP_DN4USB_SSTXM_DN4\nOTP\nROM\nPWRCTL3/BATEN3OVERCUR3z\nPWRCTL4/BATEN4OVERCUR4zAUTOENz/HS_SUSPEND\n14TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TUSB8042A isafour-port USB 3.2x1Gen1 compliant hub. Itprovides simultaneous SuperSpeed USB and\nhigh-speed/full-speed connections ontheupstream port and provides SuperSpeed USB, high-speed, full-speed,\norlow-speed connections onthedownstream ports. When theupstream port isconnected toanelectrical\nenvironment thatonly supports high-speed orfull-speed/low-speed connections, SuperSpeed USB connectivity is\ndisabled onthedownstream ports. When theupstream port isconnected toanelectrical environment that only\nsupports full-speed/low-speed connections, SuperSpeed USB and high-speed connectivity aredisabled onthe\ndownstream ports.\n8.2 Functional Block Diagram\n15TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Battery Charging Features\nThe TUSB8042A provides support forUSB Battery Charging (BC1.2) and custom charging. Battery charging\nsupport may beenabled onaperport basis through theREG_6h(batEn[3:0]) ortheBATEN[4:1] pins.\nUSB Battery charging support includes both Charging Downstream Port (CDP) and Dedicated Charging Port\n(DCP) modes. The DCP mode iscompliant with theChinese Telecommunications Industry Standard YD/T 1591-\n2009. CDP isenabled when theupstream port hasdetected valid VBUS, configured, and host sets port power.\nWhen theupstream port isnotconnected and battery charging support isenabled, theTUSB8042A enables\nDCP mode once allother battery modes such asACPx have failed oraredisabled.\nInaddition toUSB Battery charging (BC1.2), theTUSB8042A supports custom charging indications: Divider\nCharging (ACP3, ACP2, ACP1 modes), and Galaxy compatible charging. These custom charging modes are\nonly supported when upstream port isunconnected and AUTOMODE isenabled. AUTOMODE canbeenabled\neither thru AUTOENz pinorfrom Reg_0Ah bit1(autoModeEnz) .When inAUTOMODE and upstream port is\ndisconnected, theport automatically transitions from ACP mode totheDCP mode depending ontheportable\ndevice connected. The divided mode places afixed DCvoltage ontheports DPand DMsignals which allows\nsome devices toidentify thecapabilities ofthecharger. The default divider mode indicates support forupto10W\n(ACP3). The divider mode can beconfigured toreport alower-current setting (upto5W)through REG_0Ah\n(HiCurAcpModeEn).\nWhen theupstream port isnotconnected and battery charging support isenabled foraport, theTUSB8042A\ndrives theport power enable active. IfAUTOMODE isdisabled, then DCP mode isused. IfAUTOMODE is\nenabled andfully automatic mode isdisabled (FullAutoEn bitiscleared (Reg_25h Bit0)orFULLAUTOz pin=0),\nthen TUSB8042A starts with highest enabled divider current mode (ACPx). The TUSB8042A remains inhighest\ncurrent mode aslong asapull-up isnotdetected onDPpin. Ifanpull-up isdetected onDPpin, then\nTUSB8042A drives theport power enable inactive and switch toGalaxy mode, ifenabled, ortoDCP mode if\nGalaxy mode isdisabled. The TUSB8042A again drives theport power enable active. The TUSB8042A remains\ninGalaxy mode aslong asnopull-up isdetected onDPpin. Ifanpull-up isdetected onDPpin, then\nTUSB8042A drives theport power enable inactive and transition toDCP mode. The TUSB8042A again drives\ntheport power enable active. InDCP mode, theTUSB8042A looks forapull-up detected onDPpinorRxVdat. If\napull-up orRxVdat isdetected onDP, theTUSB8042A remains inDCP mode. Ifnopull-up orRxVdat is\ndetected onDPpinafter 2seconds, theTUSB8042A drives theport power enable inactive andtransition back to\nACPx mode. This sequence repeats until upstream port isconnected.\nWhen Automatic mode isenabled and fullautomatic mode isenabled (FullAutoEn Reg_25h bit0issetor\nFULLAUTOz pin=1),TUSB8042A performs same sequence described inprevious paragraph with theaddition\nofattempting allsupported ACPx modes before sequencing toGalaxy Mode (ifenabled) orDCP mode.\nThe supported battery charging modes when TUSB8042A configured forSMBus orexternal EEPROM isdetailed\ninBattery Charging Modes with SMBus/EEPROM Table .\nThe supported battery charging modes when TUSB8042A configured forI2Cbutwithout anexternal EEPROM is\ndetermined bythesampled state ofthepins. These modes aredetailed inBattery Charging Modes without\nEEPROM Table .\n16TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFeature Description (continued)\nTable 1.TUSB8042A Battery Charging Modes with SMBus orI2CEEPROMbatEn[n] Reg_06h Bits 3:0\nUpstream VBUS\nHiCurAcpMode EnReg_0Ah Bit4\nautoModeEnz Reg_0Ah Bit1\nFullAutoEn Reg_25h Bit0\nGalaxy_Enz Reg_25h Bit1\nBattery Charging Mode Port x\n(x=n+1)\n0 Don’tCare Don\'t Care Don’tCare Don\'t Care Don\'t Care NoCharging support\n1 >4V Don\'t Care Don\'t Care Don\'t Care Don\'t Care CDP\n1 <4V Don\'t Care 1 Don\'t Care Don\'t Care DCP\n1 <4V Don\'t Care 0 1 1AUTOMODE enabled. Sequences through allACPx modes andDCP\nAlternate ACP3, ACP2, ACP1, DCP\n1 <4V 0 0 0 1AUTOMODE enabled. Sequences between ACP2 andDCP.\nAlternate ACP2, DCP\n1 <4V 1 0 0 1AUTOMODE enabled. Sequences between ACP3 andDCP.\nAlternate ACP3, DCP\n1 <4V Don\'t Care 0 1 0AUTOMODE enabled with Galaxy compatible charging support.\nAlternate ACP3, ACP2, ACP1, Galaxy, DCP\n1 <4V 0 0 0 0AUTOMODE enabled with Galaxy compatible charging support.\nAlternate ACP2, Galaxy, DCP\n1 <4V 1 0 0 0AUTOMODE enabled with Galaxy compatible charging support.\nAlternate ACP3, Galaxy, DCP\nTable 2.TUSB8042A Battery Charging Modes without EEPROMBATEN[3:0] pins\nUpstream VBUS\nAUTOENz pin\nFULLAUTOz pin\nBattery Charging Mode Port x\n(x=n+1)\n0 Don’tCare Don’tCare Don\'t Care NoCharging support\n1 >4V Don\'t Care Don\'t Care CDP\n1 <4V 1 0 DCP\n1 <4V 0 0AUTOMODE enabled with Galaxy compatible charging support. Sequences\nthrough allACPx modes.\nAlternate ACP3, ACP2, ACP1, Galaxy, DCP.\n1 <4V 0 1AUTOMODE enabled with Galaxy compatible charging support.\nAlternate ACP3, Galaxy, DCP\n1 <4V 1 1AUTOMODE enabled. Sequences through allACPx modes.\nAlternate ACP3, ACP2, ACP1, DCP.\n17TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.3.2 USB Power Management\nThe TUSB8042A canbeconfigured forpower switched applications using either per-port (Full power managed)\norganged power-enable controls and over-current status inputs. When battery charge isenabled, the\nTUSB8042A always functions infullpower managed.\nPower switch support isenabled byREG_5h (fullPwrMgmtz) and theper-port organged mode isconfigured by\nREG_5h(ganged).\nThe TUSB8042A supports both active high and active lowpower-enable controls. The PWRCTL[4:1] polarity is\nconfigured byREG_Ah(pwrctlPol). The power control polarity canalso beselected bythePWRCTL_POL pin.\n18TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.3.3 One Time Programmable (OTP) Configuration\nThe TUSB8042A allows device configuration through one time programmable non-volatile memory (OTP). The\nprogramming oftheOTP issupported using vendor-defined USB device requests. Fordetails using theOTP\nfeatures please contact your TIrepresentative.\nTable 3provides alistfeatures which may beconfigured using theOTP.\nTable 3.OTP Configurable Features\nCONFIGURATION REGISTER\nOFFSETBITFIELD DESCRIPTION\nREG_01h [7:0] Vendor IDLSB\nREG_02h [7:0] Vendor IDMSB\nREG_03h [7:0] Product IDLSB\nREG_04h [7:0] Product IDMSB\nREG_07h [0]Port removable configuration fordownstream ports 1.OTP\nconfiguration isinverse ofrmbl[3:0], i.e.1=notremovable, 0=\nremovable.\nREG_07h [1]Port removable configuration fordownstream ports 2.OTP\nconfiguration isinverse ofrmbl[3:0], i.e.1=notremovable, 0=\nremovable.\nREG_07h [2]Port removable configuration fordownstream ports 3.OTP\nconfiguration isinverse ofrmbl[3:0], i.e.1=notremovable, 0=\nremovable.\nREG_07h [3]Port removable configuration fordownstream ports 4.OTP\nconfiguration isinverse ofrmbl[3:0], i.e.1=notremovable, 0=\nremovable.\nREG_08h [3:0] Port used Configured register.\nREG_0Ah [1] Battery Charger Automatic Mode enable.\nREG_0Ah [4] High-current divider mode enable.\nREG_0Bh [0] USB 2.0port polarity configuration forupstream port.\nREG_0Bh [1] USB 2.0port polarity configuration fordownstream ports 1.\nREG_0Bh [2] USB 2.0port polarity configuration fordownstream ports 2.\nREG_0Bh [3] USB 2.0port polarity configuration fordownstream ports 3.\nREG_0Bh [4] USB 2.0port polarity configuration fordownstream ports 4.\nREG_25h [4:0] Device Configuration Register 3\nREG_26h [3:0] USB2.0 Only Port Register\nREG_F0h [3:1] USB BCpower switch power offduration during automode.\nCLOCKXI\nXOR1 1M\nY1\n24 MHz\nCL1 CL2\n19TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.3.4 Clock Generation\nThe TUSB8042A accepts acrystal input todrive aninternal oscillator oranexternal clock source. Ifaclock is\nprovided toXIinstead ofacrystal, XOisleftopen. Otherwise, ifacrystal isused, theconnection needs tofollow\ntheguidelines below. Since XIand XOarecoupled toother leads and supplies onthePCB, itisimportant to\nkeep them asshort aspossible and away from any switching leads. Itisalso recommended tominimize the\ncapacitance between XIandXO. This canbeaccomplished byshielding C1andC2with theclean ground lines.\nFigure 2.TUSB8042A Clock\n20TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.3.5 Crystal Requirements\nThe crystal must befundamental mode with load capacitance of12pF-24pFand frequency stability rating of\n±100 PPM orbetter. Toensure proper startup oscillation condition, amaximum crystal equivalent series\nresistance (ESR) of50Ωisrecommended. Aparallel load capacitor should beused ifacrystal source isused.\nThe exact load capacitance value used depends onthecrystal vendor. Refer toapplication note Selection and\nSpecification forCrystals forTexas Instruments USB2.0 devices (SLLA122 )fordetails onhow todetermine the\nload capacitance value.\n8.3.6 Input Clock Requirements\nWhen using anexternal clock source such asanoscillator, thereference clock should have a±100 PPM or\nbetter frequency stability and have less than 50-ps absolute peak topeak jitter orless than 25-ps peak topeak\njitter after applying theUSB 3.2Gen1 jitter transfer function. XIshould betiedtothe1.8-V clock source and XO\nshould beleftfloating.\n8.3.7 Power-Up andReset\nThe TUSB8042A does nothave specific power sequencing requirements with respect tothecore power (VDD)\norI/Oand analog power (VDD33) aslong asGRSTz isheld inanasserted state while supplies ramp. The core\npower (VDD) orI/Opower (VDD33) may bepowered upforanindefinite period oftime while theother isnot\npowered upifallofthese constraints aremet:\n•Allmaximum ratings andrecommended operating conditions areobserved.\n•Allwarnings about exposure tomaximum rated and recommended conditions areobserved, particularly\njunction temperature. These apply topower transitions aswell asnormal operation.\n•Bus contention while VDD33 ispowered upmust belimited to100 hours over theprojected life-time ofthe\ndevice.\n•Bus contention while VDD33 ispowered down may violate theabsolute maximum ratings.\nAsupply busispowered upwhen thevoltage iswithin therecommended operating range. Itispowered down\nwhen itisbelow thatrange, either stable orintransition.\nAminimum reset duration of3msisrequired. This isdefined asthetime when thepower supplies areinthe\nrecommended operating range tothede-assertion ofGRSTz. This canbegenerated using programmable-delay\nsupervisory device orusing anRCcircuit. When aRCcircuit isused, theexternal capacitor size chosen must be\nlarge enough tomeet the3ms minimum duration requirement. The RoftheRCcircuit istheinternal RPU.\n21TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.4 Device Functional Modes\n8.4.1 External Configuration Interface\nThe TUSB8042A supports aserial interface forconfiguration register access. The device may beconfigured by\nanattached I2CEEPROM oraccessed asaslave byanexternal SMBus master. The external interface is\nenabled when both theSCL/SMBCLK andSDA/SMBDAT pins arepulled upto3.3Vatthede-assertion ofreset.\nThe mode, I2Cmaster orSMBus slave, isdetermined bythestate ofSMBUSz/SS_SUSPEND pinatreset.\n8.4.2 I2CEEPROM Operation\nThe TUSB8042A supports asingle-master, standard mode (100 KHz) orfast mode (400KHz) connection toa\ndedicated I2CEEPROM when theI2Cinterface mode isenabled. InI2Cmode, theTUSB8042A reads the\ncontents ofthe EEPROM atbus address 1010000b using 7-bit addressing starting ataddress 0.The\nTUSB8042A reads theentire EEPROM contents using asingle burst read transaction. The burst read transaction\nends when theaddress reaches FFh.\nIfthevalue oftheEEPROM contents ataddress byte 00h equals 55h, theTUSB8042A loads theconfiguration\nregisters according totheEEPROM map. Ifthefirst byte isnot55h, theTUSB8042A exits theI2Cmode and\ncontinues execution with thedefault values intheconfiguration registers. The hubisnotconnect ontheupstream\nport until theconfiguration iscompleted.\nNOTE\nThe bytes located above offset Ahare optional. The requirement fordata inthose\naddresses isdependent ontheoptions configured intheDevice Configuration, andDevice\nConfiguration 2registers.\nThe minimum size I2CEEPROM required is2Kbit.\nFordetails onI2Coperation refer totheUM10204 I2C-bus Specification andUser Manual.\n8.4.3 Port Configuration\nThe TUSB8042A port configurations canbeselected byregisters orefuse. The Port Used Configuration register\n(USED[3:0]) define how many ports can possibly bereported bythehub. The device removable configuration\nregister (RMBL[3:0]) define iftheports that USB 3.2arereported asused have permanently connected devices\nornot. The USB 2.0Only Port register (USB2_ONLY[3:0]) define whether ornotaused port isreported aspart\noftheUSB 2.0huborboth theUSB2.0 andSShubs. The USB2_ONLY field enables theUSB2.0 port even ifthe\ncorresponding USED bitislow. Table 4shows examples ofthepossible combinations.\n22TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\nTable 4.TUSB8042A Downstream Port Configuration Examples\nUSED[3:0] RMBL[3:0]USB2_ONLY\n[3:0]Reported Port Configuration Physical toLogical Port mapping\n1111 1111 00004Port USB 3.2Hub\n4Port USB2.0 HubPhysical1 =>Logical Port1 forUSB 3.2andUSB2.0.\nPhysical2 =>Logical Port2 forUSB 3.2andUSB2.0.\nPhysical3 =>Logical Port3 forUSB 3.2andUSB2.0.\nPhysical4 =>Logical Port4 forUSB 3.2andUSB2.0.\n1110 1111 00003Port USB 3.2Hub\n3Port USB2.0 HubPhysical1 Notused.\nPhysical2 =>Logical Port1 forUSB 3.2andUSB2.0.\nPhysical3 =>Logical Port2 forUSB 3.2andUSB2.0.\nPhysical4 =>Logical Port3 forUSB 3.2andUSB2.0.\n1100 0111 00002Port USB 3.2Hub\n2Port USB2.0 hubwith permanently attached\ndevice onPort 2Physical1 Notused.\nPhysical2 Notused.\nPhysical3 =>Logical Port1 forUSB 3.2andUSB2.0.\nPhysical4 =>Logical Port2 forUSB 3.2andUSB2.0.\n0011 1111 00101Port USB 3.2Hub\n2Port USB 2.0HubPhysical1 =>Logical Port1 forUSB 3.2andUSB2.0.\nPhysical2 =>Logical Port2 forUSB2.0.\nPhysical3 NotUsed.\nPhysical4 Notused.\n1000 1111 00101Port USB 3.2Hub\n2Port USB 2.0HubPhysical1 Notused.\nPhysical2 =>Logical Port2 forUSB2.0.\nPhysical3 Notused\nPhysical4 =>Logical Port1 forUSB 3.2andUSB2.0.\n1111 1111 11101Port USB 3.2Hub\n4Port USB 2.0HubPhysical1 =>Logical Port1 forUSB 3.2andUSB2.0.\nPhysical2 =>Logical Port2 forUSB2.0.\nPhysical3 =>Logical Port3 forUSB2.0.\nPhysical4 =>Logical Port4 forUSB2.0.\n23TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.4.4 SMBus Slave Operation\nWhen theSMBus interface mode isenabled, theTUSB8042A supports read block andwrite block protocols asa\nslave-only SMBus device.\nThe TUSB8042A slave address is1000 1xyz, where:\n•xisthestate ofGANGED/SMBA2/HS_UP pinatreset,\n•yisthestate ofFULLPWRMGMTz/SMBA1/SS_UP pinatreset, and\n•zistheread/write bit;1=read access, 0=write access.\nFordetails onSMBus requirements, refer totheSystem Management Bus Specification.\nNOTE\nIftheTUSB8042A isaddressed byahost using anunsupported protocol itdoes not\nrespond. The TUSB8042A waits indefinitely forconfiguration bytheSMBus host and\ndoesnot connect ontheupstream port until theSMBus host indicates configuration is\ncomplete byclearing theCFG_ACTIVE bit.\n24TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5 Register Maps\n8.5.1 Configuration Registers\nThe internal configuration registers areaccessed onbyte boundaries. The configuration register values are\nloaded with defaults butcanbeover-written when theTUSB8042A isinI2CorSMBus mode. Refer toTable 3for\nregisters configurable from OTP.\nTable 5.TUSB8042A Register Map\nBYTE\nADDRESSCONTENTS EEPROM CONFIGURABLE\n00h ROM Signature Register Yes\n01h Vendor IDLSB Yes\n02h Vendor IDMSB Yes\n03h Product IDLSB Yes\n04h Product IDMSB Yes\n05h Device Configuration Register Yes\n06h Battery Charging Support Register Yes\n07h Device Removable Configuration Register Yes\n08h Port Used Configuration Register Yes\n09h Reserved. Must default to00h. Yes\n0Ah Device Configuration Register 2 Yes\n0Bh USB 2.0Port Polarity Control Register Yes\n0Ch-0Fh Reserved No\n10h-1Fh UUID Byte [15:0] No\n20h-21h LangID Byte [1:0] Yes\n22h Serial Number Length Yes\n23h Manufacturer String Length Yes\n24h Product String Length Yes\n25h Device Configuration Register 3 Yes\n26h USB 2.0Only Port Register Yes\n27h-2Eh Reserved Yes\n2Fh Reserved No\n30h-4Fh Serial Number String Byte [31:0] Yes\n50h-8Fh Manufacturer String Byte [63:0] Yes\n90h-CFh Product String Byte [63:0] Yes\nD0h-D4h Reserved Yes, butdonotchange default.\nD5h-D7h Reserved No\nD8h-DCh Reserved Yes, butdonotchange default.\nDDh-EFh Reserved No\nF0h Additional Features Configuration Register Yes\nF1h-F7h Reserved No\nF8h SMBus Device Status andCommand Register No\nF9h -FFh Reserved No\n25TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.2 ROM Signature Register\nFigure 3.Register Offset 0h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 6.BitDescriptions –ROM Signature Register\nBit Field Type Description\n7:0 romSignature RWROM Signature Register. This register isused bytheTUSB8042A in\nI2Cmode tovalidate theattached EEPROM hasbeen programmed.\nThe firstbyte oftheEEPROM iscompared tothemask 55handifnot\namatch, theTUSB8042A aborts theEEPROM load andexecutes with\ntheregister defaults.\n8.5.3 Vendor IDLSB Register\nFigure 4.Register Offset 1h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 1 0 1 0 0 0 1\nTable 7.BitDescriptions –Vendor IDLSB Register\nBit Field Type Description\n7:0 vendorIdLsb RO/RWVendor IDLSB. Least significant byte oftheunique vendor ID\nassigned bytheUSB-IF; thedefault value ofthisregister is51h\nrepresenting theLSB oftheTIVendor ID0451h. The value may be\nover-written toindicate acustomer Vendor ID.\nValue used forthisfield isthenon-zero value written by\nEEPROM/SMBus toboth PIDandVID. Ifazero value iswritten by\nEEPROM/SMbus toboth PIDandVID, then value used forthisfield is\nthenon-zero value from OTP. Ifazero value iswritten byOTP, then\nvalue used forthisfield is51h.\n8.5.4 Vendor IDMSB Register\nFigure 5.Register Offset 2h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 1 0 0\nTable 8.BitDescriptions –Vendor IDMSB Register\nBit Field Type Description\n7:0 vendorIdMsb RO/RWVendor IDMSB. Most significant byte oftheunique vendor ID\nassigned bytheUSB-IF; thedefault value ofthisregister is04h\nrepresenting theMSB oftheTIVendor ID0451h. The value may be\nover-written toindicate acustomer Vendor ID.\nValue used forthisfield isthenon-zero value written by\nEEPROM/SMBus toboth PIDandVID. Ifazero value iswritten by\nEEPROM/SMbus toboth PIDandVID, then value used forthisfield is\nthenon-zero value from OTP. Ifazero value iswritten byOTP, then\nvalue used forthisfield is04h.\n26TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.5 Product IDLSB Register\nFigure 6.Register Offset 3h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 1 0 0 0 0 0 0\nTable 9.BitDescriptions –Product IDLSB Register\nBit Field Type Description\n7:0 productIdLsb RO/RWProduct IDLSB. Least significant byte oftheproduct IDassigned by\nTexas Instruments andreported intheSuperSpeed Device descriptor.\nthedefault value ofthisregister is40hrepresenting theLSB ofthe\nSuperSpeed product IDassigned byTexas Instruments The value\nreported intheUSB 2.0Device descriptor isthevalue ofthisregister\nbitwise XORed with 00000010b. The value may beover-written to\nindicate acustomer product ID.\nValue used forthisfield isthenon-zero value written by\nEEPROM/SMBus toboth PIDandVID. Ifazero value iswritten by\nEEPROM/SMbus toboth PIDandVID, then value used forthisfield is\nthenon-zero value from OTP. Ifazero value iswritten byOTP, then\nvalue used forthisfield is40h.\n8.5.6 Product IDMSB Register\nFigure 7.Register Offset 4h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 1 0 0 0 0 0 0 1\nTable 10.BitDescriptions –Product IDMSB Register\nBit Field Type Description\n7:0 productIdMsb RO/RWProduct IDMSB. Most significant byte oftheproduct IDassigned by\nTexas Instruments; thedefault value ofthisregister is82hrepresenting\ntheMSB oftheproduct IDassigned byTexas Instruments. The value\nmay beover-written toindicate acustomer product ID.\nValue used forthisfield isthenon-zero value written by\nEEPROM/SMBus toboth PIDandVID. Ifazero value iswritten by\nEEPROM/SMbus toboth PIDandVID, then value used forthisfield is\nthenon-zero value from OTP. Ifazero value iswritten byOTP, then\nvalue used forthisfield is82h.\n27TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.7 Device Configuration Register\nFigure 8.Register Offset 5h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 1 X X 0 0\nTable 11.BitDescriptions –Device Configuration Register\nBit Field Type Description\n7 customStrings RWCustom strings enable. This bitcontrols theability towrite tothe\nManufacturer String Length, Manufacturer String, Product String\nLength, Product String, andLanguage IDregisters\n0=The Manufacturer String Length, Manufacturer String, Product\nString Length, Product String, andLanguage IDregisters areread only\n1=The Manufacturer String Length, Manufacturer String, Product\nString Length, Product String, andLanguage IDregisters may be\nloaded byEEPROM orwritten bySMBus\nThe default value ofthisbitis0.\n6 customSernum RWCustom serial number enable. This bitcontrols theability towrite tothe\nserial number registers.\n0=The Serial Number String Length andSerial Number String\nregisters areread only\n1=Serial Number String Length andSerial Number String registers\nmay beloaded byEEPROM orwritten bySMBus\nThe default value ofthisbitis0.\n5 u1u2Disable RWU1U2Disable. This bitcontrols theU1/U2 support.\n0=U1/U2 support isenabled\n1=U1/U2 support isdisabled, theTUSB8042A willnotinitiate or\naccept anyU1orU2requests onanyport, upstream ordownstream,\nunless itreceives orsends aForce_LinkPM_Accept LMP. After\nreceiving orsending anFLPMA LMP, itcontinues toenable U1andU2\naccording toUSB 3.2protocol until itgets apower-on reset oris\ndisconnected onitsupstream port.\nWhen theTUSB8042A isinI2Cmode, theTUSB8042A loads thisbit\nfrom thecontents oftheEEPROM.\nWhen theTUSB8042A isinSMBUS mode, thevalue may beover-\nwritten byanSMBus host.\n4 RSVD RO Reserved. This bitisreserved andreturns 1when read.\n3 ganged RWGanged. This bitisloaded atthede-assertion ofreset with thevalue of\ntheGANGED/SMBA2/HS_UP pin.\n0=When fullPwrMgmtz =0,each port isindividually power switched\nandenabled bythePWRCTL[4:1]/BATEN[4:1] pins\n1=When fullPwrMgmtz =0,thepower switch control forallports is\nganged andenabled bythePWRCTL[4:1]/BATEN1 pin\nWhen theTUSB8042A isinI2Cmode, theTUSB8042A loads thisbit\nfrom thecontents oftheEEPROM.\nWhen theTUSB8042A isinSMBUS mode, thevalue may beover-\nwritten byanSMBus host.\n2 fullPwrMgmtz RWFullPower Management. This bitisloaded atthede-assertion ofreset\nwith thevalue oftheFULLPWRMGMTz/SMBA1/SS_UP pin.\n0=Port power switching status reporting isenabled\n1=Port power switching status reporting isdisabled\nWhen theTUSB8042A isinI2Cmode, theTUSB8042A loads thisbit\nfrom thecontents oftheEEPROM.\nWhen theTUSB8042A isinSMBUS mode, thevalue may beover-\nwritten byanSMBus host.\n1 u1u2TimerOvr RWU1U2Timer Override. When thisfield isset,theTUSB8042A\noverrides thedownstream ports U1/U2 timeout values setbyUSB 3.2\nHost software. Ifsoftware sets value intherange of1h-FFh, the\nTUSB8042A uses thevalue ofFFh. Ifsoftware sets value to0,then\nTUSB8042A uses value of0.REG_09h [6]must besettoenable this\nfeature.\n0 RSVD RO Reserved. This field isreserved andreturns 0when read.\n28TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.8 Battery Charging Support Register\nFigure 9.Register Offset 6h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 X X X X\nTable 12.BitDescriptions –Battery Charging Support Register\nBit Field Type Description\n7:4 RSVD RO Reserved. Read only, returns 0when read.\n3:0 batEn[3:0] RWBattery Charger Support. The bitsinthisfield indicate whether the\ndownstream port implements thecharging port features.\n0=The port isnotenabled forbattery charging support features\n1=The port isenabled forbattery charging support features\nEach bitcorresponds directly toadownstream port, i.e.batEn0\ncorresponds todownstream port 1,andbatEN1 corresponds to\ndownstream port 2.\nThe default value forthese bitsareloaded atthede-assertion ofreset\nwith thevalue ofPWRCTL/BATEN[3:0].\nWhen inI2C/SMBus mode thebitsinthisfield may beover-written by\nEEPROM contents orbyanSMBus host.\n8.5.9 Device Removable Configuration Register\nFigure 10.Register Offset 7h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 X X X X\nTable 13.BitDescriptions –Device Removable Configuration Register\nBit Field Type Description\n7 customRmbl RWCustom Removable. This bitcontrols selection ofport removable bits,\nport used bits, andUSB2_ONLY bits.\n0=rmbl[3:0], used[3:0], andUSB2_ONLY[3:0] areread only andthe\nvalues areloaded from theOTP ROM\n1=rmbl[3:0], used[3:0], andUSB2_ONLY[3:0] areread/write andcan\nbeloaded byEEPROM orwritten bySMBus\nThis bitmay bewritten simultaneously with rmbl[3:0].\n6:4 RSVD RO Reserved. Read only, returns 0when read.\n3:0 rmbl[3:0] RO/RWRemovable. The bitsinthisfield indicate whether adevice attached to\ndownstream ports 4through 1areremovable orpermanently attached.\n0=The device attached totheport isnotremovable\n1=The device attached totheport isremovable\nEach bitcorresponds directly toadownstream port n+1,i.e.rmbl0\ncorresponds todownstream port 1,rmbl1 corresponds todownstream\nport 2,etc.\nThis field isread only unless thecustomRmbl bitissetto1.Otherwise\nthevalue ofthisfiled reflects theinverted values oftheOTP ROM\nnon_rmb[3:0] field.\n8.5.10 Port Used Configuration Register\nFigure 11.Register Offset 8h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 1 1 1 1\n29TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTable 14.BitDescriptions –Port Used Configuration Register\nBit Field Type Description\n7:4 RSVD RO Reserved. Read only.\n3:0 used[3:0] RO/RWUsed. The bitsinthisfield indicate whether aport isenabled.\n0=The port isnotused ordisabled\n1=The port isused orenabled\nEach bitcorresponds directly toadownstream port, i.e.used0\ncorresponds todownstream port 1,used1 corresponds todownstream\nport 2,etc.This field isread only unless thecustomRmbl bitissetto1.\nWhen thecorresponding USB2_ONLY bitisset,theUSB2 port isused\nandenabled regardless ofthebitprogrammed intothisfield.\n30TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.11 Device Configuration Register 2\nFigure 12.Register Offset Ah\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 X 0 0 0 0 0\nTable 15.BitDescriptions –Device Configuration Register 2\nBit Field Type Description\n7 Reserved RO Reserved. Read-only, returns 0when read.\n6 customBCfeatures RWCustom Battery Charging Feature Enable. This bitcontrols theability\ntowrite tothebattery charging feature configuration controls.\n0=The HiCurAcpModeEn isread only andthevalues areloaded from\ntheOTP ROM.\n1=The HiCurAcpModeEn bitisread/write andcanbeloaded by\nEEPROM orwritten bySMBus.\nThis bitmay bewritten simultaneously with HiCurAcpModeEn.\n5 pwrctlPol RWPower enable polarity. This bitisloaded atthede-assertion ofreset\nwith thevalue ofthePWRCTL_POL pin.\n0=PWRCTL polarity isactive low\n1=PWRCTL polarity isactive high\nWhen theTUSB8042A isinI2Cmode, theTUSB8042A loads thisbit\nfrom thecontents oftheEEPROM.\nWhen theTUSB8042A isinSMBUS mode, thevalue may beover-\nwritten byanSMBus host.\n4 HiCurAcpModeEn RO/RWHigh-current ACP mode enable. This bitenables thehigh-current tablet\ncharging mode when theautomatic battery charging mode isenabled\nfordownstream ports.\n0=High current divider mode disabled .High current isACP2(default)\n1=High current divider mode enabled. High current mode isACP3\nThis bitisread only unless thecustomBCfeatures bitissetto1.If\ncustomBCfeatures is0,thevalue ofthisbitreflects thevalue ofthe\nOTP ROM HiCurAcpModeEn bit.\n3:2 Reserved RWReserved. These registers areunused andreturns whatever value was\nwritten.\n1 autoModeEnz RWAutomatic Mode Enable. This bitisloaded atthede-assertion ofreset\nwith thevalue oftheAUTOENz/HS_SUSPEND pin.\nThe automatic mode only applies todownstream ports with battery\ncharging enabled when theupstream port isnotconnected. Under\nthese conditions:\n0=Automatic mode battery charging features areenabled.\n1=Automatic mode isdisabled; only Battery Charging DCP andCDP\nmode issupported.\nNOTE: When theupstream port isconnected, Battery Charging CDP\nmode issupported onallports thatareenabled forbattery charging\nsupport regardless ofthevalue ofthisbit.\n0 RSVD RO Reserved. Read only, returns 0when read.\n31TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.12 USB 2.0Port Polarity Control Register\nFigure 13.Register Offset Bh\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 16.BitDescriptions –USB 2.0Port Polarity Control Register\nBit Field Type Description\n7 customPolarity RWCustom USB 2.0Polarity. This bitcontrols theability towrite the\np[4:0]_usb2pol bits.\n0=The p[4:0]_usb2pol bitsareread only andthevalues areloaded\nfrom theOTP ROM.\n1=The p[4:0]_usb2pol bitsareread/write andcanbeloaded by\nEEPROM orwritten bySMBus.\nThis bitmay bewritten simultaneously with thep[4:0]_usb2pol bits\n6:5 RSVD RO Reserved. Read only, returns 0when read.\n4 p4_usb2pol RO/RWDownstream Port 4DM/DP Polarity. This controls thepolarity ofthe\nport.\n0=USB 2.0port polarity isasdocumented bythepinout\n1=USB 2.0port polarity isswapped from thatdocumented inthepin\nout,i.e.DMbecomes DP,andDPbecomes DM.\nThis bitisread only unless thecustomPolarity bitissetto1.If\ncustomPolarity is0thevalue ofthisbitreflects thevalue oftheOTP\nROM p4_usb2pol bit.\n3 p3_usb2pol RO/RWDownstream Port 3DM/DP Polarity. This controls thepolarity ofthe\nport.\n0=USB 2.0port polarity isasdocumented bythepinout\n1=USB 2.0port polarity isswapped from thatdocumented inthepin\nout,i.e.DMbecomes DP,andDPbecomes DM.\nThis bitisread only unless thecustomPolarity bitissetto1.If\ncustomPolarity is0thevalue ofthisbitreflects thevalue oftheOTP\nROM p3_usb2pol bit.\n2 p2_usb2pol RO/RWDownstream Port 2DM/DP Polarity. This controls thepolarity ofthe\nport.\n0=USB 2.0port polarity isasdocumented bythepinout\n1=USB 2.0port polarity isswapped from thatdocumented inthepin\nout,i.e.DMbecomes DP,andDPbecomes DM.\nThis bitisread only unless thecustomPolarity bitissetto1.If\ncustomPolarity is0thevalue ofthisbitreflects thevalue oftheOTP\nROM p2_usb2pol bit.\n1 p1_usb2pol RORWDownstream Port 1DM/DP Polarity. This controls thepolarity ofthe\nport.\n0=USB 2.0port polarity isasdocumented bythepinout\n1=USB 2.0port polarity isswapped from thatdocumented inthepin\nout,i.e.DMbecomes DP,andDPbecomes DM.\nThis bitisread only unless thecustomPolarity bitissetto1.If\ncustomPolarity is0thevalue ofthisbitreflects thevalue oftheOTP\nROM p1_usb2pol bit.\n0 p0_usb2pol RO/RWUpstream Port DM/DP Polarity. This controls thepolarity oftheport.\n0=USB 2.0port polarity isasdocumented bythepinout\n1=USB 2.0port polarity isswapped from thatdocumented inthepin\nout,i.e.DMbecomes DP,andDPbecomes DM.\nThis bitisread only unless thecustomPolarity bitissetto1.If\ncustomPolarity is0thevalue ofthisbitreflects thevalue oftheOTP\nROM p0_usb2pol bit.\n32TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.13 UUID Registers\nFigure 14.Register Offset 10h-1Fh\nBitNo. 7 6 5 4 3 2 1 0\nReset State X X X X X X X X\nTable 17.BitDescriptions –UUID Byte NRegister\nBit Field Type Description\n7:0 uuidByte[n] ROUUID byte N.The UUID returned intheContainer IDdescriptor. The\nvalue ofthisregister isprovided bythedevice andismeets theUUID\nrequirements ofInternet Engineering Task Force (IETF) RFC 4122 A\nUUID URN Namespace.\n8.5.14 Language IDLSB Register\nFigure 15.Register Offset 20h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 1 0 0 1\nTable 18.BitDescriptions –Language IDLSB Register\nBit Field Type Description\n7:0 langIdLsb RO/RWLanguage IDleast significant byte. This register contains thevalue\nreturned intheLSB oftheLANGID code instring index 0.The\nTUSB8042A only supports onelanguage ID.The default value ofthis\nregister is09hrepresenting theLSB oftheLangID 0409h indicating\nEnglish United States.\nWhen customStrings is1,thisfield may beover-written bythecontents\nofanattached EEPROM orbyanSMBus host.\n8.5.15 Language IDMSB Register\nFigure 16.Register Offset 21h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 19.BitDescriptions –Language IDMSB Register\nBit Field Type Description\n7:0 langIdMsb RO/RWLanguage IDmost significant byte. This register contains thevalue\nreturned intheMSB oftheLANGID code instring index 0.The\nTUSB8042A only supports onelanguage ID.The default value ofthis\nregister is04hrepresenting theMSB oftheLangID 0409h indicating\nEnglish United States.\nWhen customStrings is1,thisfield may beover-written bythecontents\nofanattached EEPROM orbyanSMBus host.\n33TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.16 Serial Number String Length Register\nFigure 17.Register Offset 22h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 1 1 0 0 0\nTable 20.BitDescriptions –Serial Number String Length Register\nBit Field Type Description\n7:6 RSVD RO Reserved. Read only, returns 0when read.\n5:0 serNumStringLen RO/RWSerial number string length. The string length inbytes fortheserial\nnumber string. The default value is18hindicating thata24byte serial\nnumber string issupported. The maximum string length is32bytes.\nWhen customSernum is1,thisfield may beover-written bythe\ncontents ofanattached EEPROM orbyanSMBus host.\nWhen thefield isnon-zero, aserial number string of\nserNumbStringLen bytes isreturned atstring index 1from thedata\ncontained intheSerial Number String registers.\n8.5.17 Manufacturer String Length Register\nFigure 18.Register Offset 23h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 21.BitDescriptions –Manufacturer String Length Register\nBit Field Type Description\n7 RSVD RO Reserved. Read only, returns 0when read.\n6:0 mfgStringLen RO/RWManufacturer string length. The string length inbytes forthe\nmanufacturer string. The default value is0,indicating thata\nmanufacturer string isnotprovided. The maximum string length is64\nbytes.\nWhen customStrings is1,thisfield may beover-written bythecontents\nofanattached EEPROM orbyanSMBus host.\nWhen thefield isnon-zero, amanufacturer string ofmfgStringLen\nbytes isreturned atstring index 3from thedata contained inthe\nManufacturer String registers.\n8.5.18 Product String Length Register\nFigure 19.Register Offset 24h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 22.BitDescriptions –Product String Length Register\nBit Field Type Description\n7 RSVD RO Reserved. Read only, returns 0when read.\n6:0 prodStringLen RO/RWProduct string length. The string length inbytes fortheproduct string.\nThe default value is0,indicating thataproduct string isnotprovided.\nThe maximum string length is64bytes.\nWhen customStrings is1,thisfield may beover-written bythecontents\nofanattached EEPROM orbyanSMBus host.\nWhen thefield isnon-zero, aproduct string ofprodStringLen bytes is\nreturned atstring index 3from thedata contained intheProduct String\nregisters.\n34TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.19 Device Configuration Register 3\nFigure 20.Register Offset 25h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 23.BitDescriptions –Device Configuration Register 3\nBit Field Type Description\n7:6 RSVD RO Reserved. Read only, returns 0when read.\n5 bcdUSB30 RWThis field when setforces SShubtoreport bcdUSB =3.0instead of\n3.2.\n4 USB2.0_only RWUSB 2.0hubreports as2.0only. This bitdisables theUSB 2.0hub\nfrom reporting 5Gbps support inthewSpeedsSupported field ofthe\nUSB SSBOS SSdevice capability descriptor. This bitalso disables\ntheUSB3.0 hub.\nThis bitisread/write buttheread value returned istheBoolean ORof\nthisbitandthecorresponding eFuse bit.Ifeither bitisset,thisfeature\nisenabled.\n3 USB2_DFP_UNCONF RWThis field when setenables USB 2.0-defined Unconfigured state on\nDFPs.\n2 I2C_100k R/WI2C100kHz. This bitcontrols theclock rate oftheI2Cmaster forboth\nUSB toI2Crequests .The EEPROM reads occurs at400K unless\neFuse isused tosettherate to100k.\nThis bitisread/write buttheread value returned istheBoolean ORof\nthisbitandthecorresponding eFuse bit.Ifeither bitisset,thisfeature\nisenabled.\n1 Galaxy_Enz R/WDisable Galaxy compatible modes. When thisfield ishigh, Galaxy\ncharging compatible mode does notincluded inAUTOMODE charger\nsequence.\nThis bitisread/write buttheread value returned istheBoolean ORof\nthisbitandthecorresponding eFuse bit.Ifeither bitisset,thisfeature\nisdisabled.\n0 FullAutoEn R/WEnable alldivider battery charging modes. When automode isenabled\nandthisbitisset,anyDSport enabled forbattery charging attempts\nalldivider battery charging modes before DCP, starting with the\nhighest current option.\nThe bitiswritable, butthevalue read back istheBoolean ORofthis\nbitandthecorresponding eFuse control.\nIfeither bitisset,eFuse orthisregister, thisfeature isenabled.\n8.5.20 USB 2.0Only Port Register\nFigure 21.Register Offset 26h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 24.BitDescriptions –USB 2.0Only Port Register\nBit Field Type Description\n7:4 RSVD RO Reserved. Read only.\n3:0 USB2_ONLY[3:0] RO/RWUSB 2.0Only Ports. The bitsinthisfield primarily indicate whether a\nport isenabled only forUSB 2.0operation. This field isread-only\nunless customRmbl bitisset.Also, these bitsoverrides the\ncorresponding USED bit.\nAvalue of0indicates thehubport isenabled forboth USB 3.2and\nUSB 2.0.\nAvalue of1indicates thehubport isenabled only forUSB 2.0\noperation.\n35TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.21 Serial Number String Registers\nFigure 22.Register Offset 30h-4Fh\nBitNo. 7 6 5 4 3 2 1 0\nReset State X X x x x x x x\nTable 25.BitDescriptions –Serial Number Registers\nBit Field Type Description\n7:0 serialNumber[n] RO/RWSerial Number byte N.The serial number returned intheSerial\nNumber string descriptor atstring index 1.The default value ofthese\nregisters isassigned byTI.When customSernum is1,these registers\nmay beover-written byEEPROM contents orbyanSMBus host.\n36TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.22 Manufacturer String Registers\nFigure 23.Register Offset 50h-8Fh\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 26.BitDescriptions –Manufacturer String Registers\nBit Field Type Description\n7:0 mfgStringByte[n] RWManufacturer string byte N.These registers provide thestring values\nreturned forstring index 3when mfgStringLen isgreater than 0.The\nnumber ofbytes returned inthestring isequal tomfgStringLen.\nThe programmed data should beinUNICODE UTF-16LE encodings\nasdefined byThe Unicode Standard, Worldwide Character Encoding,\nVersion 5.0.\n8.5.23 Product String Registers\nFigure 24.Register Offset 90h-CFh\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 27.BitDescriptions –Product String Byte NRegister\nBit Field Type Description\n7:0 prodStringByte[n] RO/RWProduct string byte N.These registers provide thestring values\nreturned forstring index 2when prodStringLen isgreater than 0.The\nnumber ofbytes returned inthestring isequal toprodStringLen.\nThe programmed data should beinUNICODE UTF-16LE encodings\nasdefined byThe Unicode Standard, Worldwide Character Encoding,\nVersion 5.0.\n37TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.24 Additional Feature Configuration Register\nFigure 25.Register Offset F0h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 28.BitDescriptions –Additional Feature Configuration Register\nBit Field Type Description\n7:5 Reserved RW Reserved. This field defaults to3\'b000 andmust notbechanged.\n4 stsOutputEn RWStatus output enable. This field when setenables oftheStatus output\nsignals, HS_UP, HS_SUSPEND, SS_UP, SS_SUSPEND.\n0=STS outputs aredisabled.\n1=STS outputs areenabled.\nThis bitmay beloaded byEEPROM orover-written byaSMBUS host.\n3:1 pwronTime RWPower OnDelay Time. When theefuse_pwronTime field isall0s,this\nfield sets thedelay time from theremoval disable ofPWRCTL tothe\nenable ofPWRCTL when transitioning battery charging modes. For\nexample, when disabling thepower onatransition from ACP toDCP\nMode. The nominal timing isdefined asfollows:\nTPWRON_EN =(pwronTime x1)x200ms (1)\nThis field may beover-written byEEPROM contents orbyanSMBus\nhost.\n0 usb3spreadDis RWUSB3 Spread Spectrum Disable. This bitallows firmware todisable the\nspread spectrum function oftheUSB3 phyPLL.\n0=Spread spectrum function isenabled\n1=Spread spectrum function isdisabled\nThis bitmay beloaded byEEPROM orover-written byaSMBUS host.\n38TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.5.25 SMBus Device Status andCommand Register\nFigure 26.Register Offset F8h\nBitNo. 7 6 5 4 3 2 1 0\nReset State 0 0 0 0 0 0 0 0\nTable 29.BitDescriptions –SMBus Device Status andCommand Register\nBit Field Type Description\n7:2 RSVD RO Reserved. Read only, returns 0when read.\n1 smbusRst RSUSMBus interface reset. This bitloads theregisters back totheir GRSTz\nvalues. Note, thatsince thisbitcanonly besetwhen inSMBus mode\nthecfgActive bitisalso reset to1.When software sets thisbititmust\nreconfigure theregisters asnecessary.\nThis bitissetbywriting a1andiscleared byhardware oncompletion\nofthereset. Awrite of0hasnoeffect.\n0 cfgActive RCUConfiguration active. This bitindicates thatconfiguration ofthe\nTUSB8042A iscurrently active. The bitissetbyhardware when the\ndevice enters theI2CorSMBus mode. The TUSB8042A shall not\nconnect ontheupstream port while thisbitis1.\nWhen inI2Cmode, thebitiscleared byhardware when the\nTUSB8042A exits theI2Cmode.\nWhen intheSMBus mode, thisbitmust becleared bytheSMBus host\ninorder toexittheconfiguration mode andallow theupstream port to\nconnect.\nThe bitiscleared byawriting 1.Awrite of0hasnoeffect.\nDC\nPWR\nTUSB8042AUSB\nType B\nConnector\nUSB Type A\nConnectorUSB\nPWR\nSWITCHUS Port\nDS Port 1 DS Port 2\nUSB Type A\nConnectorUSB Type A\nConnectorUSB Type A\nConnectorDS Port 3 DS Port 4USB\nPWR\nSWITCH\n39TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TUSB8042A isafour-port USB 3.2x1Gen1 compliant hub. Itprovides simultaneous SuperSpeed USB and\nhigh-speed/full-speed connections ontheupstream port and provides SuperSpeed USB, high-speed, full-speed,\norlowspeed connections onthedownstream port. The TUSB8042A canbeused inanyapplication that needs\nadditional USB compliant ports. Forexample, aspecific notebook may only have twodownstream USB ports. By\nusing theTUSB8042A, thenotebook canincrease thedownstream port count tofive.\n9.2 Typical Application\n9.2.1 Discrete USB Hub Product\nAcommon application fortheTUSB8042A isasaselfpowered standalone USB hub product. The product is\npowered byanexternal 5VDCPower adapter. Inthisapplication, using aUSB cable TUSB8042A upstream port\nisplugged into aUSB Host controller. The downstream ports oftheTUSB8042A areexposed tousers for\nconnecting USB hard drives, cameras, flash drives, andsoforth.\nFigure 27.Discrete USB Hub Product\nUSB_SSTXP_UPUSB_SSTXM_UPVBUS\nCAP_UP_TXM\nCAP_UP_TXP\nUSB_SSRXP_UPUSB_SSRXM_UPUSB_DP_UPUSB_DM_UP\nTUSB8042AU1A\nUSB_VBUS48\nUSB_DP_UP53USB_DM_UP54\nUSB_SSTXP_UP55USB_SSTXM_UP56\nUSB_SSRXP_UP58USB_SSRXM_UP59FULLPWRMGMTZ/SMBA1/SS_UP40GANGED/SMBA2/HS_UP42C1\n10uF\nC3 0.1uF 0201\nC4\n0.1uFR3\n4.7K\n0402\n5%J1\nUSB3_TYPEB_CONNECTORVBUS1\nDM2\nDP3\nGND4\nSSTXN5\nSSTXP6\nGND7\nSSRXN8\nSSRXP9\nSHIELD010\nSHIELD111\nR5\n1M\n0402\n5%R4\n4.7K\n0402\n5%\nC5\n0.001uFR2\n10K 1%\n0402\n1%R1 90.9K\n0402\n1%\nC2 0.1uF 0201\n40TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTypical Application (continued)\n9.2.1.1 Design Requirements\nTable 30.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nVDD Supply 1.1V\nVDD33 Supply 3.3V\nUpstream Port USB Support (SS, HS,FS) SS,HS,FS\nDownstream Port 1USB Support (SS, HS,FS,LS) SS,HS,FS,LS\nDownstream Port 2USB Support (SS, HS,FS,LS) SS,HS,FS,LS\nDownstream Port 3USB Support (SS, HS,FS,LS) SS,HS,FS,LS\nDownstream Port 4USB Support (SS, HS,FS,LS) SS,HS,FS,LS\nNumber ofRemovable external exposed Downstream Ports 4\nNumber ofNon-Removable external exposed Downstream Ports 0\nFullPower Management ofDownstream Ports Yes. (FULLPWRMGMTZ =0)\nIndividual Control ofDownstream Port Power Switch Yes. (GANGED =0)\nPower Switch Enable Polarity Active High. (PWRCTL_POL =1)\nBattery Charge Support forDownstream Port 1 Yes\nBattery Charge Support forDownstream Port 2 Yes\nBattery Charge Support forDownstream Port 3 Yes\nBattery Charge Support forDownstream Port 4 Yes\nI2CEEPROM Support No\n24MHz Clock Source Crystal\n9.2.1.2 Detailed Design Procedure\n9.2.1.2.1 Upstream Port Implementation\nThe upstream oftheTUSB8042A isconnected toaUSB3 Type Bconnector. This particular example has\nGANGED pinand FULLPWRMGMTZ pinpulled lowwhich results inindividual power support each downstream\nport. The VBUS signal from theUSB3 Type Bconnector isfeed through avoltage divider. The purpose ofthe\nvoltage divider istomake sure thelevel meets USB_VBUS input requirements\nFigure 28.Upstream Port Implementation\nPOPULATE\nFOR BC SUPPORT\nUSB_SSRXP_DN2USB_SSRXM_DN2\nCAP_DN2_TXPCAP_DN2_TXMVBUS_DS2\nUSB_DP_DN2USB_DM_DN2\nUSB_SSTXM_DN2\nUSB_SSTXP_DN2DN2_VBUSBOARD_3P3V\nDN2_VBUS\nOVERCUR2ZPWRCTRL2_BATEN2J3\nUSB3_TYPEA_CONNECTORVBUS1\nDM2\nDP3\nGND4\nSSRXN5\nSSRXP6\nGND7\nSSTXN8\nSSTXP9\nSHIELD010\nSHIELD111C11\n0.1uF\nC14\n0.1uFC15\n0.001uFFB2\n220 at 100MHZ\nR9\n1M\n0402\n5%C13 0.1uF 0201C12 0.1uF 0201R8\n4.7K\n0402\n5%\nTUSB8042AU1C\nPWRCTL2/BATEN235\nOVERCUR247USB_DP_DN29USB_DM_DN210\nUSB_SSTXP_DN211USB_SSTXM_DN212USB_SSRXP_DN214USB_SSRXM_DN215\nPOPULATE\nFOR BC SUPPORTDN1_VBUS VBUS_DS1\nUSB_SSTXP_DN1USB_SSRXM_DN1\nCAP_DN_TXM1USB_SSRXP_DN1\nCAP_DN_TXP1USB_DM_DN1\nUSB_DP_DN1\nUSB_SSTXM_DN1BOARD_3P3V\nDN1_VBUS\nPWRCTRL1_BATEN1\nOVERCUR1ZC6\n0.1uF\nC9\n0.001uFC7 0.1uF 0201\nC8 0.1uF 0201J2\nUSB3_TYPEA_CONNECTORVBUS1\nDM2\nDP3\nGND4\nSSRXN5\nSSRXP6\nGND7\nSSTXN8\nSSTXP9\nSHIELD010\nSHIELD111\nTUSB8042AU1B\nPWRCTL1/BATEN136\nOVERCUR146USB_DP_DN11USB_DM_DN12\nUSB_SSTXP_DN13USB_SSTXM_DN14USB_SSRXP_DN16USB_SSRXM_DN17\nC10\n0.1uFR6\n4.7K\n0402\n5%FB1\n220 at 100MHZ\nR7\n1M\n0402\n5%\n41TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated9.2.1.2.2 Downstream Port 1Implementation\nThe downstream port 1oftheTUSB8042A isconnected toaUSB3 Type Aconnector. With BATEN1 pinpulled\nup,Battery Charge support isenabled forPort 1.IfBattery Charge support isnotneeded, then pull-up resistor on\nBATEN1 should beuninstalled.\nFigure 29.Downstream Port 1Implementation\n9.2.1.2.3 Downstream Port 2Implementation\nThe downstream port 2oftheTUSB8042A isconnected toaUSB3 Type Aconnector. With BATEN2 pinpulled\nup,Battery Charge support isenabled forPort 2.IfBattery Charge support isnotneeded, then pull-up resistor on\nBATEN2 should beuninstalled. For ferrite bead used onthe VBUS connection, alower resistance is\nrecommended due tonoticeable IRdrop during high current charging modes. The isolation between theType-A\nconnectors shield ground and signal ground pins isnotrequired. Some applications may have better ESD/EMI\nperformance when thegrounds areshorted together.\nFigure 30.Downstream Port 2Implementation\nPOPULATE\nFOR BC SUPPORT\nCAP_DN4_TXM\nCAP_DN4_TXPUSB_SSRXM_DN4\nUSB_SSRXP_DN4USB_DM_DN4\nUSB_DP_DN4VBUS_DS4\nUSB_SSTXM_DN4\nUSB_SSTXP_DN4BOARD_3P3V\nPWRCTRL4_BATEN4\nOVERCUR4ZDN4_VBUS\nC24\n0.1uFR12\n4.7K\n0402\n5%\nTUSB8042AU1E\nOVERCUR443USB_DP_DN424USB_DM_DN425\nUSB_SSTXP_DN426USB_SSTXM_DN427USB_SSRXP_DN429USB_SSRXM_DN430\nPWRCTL4/BATEN432\nR13\n1M\n0402\n5%C25\n0.001uFC23 0.1uF 0201C22 0.1uF 0201C21\n0.1uFFB4\n220 at 100MHZ\nJ5\nUSB3_TYPEA_CONNECTORVBUS1\nDM2\nDP3\nGND4\nSSRXN5\nSSRXP6\nGND7\nSSTXN8\nSSTXP9\nSHIELD010\nSHIELD111\nPOPULATE\nFOR BC SUPPORT\nUSB_SSRXP_DN3USB_SSRXM_DN3\nCAP_DN3_TXPCAP_DN3_TXMVBUS_DS3\nUSB_DP_DN3USB_DM_DN3\nUSB_SSTXM_DN3\nUSB_SSTXP_DN3BOARD_3P3V\nOVERCUR3ZPWRCTRL3_BATEN3DN3_VBUSR10\n4.7K\n0402\n5%\nC20\n0.1uFC19\n0.001uFR11\n1M\n0402\n5%C18 0.1uF 0201C17 0.1uF 0201\nTUSB8042AU1D\nPWRCTL3/BATEN333\nOVERCUR344USB_DP_DN317USB_DM_DN318\nUSB_SSTXP_DN319USB_SSTXM_DN320USB_SSRXP_DN322USB_SSRXM_DN323C16\n0.1uFFB3\n220 at 100MHZ\nJ4\nUSB3_TYPEA_CONNECTORVBUS1\nDM2\nDP3\nGND4\nSSRXN5\nSSRXP6\nGND7\nSSTXN8\nSSTXP9\nSHIELD010\nSHIELD111\n42TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated9.2.1.2.4 Downstream Port 3Implementation\nThe downstream port3 oftheTUSB8042A isconnected toaUSB3 Type Aconnector. With BATEN3 pinpulled\nup,Battery Charge support isenabled forPort 3.IfBattery Charge support isnotneeded, then pull-up resistor on\nBATEN3 should beuninstalled. For ferrite bead used onthe VBUS connection, alower resistance is\nrecommended due tonoticeable IRdrop during high current charging modes. The isolation between theType-A\nconnectors shield ground and signal ground pins isnotrequired. Some applications may have better ESD/EMI\nperformance when thegrounds areshorted together.\nFigure 31.Downstream Port 3Implementation\n9.2.1.2.5 Downstream Port 4Implementation\nThe downstream port 4oftheTUSB8042A isconnected toaUSB3 Type Aconnector. With BATEN4 pinpulled\nup,Battery Charge support isenabled forPort 4.IfBattery Charge support isnotneeded, then pull-up resistor on\nBATEN4 should beuninstalled. For ferrite bead used onthe VBUS connection, alower resistance is\nrecommended due tonoticeable IRdrop during high current charging modes. The isolation between theType-A\nconnectors shield ground and signal ground pins isnotrequired. Some applications may have better ESD/EMI\nperformance when thegrounds areshorted together.\nFigure 32.Downstream Port 4Implementation\nLimiting DS Port VBUS current to 2.2A per port.PWRCTRL1_BATEN1\nPWRCTRL2_BATEN2\nILIM1DN1_VBUS\nDN2_VBUSBOARD_3P3V\nBOARD_5VBOARD_3P3V\nPWRCTRL2_BATEN2DN2_VBUSDN1_VBUS\nPWRCTRL1_BATEN1\nOVERCUR2ZOVERCUR1ZC42\n0.1uFR19\n10K\n0402\n5%\n+C44\n150uFU2\nTPS2561GND1IN2\nIN3\nEN14\nEN25\nFAULT2Z6\nILIM7OUT28OUT19\nFAULT1Z10\nPAD11C43\n0.1uF\nR21\n25.5K\n0402\n5%+C46\n150uFC45\n0.1uFR20\n10K\n0402\n5%\nLimiting DS Port VBUS current to 2.2A per port.ILIM2DN3_VBUS\nDN4_VBUSBOARD_3P3V\nBOARD_5VBOARD_3P3V\nPWRCTRL4_BATEN4DN4_VBUSDN3_VBUS\nPWRCTRL3_BATEN3\nOVERCUR4ZOVERCUR3Z\n+C49\n150uFU3\nTPS2561GND1IN2\nIN3\nEN14\nEN25\nFAULT2Z6\nILIM7OUT28OUT19\nFAULT1Z10\nPAD11C48\n0.1uF\nR24\n25.5K\n0402\n5%C50\n0.1uF +C51\n150uFR23\n10K\n0402\n5% C47\n0.1uFR22\n10K\n0402\n5%\n43TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated9.2.1.2.6 VBUS Power Switch Implementation\nThis particular example uses theTexas Instruments TPS2561 Dual Channel Precision Adjustable Current-\nLimited power switch. Fordetails onthispower switch orother power switches available from Texas Instruments,\nrefer totheTexas Instruments website.\nFigure 33.VBUS Power Switch Implementation\n9.2.1.2.7 Clock, Reset, andMisc\nThe PWRCTL_POL isleftunconnected which results inactive high power enable (PWRCTL1, PWRCTL2,\nPWRCTL3, and PWRCTL4) foraUSB VBUS power switch. SMBUSz pinisalso leftunconnected which selects\nI2Cmode. Both PWRCTL_POL andSMBUSz pins have internal pull-ups. The 1µFcapacitor ontheGRSTN pin\ncanonly beused iftheVDD11 supply isstable before theVDD33 supply. The depending onthesupply ramp of\nthetwosupplies thecapacitor size may have tobeadjusted.\nC39\n1uF\nC41\n18pFTUSB8042AU1F\nGRSTN50\nXO61XI62SDA/SMBDAT37SCL/SMBCLK38\nSMBUSZ/SS_SUSPEND39\nPWRCTL_POL41AUTOENZ/HS_SUSPEND45\nTEST49\nUSB_R164\nC40\n18pFY1\n24MHzR18\n4.7K\n0402\n5%R14 1M\nR15\n9.53K\n0402\n1%R16\n4.7K\n44TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 34.Clock, Reset, andMisc\nVDD11\nVDD33 BOARD_3P3VBOARD_1P1V\nC36\n0.1uF\nTUSB8042AU1G\nNC60\nVDD8\nVDD3334\nVDD3352\nVDD3363VDD3316VDD51\nVDD57VDD5\nVDD13\nVDD21\nVDD28\nVDD31TPAD65C26\n0.1uF\nC35\n0.1uFC32\n0.1uFC30\n0.1uFC27\n0.1uFC31\n0.1uF\nFB6\n220 at 100MHZC34\n0.1uFC33\n10uF\nC38\n10uFC37\n0.1uFC29\n0.1uFC28\n0.1uFFB5\n220 at 100MHZ\n45TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated9.2.1.2.8 TUSB8042A Power Implementation\nFigure 35.TUSB8042A Power Implementation\n46TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated9.2.1.3 Application Curves\nFigure 36.Upstream Port Figure 37.Downstream Port 1\nFigure 38.Downstream Port 2 Figure 39.Downstream Port 3\nFigure 40.Downstream Port 4 Figure 41.High-Speed Upstream Port\n47TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 42.High-Speed Downstream Port 1 Figure 43.High-Speed Downstream Port 2\nFigure 44.High-Speed Downstream Port 3 Figure 45.High-Speed Downstream Port 4\n48TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated10Power Supply Recommendations\n10.1 TUSB8042A Power Supply\nVDDshould beimplemented asasingle power plane, asshould VDD33.\n•The VDDpins oftheTUSB8042A supply 1.1V(nominal) power tothecore oftheTUSB8042A. This power rail\ncanbeisolated from allother power rails byaferrite bead toreduce noise.\n•The DCresistance oftheferrite bead onthecore power railcanaffect thevoltage provided tothedevice due\ntothehigh current draw onthepower rail.The output ofthecore voltage regulator may need tobeadjusted\ntoaccount forthisoraferrite bead with lowDCresistance (less than 0.05Ω)canbeselected.\n•The VDD33 pins oftheTUSB8042A supply 3.3Vpower railtotheI/OoftheTUSB8042A. This power railcan\nbeisolated from allother power rails byaferrite bead toreduce noise.\n•Allpower rails require a10µFcapacitor or1µFcapacitors forstability and noise immunity. These bulk\ncapacitors canbeplaced anywhere onthepower rail.The smaller decoupling capacitors should beplaced as\nclose totheTUSB8042A power pins aspossible with anoptimal grouping oftwoofdiffering values perpin.\n10.2 Downstream Port Power\n•The downstream port power, VBUS, must besupplied byasource capable ofsupplying 5Vandupto900mA\nperport. Downstream port power switches canbecontrolled bytheTUSB8042A signals. Itisalso possible to\nleave thedownstream port power always enabled.\n•Alarge bulk low-ESR capacitor of22µForlarger isrequired oneach downstream port’sVBUS tolimit in-rush\ncurrent.\n•The ferrite beads ontheVBUS pins ofthedownstream USB port connections arerecommended forboth\nESD andEMI reasons. A0.1µFcapacitor ontheUSB connector side oftheferrite provides alowimpedance\npath toground forfastrisetime ESD current thatmight have coupled onto theVBUS trace from thecable.\n10.3 Ground\nItisrecommended that only one board ground plane beused inthedesign. This provides thebest image plane\nforsignal traces running above theplane. The thermal pad oftheTUSB8042A and anyofthevoltage regulators\nshould beconnected tothisplane with vias. Anearth orchassis ground isimplemented only near theUSB port\nconnectors onadifferent plane forEMI andESD purposes.\n49TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\n11.1.1 Placement\n1.9.53K +/-1% resistor connected topinUSB_R1 should beplaced asclose aspossible totheTUSB8042A.\n2.A0.1µFshould beplaced asclose aspossible oneach VDD andVDD33 power pin.\n3.The 100 nFcapacitors ontheSSTXP and SSTXM nets should beplaced close totheUSB connector (Type\nA,Type B,andsoforth).\n4.The ESD and EMI protection devices (ifused) should also beplaced asclose aspossible totheUSB\nconnector.\n5.Ifacrystal isused, itmust beplaced asclose aspossible totheTUSB8042A XIandXOpins.\n6.Place voltage regulators asfaraway aspossible from theTUSB8042A, thecrystal, andthedifferential pairs.\n7.Ingeneral, thelarge bulk capacitors associated with each power railshould beplaced asclose aspossible to\nthevoltage regulators.\n11.1.2 Package Specific\n1.The TUSB8042A package hasa0.5-mm pinpitch.\n2.The TUSB8042A package has a6.0-mm x6.0-mm thermal pad. This thermal pad must beconnected to\nground through asystem ofvias.\n3.Allvias under device, except forthose connected tothermal pad, should besolder masked toavoid any\npotential issues with thermal padlayouts.\n11.1.3 Differential Pairs\nThis section describes thelayout recommendations foralltheTUSB8042A differential pairs: USB_DP_XX,\nUSB_DM_XX, USB_SSTXP_XX, USB_SSTXM_XX, USB_SSRXP_XX, andUSB_SSRXM_XX.\n1.Must bedesigned with adifferential impedance of90Ω±10%.\n2.Inorder tominimize cross talk, itisrecommended tokeep high speed signals away from each other. Each\npairshould beseparated byatleast 5times thesignal trace width. Separating with ground asdepicted inthe\nlayout example also helps minimize cross talk.\n3.Route alldifferential pairs onthesame layer adjacent toasolid ground plane.\n4.Donotroute differential pairs over anyplane split.\n5.Adding test points causes impedance discontinuity; and therefore, negative impacts signal performance. If\ntest points areused, they should beplaced inseries and symmetrically. They must notbeplaced ina\nmanner thatcauses stub onthedifferential pair.\n6.Avoid 90degree turns intrace. The useofbends indifferential traces should bekept toaminimum. When\nbends areused, thenumber ofleftandright bends should beasequal aspossible andtheangle ofthebend\nshould be≥135 degrees. This minimizes anylength mismatch causes bythebends and therefore minimize\ntheimpact bends have onEMI.\n7.Minimize thetrace lengths ofthedifferential pair traces. The maximum recommended trace length forSS\ndifferential pairsignals andUSB 2.0differential pairsignals iseight inches. Longer trace lengths require very\ncareful routing toassure proper signal integrity.\n8.Match theetch lengths ofthedifferential pair traces (i.e. DPand DMorSSRXP and SSRXM orSSTXP and\nSSTXM). There should beless than 5mils difference between aSSdifferential pair signal and its\ncomplement. The USB 2.0differential pairs should notexceed 50mils relative trace length difference.\n9.The etch lengths ofthedifferential pairgroups donotneed tomatch (i.e. thelength oftheSSRX pair tothat\noftheSSTX pair), butalltrace lengths should beminimized.\n10. Minimize theuseofvias inthedifferential pairpaths asmuch aspossible. Ifthisisnotpractical, make sure\nthatthesame viatype andplacement areused forboth signals inapair. Any vias used should beplaced as\nclose aspossible totheTUSB8042A device.\n11. Toease routing, thepolarity oftheSSdifferential pairs canbeswapped. This means that SSTXP canbe\nrouted toSSTXM orSSRXM canberouted toSSRXP.\n50TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedLayout Guidelines (continued)\n12. Toease routing oftheUSB2 DPandDMpair, thepolarity ofthese pins canbeswapped. Ifthisisdone, the\nappropriate Px_usb2pol register, where x=0,1,2,3,or4,must beset.\n13. Donotplace power fuses across thedifferential pairtraces.\n11.2 Layout Examples\n11.2.1 Upstream Port\nFigure 46.Example Routing ofUpstream Port\n51TUSB8042A\nwww.ti.com SLLSF93 –JUNE 2019\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedLayout Examples (continued)\n11.2.2 Downstream Port\nFigure 47.Example Routing ofDownstream Port\nThe remaining three downstream ports routing canbesimilar totheexample provided.\n52TUSB8042A\nSLLSF93 –JUNE 2019 www.ti.com\nProduct Folder Links: TUSB8042ASubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTUSB8042AIRGCR ACTIVE VQFN RGC 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TUSB8042A\nTUSB8042AIRGCT ACTIVE VQFN RGC 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TUSB8042A\nTUSB8042ARGCR ACTIVE VQFN RGC 642000RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 TUSB8042A\nTUSB8042ARGCT ACTIVE VQFN RGC 64250RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 TUSB8042A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTUSB8042AIRGCR VQFN RGC 642000 330.0 16.4 9.39.31.112.016.0 Q2\nTUSB8042AIRGCT VQFN RGC 64250 180.0 16.4 9.39.31.112.016.0 Q2\nTUSB8042ARGCR VQFN RGC 642000 330.0 16.4 9.39.31.112.016.0 Q2\nTUSB8042ARGCT VQFN RGC 64250 180.0 16.4 9.39.31.112.016.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 6-Sep-2019\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTUSB8042AIRGCR VQFN RGC 642000 367.0 367.0 38.0\nTUSB8042AIRGCT VQFN RGC 64250 210.0 185.0 35.0\nTUSB8042ARGCR VQFN RGC 642000 367.0 367.0 38.0\nTUSB8042ARGCT VQFN RGC 64250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 6-Sep-2019\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGC 64\nPLASTIC QUAD FLATPACK - NO LEAD 9 x 9, 0.5 mm pitch\n4224597/A\nwww.ti.comPACKAGE OUTLINE\nC\nSEE DETAIL\n64X 0.30\n0.1860.05\n64X 0.50.31 MAX\n(0.2) TYP0.050.00\n60X 0.5\n2X\n7.52X 7.5A9.18.9 B\n9.1\n8.9(0.1) TYPVQFN - 1 mm max height RGC0064G\nPLASTIC QUAD FLATPACK - NO LEAD\n4222053/B   06/2015PIN 1 INDEX AREA\n0.08SEATING PLANE\n11633\n4817 32\n64 49\n(OPTIONAL)PIN 1 ID\n0.1 CA B\n0.05EXPOSED\nTHERMAL PAD\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  1.500\nSCALE  8.000LEADFRAME PROFILE\nOPTION\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL SIDES0.07 MAX\nALL AROUND64X (0.24)64X (0.6)\n( ) TYP\nVIA0.260X (0.5)\n(8.8)\n(8.8)(6)\n(R )\nALL PAD CORNERS0.0518X (1.16)8X (1.01)\n18X (1.16) 8X (1.01)(0.58)\nTYP\n(0.58) TYPVQFN - 1 mm max height RGC0064G\nPLASTIC QUAD FLATPACK - NO LEAD\n4222053/B   06/2015SYMM\n1\n16\n17 32334849 64\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n64X (0.6)\n64X (0.24)\n60X (0.5)\n(8.8)(8.8)25X ( 0.96)\n(1.16)\nTYP(1.16) TYP (R ) TYP0.05\n(R ) TYP0.05VQFN - 1 mm max height RGC0064G\nPLASTIC QUAD FLATPACK - NO LEAD\n4222053/B   06/2015\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n64% PRINTED SOLDER COVERAGE BY AREA\nSCALE:12XSYMM1\n16\n17 32334849 64\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES  TECHNICAL  AND  RELIABILITY  DATA  (INCLUDING  DATASHEETS),  DESIGN  RESOURCES  (INCLUDING  REFERENCE  \nDESIGNS),  APPLICATION  OR OTHER  DESIGN  ADVICE,  WEB  TOOLS,  SAFETY  INFORMATION,  AND  OTHER  RESOURCES  “AS IS” \nAND  WITH  ALL FAULTS,  AND  DISCLAIMS  ALL WARRANTIES,  EXPRESS  AND  IMPLIED,  INCLUDING  WITHOUT  LIMITATION  ANY \nIMPLIED  WARRANTIES  OF MERCHANTABILITY,  FITNESS  FOR  A PARTICULAR  PURPOSE  OR NON-INFRINGEMENT  OF THIRD  \nPARTY  INTELLECTUAL  PROPERTY  RIGHTS.\nThese  resources  are intended  for skilled  developers  designing  with TI products.  You are solely  responsible  for (1) selecting  the appropriate  \nTI products  for your application,  (2) designing,  validating  and testing  your application,  and (3) ensuring  your application  meets  applicable  \nstandards,  and any other  safety,  security,  or other  requirements.  These  resources  are subject  to change  without  notice.  TI grants  you \npermission  to use these  resources  only for development  of an application  that uses the TI products  described  in the resource.  Other  \nreproduction  and display  of these  resources  is prohibited.  No license  is granted  to any other  TI intellectual  property  right or to any third \nparty  intellectual  property  right.  TI disclaims  responsibility  for, and you will fully indemnify  TI and its representatives  against,  any claims,  \ndamages,  costs,  losses,  and liabilities  arising  out of your use of these  resources.\nTI’s products  are provided  subject  to TI’s Terms  of Sale (www.ti.com/legal/termsofsale.html ) or other  applicable  terms  available  either  on \nti.com  or provided  in conjunction  with such TI products.  TI’s provision  of these  resources  does not expand  or otherwise  alter TI’s applicable  \nwarranties  or warranty  disclaimers  for TI products.\nMailing  Address:  Texas  Instruments,  Post Office  Box 655303,  Dallas,  Texas  75265\nCopyright  © 2020 , Texas  Instruments  Incorporated\n'}]
!==============================================================================!
### Component Summary: TUSB8042AIRGCR

#### Key Specifications:
- **Voltage Ratings:**
  - VDD (Core Voltage): 1.1V (nominal)
  - VDD33 (I/O Voltage): 3.3V (nominal)
  
- **Current Ratings:**
  - Up to 900mA per downstream port.
  
- **Power Consumption:**
  - IDD (Core Current): 18 mA (typical after power on)
  - IDD33 (I/O Current): 2 mA (typical after power on)
  
- **Operating Temperature Range:**
  - Commercial Version: 0°C to 70°C
  - Industrial Version: -40°C to 85°C
  
- **Package Type:**
  - VQFN (64 pins), 9.00 mm x 9.00 mm
  
- **Special Features:**
  - Four-port USB 3.2 Gen 1 hub (5 Gbps)
  - Supports USB Battery Charging (BC1.2) with multiple charging modes
  - Multi Transaction Translator (MTT) hub with four transaction translators
  - Supports I2C and SMBus for configuration
  - Over-current protection and power switching for each port
  - 128-Bit Universally Unique Identifier (UUID)
  
- **Moisture Sensitive Level (MSL):**
  - Level 3 per JEDEC J-STD-020E

#### Description:
The **TUSB8042A** is a four-port USB 3.2 Gen 1 hub designed to provide high-speed connectivity for USB devices. It allows simultaneous connections for SuperSpeed USB (5 Gbps) and supports backward compatibility with USB 2.0 and USB 1.x devices. The hub features a multi-transaction translator architecture, enabling efficient data handling across multiple devices.

#### Typical Applications:
- **Computer Systems:** Expanding the number of available USB ports on laptops and desktops.
- **Docking Stations:** Providing additional USB connectivity for peripherals.
- **Monitors and Set-Top Boxes:** Enabling USB connections for data transfer and device charging.
- **Self-Powered USB Hubs:** Allowing multiple USB devices to connect and operate simultaneously.

The TUSB8042A is particularly useful in applications requiring robust power management and battery charging capabilities, making it suitable for consumer electronics and industrial applications where USB connectivity is essential.