{"Source Block": ["hdl/library/util_dac_unpack/util_dac_unpack.v@125:135@HdlIdDef", "  wire [ 2:0] position_4;\n  wire [ 2:0] position_5;\n  wire [ 2:0] position_6;\n  wire [ 2:0] position_7;\n\n  reg [  7:0] path_enabled = 0;\n  reg [  2:0] counter_0 = 0;\n  reg [  2:0] counter_d1 = 0;\n  reg [ 15:0] dac_data_00 = 16'h0;\n  reg [ 15:0] dac_data_01 = 16'h0;\n  reg [ 15:0] dac_data_02 = 16'h0;\n"], "Clone Blocks": [["hdl/library/util_dac_unpack/util_dac_unpack.v@126:136", "  wire [ 2:0] position_5;\n  wire [ 2:0] position_6;\n  wire [ 2:0] position_7;\n\n  reg [  7:0] path_enabled = 0;\n  reg [  2:0] counter_0 = 0;\n  reg [  2:0] counter_d1 = 0;\n  reg [ 15:0] dac_data_00 = 16'h0;\n  reg [ 15:0] dac_data_01 = 16'h0;\n  reg [ 15:0] dac_data_02 = 16'h0;\n  reg [ 15:0] dac_data_03 = 16'h0;\n"], ["hdl/library/util_dac_unpack/util_dac_unpack.v@121:131", "  wire            dac_chan_valid;\n\n  wire [ 1:0] position_2;\n  wire [ 1:0] position_3;\n  wire [ 2:0] position_4;\n  wire [ 2:0] position_5;\n  wire [ 2:0] position_6;\n  wire [ 2:0] position_7;\n\n  reg [  7:0] path_enabled = 0;\n  reg [  2:0] counter_0 = 0;\n"], ["hdl/library/util_dac_unpack/util_dac_unpack.v@127:137", "  wire [ 2:0] position_6;\n  wire [ 2:0] position_7;\n\n  reg [  7:0] path_enabled = 0;\n  reg [  2:0] counter_0 = 0;\n  reg [  2:0] counter_d1 = 0;\n  reg [ 15:0] dac_data_00 = 16'h0;\n  reg [ 15:0] dac_data_01 = 16'h0;\n  reg [ 15:0] dac_data_02 = 16'h0;\n  reg [ 15:0] dac_data_03 = 16'h0;\n  reg [ 15:0] dac_data_04 = 16'h0;\n"], ["hdl/library/util_dac_unpack/util_dac_unpack.v@122:132", "\n  wire [ 1:0] position_2;\n  wire [ 1:0] position_3;\n  wire [ 2:0] position_4;\n  wire [ 2:0] position_5;\n  wire [ 2:0] position_6;\n  wire [ 2:0] position_7;\n\n  reg [  7:0] path_enabled = 0;\n  reg [  2:0] counter_0 = 0;\n  reg [  2:0] counter_d1 = 0;\n"], ["hdl/library/util_dac_unpack/util_dac_unpack.v@123:133", "  wire [ 1:0] position_2;\n  wire [ 1:0] position_3;\n  wire [ 2:0] position_4;\n  wire [ 2:0] position_5;\n  wire [ 2:0] position_6;\n  wire [ 2:0] position_7;\n\n  reg [  7:0] path_enabled = 0;\n  reg [  2:0] counter_0 = 0;\n  reg [  2:0] counter_d1 = 0;\n  reg [ 15:0] dac_data_00 = 16'h0;\n"]], "Diff Content": {"Delete": [], "Add": [[130, "  reg [  7:0] path_enabled_d1 = 0;\n"]]}}