<root><simulation><result_generated_time />2023-05-13 01:32:40<layer><layer_spec />{'B': 1, 'K': 96, 'C': 16, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19267584<total_data_size_element />{'W': 1536, 'I': 200704, 'O': 1204224}<total_data_reuse />{'W': 12544, 'I': 96.0, 'O': 16}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'OY_2']}, {'Row': ['FX_2', 'FY_2', 'OX_4', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [1024, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 4)], [('OX', 16), ('OY', 2)]], [[('C', 8)], [('FX', 1), ('FY', 1)]], [], []]<I />[[], [[('C', 8), ('OY', 4)], [('FX', 1), ('FY', 1), ('OX', 16), ('OY', 2)]], [], []]<O />[[[('C', 8)], [('FX', 1), ('FY', 1)]], [[('OY', 4)], [('OX', 16), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 16), ('C', 2), ('OX', 7)], [('K', 3), ('OY', 14)], []]<I />[[('K', 2), ('K', 16), ('C', 2), ('OX', 7), ('K', 3)], [('OY', 14)], []]<O />[[('K', 2), ('K', 16), ('C', 2)], [('OX', 7), ('K', 3), ('OY', 14)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [128.0, 7, 14, 1], 'I': [1.0, 96.0, 1.0, 1.0], 'O': [8.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [512, 12288, 12288], 'I': [112, 1605632, 1605632], 'O': [256, 9633792, 9633792], 'O_partial': [256, 0, 0], 'O_final': [0, 9633792, 9633792]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.22, 0.05, 0.0], 'O': [0.5, 0.29, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.34, 0.0], 'I': [0.22, 0.34, 0.0], 'O': [0.5, 0.34, 0.0]}<effective_mem_size_bit />{'W': [512, 12288, 12288], 'I': [112, 1605632, 1605632], 'O': [256, 1376256, 9633792], 'O_partial': [256, 0, 0], 'O_final': [0, 1376256, 9633792]}<total_unit_count />{'W': [1024, 8, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [128.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[150528, 21504], [21504, 1536], [1536, 0]]<I />[[602112, 200704], [200704, 200704], [200704, 0]]<O />[[(1204224, 2408448), (1204224, 0)], [(0, 1204224), (1204224, 0)], [(0, 1204224), (0, 0)]]<O_partial />[[(1204224, 2408448), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1204224, 0)], [(0, 1204224), (1204224, 0)], [(0, 1204224), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[18816, 2688], [336, 24], [6, 0]]<I />[[75264, 25088], [3136, 3136], [784, 0]]<O />[[(150528, 301056), (150528, 0)], [(0, 18816), (18816, 0)], [(0, 4704), (0, 0)]]<O_partial />[([150528, 301056], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [150528, 0]), ([0, 18816], [18816, 0]), ([0, 4704], [0, 0])]</mem_access_count_word><mac_count><active />19267584<idle />0</mac_count></basic_info><energy><total_energy />42130896.7<mem_energy_breakdown><W />[7.3, 37.6, 8.0]<I />[34.4, 621.5, 1044.2]<O />[210.9, 3729.1, 6265.0]</mem_energy_breakdown><MAC_energy><active_MAC />42118938.6<idle_MAC />0.0<total />42118938.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8559<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8559<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />21984<latency_cycle_without_data_loading />18816<ideal_computing_cycle />18816<data_loading><load_cycle_total />3168<load_cycle_individual />{'W': [8, 24, 0], 'I': [224, 3136, 0]}<load_cycle_combined />{'W': 24, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-18815], [-2296, -2296], [-18816, -18816]], 'I': [[-18815], [-17446, -14560], [-18816, -18816]], 'O': [[-18816], [-17640, 0], [0, -14112]]}<mem_stall_cycle_shared />{'W': [[-18815], [-2296, 0], [0, 0]], 'I': [[-18815], [-17446, 0], [0, 0]], 'O': [[-18816], [-17640, 0], [0, -14112]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 12288, 12288], 'I': [112, 1605632, 1605632], 'O': [256, 9633792, 9633792], 'O_partial': [256, 0, 0], 'O_final': [0, 9633792, 9633792]}<data_size_each_level_total />{'W': [4096, 12288, 12288], 'I': [114688, 1605632, 1605632], 'O': [32768, 9633792, 9633792]}<loop_cycles_each_level />{'W': [448, 18816, 18816], 'I': [1344, 18816, 18816], 'O': [64, 18816, 18816]}<top_ir_loop_size />{'W': [7, 14, 1], 'I': [3, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [9.1, 0.7], [0.7, 0.7]], 'I': [[8.0, 0.1], [85.3, 85.3], [85.3, 85.3]], 'O': [[8.0, 4.0], [512.0, 512.0], [512.0, 512.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 9.1], [9.1, 0.7]], 'I': [[8.0, 0.2], [256.0, 85.3], [85.3, 85.3]], 'O': [[8.0, 8.0], [1024.0, 512.0], [512.0, 512.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [64.0, 0.7], [0.7, 0]], 'I': [[8.0, 0.1], [85.3, 85.3], [85.3, 0]], 'O': [[8.0, 4.0], [512.0, 512.0], [512.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [661.3, 598.0], [86.0, 512.0]], 'I': [[8.0, 0.1], [661.3, 598.0], [86.0, 512.0]], 'O': [[8.0, 4.0], [661.3, 598.0], [86.0, 512.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 18816], [64, 448, 42], [18816, 18816, 1]], 'I': [[1, 1, 18816], [1344, 1344, 14], [18816, 18816, 1]], 'O': [[1, 1, 18816], [64, 64, 294], [18816, 18816, 1]]}<trans_time_real />{'W': [[0, 1, 18816], [[8, 448, 42], [8, 448, 42]], [[24, 18816, 1], [6, 18816, 1]]], 'I': [[0, 1, 18816], [[2, 1344, 14], [224, 1344, 14]], [[3136, 18816, 1], [784, 18816, 1]]], 'O': [[0, 1, 18816], [[4, 64, 294], [64, 64, 294]], [[18816, 18816, 1], [4704, 18816, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -56], [-18792, -18810]], 'I': [[-1], [-1342, -1120], [-15680, -18032]], 'O': [[-1], [-60, 0], [0, -14112]]}<single_stall_count />{'W': [18815, 41, 0], 'I': [18815, 13, 0], 'O': [18816, 294, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [18816, 0]}, 1: {'W': [328, 0], 'I': [2912, 0], 'O': [18816, 18816]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-18816, -18816], [0, -18816]], 1: [[-15576, -18816], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>