<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>9.804</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>9.804</CP_FINAL>
    <CP_ROUTE>9.804</CP_ROUTE>
    <CP_SYNTH>9.882</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>0.196</SLACK_FINAL>
    <SLACK_ROUTE>0.196</SLACK_ROUTE>
    <SLACK_SYNTH>0.118</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>0.196</WNS_FINAL>
    <WNS_ROUTE>0.196</WNS_ROUTE>
    <WNS_SYNTH>0.118</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>1049</CLB>
      <DSP>81</DSP>
      <FF>5665</FF>
      <LATCH>0</LATCH>
      <LUT>5574</LUT>
      <SRL>208</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>288</BRAM>
      <CLB>14640</CLB>
      <DSP>1248</DSP>
      <FF>234240</FF>
      <LUT>117120</LUT>
      <URAM>64</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="FIR_HLS" DISPNAME="inst" RTLNAME="FIR_HLS">
      <SubModules count="79">am_addmul_16s_16s_10ns_27_4_1_U25 am_addmul_16s_16s_10ns_27_4_1_U34 am_addmul_16s_16s_10ns_28_4_1_U22 am_addmul_16s_16s_10s_27_4_1_U37 am_addmul_16s_16s_11ns_28_4_1_U12 am_addmul_16s_16s_11s_27_4_1_U31 am_addmul_16s_16s_11s_28_4_1_U27 am_addmul_16s_16s_11s_28_4_1_U29 am_addmul_16s_16s_12s_29_4_1_U14 am_addmul_16s_16s_12s_29_4_1_U16 am_addmul_16s_16s_12s_29_4_1_U18 am_addmul_16s_16s_13ns_30_4_1_U10 am_addmul_16s_16s_13ns_31_4_1_U8 am_addmul_16s_16s_8ns_26_4_1_U53 am_addmul_16s_16s_8ns_26_4_1_U56 am_addmul_16s_16s_8s_25_4_1_U61 am_addmul_16s_16s_8s_25_4_1_U64 am_addmul_16s_16s_9ns_27_4_1_U40 am_addmul_16s_16s_9ns_27_4_1_U47 am_addmul_16s_16s_9s_26_4_1_U42 am_addmul_16s_16s_9s_26_4_1_U50 am_addmul_17s_17s_9s_27_4_1_U59 am_addmul_17s_18s_6ns_25_4_1_U74 am_addmul_18s_18s_7ns_27_4_1_U80 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24 ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 ama_addmuladd_16s_16s_10s_26s_27_4_1_U39 ama_addmuladd_16s_16s_10s_27s_27_4_1_U32 ama_addmuladd_16s_16s_10s_27s_27_4_1_U38 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23 ama_addmuladd_16s_16s_11s_26s_28_4_1_U21 ama_addmuladd_16s_16s_11s_28s_28_4_1_U30 ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11 ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9 ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20 ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 ama_addmuladd_16s_16s_9s_25s_26_4_1_U66 ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 ama_addmuladd_16s_16s_9s_26s_26_4_1_U52 ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78 ama_addmuladd_17s_17s_7s_22s_24_4_1_U70 ama_addmuladd_17s_17s_8s_25s_26_4_1_U69 ama_addmuladd_17s_17s_9s_24s_26_4_1_U58 ama_addmuladd_17s_17s_9s_26s_27_4_1_U55 ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68 ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48 ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72 ama_submuladd_18s_16s_5ns_22s_23_4_1_U77 ama_submuladd_18s_16s_5ns_24s_24_4_1_U76 ama_submuladd_19s_16s_6ns_25s_25_4_1_U73 fir_shiftreg_V_U regslice_both_input_r_U regslice_both_output_r_U</SubModules>
      <Resources DSP="81" FF="5665" LUT="5574"/>
      <LocalResources FF="5517" LUT="120"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_10ns_27_4_1_U25" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_10ns_27_4_1" DISPNAME="am_addmul_16s_16s_10ns_27_4_1_U25" RTLNAME="FIR_HLS_am_addmul_16s_16s_10ns_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_27_4_1_U25" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp345" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_27_4_1_U25" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp345_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_27_4_1_U25" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp346" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_10ns_27_4_1_U34" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_10ns_27_4_1" DISPNAME="am_addmul_16s_16s_10ns_27_4_1_U34" RTLNAME="FIR_HLS_am_addmul_16s_16s_10ns_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_27_4_1_U34" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp371" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_27_4_1_U34" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp371_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_27_4_1_U34" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp372" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_10ns_28_4_1_U22" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_10ns_28_4_1" DISPNAME="am_addmul_16s_16s_10ns_28_4_1_U22" RTLNAME="FIR_HLS_am_addmul_16s_16s_10ns_28_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U22" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp337" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U22" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp337_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U22" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp338" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_10s_27_4_1_U37" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_10s_27_4_1" DISPNAME="am_addmul_16s_16s_10s_27_4_1_U37" RTLNAME="FIR_HLS_am_addmul_16s_16s_10s_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U37" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp379" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U37" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp379_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U37" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp380" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_11ns_28_4_1_U12" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_11ns_28_4_1" DISPNAME="am_addmul_16s_16s_11ns_28_4_1_U12" RTLNAME="FIR_HLS_am_addmul_16s_16s_11ns_28_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_11ns_28_4_1_U12" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp315" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_11ns_28_4_1_U12" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp315_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_11ns_28_4_1_U12" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp316" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_11s_27_4_1_U31" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_11s_27_4_1" DISPNAME="am_addmul_16s_16s_11s_27_4_1_U31" RTLNAME="FIR_HLS_am_addmul_16s_16s_11s_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_27_4_1_U31" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp357" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_27_4_1_U31" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp357_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_27_4_1_U31" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp358" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_11s_28_4_1_U27" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_11s_28_4_1" DISPNAME="am_addmul_16s_16s_11s_28_4_1_U27" RTLNAME="FIR_HLS_am_addmul_16s_16s_11s_28_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U27" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp351" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U27" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp351_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U27" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp352" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_11s_28_4_1_U29" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_11s_28_4_1" DISPNAME="am_addmul_16s_16s_11s_28_4_1_U29" RTLNAME="FIR_HLS_am_addmul_16s_16s_11s_28_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U29" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp353" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U29" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp353_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U29" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp354" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_12s_29_4_1_U14" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_12s_29_4_1" DISPNAME="am_addmul_16s_16s_12s_29_4_1_U14" RTLNAME="FIR_HLS_am_addmul_16s_16s_12s_29_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U14" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp321" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U14" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp321_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U14" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp322" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_12s_29_4_1_U16" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_12s_29_4_1" DISPNAME="am_addmul_16s_16s_12s_29_4_1_U16" RTLNAME="FIR_HLS_am_addmul_16s_16s_12s_29_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U16" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp323" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U16" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp323_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U16" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp324" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_12s_29_4_1_U18" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_12s_29_4_1" DISPNAME="am_addmul_16s_16s_12s_29_4_1_U18" RTLNAME="FIR_HLS_am_addmul_16s_16s_12s_29_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U18" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp327" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U18" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp327_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U18" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp328" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_13ns_30_4_1_U10" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_13ns_30_4_1" DISPNAME="am_addmul_16s_16s_13ns_30_4_1_U10" RTLNAME="FIR_HLS_am_addmul_16s_16s_13ns_30_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_30_4_1_U10" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp311" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_30_4_1_U10" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp311_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_30_4_1_U10" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp312" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_13ns_31_4_1_U8" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_13ns_31_4_1" DISPNAME="am_addmul_16s_16s_13ns_31_4_1_U8" RTLNAME="FIR_HLS_am_addmul_16s_16s_13ns_31_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_31_4_1_U8" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp307" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_31_4_1_U8" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp307_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_31_4_1_U8" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp308" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_8ns_26_4_1_U53" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_8ns_26_4_1" DISPNAME="am_addmul_16s_16s_8ns_26_4_1_U53" RTLNAME="FIR_HLS_am_addmul_16s_16s_8ns_26_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_26_4_1_U53" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp415" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_26_4_1_U53" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp415_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_26_4_1_U53" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp416" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_8ns_26_4_1_U56" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_8ns_26_4_1" DISPNAME="am_addmul_16s_16s_8ns_26_4_1_U56" RTLNAME="FIR_HLS_am_addmul_16s_16s_8ns_26_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_26_4_1_U56" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp419" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_26_4_1_U56" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp419_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_26_4_1_U56" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp420" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_8s_25_4_1_U61" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_8s_25_4_1" DISPNAME="am_addmul_16s_16s_8s_25_4_1_U61" RTLNAME="FIR_HLS_am_addmul_16s_16s_8s_25_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_8s_25_4_1_U61" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp427" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_8s_25_4_1_U61" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp427_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_8s_25_4_1_U61" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp428" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_8s_25_4_1_U64" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_8s_25_4_1" DISPNAME="am_addmul_16s_16s_8s_25_4_1_U64" RTLNAME="FIR_HLS_am_addmul_16s_16s_8s_25_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_8s_25_4_1_U64" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp435" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_8s_25_4_1_U64" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp435_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_8s_25_4_1_U64" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp436" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_9ns_27_4_1_U40" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_9ns_27_4_1" DISPNAME="am_addmul_16s_16s_9ns_27_4_1_U40" RTLNAME="FIR_HLS_am_addmul_16s_16s_9ns_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_27_4_1_U40" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp387" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_27_4_1_U40" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp387_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_27_4_1_U40" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp388" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_9ns_27_4_1_U47" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_9ns_27_4_1" DISPNAME="am_addmul_16s_16s_9ns_27_4_1_U47" RTLNAME="FIR_HLS_am_addmul_16s_16s_9ns_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_27_4_1_U47" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp401" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_27_4_1_U47" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp401_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_27_4_1_U47" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp402" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_9s_26_4_1_U42" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_9s_26_4_1" DISPNAME="am_addmul_16s_16s_9s_26_4_1_U42" RTLNAME="FIR_HLS_am_addmul_16s_16s_9s_26_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U42" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp395" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U42" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp395_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U42" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp396" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_16s_16s_9s_26_4_1_U50" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_16s_16s_9s_26_4_1" DISPNAME="am_addmul_16s_16s_9s_26_4_1_U50" RTLNAME="FIR_HLS_am_addmul_16s_16s_9s_26_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U50" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp407" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U50" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp407_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U50" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp408" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_17s_17s_9s_27_4_1_U59" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_17s_17s_9s_27_4_1" DISPNAME="am_addmul_17s_17s_9s_27_4_1_U59" RTLNAME="FIR_HLS_am_addmul_17s_17s_9s_27_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_17s_17s_9s_27_4_1_U59" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp183" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_17s_17s_9s_27_4_1_U59" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp183_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_17s_17s_9s_27_4_1_U59" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp184" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_17s_18s_6ns_25_4_1_U74" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_17s_18s_6ns_25_4_1" DISPNAME="am_addmul_17s_18s_6ns_25_4_1_U74" RTLNAME="FIR_HLS_am_addmul_17s_18s_6ns_25_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_17s_18s_6ns_25_4_1_U74" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_17s_18s_6ns_25_4_1_U74" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_17s_18s_6ns_25_4_1_U74" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/am_addmul_18s_18s_7ns_27_4_1_U80" DEPTH="1" TYPE="resource" MODULENAME="am_addmul_18s_18s_7ns_27_4_1" DISPNAME="am_addmul_18s_18s_7ns_27_4_1_U80" RTLNAME="FIR_HLS_am_addmul_18s_18s_7ns_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_18s_18s_7ns_27_4_1_U80" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_18s_18s_7ns_27_4_1_U80" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_18s_18s_7ns_27_4_1_U80" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1" DISPNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1">
      <Resources DSP="1" LUT="47"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp343" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp343_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp344" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_17" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U36" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_10s_26s_27_4_1" DISPNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U36" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1">
      <Resources DSP="1" LUT="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U36" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp377" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U36" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp377_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U36" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp378" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U36" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_35" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_10s_26s_27_4_1" DISPNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U39" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1">
      <Resources DSP="1" LUT="54"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U39" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp383" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U39" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp383_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U39" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp384" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U39" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_38" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_10s_27s_27_4_1_U32" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_10s_27s_27_4_1" DISPNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U32" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1">
      <Resources DSP="1" LUT="92"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U32" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp359" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U32" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp359_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U32" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp360" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U32" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_24" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_10s_27s_27_4_1_U38" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_10s_27s_27_4_1" DISPNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U38" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1">
      <Resources DSP="1" LUT="27"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U38" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp381" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U38" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp381_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U38" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp382" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U38" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_36" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_10s_27s_28_4_1" DISPNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1">
      <Resources DSP="1" LUT="21"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp397" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp397_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp398" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp398_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_45" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_10s_28s_28_4_1_U28" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_10s_28s_28_4_1" DISPNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U28" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1">
      <Resources DSP="1" LUT="28"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U28" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp349" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U28" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp349_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U28" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp350" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U28" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp350_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U28" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_21" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_11ns_28s_28_4_1" DISPNAME="ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp339" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp339_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp340" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_16" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_11s_26s_28_4_1_U21" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_11s_26s_28_4_1" DISPNAME="ama_addmuladd_16s_16s_11s_26s_28_4_1_U21" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_26s_28_4_1_U21" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp331" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_26s_28_4_1_U21" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp331_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_26s_28_4_1_U21" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp332" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_26s_28_4_1_U21" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_15" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_11s_28s_28_4_1_U30" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_11s_28s_28_4_1" DISPNAME="ama_addmuladd_16s_16s_11s_28s_28_4_1_U30" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_28_4_1_U30" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp355" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_28_4_1_U30" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp355_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_28_4_1_U30" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp356" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_28_4_1_U30" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_23" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_11s_29s_29_4_1_U15" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_11s_29s_29_4_1" DISPNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U15" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1">
      <Resources DSP="1" LUT="29"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U15" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp319" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U15" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp319_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U15" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp320" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U15" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp320_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U15" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_12ns_30s_30_4_1" DISPNAME="ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1">
      <Resources DSP="1" LUT="33"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp313" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp313_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp314" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_12s_29s_29_4_1_U17" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_12s_29s_29_4_1" DISPNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U17" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U17" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp325" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U17" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp325_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U17" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp326" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U17" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_9" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_12s_29s_29_4_1_U19" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_12s_29s_29_4_1" DISPNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U19" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1">
      <Resources DSP="1" LUT="31"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U19" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp329" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U19" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp329_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U19" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp330" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U19" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_10" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_13ns_26s_30_4_1" DISPNAME="ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1">
      <Resources DSP="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp305" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp305_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp306" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_13ns_31s_31_4_1" DISPNAME="ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp309" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp309_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp310" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_14ns_30s_32_4_1" DISPNAME="ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp303" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp303_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp304" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_6ns_25s_25_4_1" DISPNAME="ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1">
      <Resources DSP="1" LUT="77"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp447" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp447_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp448" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp448_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_98" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_7ns_24s_25_4_1" DISPNAME="ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp445" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp445_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp446" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_89" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_7ns_25s_25_4_1" DISPNAME="ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp437" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp437_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp438" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_73" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp393" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp393_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp394" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp394_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_43" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1">
      <Resources DSP="1" LUT="19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp449" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp449_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp450" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln18_380" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_112" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_8ns_25s_25_4_1" DISPNAME="ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1">
      <Resources DSP="1" LUT="27"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp429" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp429_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp430" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_66" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_8ns_25s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1">
      <Resources DSP="1" LUT="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp403" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp403_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp404" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_50" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp417" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp417_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp418" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_59" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp421" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp421_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp422" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_61" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1" DISPNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1">
      <Resources DSP="1" LUT="78"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp399" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp399_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp400" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp400_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_46" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_8s_26s_26_4_1_U67" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_8s_26s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_8s_26s_26_4_1_U67" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1">
      <Resources DSP="2" LUT="52"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_26s_26_4_1_U67" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp441" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_26s_26_4_1_U67" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp441_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_26s_26_4_1_U67" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp442" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_26s_26_4_1_U67" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp442_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_26s_26_4_1_U67" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_76" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9ns_20s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp335" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp335_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp336" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_14" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9ns_25s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1">
      <Resources DSP="1" LUT="68"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp365" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp365_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp366" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_29" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9ns_26s_27_4_1" DISPNAME="ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp391" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp391_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp392" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_44" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1" DISPNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp347" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp347_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp348" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_20" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1" DISPNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1">
      <Resources DSP="1" LUT="28"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp373" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp373_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp374" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_32" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1" DISPNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1">
      <Resources DSP="1" LUT="57"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp389" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp389_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp390" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_39" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1" DISPNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp317" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp317_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp318" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp318_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9s_25s_26_4_1_U66" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9s_25s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_9s_25s_26_4_1_U66" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_25s_26_4_1_U66" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp433" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_25s_26_4_1_U66" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp433_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_25s_26_4_1_U66" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp434" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_25s_26_4_1_U66" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_74" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9s_26s_26_4_1_U51" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9s_26s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U51" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U51" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp409" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U51" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp409_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U51" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp410" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U51" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_52" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9s_26s_26_4_1_U52" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9s_26s_26_4_1" DISPNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U52" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1">
      <Resources DSP="1" LUT="130"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U52" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp411" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U52" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp411_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U52" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp412" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U52" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_53" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_16s_16s_9s_27s_27_4_1_U60" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_9s_27s_27_4_1" DISPNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U60" RTLNAME="FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U60" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp425" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U60" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp425_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U60" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp426" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U60" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp426_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U60" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_65" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_17s_17s_7ns_26s_26_4_1" DISPNAME="ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78" RTLNAME="FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1">
      <Resources DSP="1" LUT="87"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp301" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp301_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp302" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_110" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_17s_17s_7s_22s_24_4_1" DISPNAME="ama_addmuladd_17s_17s_7s_22s_24_4_1_U70" RTLNAME="FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7s_22s_24_4_1_U70" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp227" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7s_22s_24_4_1_U70" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp227_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7s_22s_24_4_1_U70" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp228" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7s_22s_24_4_1_U70" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_88" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_17s_17s_8s_25s_26_4_1_U69" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_17s_17s_8s_25s_26_4_1" DISPNAME="ama_addmuladd_17s_17s_8s_25s_26_4_1_U69" RTLNAME="FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1">
      <Resources DSP="2" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_8s_25s_26_4_1_U69" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp223" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_8s_25s_26_4_1_U69" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp223_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_8s_25s_26_4_1_U69" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp224" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_8s_25s_26_4_1_U69" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_82" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_17s_17s_9s_24s_26_4_1_U58" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_17s_17s_9s_24s_26_4_1" DISPNAME="ama_addmuladd_17s_17s_9s_24s_26_4_1_U58" RTLNAME="FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1">
      <Resources DSP="1" LUT="49"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_9s_24s_26_4_1_U58" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_9s_24s_26_4_1_U58" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_9s_24s_26_4_1_U58" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp180" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_9s_24s_26_4_1_U58" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_62" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_17s_17s_9s_26s_27_4_1_U55" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_17s_17s_9s_26s_27_4_1" DISPNAME="ama_addmuladd_17s_17s_9s_26s_27_4_1_U55" RTLNAME="FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_9s_26s_27_4_1_U55" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_9s_26s_27_4_1_U55" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_9s_26s_27_4_1_U55" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_9s_26s_27_4_1_U55" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_60" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1" DISPNAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68" RTLNAME="FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1">
      <Resources DSP="2" FF="19" LUT="25"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_80" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1" DISPNAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81" RTLNAME="FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1">
      <Resources DSP="1" LUT="146"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_113" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_18s_16s_8ns_26s_27_4_1" DISPNAME="ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63" RTLNAME="FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1">
      <Resources DSP="1" LUT="18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp193" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp193_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp194" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_68" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_18s_16s_9ns_27s_27_4_1" DISPNAME="ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48" RTLNAME="FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp172" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_49" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_19s_16s_6ns_25s_26_4_1" DISPNAME="ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72" RTLNAME="FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1">
      <Resources DSP="1" LUT="21"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_90" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_submuladd_18s_16s_5ns_22s_23_4_1_U77" DEPTH="1" TYPE="resource" MODULENAME="ama_submuladd_18s_16s_5ns_22s_23_4_1" DISPNAME="ama_submuladd_18s_16s_5ns_22s_23_4_1_U77" RTLNAME="FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1">
      <Resources DSP="1" LUT="3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_5ns_22s_23_4_1_U77" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp279" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_5ns_22s_23_4_1_U77" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp279_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_5ns_22s_23_4_1_U77" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp280" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_5ns_22s_23_4_1_U77" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_105" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_submuladd_18s_16s_5ns_24s_24_4_1_U76" DEPTH="1" TYPE="resource" MODULENAME="ama_submuladd_18s_16s_5ns_24s_24_4_1" DISPNAME="ama_submuladd_18s_16s_5ns_24s_24_4_1_U76" RTLNAME="FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1">
      <Resources DSP="1" LUT="22"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_5ns_24s_24_4_1_U76" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp267" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_5ns_24s_24_4_1_U76" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp267_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_5ns_24s_24_4_1_U76" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp268" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_5ns_24s_24_4_1_U76" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_102" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ama_submuladd_19s_16s_6ns_25s_25_4_1_U73" DEPTH="1" TYPE="resource" MODULENAME="ama_submuladd_19s_16s_6ns_25s_25_4_1" DISPNAME="ama_submuladd_19s_16s_6ns_25s_25_4_1_U73" RTLNAME="FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1">
      <Resources DSP="2" FF="18" LUT="24"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_19s_16s_6ns_25s_25_4_1_U73" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_submuladd_19s_16s_6ns_25s_25_4_1_U73" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_19s_16s_6ns_25s_25_4_1_U73" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_19s_16s_6ns_25s_25_4_1_U73" SOURCE="FIR_HLS.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_94" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/fir_shiftreg_V_U" DEPTH="1" TYPE="resource" MODULENAME="fir_shiftreg_V_SHIFTREG_AUTO_0R0W" DISPNAME="fir_shiftreg_V_U" RTLNAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W">
      <Resources FF="37" LUT="4095"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fir_shiftreg_V_U" SOURCE="" STORAGESIZE="16 392 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="fir_shiftreg_V" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_input_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_input_r_U" RTLNAME="FIR_HLS_regslice_both">
      <Resources FF="37" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_r_U" RTLNAME="FIR_HLS_regslice_both">
      <Resources FF="37" LUT="25"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="9.800" DATAPATH_LOGIC_DELAY="4.779" DATAPATH_NET_DELAY="5.021" ENDPOINT_PIN="add_ln18_85_reg_12248_reg[27]/D" LOGIC_LEVELS="34" MAX_FANOUT="208" SLACK="0.196" STARTPOINT_PIN="ap_CS_fsm_reg[56]/C">
      <CELL NAME="ap_CS_fsm_reg[56]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_HLS.v" LINE_NUMBER="4350"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11" PRIMITIVE_TYPE="CLB.SRL.SRLC32E" FILE_NAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="11759" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="11759" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="FIR_HLS.v" LINE_NUMBER="12029" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9343" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9343" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9347" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="add_ln18_85_reg_12248_reg[27]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_HLS.v" LINE_NUMBER="4658"/>
      <MODULE_INSTANCES>fir_shiftreg_V_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.791" DATAPATH_LOGIC_DELAY="4.771" DATAPATH_NET_DELAY="5.020" ENDPOINT_PIN="add_ln18_85_reg_12248_reg[25]/D" LOGIC_LEVELS="34" MAX_FANOUT="208" SLACK="0.205" STARTPOINT_PIN="ap_CS_fsm_reg[56]/C">
      <CELL NAME="ap_CS_fsm_reg[56]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_HLS.v" LINE_NUMBER="4350"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11" PRIMITIVE_TYPE="CLB.SRL.SRLC32E" FILE_NAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="11759" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="11759" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="FIR_HLS.v" LINE_NUMBER="12029" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9343" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9343" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9347" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="add_ln18_85_reg_12248_reg[25]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_HLS.v" LINE_NUMBER="4658"/>
      <MODULE_INSTANCES>fir_shiftreg_V_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.779" DATAPATH_LOGIC_DELAY="4.758" DATAPATH_NET_DELAY="5.021" ENDPOINT_PIN="add_ln18_85_reg_12248_reg[26]/D" LOGIC_LEVELS="34" MAX_FANOUT="208" SLACK="0.217" STARTPOINT_PIN="ap_CS_fsm_reg[56]/C">
      <CELL NAME="ap_CS_fsm_reg[56]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_HLS.v" LINE_NUMBER="4350"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11" PRIMITIVE_TYPE="CLB.SRL.SRLC32E" FILE_NAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="11759" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="11759" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="FIR_HLS.v" LINE_NUMBER="12029" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9343" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9343" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9347" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="add_ln18_85_reg_12248_reg[26]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_HLS.v" LINE_NUMBER="4658"/>
      <MODULE_INSTANCES>fir_shiftreg_V_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.762" DATAPATH_LOGIC_DELAY="4.743" DATAPATH_NET_DELAY="5.019" ENDPOINT_PIN="add_ln18_85_reg_12248_reg[24]/D" LOGIC_LEVELS="34" MAX_FANOUT="208" SLACK="0.235" STARTPOINT_PIN="ap_CS_fsm_reg[56]/C">
      <CELL NAME="ap_CS_fsm_reg[56]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_HLS.v" LINE_NUMBER="4350"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11" PRIMITIVE_TYPE="CLB.SRL.SRLC32E" FILE_NAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="11759" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="11759" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="FIR_HLS.v" LINE_NUMBER="12029" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9343" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9343" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9347" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="add_ln18_85_reg_12248_reg[24]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_HLS.v" LINE_NUMBER="4658"/>
      <MODULE_INSTANCES>fir_shiftreg_V_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.723" DATAPATH_LOGIC_DELAY="4.732" DATAPATH_NET_DELAY="4.991" ENDPOINT_PIN="add_ln18_85_reg_12248_reg[23]/D" LOGIC_LEVELS="33" MAX_FANOUT="208" SLACK="0.275" STARTPOINT_PIN="ap_CS_fsm_reg[56]/C">
      <CELL NAME="ap_CS_fsm_reg[56]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_HLS.v" LINE_NUMBER="4350"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="2857" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11" PRIMITIVE_TYPE="CLB.SRL.SRLC32E" FILE_NAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="11759" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="11759" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="FIR_HLS.v" LINE_NUMBER="12029" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9343" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9343" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9347" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS.v" LINE_NUMBER="9239" MODULE_INSTNAME="fir_shiftreg_V_U" IS_FUNCINST="0"/>
      <CELL NAME="add_ln18_85_reg_12248_reg[23]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_HLS.v" LINE_NUMBER="4658"/>
      <MODULE_INSTANCES>fir_shiftreg_V_U</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/FIR_HLS_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/FIR_HLS_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/FIR_HLS_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/FIR_HLS_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/FIR_HLS_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/FIR_HLS_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/FIR_HLS_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/FIR_HLS_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Tue Nov 11 01:35:57 +0100 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="Direct_FIR_SRL"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xck26-sfvc784-2LV-c"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

