verilog xil_defaultlib  \
"../../../../PipelineCPU.srcs/sources_1/ip/instr_mem/sim/instr_mem.v" \

verilog xil_defaultlib "glbl.v"

nosort
