[2024-12-07 03:30:52.061006] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-12-07 03:30:52.061168] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-12-07 03:30:52.061327] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_24875_temp/
[2024-12-07 03:30:52.061531] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/data_ram.py
[2024-12-07 03:30:52.062241] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/
[2024-12-07 03:30:52.062499] [openram.globals/install_conda]: Creating conda setup...
[2024-12-07 03:30:52.064021] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-07 03:30:52.064248] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-12-07 03:30:52.064442] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-07 03:30:52.066556] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_24875_temp/
[2024-12-07 03:30:52.154480] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-07 03:30:52.843887] [openram.characterizer/<module>]: Initializing characterizer...
[2024-12-07 03:30:52.854589] [openram.characterizer/<module>]: Analytical model enabled.
[2024-12-07 03:30:52.866006] [openram.verify/<module>]: Initializing verify...
[2024-12-07 03:30:52.876581] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-12-07 03:30:52.876982] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-07 03:30:52.877042] |==============================================================================|
[2024-12-07 03:30:52.877082] |=========                      OpenRAM v1.2.48                       =========|
[2024-12-07 03:30:52.877115] |=========                                                            =========|
[2024-12-07 03:30:52.877146] |=========               VLSI Design and Automation Lab               =========|
[2024-12-07 03:30:52.877176] |=========        Computer Science and Engineering Department         =========|
[2024-12-07 03:30:52.877204] |=========            University of California Santa Cruz             =========|
[2024-12-07 03:30:52.877233] |=========                                                            =========|
[2024-12-07 03:30:52.877268] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-12-07 03:30:52.877296] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-12-07 03:30:52.877325] |=========                See LICENSE for license info                =========|
[2024-12-07 03:30:52.877353] |==============================================================================|
[2024-12-07 03:30:52.877390] ** Start: 12/07/2024 03:30:52
[2024-12-07 03:30:52.877422] Technology: freepdk45
[2024-12-07 03:30:52.877452] Total size: 8192 bits
[2024-12-07 03:30:52.877487] Word size: 512
Words: 16
Banks: 1
[2024-12-07 03:30:52.877531] RW ports: 0
R-only ports: 1
W-only ports: 1
[2024-12-07 03:30:52.877568] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-12-07 03:30:52.877602] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-12-07 03:30:52.877635] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-12-07 03:30:52.877669] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-12-07 03:30:52.877701] Only generating nominal corner timing.
[2024-12-07 03:30:52.877736] Words per row: None
[2024-12-07 03:30:52.877780] Output files are: 
[2024-12-07 03:30:52.877815] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.lvs
[2024-12-07 03:30:52.877857] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.sp
[2024-12-07 03:30:52.877891] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.v
[2024-12-07 03:30:52.877924] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.lib
[2024-12-07 03:30:52.877956] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.py
[2024-12-07 03:30:52.877988] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.html
[2024-12-07 03:30:52.878020] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.log
[2024-12-07 03:30:52.878052] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.lef
[2024-12-07 03:30:52.878084] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.gds
[2024-12-07 03:30:52.887870] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 1
[2024-12-07 03:30:52.888188] [openram.sram_config/recompute_sizes]: Rows: 16 Cols: 512
[2024-12-07 03:30:52.888528] [openram.sram_config/recompute_sizes]: Row addr size: 4 Col addr size: 0 Bank addr size: 4
[2024-12-07 03:30:52.888790] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=1
[2024-12-07 03:30:52.905004] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_capped_replica_bitcell_array 16 x 512
[2024-12-07 03:30:52.905503] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_capped_replica_bitcell_array 16 x 512 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-07 03:30:52.906312] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_replica_bitcell_array 16 x 512
[2024-12-07 03:30:52.906895] [openram.modules.replica_bitcell_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_replica_bitcell_array 16 x 512 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-07 03:30:52.907776] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_bitcell_array 16 x 512
[2024-12-07 03:30:52.908476] [openram.modules.bitcell_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_bitcell_array 16 x 512
[2024-12-07 03:31:23.348312] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_replica_column 18 x 1
[2024-12-07 03:31:23.368612] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_replica_column_0 18 x 1
[2024-12-07 03:31:23.375414] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_dummy_array 1 x 512
[2024-12-07 03:31:24.578430] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_dummy_array_0 1 x 514
[2024-12-07 03:31:25.220037] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_dummy_array_1 1 x 514
[2024-12-07 03:31:25.859266] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_dummy_array_2 20 x 1
[2024-12-07 03:31:25.866652] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_dummy_array_3 20 x 1
[2024-12-07 03:31:26.842725] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-12-07 03:31:26.851876] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-12-07 03:31:26.872741] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-12-07 03:31:26.916466] [openram.modules.wordline_driver_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_wordline_driver_array
[2024-12-07 03:31:26.917230] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-12-07 03:31:26.953928] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-12-07 03:31:26.976033] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_precharge_array
[2024-12-07 03:31:27.268281] [openram.modules.write_driver_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_write_driver_array
[2024-12-07 03:31:28.117662] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_precharge_array_0
[2024-12-07 03:31:28.410314] [openram.modules.sense_amp_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_sense_amp_array
[2024-12-07 03:31:29.863927] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_row_addr_dff rows=4 cols=1
[2024-12-07 03:31:29.866903] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_data_dff rows=1 cols=512
[2024-12-07 03:31:30.167722] [openram.modules.control_logic_base/__init__]: Creating control_logic_w
[2024-12-07 03:31:30.168464] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_dff_buf
[2024-12-07 03:31:30.175316] [openram.modules.dff_buf_array/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_dff_buf_array
[2024-12-07 03:31:30.176003] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_512_16_freepdk45_dff_buf_0
[2024-12-07 03:31:30.178820] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-12-07 03:31:30.181587] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-12-07 03:31:30.186716] [openram.modules.pbuf/__init__]: creating pbuf with size of 512
[2024-12-07 03:31:30.248450] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-12-07 03:31:30.381934] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-12-07 03:31:30.386036] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-12-07 03:31:30.389160] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-12-07 03:31:30.439346] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-12-07 03:31:30.440173] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-12-07 03:31:30.454697] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-12-07 03:31:30.492499] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-12-07 03:31:30.520588] [openram.modules.control_logic_base/__init__]: Creating control_logic_r
[2024-12-07 03:31:30.543144] ** Submodules: 37.7 seconds
[2024-12-07 03:31:32.385863] ** Placement: 1.8 seconds
[2024-12-07 03:33:01.151563] [openram.base.hierarchy_layout/get_bbox]: Size: 1586.795 x 166.09 with perimeter margin 0
[2024-12-07 03:33:01.238183] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-12-07 03:33:01.238726] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-12-07 03:33:01.239226] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-12-07 03:33:01.239647] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-12-07 04:08:03.986760] ** Routing: 2191.6 seconds
[2024-12-07 04:08:04.026304] ** Verification: 0.0 seconds
[2024-12-07 04:08:04.026433] ** SRAM creation: 2231.1 seconds
[2024-12-07 04:08:04.026485] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.sp
[2024-12-07 04:08:04.265081] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1733544484264625045
[2024-12-07 04:08:04.674375] ** Spice writing: 0.6 seconds
[2024-12-07 04:08:04.674505] DELAY: Writing stimulus...
[2024-12-07 04:08:05.854867] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_0rw1r1w_512_16_freepdk45.xbank0.bl_1_511
[2024-12-07 04:08:05.875009] ** DELAY: 1.2 seconds
[2024-12-07 04:08:06.114007] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.gds
[2024-12-07 04:08:06.833559] ** GDS: 0.7 seconds
[2024-12-07 04:08:06.833679] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.lef
[2024-12-07 04:08:07.822718] ** LEF: 1.0 seconds
[2024-12-07 04:08:07.822825] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.lvs.sp
[2024-12-07 04:08:08.060108] ** LVS writing: 0.2 seconds
[2024-12-07 04:08:08.060219] LIB: Characterizing... 
[2024-12-07 04:08:08.061292] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-12-07 04:08:08.061995] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-12-07 04:08:08.062528] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-12-07 04:08:08.062947] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-12-07 04:08:08.063348] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-12-07 04:08:08.063798] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45_TT_1p0V_25C.lib
[2024-12-07 04:08:08.065093] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2024-12-07 04:08:09.210652] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 3.791405256193777 mW
[2024-12-07 04:08:09.211275] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.009045 mW
[2024-12-07 04:08:09.211819] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-12-07 04:08:09.212618] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.5813777621162469, 0.000716101171875
[2024-12-07 04:08:09.213352] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.5815982972724969, 0.0007381546875
[2024-12-07 04:08:09.214042] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.5824804378974968, 0.00082636875
[2024-12-07 04:08:09.214720] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.5813777621162469, 0.000716101171875
[2024-12-07 04:08:09.215393] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.5815982972724969, 0.0007381546875
[2024-12-07 04:08:09.216062] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.5824804378974968, 0.00082636875
[2024-12-07 04:08:09.216726] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.5813777621162469, 0.000716101171875
[2024-12-07 04:08:09.217387] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.5815982972724969, 0.0007381546875
[2024-12-07 04:08:09.218043] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.5824804378974968, 0.00082636875
[2024-12-07 04:08:09.222567] ** Characterization: 1.2 seconds
[2024-12-07 04:08:09.222716] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.py
[2024-12-07 04:08:09.222764] ** Config: 0.0 seconds
[2024-12-07 04:08:09.223565] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.html
[2024-12-07 04:08:09.224832] ** Datasheet: 0.0 seconds
[2024-12-07 04:08:09.224892] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_512_16_freepdk45/sram_0rw1r1w_512_16_freepdk45.v
[2024-12-07 04:08:09.225050] ** Verilog: 0.0 seconds
[2024-12-07 04:08:09.226747] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_24875_temp/
[2024-12-07 04:08:09.228436] ** End: 2236.4 seconds
