#Timing report of worst 59 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : f_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
x.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                               0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                                   10.958    10.958
q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000    10.958
q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.420
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          0.000    12.420
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    13.725
f_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000    13.725
f_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    15.187
f_dffe_Q.QD[0] (Q_FRAG)                                                     0.000    15.187
data arrival time                                                                    15.187

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -15.187
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -15.082


#Path 2
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : e_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
x.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                               0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                                   10.958    10.958
q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000    10.958
q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.420
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          0.000    12.420
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    13.725
e_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000    13.725
e_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    15.187
e_dffe_Q.QD[0] (Q_FRAG)                                                     0.000    15.187
data arrival time                                                                    15.187

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -15.187
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -15.082


#Path 3
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : d_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
input external delay                                                               0.000     0.000
x.inpad[0] (.input)                                                                0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                                      0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                                          10.958    10.958
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    10.958
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    12.263
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000    12.263
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605    13.869
a_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000    13.869
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    15.174
d_dffe_Q.QD[0] (Q_FRAG)                                                            0.000    15.174
data arrival time                                                                           15.174

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                  0.000     0.000
cell setup time                                                                    0.105     0.105
data required time                                                                           0.105
--------------------------------------------------------------------------------------------------
data required time                                                                           0.105
data arrival time                                                                          -15.174
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -15.069


#Path 4
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : a_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
input external delay                                                               0.000     0.000
x.inpad[0] (.input)                                                                0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                                      0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                                          10.958    10.958
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    10.958
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    12.263
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000    12.263
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605    13.869
a_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000    13.869
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    15.174
a_dffe_Q.QD[0] (Q_FRAG)                                                            0.000    15.174
data arrival time                                                                           15.174

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                  0.000     0.000
cell setup time                                                                    0.105     0.105
data required time                                                                           0.105
--------------------------------------------------------------------------------------------------
data required time                                                                           0.105
data arrival time                                                                          -15.174
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -15.069


#Path 5
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : q2_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
x.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                               0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                                   10.958    10.958
q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000    10.958
q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    12.564
q2_dffe_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000    12.564
q2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605    14.169
q2_dffe_Q_2.QD[0] (Q_FRAG)                                                  0.000    14.169
data arrival time                                                                    14.169

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
q2_dffe_Q_2.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                   -14.169
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -14.064


#Path 6
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : y_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
x.inpad[0] (.input)                                                 0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
q3_dffe_Q_2_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000    10.958
q3_dffe_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462    12.420
y_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                             0.000    12.420
y_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                             0.612    13.032
y_dffe_Q.QD[0] (Q_FRAG)                                             0.000    13.032
data arrival time                                                            13.032

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
clock uncertainty                                                   0.000     0.000
cell setup time                                                     0.105     0.105
data required time                                                            0.105
-----------------------------------------------------------------------------------
data required time                                                            0.105
data arrival time                                                           -13.032
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -12.926


#Path 7
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : y_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
y_dffe_Q.QEN[0] (Q_FRAG)                                                                    0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 8
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
a_dffe_Q.QEN[0] (Q_FRAG)                                                                    0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 9
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
c_dffe_Q.QEN[0] (Q_FRAG)                                                                    0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 10
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
d_dffe_Q.QEN[0] (Q_FRAG)                                                                    0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 11
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
e_dffe_Q.QEN[0] (Q_FRAG)                                                                    0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 12
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
f_dffe_Q.QEN[0] (Q_FRAG)                                                                    0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
g_dffe_Q.QEN[0] (Q_FRAG)                                                                    0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
q3_dffe_Q_2.QEN[0] (Q_FRAG)                                                                 0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q3_dffe_Q_2.QCK[0] (Q_FRAG)                                                                 0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
led_dffe_Q.QEN[0] (Q_FRAG)                                                                  0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                  0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
q1_dffe_Q.QEN[0] (Q_FRAG)                                                                   0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
q2_dffe_Q.QEN[0] (Q_FRAG)                                                                   0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
q2_dffe_Q_1.QEN[0] (Q_FRAG)                                                                 0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q2_dffe_Q_1.QCK[0] (Q_FRAG)                                                                 0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
q2_dffe_Q_2.QEN[0] (Q_FRAG)                                                                 0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q2_dffe_Q_2.QCK[0] (Q_FRAG)                                                                 0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
q3_dffe_Q_1.QEN[0] (Q_FRAG)                                                                 0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                                                 0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   0.000    10.617
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    12.079
q3_dffe_Q.QEN[0] (Q_FRAG)                                                                   0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q3_dffe_Q.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                            -0.591    -0.591
data required time                                                                                   -0.591
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.591
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.670


#Path 22
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : g_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
x.inpad[0] (.input)                                                 0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
g_dffe_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                            0.000    10.958
g_dffe_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.705    12.663
g_dffe_Q.QD[0] (Q_FRAG)                                             0.000    12.663
data arrival time                                                            12.663

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
clock uncertainty                                                   0.000     0.000
cell setup time                                                     0.105     0.105
data required time                                                            0.105
-----------------------------------------------------------------------------------
data required time                                                            0.105
data arrival time                                                           -12.663
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -12.558


#Path 23
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : q3_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
x.inpad[0] (.input)                                                 0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
q3_dffe_Q_2_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000    10.958
q3_dffe_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462    12.420
q3_dffe_Q_2.QD[0] (Q_FRAG)                                          0.000    12.420
data arrival time                                                            12.420

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
q3_dffe_Q_2.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                   0.000     0.000
cell setup time                                                     0.105     0.105
data required time                                                            0.105
-----------------------------------------------------------------------------------
data required time                                                            0.105
data arrival time                                                           -12.420
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -12.315


#Path 24
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : c_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
x.inpad[0] (.input)                                                 0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
c_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                            0.000    10.958
c_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                             1.462    12.420
c_dffe_Q.QD[0] (Q_FRAG)                                             0.000    12.420
data arrival time                                                            12.420

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
clock uncertainty                                                   0.000     0.000
cell setup time                                                     0.105     0.105
data required time                                                            0.105
-----------------------------------------------------------------------------------
data required time                                                            0.105
data arrival time                                                           -12.420
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -12.315


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                              1.549    12.167
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                0.000    12.167
data arrival time                                                                                    12.167

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.167
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -12.061


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                              1.462    12.079
delay_dff_Q_26.QD[0] (Q_FRAG)                                                               0.000    12.079
data arrival time                                                                                    12.079

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.079
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.974


#Path 27
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_14.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_19.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 28
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_9.c_frag.TAB[0] (C_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                                              1.437    12.055
delay_dff_Q_14.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 29
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_8.c_frag.TAB[0] (C_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                                              1.437    12.055
delay_dff_Q_13.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 30
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_7.c_frag.TAB[0] (C_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                                              1.437    12.055
delay_dff_Q_12.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 31
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_6.c_frag.TAB[0] (C_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                                              1.437    12.055
delay_dff_Q_11.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 32
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_5.c_frag.TAB[0] (C_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                                              1.437    12.055
delay_dff_Q_10.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 33
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_4.c_frag.TAB[0] (C_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                              1.437    12.055
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 34
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_3.c_frag.TAB[0] (C_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                              1.437    12.055
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 35
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_20.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_25.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 36
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_19.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_24.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 37
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000    10.617
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437    12.055
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 38
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_1.c_frag.TAB[0] (C_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                              1.437    12.055
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 39
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_10.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_15.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 40
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_11.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_16.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 41
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_12.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_17.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 42
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_13.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_18.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 43
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_15.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_20.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 44
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_16.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_21.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 45
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_17.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_22.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 46
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_18.c_frag.TAB[0] (C_FRAG)                                            0.000    10.617
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                                             1.437    12.055
delay_dff_Q_23.QD[0] (Q_FRAG)                                                               0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 47
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.286
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     6.591
delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                               0.000     7.587
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.180
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    10.617
delay_dff_Q_9_D_LUT4_O_2.c_frag.TAB[0] (C_FRAG)                                             0.000    10.617
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                              1.437    12.055
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                0.000    12.055
data arrival time                                                                                    12.055

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -12.055
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.949


#Path 48
Startpoint: a_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
a_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
$iopadmap$fsm_sd.a.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$fsm_sd.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:a.outpad[0] (.output)                                           0.000    11.510
data arrival time                                                            11.510

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -11.510
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -11.510


#Path 49
Startpoint: c_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
c_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
$iopadmap$fsm_sd.c.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$fsm_sd.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:c.outpad[0] (.output)                                           0.000    11.510
data arrival time                                                            11.510

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -11.510
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -11.510


#Path 50
Startpoint: d_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
d_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
$iopadmap$fsm_sd.d.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$fsm_sd.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:d.outpad[0] (.output)                                           0.000    11.510
data arrival time                                                            11.510

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -11.510
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -11.510


#Path 51
Startpoint: e_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
e_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
$iopadmap$fsm_sd.e.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$fsm_sd.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:e.outpad[0] (.output)                                           0.000    11.510
data arrival time                                                            11.510

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -11.510
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -11.510


#Path 52
Startpoint: f_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
f_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
$iopadmap$fsm_sd.f.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$fsm_sd.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:f.outpad[0] (.output)                                           0.000    11.510
data arrival time                                                            11.510

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -11.510
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -11.510


#Path 53
Startpoint: g_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
g_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
$iopadmap$fsm_sd.g.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$fsm_sd.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:g.outpad[0] (.output)                                           0.000    11.510
data arrival time                                                            11.510

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -11.510
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -11.510


#Path 54
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                               0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                              1.701     1.701
$iopadmap$fsm_sd.redled.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$fsm_sd.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:redled.outpad[0] (.output)                                           0.000    11.510
data arrival time                                                                 11.510

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -11.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -11.510


#Path 55
Startpoint: y_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:y.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
y_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
$iopadmap$fsm_sd.y.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$fsm_sd.y.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:y.outpad[0] (.output)                                           0.000    11.510
data arrival time                                                            11.510

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -11.510
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -11.510


#Path 56
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : q1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
x.inpad[0] (.input)                                                 0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
q1_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                            0.000    10.958
q1_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                            0.612    11.570
q1_dffe_Q.QD[0] (Q_FRAG)                                            0.000    11.570
data arrival time                                                            11.570

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
clock uncertainty                                                   0.000     0.000
cell setup time                                                     0.105     0.105
data required time                                                            0.105
-----------------------------------------------------------------------------------
data required time                                                            0.105
data arrival time                                                           -11.570
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -11.464


#Path 57
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           0.000     6.281
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996     7.277
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                               0.000     7.277
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.305     8.582
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     8.582
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305     9.888
delay_dff_Q_9_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                               0.000     9.888
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.549    11.437
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                0.000    11.437
data arrival time                                                                                    11.437

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -11.437
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.332


#Path 58
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           0.000     6.281
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996     7.277
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                               0.000     7.277
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.305     8.582
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     8.582
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305     9.888
delay_dff_Q_9_D_LUT3_O_1.t_frag.XA1[0] (T_FRAG)                                             0.000     9.888
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                              1.549    11.437
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                0.000    11.437
data arrival time                                                                                    11.437

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell setup time                                                                             0.105     0.105
data required time                                                                                    0.105
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.105
data arrival time                                                                                   -11.437
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -11.332


#Path 59
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                       0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     1.701
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                0.000     1.701
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612     2.313
led_dffe_Q.QD[0] (Q_FRAG)                                        0.000     2.313
data arrival time                                                          2.313

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -2.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.208


#End of timing report
