
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000062                       # Number of seconds simulated
sim_ticks                                    62016000                       # Number of ticks simulated
final_tick                                   62016000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  33038                       # Simulator instruction rate (inst/s)
host_op_rate                                    63396                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26012209                       # Simulator tick rate (ticks/s)
host_mem_usage                                4886668                       # Number of bytes of host memory used
host_seconds                                     2.38                       # Real time elapsed on the host
sim_insts                                       78765                       # Number of instructions simulated
sim_ops                                        151142                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           19200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        30976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher       192896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::mma_test_fft_datapath.cache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             249728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        19200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher         3014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::mma_test_fft_datapath.cache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  8                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          309597523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           94943240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher    499484004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   3110423117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::mma_test_fft_datapath.cache.prefetcher     12383901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4026831785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     309597523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        309597523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8255934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8255934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8255934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         309597523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          94943240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher    499484004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   3110423117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::mma_test_fft_datapath.cache.prefetcher     12383901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4035087719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3914                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          8                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 249984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  250496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      62013007                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3914                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    8                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    468.480000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   349.379008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.165612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           55     10.48%     10.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           75     14.29%     24.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          107     20.38%     45.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           74     14.10%     59.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           61     11.62%     70.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      5.90%     76.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      4.95%     81.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      3.24%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           79     15.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          525                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    168636574                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               241874074                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   19530000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43129.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4994.88                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61860.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      4030.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4039.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    31.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       6.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3371                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      15811.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2556120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1339635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                17571540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             14246010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               108480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        13763790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          118560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               54006615                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            870.849700                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             30488873                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        33500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN       308750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      29673627                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     30180123                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1256640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   648945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10288740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              8967240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               249120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        18783210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          196320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               44692695                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            720.663942                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             41503146                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       428250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       510502                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      18063861                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     41193387                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   35603                       # Number of BP lookups
system.cpu.branchPred.condPredicted             35603                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3346                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                30753                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2203                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                434                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           30753                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11860                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            18893                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2347                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       26033                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       12575                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           413                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            49                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       18287                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           136                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        62016000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           124033                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              32075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         158719                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       35603                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              14063                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         54247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6832                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          7                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           364                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           85                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     18210                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1004                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              90238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.382134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.558085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    42473     47.07%     47.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2228      2.47%     49.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1606      1.78%     51.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2351      2.61%     53.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2814      3.12%     57.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7568      8.39%     65.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1774      1.97%     67.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2428      2.69%     70.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    26996     29.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                90238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.287045                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.279651                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    28261                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 15981                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     39888                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2692                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3416                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 284874                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3416                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    30502                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   11818                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2753                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     40076                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1673                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 269369                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    41                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    477                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                    933                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              301166                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                680892                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           382972                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             24543                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                170699                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   130467                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            154                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      4602                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                31115                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16405                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               944                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              602                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     238580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 422                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    209089                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1324                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           87859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       123955                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            365                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         90238                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.317084                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.607555                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               41815     46.34%     46.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5627      6.24%     52.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5472      6.06%     58.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5906      6.54%     65.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5970      6.62%     71.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11634     12.89%     84.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6662      7.38%     92.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4438      4.92%     96.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2714      3.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           90238                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2593     85.38%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   101      3.33%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    107      3.52%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   162      5.33%     97.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                20      0.66%     98.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               54      1.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1718      0.82%      0.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                160202     76.62%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  101      0.05%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   373      0.18%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5554      2.66%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                26116     12.49%     92.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13114      6.27%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1493      0.71%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            418      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 209089                       # Type of FU issued
system.cpu.iq.rate                           1.685753                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3037                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014525                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             493221                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            310250                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       188436                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               19556                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              16656                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         9102                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 200654                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    9754                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2336                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        11240                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6696                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3416                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   11034                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   122                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              239002                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               163                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 31115                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16405                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                206                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   110                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            795                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         3672                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 4467                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                200804                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 25962                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8285                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        38489                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    22611                       # Number of branches executed
system.cpu.iew.exec_stores                      12527                       # Number of stores executed
system.cpu.iew.exec_rate                     1.618956                       # Inst execution rate
system.cpu.iew.wb_sent                         199104                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        197538                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    141405                       # num instructions producing a value
system.cpu.iew.wb_consumers                    219128                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.592625                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.645308                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           87799                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3379                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        76756                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.969123                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.631333                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        38845     50.61%     50.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         8017     10.44%     61.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4698      6.12%     67.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6332      8.25%     75.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3051      3.97%     79.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6957      9.06%     88.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1150      1.50%     89.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          804      1.05%     91.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         6902      8.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        76756                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                78765                       # Number of instructions committed
system.cpu.commit.committedOps                 151142                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          29584                       # Number of memory references committed
system.cpu.commit.loads                         19875                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      19058                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       7368                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    145139                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1019                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          457      0.30%      0.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           115936     76.71%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              94      0.06%     77.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              357      0.24%     77.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4714      3.12%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           18953     12.54%     92.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9479      6.27%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          922      0.61%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          230      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            151142                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  6902                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       308782                       # The number of ROB reads
system.cpu.rob.rob_writes                      491677                       # The number of ROB writes
system.cpu.timesIdled                             271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           33795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       78765                       # Number of Instructions Simulated
system.cpu.committedOps                        151142                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.574722                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.574722                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.635033                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.635033                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   269502                       # number of integer regfile reads
system.cpu.int_regfile_writes                  154793                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     17057                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     8047                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    112777                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    59382                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   87665                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued       184101                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified       247743                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit        62640                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           38                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         16177                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                46                       # number of replacements
system.cpu.dcache.tags.tagsinuse           432.955545                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               32815                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               576                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             56.970486                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    68.656637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   364.298908                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.067047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.355761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.422808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          444                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.433594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.083984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             66559                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            66559                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        23133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23133                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         9678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9678                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         32811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            32811                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        32811                       # number of overall hits
system.cpu.dcache.overall_hits::total           32811                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           136                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           43                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          179                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            179                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          179                       # number of overall misses
system.cpu.dcache.overall_misses::total           179                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12600500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12600500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      3613000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3613000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     16213500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16213500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     16213500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16213500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        23269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         9721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        32990                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        32990                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        32990                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        32990                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005845                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004423                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005426                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005426                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005426                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005426                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 92650.735294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92650.735294                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84023.255814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84023.255814                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 90578.212291                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90578.212291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 90578.212291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90578.212291                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                36                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           78                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           81                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           81                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           58                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher          485                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          485                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           98                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           98                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           98                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher          485                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          583                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5596500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5596500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3538500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3538500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     50596540                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     50596540                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9135000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9135000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9135000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     50596540                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     59731540                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017672                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 96491.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96491.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88462.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88462.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 104322.762887                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 104322.762887                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 93214.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93214.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 93214.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 104322.762887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102455.471698                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued       133693                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified       138127                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit         3801                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          232                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          7553                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2802                       # number of replacements
system.cpu.icache.tags.tagsinuse           468.997695                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17581                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3313                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.306671                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    46.672504                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   422.325191                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.091157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.824854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.916011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          462                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          146                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             39733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            39733                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        17581                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           17581                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         17581                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            17581                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        17581                       # number of overall hits
system.cpu.icache.overall_hits::total           17581                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           629                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            629                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          629                       # number of overall misses
system.cpu.icache.overall_misses::total           629                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     40032000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40032000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     40032000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40032000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     40032000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40032000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        18210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        18210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        18210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        18210                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        18210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        18210                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.034541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034541                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.034541                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034541                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.034541                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034541                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63643.879173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63643.879173                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 63643.879173                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63643.879173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 63643.879173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63643.879173                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              1617                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          329                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          329                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          329                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          329                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          329                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          329                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          300                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher         3026                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         3026                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          300                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          300                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          300                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher         3026                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3326                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher    276920351                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    276920351                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27940500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher    276920351                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    304860851                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016474                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016474                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016474                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.182647                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        93135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        93135                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 91513.665235                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 91513.665235                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        93135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        93135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        93135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 91513.665235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91659.907096                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests          6783                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3879                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2840                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3892                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         9441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.mma_test_fft_datapath.cache.mem_side::system.mem_ctrls.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.mma_test_fft_datapath.cache.mem_side::total           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       212032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       212032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        37376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        37376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.mma_test_fft_datapath.cache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.mma_test_fft_datapath.cache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  250176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               18                       # Total snoops (count)
system.membus.snoopTraffic                        960                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3935                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.011944                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.108648                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3888     98.81%     98.81% # Request fanout histogram
system.membus.snoop_fanout::1                      47      1.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3935                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7755589                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              12.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17012969                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2968652                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             123750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.mma_test_fft_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.mma_test_fft_datapath.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache_queue_reads            0                       # Number of reads to the mma_test_fft_datapath.cache_queue
system.mma_test_fft_datapath.cache_queue_writes            0                       # Number of writes to the mma_test_fft_datapath.cache_queue
system.mma_test_fft_datapath.total_dcache_loads           10                       # Total number of dcache loads
system.mma_test_fft_datapath.total_dcache_stores           10                       # Total number of dcache stores.
system.mma_test_fft_datapath.dcache_latency::samples           20                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::mean 22501.600000                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::gmean 18504.474856                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::stdev 13717.142738                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::0-2047            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::2048-4095            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::4096-6143            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::6144-8191            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::8192-10239           10     50.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::10240-12287            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::12288-14335            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::14336-16383            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::16384-18431            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::18432-20479            1      5.00%     55.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::20480-22527            0      0.00%     55.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::22528-24575            0      0.00%     55.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::24576-26623            0      0.00%     55.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::26624-28671            0      0.00%     55.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::28672-30719            3     15.00%     70.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::30720-32767            0      0.00%     70.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::32768-34815            0      0.00%     70.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::34816-36863            0      0.00%     70.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::36864-38911            0      0.00%     70.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::38912-40959            6     30.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::40960-43007            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::43008-45055            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::45056-47103            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::47104-49151            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::49152-51199            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::51200-53247            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::53248-55295            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::55296-57343            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::57344-59391            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::59392-61439            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::total           20                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_queue_time::samples           20                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::mean        76500                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::gmean 30066.684870                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::stdev 224623.076098                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::0-65535           19     95.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::65536-131071            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::131072-196607            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::196608-262143            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::262144-327679            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::327680-393215            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::393216-458751            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::458752-524287            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::524288-589823            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::589824-655359            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::655360-720895            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::720896-786431            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::786432-851967            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::851968-917503            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::917504-983039            0      0.00%     95.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::983040-1.04858e+06            1      5.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::total           20                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.total_acp_loads            0                       # Total number of ACP loads
system.mma_test_fft_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.mma_test_fft_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.mma_test_fft_datapath.sim_cycles           250                       # Total accelerator cycles
system.mma_test_fft_datapath.tlb.hits              20                       # TLB hits
system.mma_test_fft_datapath.tlb.misses             1                       # TLB misses
system.mma_test_fft_datapath.tlb.reads             21                       # TLB reads
system.mma_test_fft_datapath.tlb.updates            1                       # TLB updates
system.mma_test_fft_datapath.tlb.hitRate     0.952381                       # TLB hit rate
system.mma_test_fft_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache.prefetcher.num_hwpf_issued           81                       # number of hwpf issued
system.mma_test_fft_datapath.cache.prefetcher.pfIdentified          168                       # number of prefetch candidates identified
system.mma_test_fft_datapath.cache.prefetcher.pfBufferHit           86                       # number of redundant prefetches already in prefetch queue
system.mma_test_fft_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.mma_test_fft_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.mma_test_fft_datapath.cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
system.mma_test_fft_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache.tags.replacements            0                       # number of replacements
system.mma_test_fft_datapath.cache.tags.tagsinuse    13.196135                       # Cycle average of tags in use
system.mma_test_fft_datapath.cache.tags.total_refs           19                       # Total number of references to valid blocks.
system.mma_test_fft_datapath.cache.tags.sampled_refs           20                       # Sample count of references to valid blocks.
system.mma_test_fft_datapath.cache.tags.avg_refs     0.950000                       # Average number of references to valid blocks.
system.mma_test_fft_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.mma_test_fft_datapath.cache.tags.occ_blocks::mma_test_fft_datapath.cache     0.637964                       # Average occupied blocks per requestor
system.mma_test_fft_datapath.cache.tags.occ_blocks::mma_test_fft_datapath.cache.prefetcher    12.558171                       # Average occupied blocks per requestor
system.mma_test_fft_datapath.cache.tags.occ_percent::mma_test_fft_datapath.cache     0.001246                       # Average percentage of cache occupancy
system.mma_test_fft_datapath.cache.tags.occ_percent::mma_test_fft_datapath.cache.prefetcher     0.024528                       # Average percentage of cache occupancy
system.mma_test_fft_datapath.cache.tags.occ_percent::total     0.025774                       # Average percentage of cache occupancy
system.mma_test_fft_datapath.cache.tags.occ_task_id_blocks::1022           19                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.occ_task_id_percent::1022     0.037109                       # Percentage of cache occupancy per task id
system.mma_test_fft_datapath.cache.tags.occ_task_id_percent::1024     0.001953                       # Percentage of cache occupancy per task id
system.mma_test_fft_datapath.cache.tags.tag_accesses          108                       # Number of tag accesses
system.mma_test_fft_datapath.cache.tags.data_accesses          108                       # Number of data accesses
system.mma_test_fft_datapath.cache.pwrStateResidencyTicks::UNDEFINED     62016000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache.ReadReq_hits::mma_test_fft_datapath.cache            9                       # number of ReadReq hits
system.mma_test_fft_datapath.cache.ReadReq_hits::total            9                       # number of ReadReq hits
system.mma_test_fft_datapath.cache.WriteReq_hits::mma_test_fft_datapath.cache            1                       # number of WriteReq hits
system.mma_test_fft_datapath.cache.WriteReq_hits::total            1                       # number of WriteReq hits
system.mma_test_fft_datapath.cache.demand_hits::mma_test_fft_datapath.cache           10                       # number of demand (read+write) hits
system.mma_test_fft_datapath.cache.demand_hits::total           10                       # number of demand (read+write) hits
system.mma_test_fft_datapath.cache.overall_hits::mma_test_fft_datapath.cache           10                       # number of overall hits
system.mma_test_fft_datapath.cache.overall_hits::total           10                       # number of overall hits
system.mma_test_fft_datapath.cache.ReadReq_misses::mma_test_fft_datapath.cache            1                       # number of ReadReq misses
system.mma_test_fft_datapath.cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.mma_test_fft_datapath.cache.WriteReq_misses::mma_test_fft_datapath.cache           10                       # number of WriteReq misses
system.mma_test_fft_datapath.cache.WriteReq_misses::total           10                       # number of WriteReq misses
system.mma_test_fft_datapath.cache.demand_misses::mma_test_fft_datapath.cache           11                       # number of demand (read+write) misses
system.mma_test_fft_datapath.cache.demand_misses::total           11                       # number of demand (read+write) misses
system.mma_test_fft_datapath.cache.overall_misses::mma_test_fft_datapath.cache           11                       # number of overall misses
system.mma_test_fft_datapath.cache.overall_misses::total           11                       # number of overall misses
system.mma_test_fft_datapath.cache.ReadReq_miss_latency::mma_test_fft_datapath.cache        40000                       # number of ReadReq miss cycles
system.mma_test_fft_datapath.cache.ReadReq_miss_latency::total        40000                       # number of ReadReq miss cycles
system.mma_test_fft_datapath.cache.WriteReq_miss_latency::mma_test_fft_datapath.cache       350000                       # number of WriteReq miss cycles
system.mma_test_fft_datapath.cache.WriteReq_miss_latency::total       350000                       # number of WriteReq miss cycles
system.mma_test_fft_datapath.cache.demand_miss_latency::mma_test_fft_datapath.cache       390000                       # number of demand (read+write) miss cycles
system.mma_test_fft_datapath.cache.demand_miss_latency::total       390000                       # number of demand (read+write) miss cycles
system.mma_test_fft_datapath.cache.overall_miss_latency::mma_test_fft_datapath.cache       390000                       # number of overall miss cycles
system.mma_test_fft_datapath.cache.overall_miss_latency::total       390000                       # number of overall miss cycles
system.mma_test_fft_datapath.cache.ReadReq_accesses::mma_test_fft_datapath.cache           10                       # number of ReadReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.ReadReq_accesses::total           10                       # number of ReadReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.WriteReq_accesses::mma_test_fft_datapath.cache           11                       # number of WriteReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.WriteReq_accesses::total           11                       # number of WriteReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.demand_accesses::mma_test_fft_datapath.cache           21                       # number of demand (read+write) accesses
system.mma_test_fft_datapath.cache.demand_accesses::total           21                       # number of demand (read+write) accesses
system.mma_test_fft_datapath.cache.overall_accesses::mma_test_fft_datapath.cache           21                       # number of overall (read+write) accesses
system.mma_test_fft_datapath.cache.overall_accesses::total           21                       # number of overall (read+write) accesses
system.mma_test_fft_datapath.cache.ReadReq_miss_rate::mma_test_fft_datapath.cache     0.100000                       # miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.ReadReq_miss_rate::total     0.100000                       # miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.WriteReq_miss_rate::mma_test_fft_datapath.cache     0.909091                       # miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.WriteReq_miss_rate::total     0.909091                       # miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.demand_miss_rate::mma_test_fft_datapath.cache     0.523810                       # miss rate for demand accesses
system.mma_test_fft_datapath.cache.demand_miss_rate::total     0.523810                       # miss rate for demand accesses
system.mma_test_fft_datapath.cache.overall_miss_rate::mma_test_fft_datapath.cache     0.523810                       # miss rate for overall accesses
system.mma_test_fft_datapath.cache.overall_miss_rate::total     0.523810                       # miss rate for overall accesses
system.mma_test_fft_datapath.cache.ReadReq_avg_miss_latency::mma_test_fft_datapath.cache        40000                       # average ReadReq miss latency
system.mma_test_fft_datapath.cache.ReadReq_avg_miss_latency::total        40000                       # average ReadReq miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_miss_latency::mma_test_fft_datapath.cache        35000                       # average WriteReq miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_miss_latency::total        35000                       # average WriteReq miss latency
system.mma_test_fft_datapath.cache.demand_avg_miss_latency::mma_test_fft_datapath.cache 35454.545455                       # average overall miss latency
system.mma_test_fft_datapath.cache.demand_avg_miss_latency::total 35454.545455                       # average overall miss latency
system.mma_test_fft_datapath.cache.overall_avg_miss_latency::mma_test_fft_datapath.cache 35454.545455                       # average overall miss latency
system.mma_test_fft_datapath.cache.overall_avg_miss_latency::total 35454.545455                       # average overall miss latency
system.mma_test_fft_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mma_test_fft_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mma_test_fft_datapath.cache.WriteReq_mshr_hits::mma_test_fft_datapath.cache            7                       # number of WriteReq MSHR hits
system.mma_test_fft_datapath.cache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.mma_test_fft_datapath.cache.demand_mshr_hits::mma_test_fft_datapath.cache            7                       # number of demand (read+write) MSHR hits
system.mma_test_fft_datapath.cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.mma_test_fft_datapath.cache.overall_mshr_hits::mma_test_fft_datapath.cache            7                       # number of overall MSHR hits
system.mma_test_fft_datapath.cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.mma_test_fft_datapath.cache.ReadReq_mshr_misses::mma_test_fft_datapath.cache            1                       # number of ReadReq MSHR misses
system.mma_test_fft_datapath.cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.mma_test_fft_datapath.cache.WriteReq_mshr_misses::mma_test_fft_datapath.cache            3                       # number of WriteReq MSHR misses
system.mma_test_fft_datapath.cache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_misses::mma_test_fft_datapath.cache.prefetcher           22                       # number of HardPFReq MSHR misses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_misses::total           22                       # number of HardPFReq MSHR misses
system.mma_test_fft_datapath.cache.demand_mshr_misses::mma_test_fft_datapath.cache            4                       # number of demand (read+write) MSHR misses
system.mma_test_fft_datapath.cache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.mma_test_fft_datapath.cache.overall_mshr_misses::mma_test_fft_datapath.cache            4                       # number of overall MSHR misses
system.mma_test_fft_datapath.cache.overall_mshr_misses::mma_test_fft_datapath.cache.prefetcher           22                       # number of overall MSHR misses
system.mma_test_fft_datapath.cache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # number of ReadReq MSHR miss cycles
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_latency::total        21000                       # number of ReadReq MSHR miss cycles
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_latency::mma_test_fft_datapath.cache        63000                       # number of WriteReq MSHR miss cycles
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_latency::total        63000                       # number of WriteReq MSHR miss cycles
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher      1094960                       # number of HardPFReq MSHR miss cycles
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_latency::total      1094960                       # number of HardPFReq MSHR miss cycles
system.mma_test_fft_datapath.cache.demand_mshr_miss_latency::mma_test_fft_datapath.cache        84000                       # number of demand (read+write) MSHR miss cycles
system.mma_test_fft_datapath.cache.demand_mshr_miss_latency::total        84000                       # number of demand (read+write) MSHR miss cycles
system.mma_test_fft_datapath.cache.overall_mshr_miss_latency::mma_test_fft_datapath.cache        84000                       # number of overall MSHR miss cycles
system.mma_test_fft_datapath.cache.overall_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher      1094960                       # number of overall MSHR miss cycles
system.mma_test_fft_datapath.cache.overall_mshr_miss_latency::total      1178960                       # number of overall MSHR miss cycles
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_rate::mma_test_fft_datapath.cache     0.100000                       # mshr miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_rate::mma_test_fft_datapath.cache     0.272727                       # mshr miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_rate::mma_test_fft_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.mma_test_fft_datapath.cache.demand_mshr_miss_rate::mma_test_fft_datapath.cache     0.190476                       # mshr miss rate for demand accesses
system.mma_test_fft_datapath.cache.demand_mshr_miss_rate::total     0.190476                       # mshr miss rate for demand accesses
system.mma_test_fft_datapath.cache.overall_mshr_miss_rate::mma_test_fft_datapath.cache     0.190476                       # mshr miss rate for overall accesses
system.mma_test_fft_datapath.cache.overall_mshr_miss_rate::mma_test_fft_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.mma_test_fft_datapath.cache.overall_mshr_miss_rate::total     1.238095                       # mshr miss rate for overall accesses
system.mma_test_fft_datapath.cache.ReadReq_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average ReadReq mshr miss latency
system.mma_test_fft_datapath.cache.ReadReq_avg_mshr_miss_latency::total        21000                       # average ReadReq mshr miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average WriteReq mshr miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_mshr_miss_latency::total        21000                       # average WriteReq mshr miss latency
system.mma_test_fft_datapath.cache.HardPFReq_avg_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher 49770.909091                       # average HardPFReq mshr miss latency
system.mma_test_fft_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 49770.909091                       # average HardPFReq mshr miss latency
system.mma_test_fft_datapath.cache.demand_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.demand_avg_mshr_miss_latency::total        21000                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.overall_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.overall_avg_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher 49770.909091                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.overall_avg_mshr_miss_latency::total 45344.615385                       # average overall mshr miss latency

---------- End Simulation Statistics   ----------
