

================================================================
== Vitis HLS Report for 'compute_all_attention_coefficients'
================================================================
* Date:           Mon Dec 20 19:03:32 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.845 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1513|     1513|  6.052 us|  6.052 us|  1513|  1513|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3  |     1511|     1511|        69|          1|          1|  1444|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 70


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 1
  Pipeline-0 : II = 1, D = 70, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 72 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 73 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 74 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 75 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 76 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %attention_coefficients_sum_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_attention_coefficients_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln131 = store i11 0, i11 %indvar_flatten20" [GAT_compute.cpp:131]   --->   Operation 80 'store' 'store_ln131' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln131 = store i3 0, i3 %nh" [GAT_compute.cpp:131]   --->   Operation 81 'store' 'store_ln131' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln131 = store i10 0, i10 %indvar_flatten" [GAT_compute.cpp:131]   --->   Operation 82 'store' 'store_ln131' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln131 = store i5 0, i5 %n1" [GAT_compute.cpp:131]   --->   Operation 83 'store' 'store_ln131' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln131 = store i5 0, i5 %n2" [GAT_compute.cpp:131]   --->   Operation 84 'store' 'store_ln131' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln131 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [GAT_compute.cpp:131]   --->   Operation 85 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%n1_2 = load i5 %n1"   --->   Operation 86 'load' 'n1_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%nh_2 = load i3 %nh" [GAT_compute.cpp:131]   --->   Operation 87 'load' 'nh_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i11 %indvar_flatten20" [GAT_compute.cpp:131]   --->   Operation 88 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.61ns)   --->   "%icmp_ln131 = icmp_eq  i11 %indvar_flatten20_load, i11 1444" [GAT_compute.cpp:131]   --->   Operation 89 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.73ns)   --->   "%add_ln131_1 = add i11 %indvar_flatten20_load, i11 1" [GAT_compute.cpp:131]   --->   Operation 90 'add' 'add_ln131_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %.split3, void" [GAT_compute.cpp:131]   --->   Operation 91 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%n2_load = load i5 %n2" [GAT_compute.cpp:133]   --->   Operation 92 'load' 'n2_load' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten_load_2 = load i10 %indvar_flatten" [GAT_compute.cpp:132]   --->   Operation 93 'load' 'indvar_flatten_load_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.57ns)   --->   "%add_ln131 = add i3 %nh_2, i3 1" [GAT_compute.cpp:131]   --->   Operation 94 'add' 'add_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.60ns)   --->   "%icmp_ln132 = icmp_eq  i10 %indvar_flatten_load_2, i10 361" [GAT_compute.cpp:132]   --->   Operation 95 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln131 = select i1 %icmp_ln132, i5 0, i5 %n1_2" [GAT_compute.cpp:131]   --->   Operation 96 'select' 'select_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.27ns)   --->   "%select_ln131_1 = select i1 %icmp_ln132, i3 %add_ln131, i3 %nh_2" [GAT_compute.cpp:131]   --->   Operation 97 'select' 'select_ln131_1' <Predicate = (!icmp_ln131)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i3 %select_ln131_1" [GAT_compute.cpp:136]   --->   Operation 98 'zext' 'zext_ln136' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.55ns)   --->   "%mul_ln136 = mul i10 %zext_ln136, i10 100" [GAT_compute.cpp:136]   --->   Operation 99 'mul' 'mul_ln136' <Predicate = (!icmp_ln131)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i10 %mul_ln136" [GAT_compute.cpp:131]   --->   Operation 100 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln131)   --->   "%xor_ln131 = xor i1 %icmp_ln132, i1 1" [GAT_compute.cpp:131]   --->   Operation 101 'xor' 'xor_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.63ns)   --->   "%icmp_ln133 = icmp_eq  i5 %n2_load, i5 19" [GAT_compute.cpp:133]   --->   Operation 102 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln131 = and i1 %icmp_ln133, i1 %xor_ln131" [GAT_compute.cpp:131]   --->   Operation 103 'and' 'and_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.70ns)   --->   "%add_ln132 = add i5 %select_ln131, i5 1" [GAT_compute.cpp:132]   --->   Operation 104 'add' 'add_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln132)   --->   "%or_ln132 = or i1 %and_ln131, i1 %icmp_ln132" [GAT_compute.cpp:132]   --->   Operation 105 'or' 'or_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln132 = select i1 %or_ln132, i5 0, i5 %n2_load" [GAT_compute.cpp:132]   --->   Operation 106 'select' 'select_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.27ns)   --->   "%select_ln132_1 = select i1 %and_ln131, i5 %add_ln132, i5 %select_ln131" [GAT_compute.cpp:132]   --->   Operation 107 'select' 'select_ln132_1' <Predicate = (!icmp_ln131)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [GAT_compute.cpp:132]   --->   Operation 108 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln133 = add i5 %select_ln132, i5 1" [GAT_compute.cpp:133]   --->   Operation 109 'add' 'add_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.72ns)   --->   "%add_ln132_1 = add i10 %indvar_flatten_load, i10 1" [GAT_compute.cpp:132]   --->   Operation 110 'add' 'add_ln132_1' <Predicate = (!icmp_ln131)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.30ns)   --->   "%select_ln132_3 = select i1 %icmp_ln132, i10 1, i10 %add_ln132_1" [GAT_compute.cpp:132]   --->   Operation 111 'select' 'select_ln132_3' <Predicate = (!icmp_ln131)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.38ns)   --->   "%store_ln131 = store i11 %add_ln131_1, i11 %indvar_flatten20" [GAT_compute.cpp:131]   --->   Operation 112 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.38>
ST_2 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln131 = store i3 %select_ln131_1, i3 %nh" [GAT_compute.cpp:131]   --->   Operation 113 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.38>
ST_2 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln132 = store i10 %select_ln132_3, i10 %indvar_flatten" [GAT_compute.cpp:132]   --->   Operation 114 'store' 'store_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.38>
ST_2 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln132 = store i5 %select_ln132_1, i5 %n1" [GAT_compute.cpp:132]   --->   Operation 115 'store' 'store_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.38>
ST_2 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln133 = store i5 %add_ln133, i5 %n2" [GAT_compute.cpp:133]   --->   Operation 116 'store' 'store_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %nh_2" [GAT_compute.cpp:131]   --->   Operation 117 'zext' 'zext_ln131' <Predicate = (!icmp_ln132 & !and_ln131)> <Delay = 0.00>
ST_3 : Operation 118 [3/3] (0.99ns) (grouped into DSP with root node empty)   --->   "%mul_ln131 = mul i9 %zext_ln131, i9 100" [GAT_compute.cpp:131]   --->   Operation 118 'mul' 'mul_ln131' <Predicate = (!icmp_ln132 & !and_ln131)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%add_ln132_cast = zext i5 %add_ln132" [GAT_compute.cpp:132]   --->   Operation 119 'zext' 'add_ln132_cast' <Predicate = (!icmp_ln131 & and_ln131)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.71ns)   --->   "%empty_118 = add i9 %trunc_ln131, i9 %add_ln132_cast" [GAT_compute.cpp:131]   --->   Operation 120 'add' 'empty_118' <Predicate = (!icmp_ln131 & and_ln131)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i5 %select_ln132_1" [GAT_compute.cpp:136]   --->   Operation 121 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.69ns) (grouped into DSP with root node add_ln136_1)   --->   "%add_ln136 = add i10 %mul_ln136, i10 %zext_ln136_1" [GAT_compute.cpp:136]   --->   Operation 122 'add' 'add_ln136' <Predicate = (!icmp_ln131)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into DSP with root node add_ln136_1)   --->   "%zext_ln132 = zext i10 %add_ln136" [GAT_compute.cpp:132]   --->   Operation 123 'zext' 'zext_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 124 [3/3] (0.99ns) (grouped into DSP with root node add_ln136_1)   --->   "%mul_ln132 = mul i16 %zext_ln132, i16 100" [GAT_compute.cpp:132]   --->   Operation 124 'mul' 'mul_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 125 [2/3] (0.99ns) (grouped into DSP with root node empty)   --->   "%mul_ln131 = mul i9 %zext_ln131, i9 100" [GAT_compute.cpp:131]   --->   Operation 125 'mul' 'mul_ln131' <Predicate = (!icmp_ln132 & !and_ln131)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [2/3] (0.99ns) (grouped into DSP with root node add_ln136_1)   --->   "%mul_ln132 = mul i16 %zext_ln132, i16 100" [GAT_compute.cpp:132]   --->   Operation 126 'mul' 'mul_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node empty)   --->   "%mul_ln131 = mul i9 %zext_ln131, i9 100" [GAT_compute.cpp:131]   --->   Operation 127 'mul' 'mul_ln131' <Predicate = (!icmp_ln132 & !and_ln131)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%n1_cast = zext i5 %n1_2"   --->   Operation 128 'zext' 'n1_cast' <Predicate = (!icmp_ln132 & !and_ln131)> <Delay = 0.00>
ST_5 : Operation 129 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty = add i9 %mul_ln131, i9 %n1_cast" [GAT_compute.cpp:131]   --->   Operation 129 'add' 'empty' <Predicate = (!icmp_ln132 & !and_ln131)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln136_1)   --->   "%mul_ln132 = mul i16 %zext_ln132, i16 100" [GAT_compute.cpp:132]   --->   Operation 130 'mul' 'mul_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i5 %select_ln132" [GAT_compute.cpp:136]   --->   Operation 131 'zext' 'zext_ln136_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln136_1 = add i16 %mul_ln132, i16 %zext_ln136_2" [GAT_compute.cpp:136]   --->   Operation 132 'add' 'add_ln136_1' <Predicate = (!icmp_ln131)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 133 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty = add i9 %mul_ln131, i9 %n1_cast" [GAT_compute.cpp:131]   --->   Operation 133 'add' 'empty' <Predicate = (!icmp_ln132 & !and_ln131)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i3 %add_ln131" [GAT_compute.cpp:131]   --->   Operation 134 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln131 & icmp_ln132 & !and_ln131)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.55ns)   --->   "%mul_ln131_1 = mul i9 %zext_ln131_1, i9 100" [GAT_compute.cpp:131]   --->   Operation 135 'mul' 'mul_ln131_1' <Predicate = (!icmp_ln131 & icmp_ln132 & !and_ln131)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln132_2)   --->   "%select_ln131_2 = select i1 %icmp_ln132, i9 %mul_ln131_1, i9 %empty" [GAT_compute.cpp:131]   --->   Operation 136 'select' 'select_ln131_2' <Predicate = (!icmp_ln131 & !and_ln131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln132_2 = select i1 %and_ln131, i9 %empty_118, i9 %select_ln131_2" [GAT_compute.cpp:132]   --->   Operation 137 'select' 'select_ln132_2' <Predicate = (!icmp_ln131)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln136_1 = add i16 %mul_ln132, i16 %zext_ln136_2" [GAT_compute.cpp:136]   --->   Operation 138 'add' 'add_ln136_1' <Predicate = (!icmp_ln131)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i16 %add_ln136_1" [GAT_compute.cpp:136]   --->   Operation 139 'zext' 'zext_ln136_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%all_attention_coefficients_V_addr = getelementptr i28 %all_attention_coefficients_V, i64 0, i64 %zext_ln136_3" [GAT_compute.cpp:136]   --->   Operation 140 'getelementptr' 'all_attention_coefficients_V_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln136_3"   --->   Operation 141 'getelementptr' 'all_scores_V_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (1.24ns)   --->   "%x_V = load i16 %all_scores_V_addr"   --->   Operation 142 'load' 'x_V' <Predicate = (!icmp_ln131)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>

State 7 <SV = 6> <Delay = 2.44>
ST_7 : Operation 143 [1/2] (1.24ns)   --->   "%x_V = load i16 %all_scores_V_addr"   --->   Operation 143 'load' 'x_V' <Predicate = (!icmp_ln131)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_7 : Operation 144 [1/1] (0.81ns)   --->   "%icmp_ln1552 = icmp_eq  i28 %x_V, i28 0"   --->   Operation 144 'icmp' 'icmp_ln1552' <Predicate = (!icmp_ln131)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.38ns)   --->   "%br_ln135 = br i1 %icmp_ln1552, void %_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21" [GAT_compute.cpp:135]   --->   Operation 145 'br' 'br_ln135' <Predicate = (!icmp_ln131)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.87>
ST_8 : Operation 146 [13/13] (0.87ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 146 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.75>
ST_9 : Operation 147 [12/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 147 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.75>
ST_10 : Operation 148 [11/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 148 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.75>
ST_11 : Operation 149 [10/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 149 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.75>
ST_12 : Operation 150 [9/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 150 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.75>
ST_13 : Operation 151 [8/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 151 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.75>
ST_14 : Operation 152 [7/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 152 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.75>
ST_15 : Operation 153 [6/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 153 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.75>
ST_16 : Operation 154 [5/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 154 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.75>
ST_17 : Operation 155 [4/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 155 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.75>
ST_18 : Operation 156 [3/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 156 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.75>
ST_19 : Operation 157 [2/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 157 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.15>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%select_ln132_2_cast = zext i9 %select_ln132_2" [GAT_compute.cpp:132]   --->   Operation 158 'zext' 'select_ln132_2_cast' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%attention_coefficients_sum_V_addr = getelementptr i28 %attention_coefficients_sum_V, i64 0, i64 %select_ln132_2_cast" [GAT_compute.cpp:132]   --->   Operation 159 'getelementptr' 'attention_coefficients_sum_V_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 160 [2/2] (1.19ns)   --->   "%attention_coefficients_sum_V_load = load i9 %attention_coefficients_sum_V_addr" [GAT_compute.cpp:132]   --->   Operation 160 'load' 'attention_coefficients_sum_V_load' <Predicate = (!icmp_ln131)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_20 : Operation 161 [1/13] (2.15ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 161 'call' 'op_V' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.40>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_str"   --->   Operation 162 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%empty_117 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1444, i64 1444, i64 1444"   --->   Operation 163 'speclooptripcount' 'empty_117' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_132_2_VITIS_LOOP_133_3_str"   --->   Operation 164 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 165 [1/2] (1.19ns)   --->   "%attention_coefficients_sum_V_load = load i9 %attention_coefficients_sum_V_addr" [GAT_compute.cpp:132]   --->   Operation 165 'load' 'attention_coefficients_sum_V_load' <Predicate = (!icmp_ln131)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i28 %attention_coefficients_sum_V_load" [GAT_compute.cpp:132]   --->   Operation 166 'sext' 'sext_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%specpipeline_ln133 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [GAT_compute.cpp:133]   --->   Operation 167 'specpipeline' 'specpipeline_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [GAT_compute.cpp:133]   --->   Operation 168 'specloopname' 'specloopname_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%t = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %op_V, i18 0"   --->   Operation 169 'bitconcatenate' 't' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 0.00>
ST_21 : Operation 170 [50/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 170 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.20>
ST_22 : Operation 171 [49/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 171 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.20>
ST_23 : Operation 172 [48/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 172 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.20>
ST_24 : Operation 173 [47/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 173 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.20>
ST_25 : Operation 174 [46/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 174 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.20>
ST_26 : Operation 175 [45/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 175 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.20>
ST_27 : Operation 176 [44/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 176 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.20>
ST_28 : Operation 177 [43/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 177 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.20>
ST_29 : Operation 178 [42/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 178 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.20>
ST_30 : Operation 179 [41/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 179 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.20>
ST_31 : Operation 180 [40/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 180 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.20>
ST_32 : Operation 181 [39/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 181 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.20>
ST_33 : Operation 182 [38/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 182 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.20>
ST_34 : Operation 183 [37/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 183 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.20>
ST_35 : Operation 184 [36/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 184 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.20>
ST_36 : Operation 185 [35/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 185 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.20>
ST_37 : Operation 186 [34/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 186 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.20>
ST_38 : Operation 187 [33/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 187 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.20>
ST_39 : Operation 188 [32/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 188 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.20>
ST_40 : Operation 189 [31/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 189 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.20>
ST_41 : Operation 190 [30/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 190 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.20>
ST_42 : Operation 191 [29/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 191 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.20>
ST_43 : Operation 192 [28/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 192 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.20>
ST_44 : Operation 193 [27/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 193 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.20>
ST_45 : Operation 194 [26/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 194 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.20>
ST_46 : Operation 195 [25/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 195 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.20>
ST_47 : Operation 196 [24/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 196 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.20>
ST_48 : Operation 197 [23/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 197 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.20>
ST_49 : Operation 198 [22/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 198 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.20>
ST_50 : Operation 199 [21/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 199 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.20>
ST_51 : Operation 200 [20/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 200 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.20>
ST_52 : Operation 201 [19/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 201 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.20>
ST_53 : Operation 202 [18/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 202 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.20>
ST_54 : Operation 203 [17/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 203 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.20>
ST_55 : Operation 204 [16/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 204 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.20>
ST_56 : Operation 205 [15/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 205 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.20>
ST_57 : Operation 206 [14/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 206 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.20>
ST_58 : Operation 207 [13/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 207 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.20>
ST_59 : Operation 208 [12/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 208 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.20>
ST_60 : Operation 209 [11/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 209 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.20>
ST_61 : Operation 210 [10/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 210 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.20>
ST_62 : Operation 211 [9/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 211 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.20>
ST_63 : Operation 212 [8/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 212 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.20>
ST_64 : Operation 213 [7/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 213 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.20>
ST_65 : Operation 214 [6/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 214 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.20>
ST_66 : Operation 215 [5/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 215 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.20>
ST_67 : Operation 216 [4/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 216 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.20>
ST_68 : Operation 217 [3/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 217 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.20>
ST_69 : Operation 218 [2/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 218 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln142 = ret" [GAT_compute.cpp:142]   --->   Operation 225 'ret' 'ret_ln142' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 70 <SV = 69> <Delay = 2.84>
ST_70 : Operation 219 [1/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln132"   --->   Operation 219 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i28 %sdiv_ln1201"   --->   Operation 220 'trunc' 'trunc_ln712' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 0.00>
ST_70 : Operation 221 [1/1] (0.38ns)   --->   "%br_ln136 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21" [GAT_compute.cpp:136]   --->   Operation 221 'br' 'br_ln136' <Predicate = (!icmp_ln131 & !icmp_ln1552)> <Delay = 0.38>
ST_70 : Operation 222 [1/1] (0.00ns)   --->   "%storemerge = phi i28 %trunc_ln712, void %_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i28 0, void %.split3"   --->   Operation 222 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 223 [1/1] (1.24ns)   --->   "%store_ln138 = store i28 %storemerge, i16 %all_attention_coefficients_V_addr" [GAT_compute.cpp:138]   --->   Operation 223 'store' 'store_ln138' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_70 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten20') [13]  (0 ns)
	'store' operation ('store_ln131', GAT_compute.cpp:131) of constant 0 on local variable 'indvar_flatten20' [17]  (0.387 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load_2', GAT_compute.cpp:132) on local variable 'indvar_flatten' [36]  (0 ns)
	'icmp' operation ('icmp_ln132', GAT_compute.cpp:132) [40]  (0.605 ns)
	'select' operation ('select_ln131_1', GAT_compute.cpp:131) [44]  (0.278 ns)
	'mul' operation ('mul_ln136', GAT_compute.cpp:136) [46]  (1.55 ns)

 <State 3>: 2.69ns
The critical path consists of the following:
	'add' operation of DSP[69] ('add_ln136', GAT_compute.cpp:136) [60]  (1.7 ns)
	'mul' operation of DSP[69] ('mul_ln132', GAT_compute.cpp:132) [62]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('mul_ln131', GAT_compute.cpp:131) [28]  (0.996 ns)

 <State 5>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('mul_ln131', GAT_compute.cpp:131) [28]  (0 ns)
	'add' operation of DSP[30] ('empty', GAT_compute.cpp:131) [30]  (0.645 ns)

 <State 6>: 1.89ns
The critical path consists of the following:
	'add' operation of DSP[69] ('add_ln136_1', GAT_compute.cpp:136) [69]  (0.645 ns)
	'getelementptr' operation ('all_scores_V_addr') [72]  (0 ns)
	'load' operation ('x.V') on array 'all_scores_V' [75]  (1.25 ns)

 <State 7>: 2.45ns
The critical path consists of the following:
	'load' operation ('x.V') on array 'all_scores_V' [75]  (1.25 ns)
	'icmp' operation ('icmp_ln1552') [76]  (0.813 ns)
	multiplexor before 'phi' operation ('storemerge') with incoming values : ('trunc_ln712') [85]  (0.387 ns)

 <State 8>: 0.878ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (0.878 ns)

 <State 9>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 10>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 11>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 12>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 13>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 14>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 15>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 16>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 17>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 18>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 19>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.75 ns)

 <State 20>: 2.16ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [79]  (2.16 ns)

 <State 21>: 2.41ns
The critical path consists of the following:
	'load' operation ('attention_coefficients_sum_V_load', GAT_compute.cpp:132) on array 'attention_coefficients_sum_V' [66]  (1.2 ns)
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 22>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 23>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 24>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 25>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 26>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 27>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 28>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 29>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 30>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 31>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 32>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 33>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 34>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 35>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 36>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 37>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 38>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 39>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 40>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 41>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 42>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 43>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 44>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 45>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 46>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 47>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 48>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 49>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 50>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 51>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 52>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 53>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 54>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 55>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 56>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 57>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 58>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 59>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 60>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 61>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 62>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 63>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 64>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 65>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 66>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 67>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 68>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 69>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)

 <State 70>: 2.84ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [81]  (1.21 ns)
	multiplexor before 'phi' operation ('storemerge') with incoming values : ('trunc_ln712') [85]  (0.387 ns)
	'phi' operation ('storemerge') with incoming values : ('trunc_ln712') [85]  (0 ns)
	'store' operation ('store_ln138', GAT_compute.cpp:138) of variable 'storemerge' on array 'all_attention_coefficients_V' [87]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
