

================================================================
== Vitis HLS Report for 'feedforward_burst_Pipeline_VITIS_LOOP_206_1'
================================================================
* Date:           Sun Jun 15 01:02:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      787|      787|  7.870 us|  7.870 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_206_1  |      785|      785|         3|          1|          1|   784|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln206_fu_61_p2   |         +|   0|  0|  13|          10|           1|
    |icmp_ln206_fu_55_p2  |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln32_fu_77_p2   |      icmp|   0|  0|  39|          32|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  67|          53|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|   10|         20|
    |i_fu_26                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |X0_input_addr_reg_98                |  10|   0|   10|          0|
    |X0_input_addr_reg_98_pp0_iter1_reg  |  10|   0|   10|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |i_fu_26                             |  10|   0|   10|          0|
    |icmp_ln32_reg_104                   |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  36|   0|   36|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_206_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_206_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_206_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_206_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_206_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_206_1|  return value|
|X0_input_address0  |  out|   10|   ap_memory|                                     X0_input|         array|
|X0_input_ce0       |  out|    1|   ap_memory|                                     X0_input|         array|
|X0_input_we0       |  out|    1|   ap_memory|                                     X0_input|         array|
|X0_input_d0        |  out|   32|   ap_memory|                                     X0_input|         array|
|X0_input_address1  |  out|   10|   ap_memory|                                     X0_input|         array|
|X0_input_ce1       |  out|    1|   ap_memory|                                     X0_input|         array|
|X0_input_q1        |   in|   32|   ap_memory|                                     X0_input|         array|
+-------------------+-----+-----+------------+---------------------------------------------+--------------+

