<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="12072pt" height="680pt"
 viewBox="0.00 0.00 12072.00 680.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 676)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-676 12068,-676 12068,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 12044,-8 12044,-8 12050,-8 12056,-14 12056,-20 12056,-20 12056,-652 12056,-652 12056,-658 12050,-664 12044,-664 12044,-664 20,-664 20,-664 14,-664 8,-658 8,-652 8,-652 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="6032" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="6032" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 12036,-16 12036,-16 12042,-16 12048,-22 12048,-28 12048,-28 12048,-606 12048,-606 12048,-612 12042,-618 12036,-618 12036,-618 28,-618 28,-618 22,-618 16,-612 16,-606 16,-606 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="6032" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="6032" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M10895,-24C10895,-24 12028,-24 12028,-24 12034,-24 12040,-30 12040,-36 12040,-36 12040,-378 12040,-378 12040,-384 12034,-390 12028,-390 12028,-390 10895,-390 10895,-390 10889,-390 10883,-384 10883,-378 10883,-378 10883,-36 10883,-36 10883,-30 10889,-24 10895,-24"/>
<text text-anchor="middle" x="11461.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="11461.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M11686,-146C11686,-146 12020,-146 12020,-146 12026,-146 12032,-152 12032,-158 12032,-158 12032,-332 12032,-332 12032,-338 12026,-344 12020,-344 12020,-344 11686,-344 11686,-344 11680,-344 11674,-338 11674,-332 11674,-332 11674,-158 11674,-158 11674,-152 11680,-146 11686,-146"/>
<text text-anchor="middle" x="11853" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="11853" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11694,-154C11694,-154 11837,-154 11837,-154 11843,-154 11849,-160 11849,-166 11849,-166 11849,-286 11849,-286 11849,-292 11843,-298 11837,-298 11837,-298 11694,-298 11694,-298 11688,-298 11682,-292 11682,-286 11682,-286 11682,-166 11682,-166 11682,-160 11688,-154 11694,-154"/>
<text text-anchor="middle" x="11765.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="11765.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11702,-162C11702,-162 11829,-162 11829,-162 11835,-162 11841,-168 11841,-174 11841,-174 11841,-240 11841,-240 11841,-246 11835,-252 11829,-252 11829,-252 11702,-252 11702,-252 11696,-252 11690,-246 11690,-240 11690,-240 11690,-174 11690,-174 11690,-168 11696,-162 11702,-162"/>
<text text-anchor="middle" x="11765.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11765.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11869,-154C11869,-154 12012,-154 12012,-154 12018,-154 12024,-160 12024,-166 12024,-166 12024,-286 12024,-286 12024,-292 12018,-298 12012,-298 12012,-298 11869,-298 11869,-298 11863,-298 11857,-292 11857,-286 11857,-286 11857,-166 11857,-166 11857,-160 11863,-154 11869,-154"/>
<text text-anchor="middle" x="11940.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="11940.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11877,-162C11877,-162 12004,-162 12004,-162 12010,-162 12016,-168 12016,-174 12016,-174 12016,-240 12016,-240 12016,-246 12010,-252 12004,-252 12004,-252 11877,-252 11877,-252 11871,-252 11865,-246 11865,-240 11865,-240 11865,-174 11865,-174 11865,-168 11871,-162 11877,-162"/>
<text text-anchor="middle" x="11940.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11940.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M11366,-32C11366,-32 11528,-32 11528,-32 11534,-32 11540,-38 11540,-44 11540,-44 11540,-110 11540,-110 11540,-116 11534,-122 11528,-122 11528,-122 11366,-122 11366,-122 11360,-122 11354,-116 11354,-110 11354,-110 11354,-44 11354,-44 11354,-38 11360,-32 11366,-32"/>
<text text-anchor="middle" x="11447" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="11447" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M11151,-32C11151,-32 11313,-32 11313,-32 11319,-32 11325,-38 11325,-44 11325,-44 11325,-110 11325,-110 11325,-116 11319,-122 11313,-122 11313,-122 11151,-122 11151,-122 11145,-122 11139,-116 11139,-110 11139,-110 11139,-44 11139,-44 11139,-38 11145,-32 11151,-32"/>
<text text-anchor="middle" x="11232" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="11232" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11570,-32C11570,-32 11732,-32 11732,-32 11738,-32 11744,-38 11744,-44 11744,-44 11744,-110 11744,-110 11744,-116 11738,-122 11732,-122 11732,-122 11570,-122 11570,-122 11564,-122 11558,-116 11558,-110 11558,-110 11558,-44 11558,-44 11558,-38 11564,-32 11570,-32"/>
<text text-anchor="middle" x="11651" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="11651" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust101"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11768,-32C11768,-32 11930,-32 11930,-32 11936,-32 11942,-38 11942,-44 11942,-44 11942,-110 11942,-110 11942,-116 11936,-122 11930,-122 11930,-122 11768,-122 11768,-122 11762,-122 11756,-116 11756,-110 11756,-110 11756,-44 11756,-44 11756,-38 11762,-32 11768,-32"/>
<text text-anchor="middle" x="11849" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="11849" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_cpu0_toL2Bus</title>
<g id="a_clust107"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu0.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu0.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M11418,-162C11418,-162 11654,-162 11654,-162 11660,-162 11666,-168 11666,-174 11666,-174 11666,-240 11666,-240 11666,-246 11660,-252 11654,-252 11654,-252 11418,-252 11418,-252 11412,-252 11406,-246 11406,-240 11406,-240 11406,-174 11406,-174 11406,-168 11412,-162 11418,-162"/>
<text text-anchor="middle" x="11536" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="11536" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_cpu0_l2cache</title>
<g id="a_clust110"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=12&#10;power_model=&#10;power_state=system.cpu0.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.l2cache.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu0.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M10916,-32C10916,-32 11078,-32 11078,-32 11084,-32 11090,-38 11090,-44 11090,-44 11090,-110 11090,-110 11090,-116 11084,-122 11078,-122 11078,-122 10916,-122 10916,-122 10910,-122 10904,-116 10904,-110 10904,-110 10904,-44 10904,-44 10904,-38 10910,-32 10916,-32"/>
<text text-anchor="middle" x="10997" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="10997" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust116"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M11109,-162C11109,-162 11386,-162 11386,-162 11392,-162 11398,-168 11398,-174 11398,-174 11398,-240 11398,-240 11398,-246 11392,-252 11386,-252 11386,-252 11109,-252 11109,-252 11103,-252 11097,-246 11097,-240 11097,-240 11097,-174 11097,-174 11097,-168 11103,-162 11109,-162"/>
<text text-anchor="middle" x="11247.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="11247.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust118" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust118"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M8565,-24C8565,-24 9698,-24 9698,-24 9704,-24 9710,-30 9710,-36 9710,-36 9710,-378 9710,-378 9710,-384 9704,-390 9698,-390 9698,-390 8565,-390 8565,-390 8559,-390 8553,-384 8553,-378 8553,-378 8553,-36 8553,-36 8553,-30 8559,-24 8565,-24"/>
<text text-anchor="middle" x="9131.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="9131.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust119"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M9356,-146C9356,-146 9690,-146 9690,-146 9696,-146 9702,-152 9702,-158 9702,-158 9702,-332 9702,-332 9702,-338 9696,-344 9690,-344 9690,-344 9356,-344 9356,-344 9350,-344 9344,-338 9344,-332 9344,-332 9344,-158 9344,-158 9344,-152 9350,-146 9356,-146"/>
<text text-anchor="middle" x="9523" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="9523" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust120"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9364,-154C9364,-154 9507,-154 9507,-154 9513,-154 9519,-160 9519,-166 9519,-166 9519,-286 9519,-286 9519,-292 9513,-298 9507,-298 9507,-298 9364,-298 9364,-298 9358,-298 9352,-292 9352,-286 9352,-286 9352,-166 9352,-166 9352,-160 9358,-154 9364,-154"/>
<text text-anchor="middle" x="9435.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="9435.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust121" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust121"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9372,-162C9372,-162 9499,-162 9499,-162 9505,-162 9511,-168 9511,-174 9511,-174 9511,-240 9511,-240 9511,-246 9505,-252 9499,-252 9499,-252 9372,-252 9372,-252 9366,-252 9360,-246 9360,-240 9360,-240 9360,-174 9360,-174 9360,-168 9366,-162 9372,-162"/>
<text text-anchor="middle" x="9435.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9435.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust123"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9539,-154C9539,-154 9682,-154 9682,-154 9688,-154 9694,-160 9694,-166 9694,-166 9694,-286 9694,-286 9694,-292 9688,-298 9682,-298 9682,-298 9539,-298 9539,-298 9533,-298 9527,-292 9527,-286 9527,-286 9527,-166 9527,-166 9527,-160 9533,-154 9539,-154"/>
<text text-anchor="middle" x="9610.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="9610.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust124"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9547,-162C9547,-162 9674,-162 9674,-162 9680,-162 9686,-168 9686,-174 9686,-174 9686,-240 9686,-240 9686,-246 9680,-252 9674,-252 9674,-252 9547,-252 9547,-252 9541,-252 9535,-246 9535,-240 9535,-240 9535,-174 9535,-174 9535,-168 9541,-162 9547,-162"/>
<text text-anchor="middle" x="9610.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9610.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust196" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust196"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M9036,-32C9036,-32 9198,-32 9198,-32 9204,-32 9210,-38 9210,-44 9210,-44 9210,-110 9210,-110 9210,-116 9204,-122 9198,-122 9198,-122 9036,-122 9036,-122 9030,-122 9024,-116 9024,-110 9024,-110 9024,-44 9024,-44 9024,-38 9030,-32 9036,-32"/>
<text text-anchor="middle" x="9117" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="9117" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust202"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M8821,-32C8821,-32 8983,-32 8983,-32 8989,-32 8995,-38 8995,-44 8995,-44 8995,-110 8995,-110 8995,-116 8989,-122 8983,-122 8983,-122 8821,-122 8821,-122 8815,-122 8809,-116 8809,-110 8809,-110 8809,-44 8809,-44 8809,-38 8815,-32 8821,-32"/>
<text text-anchor="middle" x="8902" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="8902" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust208" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust208"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9240,-32C9240,-32 9402,-32 9402,-32 9408,-32 9414,-38 9414,-44 9414,-44 9414,-110 9414,-110 9414,-116 9408,-122 9402,-122 9402,-122 9240,-122 9240,-122 9234,-122 9228,-116 9228,-110 9228,-110 9228,-44 9228,-44 9228,-38 9234,-32 9240,-32"/>
<text text-anchor="middle" x="9321" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="9321" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust214" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust214"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9438,-32C9438,-32 9600,-32 9600,-32 9606,-32 9612,-38 9612,-44 9612,-44 9612,-110 9612,-110 9612,-116 9606,-122 9600,-122 9600,-122 9438,-122 9438,-122 9432,-122 9426,-116 9426,-110 9426,-110 9426,-44 9426,-44 9426,-38 9432,-32 9438,-32"/>
<text text-anchor="middle" x="9519" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="9519" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust220" class="cluster">
<title>cluster_system_cpu1_toL2Bus</title>
<g id="a_clust220"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu1.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu1.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M9088,-162C9088,-162 9324,-162 9324,-162 9330,-162 9336,-168 9336,-174 9336,-174 9336,-240 9336,-240 9336,-246 9330,-252 9324,-252 9324,-252 9088,-252 9088,-252 9082,-252 9076,-246 9076,-240 9076,-240 9076,-174 9076,-174 9076,-168 9082,-162 9088,-162"/>
<text text-anchor="middle" x="9206" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="9206" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust223" class="cluster">
<title>cluster_system_cpu1_l2cache</title>
<g id="a_clust223"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=12&#10;power_model=&#10;power_state=system.cpu1.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.l2cache.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu1.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M8614,-32C8614,-32 8776,-32 8776,-32 8782,-32 8788,-38 8788,-44 8788,-44 8788,-110 8788,-110 8788,-116 8782,-122 8776,-122 8776,-122 8614,-122 8614,-122 8608,-122 8602,-116 8602,-110 8602,-110 8602,-44 8602,-44 8602,-38 8608,-32 8614,-32"/>
<text text-anchor="middle" x="8695" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="8695" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust229" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust229"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M8779,-162C8779,-162 9056,-162 9056,-162 9062,-162 9068,-168 9068,-174 9068,-174 9068,-240 9068,-240 9068,-246 9062,-252 9056,-252 9056,-252 8779,-252 8779,-252 8773,-252 8767,-246 8767,-240 8767,-240 8767,-174 8767,-174 8767,-168 8773,-162 8779,-162"/>
<text text-anchor="middle" x="8917.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="8917.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust231" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust231"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M9730,-24C9730,-24 10863,-24 10863,-24 10869,-24 10875,-30 10875,-36 10875,-36 10875,-378 10875,-378 10875,-384 10869,-390 10863,-390 10863,-390 9730,-390 9730,-390 9724,-390 9718,-384 9718,-378 9718,-378 9718,-36 9718,-36 9718,-30 9724,-24 9730,-24"/>
<text text-anchor="middle" x="10296.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="10296.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust232" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust232"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M10521,-146C10521,-146 10855,-146 10855,-146 10861,-146 10867,-152 10867,-158 10867,-158 10867,-332 10867,-332 10867,-338 10861,-344 10855,-344 10855,-344 10521,-344 10521,-344 10515,-344 10509,-338 10509,-332 10509,-332 10509,-158 10509,-158 10509,-152 10515,-146 10521,-146"/>
<text text-anchor="middle" x="10688" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="10688" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust233" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust233"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10529,-154C10529,-154 10672,-154 10672,-154 10678,-154 10684,-160 10684,-166 10684,-166 10684,-286 10684,-286 10684,-292 10678,-298 10672,-298 10672,-298 10529,-298 10529,-298 10523,-298 10517,-292 10517,-286 10517,-286 10517,-166 10517,-166 10517,-160 10523,-154 10529,-154"/>
<text text-anchor="middle" x="10600.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10600.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust234" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust234"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10537,-162C10537,-162 10664,-162 10664,-162 10670,-162 10676,-168 10676,-174 10676,-174 10676,-240 10676,-240 10676,-246 10670,-252 10664,-252 10664,-252 10537,-252 10537,-252 10531,-252 10525,-246 10525,-240 10525,-240 10525,-174 10525,-174 10525,-168 10531,-162 10537,-162"/>
<text text-anchor="middle" x="10600.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10600.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust236" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust236"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10704,-154C10704,-154 10847,-154 10847,-154 10853,-154 10859,-160 10859,-166 10859,-166 10859,-286 10859,-286 10859,-292 10853,-298 10847,-298 10847,-298 10704,-298 10704,-298 10698,-298 10692,-292 10692,-286 10692,-286 10692,-166 10692,-166 10692,-160 10698,-154 10704,-154"/>
<text text-anchor="middle" x="10775.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="10775.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust237" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust237"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10712,-162C10712,-162 10839,-162 10839,-162 10845,-162 10851,-168 10851,-174 10851,-174 10851,-240 10851,-240 10851,-246 10845,-252 10839,-252 10839,-252 10712,-252 10712,-252 10706,-252 10700,-246 10700,-240 10700,-240 10700,-174 10700,-174 10700,-168 10706,-162 10712,-162"/>
<text text-anchor="middle" x="10775.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10775.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust309" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust309"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M10201,-32C10201,-32 10363,-32 10363,-32 10369,-32 10375,-38 10375,-44 10375,-44 10375,-110 10375,-110 10375,-116 10369,-122 10363,-122 10363,-122 10201,-122 10201,-122 10195,-122 10189,-116 10189,-110 10189,-110 10189,-44 10189,-44 10189,-38 10195,-32 10201,-32"/>
<text text-anchor="middle" x="10282" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="10282" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust315" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust315"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M9986,-32C9986,-32 10148,-32 10148,-32 10154,-32 10160,-38 10160,-44 10160,-44 10160,-110 10160,-110 10160,-116 10154,-122 10148,-122 10148,-122 9986,-122 9986,-122 9980,-122 9974,-116 9974,-110 9974,-110 9974,-44 9974,-44 9974,-38 9980,-32 9986,-32"/>
<text text-anchor="middle" x="10067" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="10067" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust321" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust321"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10405,-32C10405,-32 10567,-32 10567,-32 10573,-32 10579,-38 10579,-44 10579,-44 10579,-110 10579,-110 10579,-116 10573,-122 10567,-122 10567,-122 10405,-122 10405,-122 10399,-122 10393,-116 10393,-110 10393,-110 10393,-44 10393,-44 10393,-38 10399,-32 10405,-32"/>
<text text-anchor="middle" x="10486" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="10486" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust327" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust327"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10603,-32C10603,-32 10765,-32 10765,-32 10771,-32 10777,-38 10777,-44 10777,-44 10777,-110 10777,-110 10777,-116 10771,-122 10765,-122 10765,-122 10603,-122 10603,-122 10597,-122 10591,-116 10591,-110 10591,-110 10591,-44 10591,-44 10591,-38 10597,-32 10603,-32"/>
<text text-anchor="middle" x="10684" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="10684" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust333" class="cluster">
<title>cluster_system_cpu2_toL2Bus</title>
<g id="a_clust333"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu2.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu2.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M10253,-162C10253,-162 10489,-162 10489,-162 10495,-162 10501,-168 10501,-174 10501,-174 10501,-240 10501,-240 10501,-246 10495,-252 10489,-252 10489,-252 10253,-252 10253,-252 10247,-252 10241,-246 10241,-240 10241,-240 10241,-174 10241,-174 10241,-168 10247,-162 10253,-162"/>
<text text-anchor="middle" x="10371" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="10371" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust336" class="cluster">
<title>cluster_system_cpu2_l2cache</title>
<g id="a_clust336"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=12&#10;power_model=&#10;power_state=system.cpu2.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.l2cache.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu2.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M9779,-32C9779,-32 9941,-32 9941,-32 9947,-32 9953,-38 9953,-44 9953,-44 9953,-110 9953,-110 9953,-116 9947,-122 9941,-122 9941,-122 9779,-122 9779,-122 9773,-122 9767,-116 9767,-110 9767,-110 9767,-44 9767,-44 9767,-38 9773,-32 9779,-32"/>
<text text-anchor="middle" x="9860" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="9860" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust342" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust342"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M9944,-162C9944,-162 10221,-162 10221,-162 10227,-162 10233,-168 10233,-174 10233,-174 10233,-240 10233,-240 10233,-246 10227,-252 10221,-252 10221,-252 9944,-252 9944,-252 9938,-252 9932,-246 9932,-240 9932,-240 9932,-174 9932,-174 9932,-168 9938,-162 9944,-162"/>
<text text-anchor="middle" x="10082.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="10082.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust344" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust344"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M128,-24C128,-24 1261,-24 1261,-24 1267,-24 1273,-30 1273,-36 1273,-36 1273,-378 1273,-378 1273,-384 1267,-390 1261,-390 1261,-390 128,-390 128,-390 122,-390 116,-384 116,-378 116,-378 116,-36 116,-36 116,-30 122,-24 128,-24"/>
<text text-anchor="middle" x="694.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="694.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust345" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust345"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M919,-146C919,-146 1253,-146 1253,-146 1259,-146 1265,-152 1265,-158 1265,-158 1265,-332 1265,-332 1265,-338 1259,-344 1253,-344 1253,-344 919,-344 919,-344 913,-344 907,-338 907,-332 907,-332 907,-158 907,-158 907,-152 913,-146 919,-146"/>
<text text-anchor="middle" x="1086" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1086" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust346" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust346"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M927,-154C927,-154 1070,-154 1070,-154 1076,-154 1082,-160 1082,-166 1082,-166 1082,-286 1082,-286 1082,-292 1076,-298 1070,-298 1070,-298 927,-298 927,-298 921,-298 915,-292 915,-286 915,-286 915,-166 915,-166 915,-160 921,-154 927,-154"/>
<text text-anchor="middle" x="998.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="998.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust347" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust347"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M935,-162C935,-162 1062,-162 1062,-162 1068,-162 1074,-168 1074,-174 1074,-174 1074,-240 1074,-240 1074,-246 1068,-252 1062,-252 1062,-252 935,-252 935,-252 929,-252 923,-246 923,-240 923,-240 923,-174 923,-174 923,-168 929,-162 935,-162"/>
<text text-anchor="middle" x="998.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="998.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust349" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust349"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1102,-154C1102,-154 1245,-154 1245,-154 1251,-154 1257,-160 1257,-166 1257,-166 1257,-286 1257,-286 1257,-292 1251,-298 1245,-298 1245,-298 1102,-298 1102,-298 1096,-298 1090,-292 1090,-286 1090,-286 1090,-166 1090,-166 1090,-160 1096,-154 1102,-154"/>
<text text-anchor="middle" x="1173.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1173.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust350" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust350"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1110,-162C1110,-162 1237,-162 1237,-162 1243,-162 1249,-168 1249,-174 1249,-174 1249,-240 1249,-240 1249,-246 1243,-252 1237,-252 1237,-252 1110,-252 1110,-252 1104,-252 1098,-246 1098,-240 1098,-240 1098,-174 1098,-174 1098,-168 1104,-162 1110,-162"/>
<text text-anchor="middle" x="1173.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1173.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust422" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust422"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M441,-32C441,-32 603,-32 603,-32 609,-32 615,-38 615,-44 615,-44 615,-110 615,-110 615,-116 609,-122 603,-122 603,-122 441,-122 441,-122 435,-122 429,-116 429,-110 429,-110 429,-44 429,-44 429,-38 435,-32 441,-32"/>
<text text-anchor="middle" x="522" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="522" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust428" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust428"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M178,-32C178,-32 340,-32 340,-32 346,-32 352,-38 352,-44 352,-44 352,-110 352,-110 352,-116 346,-122 340,-122 340,-122 178,-122 178,-122 172,-122 166,-116 166,-110 166,-110 166,-44 166,-44 166,-38 172,-32 178,-32"/>
<text text-anchor="middle" x="259" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="259" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust434" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust434"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M670,-32C670,-32 832,-32 832,-32 838,-32 844,-38 844,-44 844,-44 844,-110 844,-110 844,-116 838,-122 832,-122 832,-122 670,-122 670,-122 664,-122 658,-116 658,-110 658,-110 658,-44 658,-44 658,-38 664,-32 670,-32"/>
<text text-anchor="middle" x="751" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="751" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust440" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust440"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M883,-32C883,-32 1045,-32 1045,-32 1051,-32 1057,-38 1057,-44 1057,-44 1057,-110 1057,-110 1057,-116 1051,-122 1045,-122 1045,-122 883,-122 883,-122 877,-122 871,-116 871,-110 871,-110 871,-44 871,-44 871,-38 877,-32 883,-32"/>
<text text-anchor="middle" x="964" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="964" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust446" class="cluster">
<title>cluster_system_cpu3_toL2Bus</title>
<g id="a_clust446"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu3.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu3.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M651,-162C651,-162 887,-162 887,-162 893,-162 899,-168 899,-174 899,-174 899,-240 899,-240 899,-246 893,-252 887,-252 887,-252 651,-252 651,-252 645,-252 639,-246 639,-240 639,-240 639,-174 639,-174 639,-168 645,-162 651,-162"/>
<text text-anchor="middle" x="769" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="769" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust449" class="cluster">
<title>cluster_system_cpu3_l2cache</title>
<g id="a_clust449"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=12&#10;power_model=&#10;power_state=system.cpu3.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.l2cache.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu3.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1086,-32C1086,-32 1248,-32 1248,-32 1254,-32 1260,-38 1260,-44 1260,-44 1260,-110 1260,-110 1260,-116 1254,-122 1248,-122 1248,-122 1086,-122 1086,-122 1080,-122 1074,-116 1074,-110 1074,-110 1074,-44 1074,-44 1074,-38 1080,-32 1086,-32"/>
<text text-anchor="middle" x="1167" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1167" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust455" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust455"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M342,-162C342,-162 619,-162 619,-162 625,-162 631,-168 631,-174 631,-174 631,-240 631,-240 631,-246 625,-252 619,-252 619,-252 342,-252 342,-252 336,-252 330,-246 330,-240 330,-240 330,-174 330,-174 330,-168 336,-162 342,-162"/>
<text text-anchor="middle" x="480.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="480.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust457" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust457"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1293,-24C1293,-24 2426,-24 2426,-24 2432,-24 2438,-30 2438,-36 2438,-36 2438,-378 2438,-378 2438,-384 2432,-390 2426,-390 2426,-390 1293,-390 1293,-390 1287,-390 1281,-384 1281,-378 1281,-378 1281,-36 1281,-36 1281,-30 1287,-24 1293,-24"/>
<text text-anchor="middle" x="1859.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1859.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust458" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust458"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2084,-146C2084,-146 2418,-146 2418,-146 2424,-146 2430,-152 2430,-158 2430,-158 2430,-332 2430,-332 2430,-338 2424,-344 2418,-344 2418,-344 2084,-344 2084,-344 2078,-344 2072,-338 2072,-332 2072,-332 2072,-158 2072,-158 2072,-152 2078,-146 2084,-146"/>
<text text-anchor="middle" x="2251" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2251" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust459" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust459"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2092,-154C2092,-154 2235,-154 2235,-154 2241,-154 2247,-160 2247,-166 2247,-166 2247,-286 2247,-286 2247,-292 2241,-298 2235,-298 2235,-298 2092,-298 2092,-298 2086,-298 2080,-292 2080,-286 2080,-286 2080,-166 2080,-166 2080,-160 2086,-154 2092,-154"/>
<text text-anchor="middle" x="2163.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2163.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust460" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust460"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2100,-162C2100,-162 2227,-162 2227,-162 2233,-162 2239,-168 2239,-174 2239,-174 2239,-240 2239,-240 2239,-246 2233,-252 2227,-252 2227,-252 2100,-252 2100,-252 2094,-252 2088,-246 2088,-240 2088,-240 2088,-174 2088,-174 2088,-168 2094,-162 2100,-162"/>
<text text-anchor="middle" x="2163.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2163.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust462" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust462"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2267,-154C2267,-154 2410,-154 2410,-154 2416,-154 2422,-160 2422,-166 2422,-166 2422,-286 2422,-286 2422,-292 2416,-298 2410,-298 2410,-298 2267,-298 2267,-298 2261,-298 2255,-292 2255,-286 2255,-286 2255,-166 2255,-166 2255,-160 2261,-154 2267,-154"/>
<text text-anchor="middle" x="2338.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2338.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust463" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust463"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2275,-162C2275,-162 2402,-162 2402,-162 2408,-162 2414,-168 2414,-174 2414,-174 2414,-240 2414,-240 2414,-246 2408,-252 2402,-252 2402,-252 2275,-252 2275,-252 2269,-252 2263,-246 2263,-240 2263,-240 2263,-174 2263,-174 2263,-168 2269,-162 2275,-162"/>
<text text-anchor="middle" x="2338.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2338.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust535" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust535"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1572,-32C1572,-32 1734,-32 1734,-32 1740,-32 1746,-38 1746,-44 1746,-44 1746,-110 1746,-110 1746,-116 1740,-122 1734,-122 1734,-122 1572,-122 1572,-122 1566,-122 1560,-116 1560,-110 1560,-110 1560,-44 1560,-44 1560,-38 1566,-32 1572,-32"/>
<text text-anchor="middle" x="1653" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1653" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust541" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust541"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1340,-32C1340,-32 1502,-32 1502,-32 1508,-32 1514,-38 1514,-44 1514,-44 1514,-110 1514,-110 1514,-116 1508,-122 1502,-122 1502,-122 1340,-122 1340,-122 1334,-122 1328,-116 1328,-110 1328,-110 1328,-44 1328,-44 1328,-38 1334,-32 1340,-32"/>
<text text-anchor="middle" x="1421" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1421" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust547" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust547"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1835,-32C1835,-32 1997,-32 1997,-32 2003,-32 2009,-38 2009,-44 2009,-44 2009,-110 2009,-110 2009,-116 2003,-122 1997,-122 1997,-122 1835,-122 1835,-122 1829,-122 1823,-116 1823,-110 1823,-110 1823,-44 1823,-44 1823,-38 1829,-32 1835,-32"/>
<text text-anchor="middle" x="1916" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1916" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust553" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust553"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2048,-32C2048,-32 2210,-32 2210,-32 2216,-32 2222,-38 2222,-44 2222,-44 2222,-110 2222,-110 2222,-116 2216,-122 2210,-122 2210,-122 2048,-122 2048,-122 2042,-122 2036,-116 2036,-110 2036,-110 2036,-44 2036,-44 2036,-38 2042,-32 2048,-32"/>
<text text-anchor="middle" x="2129" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2129" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust559" class="cluster">
<title>cluster_system_cpu4_toL2Bus</title>
<g id="a_clust559"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu4.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu4.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1816,-162C1816,-162 2052,-162 2052,-162 2058,-162 2064,-168 2064,-174 2064,-174 2064,-240 2064,-240 2064,-246 2058,-252 2052,-252 2052,-252 1816,-252 1816,-252 1810,-252 1804,-246 1804,-240 1804,-240 1804,-174 1804,-174 1804,-168 1810,-162 1816,-162"/>
<text text-anchor="middle" x="1934" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="1934" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust562" class="cluster">
<title>cluster_system_cpu4_l2cache</title>
<g id="a_clust562"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=12&#10;power_model=&#10;power_state=system.cpu4.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.l2cache.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu4.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2251,-32C2251,-32 2413,-32 2413,-32 2419,-32 2425,-38 2425,-44 2425,-44 2425,-110 2425,-110 2425,-116 2419,-122 2413,-122 2413,-122 2251,-122 2251,-122 2245,-122 2239,-116 2239,-110 2239,-110 2239,-44 2239,-44 2239,-38 2245,-32 2251,-32"/>
<text text-anchor="middle" x="2332" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="2332" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust568" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust568"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1507,-162C1507,-162 1784,-162 1784,-162 1790,-162 1796,-168 1796,-174 1796,-174 1796,-240 1796,-240 1796,-246 1790,-252 1784,-252 1784,-252 1507,-252 1507,-252 1501,-252 1495,-246 1495,-240 1495,-240 1495,-174 1495,-174 1495,-168 1501,-162 1507,-162"/>
<text text-anchor="middle" x="1645.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1645.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust570" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust570"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6235,-24C6235,-24 7368,-24 7368,-24 7374,-24 7380,-30 7380,-36 7380,-36 7380,-378 7380,-378 7380,-384 7374,-390 7368,-390 7368,-390 6235,-390 6235,-390 6229,-390 6223,-384 6223,-378 6223,-378 6223,-36 6223,-36 6223,-30 6229,-24 6235,-24"/>
<text text-anchor="middle" x="6801.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="6801.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust571" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust571"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7026,-146C7026,-146 7360,-146 7360,-146 7366,-146 7372,-152 7372,-158 7372,-158 7372,-332 7372,-332 7372,-338 7366,-344 7360,-344 7360,-344 7026,-344 7026,-344 7020,-344 7014,-338 7014,-332 7014,-332 7014,-158 7014,-158 7014,-152 7020,-146 7026,-146"/>
<text text-anchor="middle" x="7193" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7193" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust572" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust572"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7034,-154C7034,-154 7177,-154 7177,-154 7183,-154 7189,-160 7189,-166 7189,-166 7189,-286 7189,-286 7189,-292 7183,-298 7177,-298 7177,-298 7034,-298 7034,-298 7028,-298 7022,-292 7022,-286 7022,-286 7022,-166 7022,-166 7022,-160 7028,-154 7034,-154"/>
<text text-anchor="middle" x="7105.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7105.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust573"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7042,-162C7042,-162 7169,-162 7169,-162 7175,-162 7181,-168 7181,-174 7181,-174 7181,-240 7181,-240 7181,-246 7175,-252 7169,-252 7169,-252 7042,-252 7042,-252 7036,-252 7030,-246 7030,-240 7030,-240 7030,-174 7030,-174 7030,-168 7036,-162 7042,-162"/>
<text text-anchor="middle" x="7105.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7105.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust575" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust575"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7209,-154C7209,-154 7352,-154 7352,-154 7358,-154 7364,-160 7364,-166 7364,-166 7364,-286 7364,-286 7364,-292 7358,-298 7352,-298 7352,-298 7209,-298 7209,-298 7203,-298 7197,-292 7197,-286 7197,-286 7197,-166 7197,-166 7197,-160 7203,-154 7209,-154"/>
<text text-anchor="middle" x="7280.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7280.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust576" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust576"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7217,-162C7217,-162 7344,-162 7344,-162 7350,-162 7356,-168 7356,-174 7356,-174 7356,-240 7356,-240 7356,-246 7350,-252 7344,-252 7344,-252 7217,-252 7217,-252 7211,-252 7205,-246 7205,-240 7205,-240 7205,-174 7205,-174 7205,-168 7211,-162 7217,-162"/>
<text text-anchor="middle" x="7280.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7280.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust648" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust648"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6706,-32C6706,-32 6868,-32 6868,-32 6874,-32 6880,-38 6880,-44 6880,-44 6880,-110 6880,-110 6880,-116 6874,-122 6868,-122 6868,-122 6706,-122 6706,-122 6700,-122 6694,-116 6694,-110 6694,-110 6694,-44 6694,-44 6694,-38 6700,-32 6706,-32"/>
<text text-anchor="middle" x="6787" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6787" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust654" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust654"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6491,-32C6491,-32 6653,-32 6653,-32 6659,-32 6665,-38 6665,-44 6665,-44 6665,-110 6665,-110 6665,-116 6659,-122 6653,-122 6653,-122 6491,-122 6491,-122 6485,-122 6479,-116 6479,-110 6479,-110 6479,-44 6479,-44 6479,-38 6485,-32 6491,-32"/>
<text text-anchor="middle" x="6572" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6572" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust660" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust660"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6910,-32C6910,-32 7072,-32 7072,-32 7078,-32 7084,-38 7084,-44 7084,-44 7084,-110 7084,-110 7084,-116 7078,-122 7072,-122 7072,-122 6910,-122 6910,-122 6904,-122 6898,-116 6898,-110 6898,-110 6898,-44 6898,-44 6898,-38 6904,-32 6910,-32"/>
<text text-anchor="middle" x="6991" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6991" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust666" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust666"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7108,-32C7108,-32 7270,-32 7270,-32 7276,-32 7282,-38 7282,-44 7282,-44 7282,-110 7282,-110 7282,-116 7276,-122 7270,-122 7270,-122 7108,-122 7108,-122 7102,-122 7096,-116 7096,-110 7096,-110 7096,-44 7096,-44 7096,-38 7102,-32 7108,-32"/>
<text text-anchor="middle" x="7189" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7189" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust672" class="cluster">
<title>cluster_system_cpu5_toL2Bus</title>
<g id="a_clust672"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu5.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu5.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M6758,-162C6758,-162 6994,-162 6994,-162 7000,-162 7006,-168 7006,-174 7006,-174 7006,-240 7006,-240 7006,-246 7000,-252 6994,-252 6994,-252 6758,-252 6758,-252 6752,-252 6746,-246 6746,-240 6746,-240 6746,-174 6746,-174 6746,-168 6752,-162 6758,-162"/>
<text text-anchor="middle" x="6876" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="6876" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust675" class="cluster">
<title>cluster_system_cpu5_l2cache</title>
<g id="a_clust675"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=12&#10;power_model=&#10;power_state=system.cpu5.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.l2cache.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu5.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6256,-32C6256,-32 6418,-32 6418,-32 6424,-32 6430,-38 6430,-44 6430,-44 6430,-110 6430,-110 6430,-116 6424,-122 6418,-122 6418,-122 6256,-122 6256,-122 6250,-122 6244,-116 6244,-110 6244,-110 6244,-44 6244,-44 6244,-38 6250,-32 6256,-32"/>
<text text-anchor="middle" x="6337" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="6337" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust681" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust681"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6449,-162C6449,-162 6726,-162 6726,-162 6732,-162 6738,-168 6738,-174 6738,-174 6738,-240 6738,-240 6738,-246 6732,-252 6726,-252 6726,-252 6449,-252 6449,-252 6443,-252 6437,-246 6437,-240 6437,-240 6437,-174 6437,-174 6437,-168 6443,-162 6449,-162"/>
<text text-anchor="middle" x="6587.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6587.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust683"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7400,-24C7400,-24 8533,-24 8533,-24 8539,-24 8545,-30 8545,-36 8545,-36 8545,-378 8545,-378 8545,-384 8539,-390 8533,-390 8533,-390 7400,-390 7400,-390 7394,-390 7388,-384 7388,-378 7388,-378 7388,-36 7388,-36 7388,-30 7394,-24 7400,-24"/>
<text text-anchor="middle" x="7966.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="7966.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust684" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust684"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M8191,-146C8191,-146 8525,-146 8525,-146 8531,-146 8537,-152 8537,-158 8537,-158 8537,-332 8537,-332 8537,-338 8531,-344 8525,-344 8525,-344 8191,-344 8191,-344 8185,-344 8179,-338 8179,-332 8179,-332 8179,-158 8179,-158 8179,-152 8185,-146 8191,-146"/>
<text text-anchor="middle" x="8358" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="8358" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust685" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust685"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8199,-154C8199,-154 8342,-154 8342,-154 8348,-154 8354,-160 8354,-166 8354,-166 8354,-286 8354,-286 8354,-292 8348,-298 8342,-298 8342,-298 8199,-298 8199,-298 8193,-298 8187,-292 8187,-286 8187,-286 8187,-166 8187,-166 8187,-160 8193,-154 8199,-154"/>
<text text-anchor="middle" x="8270.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="8270.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust686" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust686"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8207,-162C8207,-162 8334,-162 8334,-162 8340,-162 8346,-168 8346,-174 8346,-174 8346,-240 8346,-240 8346,-246 8340,-252 8334,-252 8334,-252 8207,-252 8207,-252 8201,-252 8195,-246 8195,-240 8195,-240 8195,-174 8195,-174 8195,-168 8201,-162 8207,-162"/>
<text text-anchor="middle" x="8270.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8270.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust688" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust688"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8374,-154C8374,-154 8517,-154 8517,-154 8523,-154 8529,-160 8529,-166 8529,-166 8529,-286 8529,-286 8529,-292 8523,-298 8517,-298 8517,-298 8374,-298 8374,-298 8368,-298 8362,-292 8362,-286 8362,-286 8362,-166 8362,-166 8362,-160 8368,-154 8374,-154"/>
<text text-anchor="middle" x="8445.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8445.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8382,-162C8382,-162 8509,-162 8509,-162 8515,-162 8521,-168 8521,-174 8521,-174 8521,-240 8521,-240 8521,-246 8515,-252 8509,-252 8509,-252 8382,-252 8382,-252 8376,-252 8370,-246 8370,-240 8370,-240 8370,-174 8370,-174 8370,-168 8376,-162 8382,-162"/>
<text text-anchor="middle" x="8445.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8445.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust761" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust761"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7871,-32C7871,-32 8033,-32 8033,-32 8039,-32 8045,-38 8045,-44 8045,-44 8045,-110 8045,-110 8045,-116 8039,-122 8033,-122 8033,-122 7871,-122 7871,-122 7865,-122 7859,-116 7859,-110 7859,-110 7859,-44 7859,-44 7859,-38 7865,-32 7871,-32"/>
<text text-anchor="middle" x="7952" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7952" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust767" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust767"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7656,-32C7656,-32 7818,-32 7818,-32 7824,-32 7830,-38 7830,-44 7830,-44 7830,-110 7830,-110 7830,-116 7824,-122 7818,-122 7818,-122 7656,-122 7656,-122 7650,-122 7644,-116 7644,-110 7644,-110 7644,-44 7644,-44 7644,-38 7650,-32 7656,-32"/>
<text text-anchor="middle" x="7737" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7737" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust773" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust773"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8075,-32C8075,-32 8237,-32 8237,-32 8243,-32 8249,-38 8249,-44 8249,-44 8249,-110 8249,-110 8249,-116 8243,-122 8237,-122 8237,-122 8075,-122 8075,-122 8069,-122 8063,-116 8063,-110 8063,-110 8063,-44 8063,-44 8063,-38 8069,-32 8075,-32"/>
<text text-anchor="middle" x="8156" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="8156" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust779" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust779"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8273,-32C8273,-32 8435,-32 8435,-32 8441,-32 8447,-38 8447,-44 8447,-44 8447,-110 8447,-110 8447,-116 8441,-122 8435,-122 8435,-122 8273,-122 8273,-122 8267,-122 8261,-116 8261,-110 8261,-110 8261,-44 8261,-44 8261,-38 8267,-32 8273,-32"/>
<text text-anchor="middle" x="8354" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="8354" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust785" class="cluster">
<title>cluster_system_cpu6_toL2Bus</title>
<g id="a_clust785"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu6.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu6.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M7923,-162C7923,-162 8159,-162 8159,-162 8165,-162 8171,-168 8171,-174 8171,-174 8171,-240 8171,-240 8171,-246 8165,-252 8159,-252 8159,-252 7923,-252 7923,-252 7917,-252 7911,-246 7911,-240 7911,-240 7911,-174 7911,-174 7911,-168 7917,-162 7923,-162"/>
<text text-anchor="middle" x="8041" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="8041" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust788" class="cluster">
<title>cluster_system_cpu6_l2cache</title>
<g id="a_clust788"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=12&#10;power_model=&#10;power_state=system.cpu6.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.l2cache.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu6.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7421,-32C7421,-32 7583,-32 7583,-32 7589,-32 7595,-38 7595,-44 7595,-44 7595,-110 7595,-110 7595,-116 7589,-122 7583,-122 7583,-122 7421,-122 7421,-122 7415,-122 7409,-116 7409,-110 7409,-110 7409,-44 7409,-44 7409,-38 7415,-32 7421,-32"/>
<text text-anchor="middle" x="7502" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="7502" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust794" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust794"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7614,-162C7614,-162 7891,-162 7891,-162 7897,-162 7903,-168 7903,-174 7903,-174 7903,-240 7903,-240 7903,-246 7897,-252 7891,-252 7891,-252 7614,-252 7614,-252 7608,-252 7602,-246 7602,-240 7602,-240 7602,-174 7602,-174 7602,-168 7608,-162 7614,-162"/>
<text text-anchor="middle" x="7752.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7752.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust796"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2458,-24C2458,-24 3591,-24 3591,-24 3597,-24 3603,-30 3603,-36 3603,-36 3603,-378 3603,-378 3603,-384 3597,-390 3591,-390 3591,-390 2458,-390 2458,-390 2452,-390 2446,-384 2446,-378 2446,-378 2446,-36 2446,-36 2446,-30 2452,-24 2458,-24"/>
<text text-anchor="middle" x="3024.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="3024.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust797" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust797"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3249,-146C3249,-146 3583,-146 3583,-146 3589,-146 3595,-152 3595,-158 3595,-158 3595,-332 3595,-332 3595,-338 3589,-344 3583,-344 3583,-344 3249,-344 3249,-344 3243,-344 3237,-338 3237,-332 3237,-332 3237,-158 3237,-158 3237,-152 3243,-146 3249,-146"/>
<text text-anchor="middle" x="3416" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3416" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust798" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust798"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3257,-154C3257,-154 3400,-154 3400,-154 3406,-154 3412,-160 3412,-166 3412,-166 3412,-286 3412,-286 3412,-292 3406,-298 3400,-298 3400,-298 3257,-298 3257,-298 3251,-298 3245,-292 3245,-286 3245,-286 3245,-166 3245,-166 3245,-160 3251,-154 3257,-154"/>
<text text-anchor="middle" x="3328.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3328.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust799" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust799"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3265,-162C3265,-162 3392,-162 3392,-162 3398,-162 3404,-168 3404,-174 3404,-174 3404,-240 3404,-240 3404,-246 3398,-252 3392,-252 3392,-252 3265,-252 3265,-252 3259,-252 3253,-246 3253,-240 3253,-240 3253,-174 3253,-174 3253,-168 3259,-162 3265,-162"/>
<text text-anchor="middle" x="3328.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3328.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust801" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust801"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3432,-154C3432,-154 3575,-154 3575,-154 3581,-154 3587,-160 3587,-166 3587,-166 3587,-286 3587,-286 3587,-292 3581,-298 3575,-298 3575,-298 3432,-298 3432,-298 3426,-298 3420,-292 3420,-286 3420,-286 3420,-166 3420,-166 3420,-160 3426,-154 3432,-154"/>
<text text-anchor="middle" x="3503.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3503.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust802" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust802"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3440,-162C3440,-162 3567,-162 3567,-162 3573,-162 3579,-168 3579,-174 3579,-174 3579,-240 3579,-240 3579,-246 3573,-252 3567,-252 3567,-252 3440,-252 3440,-252 3434,-252 3428,-246 3428,-240 3428,-240 3428,-174 3428,-174 3428,-168 3434,-162 3440,-162"/>
<text text-anchor="middle" x="3503.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3503.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust874" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust874"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2771,-32C2771,-32 2933,-32 2933,-32 2939,-32 2945,-38 2945,-44 2945,-44 2945,-110 2945,-110 2945,-116 2939,-122 2933,-122 2933,-122 2771,-122 2771,-122 2765,-122 2759,-116 2759,-110 2759,-110 2759,-44 2759,-44 2759,-38 2765,-32 2771,-32"/>
<text text-anchor="middle" x="2852" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2852" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust880" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust880"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2508,-32C2508,-32 2670,-32 2670,-32 2676,-32 2682,-38 2682,-44 2682,-44 2682,-110 2682,-110 2682,-116 2676,-122 2670,-122 2670,-122 2508,-122 2508,-122 2502,-122 2496,-116 2496,-110 2496,-110 2496,-44 2496,-44 2496,-38 2502,-32 2508,-32"/>
<text text-anchor="middle" x="2589" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2589" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust886" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust886"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3000,-32C3000,-32 3162,-32 3162,-32 3168,-32 3174,-38 3174,-44 3174,-44 3174,-110 3174,-110 3174,-116 3168,-122 3162,-122 3162,-122 3000,-122 3000,-122 2994,-122 2988,-116 2988,-110 2988,-110 2988,-44 2988,-44 2988,-38 2994,-32 3000,-32"/>
<text text-anchor="middle" x="3081" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3081" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust892" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust892"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3213,-32C3213,-32 3375,-32 3375,-32 3381,-32 3387,-38 3387,-44 3387,-44 3387,-110 3387,-110 3387,-116 3381,-122 3375,-122 3375,-122 3213,-122 3213,-122 3207,-122 3201,-116 3201,-110 3201,-110 3201,-44 3201,-44 3201,-38 3207,-32 3213,-32"/>
<text text-anchor="middle" x="3294" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3294" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust898" class="cluster">
<title>cluster_system_cpu7_toL2Bus</title>
<g id="a_clust898"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu7.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu7.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2981,-162C2981,-162 3217,-162 3217,-162 3223,-162 3229,-168 3229,-174 3229,-174 3229,-240 3229,-240 3229,-246 3223,-252 3217,-252 3217,-252 2981,-252 2981,-252 2975,-252 2969,-246 2969,-240 2969,-240 2969,-174 2969,-174 2969,-168 2975,-162 2981,-162"/>
<text text-anchor="middle" x="3099" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="3099" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust901" class="cluster">
<title>cluster_system_cpu7_l2cache</title>
<g id="a_clust901"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=12&#10;power_model=&#10;power_state=system.cpu7.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.l2cache.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu7.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3416,-32C3416,-32 3578,-32 3578,-32 3584,-32 3590,-38 3590,-44 3590,-44 3590,-110 3590,-110 3590,-116 3584,-122 3578,-122 3578,-122 3416,-122 3416,-122 3410,-122 3404,-116 3404,-110 3404,-110 3404,-44 3404,-44 3404,-38 3410,-32 3416,-32"/>
<text text-anchor="middle" x="3497" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="3497" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust907" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust907"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2672,-162C2672,-162 2949,-162 2949,-162 2955,-162 2961,-168 2961,-174 2961,-174 2961,-240 2961,-240 2961,-246 2955,-252 2949,-252 2949,-252 2672,-252 2672,-252 2666,-252 2660,-246 2660,-240 2660,-240 2660,-174 2660,-174 2660,-168 2666,-162 2672,-162"/>
<text text-anchor="middle" x="2810.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2810.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust909" class="cluster">
<title>cluster_system_cpu8</title>
<g id="a_clust909"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu8.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=8&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu8.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu8.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu8.interrupts&#10;isa=system.cpu8.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu8.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu8.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu8.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3623,-24C3623,-24 4756,-24 4756,-24 4762,-24 4768,-30 4768,-36 4768,-36 4768,-378 4768,-378 4768,-384 4762,-390 4756,-390 4756,-390 3623,-390 3623,-390 3617,-390 3611,-384 3611,-378 3611,-378 3611,-36 3611,-36 3611,-30 3617,-24 3623,-24"/>
<text text-anchor="middle" x="4189.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu8 </text>
<text text-anchor="middle" x="4189.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust910" class="cluster">
<title>cluster_system_cpu8_mmu</title>
<g id="a_clust910"><a xlink:title="dtb=system.cpu8.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu8.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4414,-146C4414,-146 4748,-146 4748,-146 4754,-146 4760,-152 4760,-158 4760,-158 4760,-332 4760,-332 4760,-338 4754,-344 4748,-344 4748,-344 4414,-344 4414,-344 4408,-344 4402,-338 4402,-332 4402,-332 4402,-158 4402,-158 4402,-152 4408,-146 4414,-146"/>
<text text-anchor="middle" x="4581" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4581" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust911" class="cluster">
<title>cluster_system_cpu8_mmu_itb</title>
<g id="a_clust911"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu8.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4422,-154C4422,-154 4565,-154 4565,-154 4571,-154 4577,-160 4577,-166 4577,-166 4577,-286 4577,-286 4577,-292 4571,-298 4565,-298 4565,-298 4422,-298 4422,-298 4416,-298 4410,-292 4410,-286 4410,-286 4410,-166 4410,-166 4410,-160 4416,-154 4422,-154"/>
<text text-anchor="middle" x="4493.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4493.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust912" class="cluster">
<title>cluster_system_cpu8_mmu_itb_walker</title>
<g id="a_clust912"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu8.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4430,-162C4430,-162 4557,-162 4557,-162 4563,-162 4569,-168 4569,-174 4569,-174 4569,-240 4569,-240 4569,-246 4563,-252 4557,-252 4557,-252 4430,-252 4430,-252 4424,-252 4418,-246 4418,-240 4418,-240 4418,-174 4418,-174 4418,-168 4424,-162 4430,-162"/>
<text text-anchor="middle" x="4493.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4493.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust914" class="cluster">
<title>cluster_system_cpu8_mmu_dtb</title>
<g id="a_clust914"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu8.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4597,-154C4597,-154 4740,-154 4740,-154 4746,-154 4752,-160 4752,-166 4752,-166 4752,-286 4752,-286 4752,-292 4746,-298 4740,-298 4740,-298 4597,-298 4597,-298 4591,-298 4585,-292 4585,-286 4585,-286 4585,-166 4585,-166 4585,-160 4591,-154 4597,-154"/>
<text text-anchor="middle" x="4668.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4668.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust915" class="cluster">
<title>cluster_system_cpu8_mmu_dtb_walker</title>
<g id="a_clust915"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu8.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4605,-162C4605,-162 4732,-162 4732,-162 4738,-162 4744,-168 4744,-174 4744,-174 4744,-240 4744,-240 4744,-246 4738,-252 4732,-252 4732,-252 4605,-252 4605,-252 4599,-252 4593,-246 4593,-240 4593,-240 4593,-174 4593,-174 4593,-168 4599,-162 4605,-162"/>
<text text-anchor="middle" x="4668.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4668.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust987" class="cluster">
<title>cluster_system_cpu8_icache</title>
<g id="a_clust987"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu8.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu8.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu8.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3936,-32C3936,-32 4098,-32 4098,-32 4104,-32 4110,-38 4110,-44 4110,-44 4110,-110 4110,-110 4110,-116 4104,-122 4098,-122 4098,-122 3936,-122 3936,-122 3930,-122 3924,-116 3924,-110 3924,-110 3924,-44 3924,-44 3924,-38 3930,-32 3936,-32"/>
<text text-anchor="middle" x="4017" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4017" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust993" class="cluster">
<title>cluster_system_cpu8_dcache</title>
<g id="a_clust993"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu8.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu8.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu8.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3673,-32C3673,-32 3835,-32 3835,-32 3841,-32 3847,-38 3847,-44 3847,-44 3847,-110 3847,-110 3847,-116 3841,-122 3835,-122 3835,-122 3673,-122 3673,-122 3667,-122 3661,-116 3661,-110 3661,-110 3661,-44 3661,-44 3661,-38 3667,-32 3673,-32"/>
<text text-anchor="middle" x="3754" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3754" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust999" class="cluster">
<title>cluster_system_cpu8_itb_walker_cache</title>
<g id="a_clust999"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu8.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu8.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu8.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4165,-32C4165,-32 4327,-32 4327,-32 4333,-32 4339,-38 4339,-44 4339,-44 4339,-110 4339,-110 4339,-116 4333,-122 4327,-122 4327,-122 4165,-122 4165,-122 4159,-122 4153,-116 4153,-110 4153,-110 4153,-44 4153,-44 4153,-38 4159,-32 4165,-32"/>
<text text-anchor="middle" x="4246" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4246" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1005" class="cluster">
<title>cluster_system_cpu8_dtb_walker_cache</title>
<g id="a_clust1005"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu8.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu8.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu8.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4378,-32C4378,-32 4540,-32 4540,-32 4546,-32 4552,-38 4552,-44 4552,-44 4552,-110 4552,-110 4552,-116 4546,-122 4540,-122 4540,-122 4378,-122 4378,-122 4372,-122 4366,-116 4366,-110 4366,-110 4366,-44 4366,-44 4366,-38 4372,-32 4378,-32"/>
<text text-anchor="middle" x="4459" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4459" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1011" class="cluster">
<title>cluster_system_cpu8_toL2Bus</title>
<g id="a_clust1011"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu8.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu8.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M4146,-162C4146,-162 4382,-162 4382,-162 4388,-162 4394,-168 4394,-174 4394,-174 4394,-240 4394,-240 4394,-246 4388,-252 4382,-252 4382,-252 4146,-252 4146,-252 4140,-252 4134,-246 4134,-240 4134,-240 4134,-174 4134,-174 4134,-168 4140,-162 4146,-162"/>
<text text-anchor="middle" x="4264" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="4264" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1014" class="cluster">
<title>cluster_system_cpu8_l2cache</title>
<g id="a_clust1014"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=12&#10;power_model=&#10;power_state=system.cpu8.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu8.l2cache.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu8.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4581,-32C4581,-32 4743,-32 4743,-32 4749,-32 4755,-38 4755,-44 4755,-44 4755,-110 4755,-110 4755,-116 4749,-122 4743,-122 4743,-122 4581,-122 4581,-122 4575,-122 4569,-116 4569,-110 4569,-110 4569,-44 4569,-44 4569,-38 4575,-32 4581,-32"/>
<text text-anchor="middle" x="4662" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="4662" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1020" class="cluster">
<title>cluster_system_cpu8_interrupts</title>
<g id="a_clust1020"><a xlink:title="clk_domain=system.cpu8.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3837,-162C3837,-162 4114,-162 4114,-162 4120,-162 4126,-168 4126,-174 4126,-174 4126,-240 4126,-240 4126,-246 4120,-252 4114,-252 4114,-252 3837,-252 3837,-252 3831,-252 3825,-246 3825,-240 3825,-240 3825,-174 3825,-174 3825,-168 3831,-162 3837,-162"/>
<text text-anchor="middle" x="3975.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3975.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1022" class="cluster">
<title>cluster_system_cpu9</title>
<g id="a_clust1022"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu9.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=9&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu9.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu9.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu9.interrupts&#10;isa=system.cpu9.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu9.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu9.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu9.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4788,-24C4788,-24 5921,-24 5921,-24 5927,-24 5933,-30 5933,-36 5933,-36 5933,-378 5933,-378 5933,-384 5927,-390 5921,-390 5921,-390 4788,-390 4788,-390 4782,-390 4776,-384 4776,-378 4776,-378 4776,-36 4776,-36 4776,-30 4782,-24 4788,-24"/>
<text text-anchor="middle" x="5354.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu9 </text>
<text text-anchor="middle" x="5354.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1023" class="cluster">
<title>cluster_system_cpu9_mmu</title>
<g id="a_clust1023"><a xlink:title="dtb=system.cpu9.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu9.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5579,-146C5579,-146 5913,-146 5913,-146 5919,-146 5925,-152 5925,-158 5925,-158 5925,-332 5925,-332 5925,-338 5919,-344 5913,-344 5913,-344 5579,-344 5579,-344 5573,-344 5567,-338 5567,-332 5567,-332 5567,-158 5567,-158 5567,-152 5573,-146 5579,-146"/>
<text text-anchor="middle" x="5746" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5746" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1024" class="cluster">
<title>cluster_system_cpu9_mmu_itb</title>
<g id="a_clust1024"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu9.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5587,-154C5587,-154 5730,-154 5730,-154 5736,-154 5742,-160 5742,-166 5742,-166 5742,-286 5742,-286 5742,-292 5736,-298 5730,-298 5730,-298 5587,-298 5587,-298 5581,-298 5575,-292 5575,-286 5575,-286 5575,-166 5575,-166 5575,-160 5581,-154 5587,-154"/>
<text text-anchor="middle" x="5658.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5658.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1025" class="cluster">
<title>cluster_system_cpu9_mmu_itb_walker</title>
<g id="a_clust1025"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu9.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5595,-162C5595,-162 5722,-162 5722,-162 5728,-162 5734,-168 5734,-174 5734,-174 5734,-240 5734,-240 5734,-246 5728,-252 5722,-252 5722,-252 5595,-252 5595,-252 5589,-252 5583,-246 5583,-240 5583,-240 5583,-174 5583,-174 5583,-168 5589,-162 5595,-162"/>
<text text-anchor="middle" x="5658.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5658.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1027" class="cluster">
<title>cluster_system_cpu9_mmu_dtb</title>
<g id="a_clust1027"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu9.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5762,-154C5762,-154 5905,-154 5905,-154 5911,-154 5917,-160 5917,-166 5917,-166 5917,-286 5917,-286 5917,-292 5911,-298 5905,-298 5905,-298 5762,-298 5762,-298 5756,-298 5750,-292 5750,-286 5750,-286 5750,-166 5750,-166 5750,-160 5756,-154 5762,-154"/>
<text text-anchor="middle" x="5833.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5833.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1028" class="cluster">
<title>cluster_system_cpu9_mmu_dtb_walker</title>
<g id="a_clust1028"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu9.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5770,-162C5770,-162 5897,-162 5897,-162 5903,-162 5909,-168 5909,-174 5909,-174 5909,-240 5909,-240 5909,-246 5903,-252 5897,-252 5897,-252 5770,-252 5770,-252 5764,-252 5758,-246 5758,-240 5758,-240 5758,-174 5758,-174 5758,-168 5764,-162 5770,-162"/>
<text text-anchor="middle" x="5833.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5833.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1100" class="cluster">
<title>cluster_system_cpu9_icache</title>
<g id="a_clust1100"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu9.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu9.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu9.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5101,-32C5101,-32 5263,-32 5263,-32 5269,-32 5275,-38 5275,-44 5275,-44 5275,-110 5275,-110 5275,-116 5269,-122 5263,-122 5263,-122 5101,-122 5101,-122 5095,-122 5089,-116 5089,-110 5089,-110 5089,-44 5089,-44 5089,-38 5095,-32 5101,-32"/>
<text text-anchor="middle" x="5182" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5182" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1106" class="cluster">
<title>cluster_system_cpu9_dcache</title>
<g id="a_clust1106"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu9.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu9.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu9.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4838,-32C4838,-32 5000,-32 5000,-32 5006,-32 5012,-38 5012,-44 5012,-44 5012,-110 5012,-110 5012,-116 5006,-122 5000,-122 5000,-122 4838,-122 4838,-122 4832,-122 4826,-116 4826,-110 4826,-110 4826,-44 4826,-44 4826,-38 4832,-32 4838,-32"/>
<text text-anchor="middle" x="4919" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4919" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1112" class="cluster">
<title>cluster_system_cpu9_itb_walker_cache</title>
<g id="a_clust1112"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu9.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu9.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu9.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5330,-32C5330,-32 5492,-32 5492,-32 5498,-32 5504,-38 5504,-44 5504,-44 5504,-110 5504,-110 5504,-116 5498,-122 5492,-122 5492,-122 5330,-122 5330,-122 5324,-122 5318,-116 5318,-110 5318,-110 5318,-44 5318,-44 5318,-38 5324,-32 5330,-32"/>
<text text-anchor="middle" x="5411" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5411" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1118" class="cluster">
<title>cluster_system_cpu9_dtb_walker_cache</title>
<g id="a_clust1118"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu9.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu9.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu9.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5543,-32C5543,-32 5705,-32 5705,-32 5711,-32 5717,-38 5717,-44 5717,-44 5717,-110 5717,-110 5717,-116 5711,-122 5705,-122 5705,-122 5543,-122 5543,-122 5537,-122 5531,-116 5531,-110 5531,-110 5531,-44 5531,-44 5531,-38 5537,-32 5543,-32"/>
<text text-anchor="middle" x="5624" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5624" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1124" class="cluster">
<title>cluster_system_cpu9_toL2Bus</title>
<g id="a_clust1124"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu9.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu9.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M5311,-162C5311,-162 5547,-162 5547,-162 5553,-162 5559,-168 5559,-174 5559,-174 5559,-240 5559,-240 5559,-246 5553,-252 5547,-252 5547,-252 5311,-252 5311,-252 5305,-252 5299,-246 5299,-240 5299,-240 5299,-174 5299,-174 5299,-168 5305,-162 5311,-162"/>
<text text-anchor="middle" x="5429" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="5429" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1127" class="cluster">
<title>cluster_system_cpu9_l2cache</title>
<g id="a_clust1127"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=12&#10;power_model=&#10;power_state=system.cpu9.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu9.l2cache.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu9.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5746,-32C5746,-32 5908,-32 5908,-32 5914,-32 5920,-38 5920,-44 5920,-44 5920,-110 5920,-110 5920,-116 5914,-122 5908,-122 5908,-122 5746,-122 5746,-122 5740,-122 5734,-116 5734,-110 5734,-110 5734,-44 5734,-44 5734,-38 5740,-32 5746,-32"/>
<text text-anchor="middle" x="5827" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="5827" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1133" class="cluster">
<title>cluster_system_cpu9_interrupts</title>
<g id="a_clust1133"><a xlink:title="clk_domain=system.cpu9.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5002,-162C5002,-162 5279,-162 5279,-162 5285,-162 5291,-168 5291,-174 5291,-174 5291,-240 5291,-240 5291,-246 5285,-252 5279,-252 5279,-252 5002,-252 5002,-252 4996,-252 4990,-246 4990,-240 4990,-240 4990,-174 4990,-174 4990,-168 4996,-162 5002,-162"/>
<text text-anchor="middle" x="5140.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5140.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1139" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust1139"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M5545,-398C5545,-398 5781,-398 5781,-398 5787,-398 5793,-404 5793,-410 5793,-410 5793,-476 5793,-476 5793,-482 5787,-488 5781,-488 5781,-488 5545,-488 5545,-488 5539,-488 5533,-482 5533,-476 5533,-476 5533,-410 5533,-410 5533,-404 5539,-398 5545,-398"/>
<text text-anchor="middle" x="5663" y="-472.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="5663" y="-457.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust1142" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust1142"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=36&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=36&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=36&#10;sequential_access=false&#10;size=16777216&#10;system=system&#10;tag_latency=36&#10;tags=system.l3.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6041,-32C6041,-32 6203,-32 6203,-32 6209,-32 6215,-38 6215,-44 6215,-44 6215,-110 6215,-110 6215,-116 6209,-122 6203,-122 6203,-122 6041,-122 6041,-122 6035,-122 6029,-116 6029,-110 6029,-110 6029,-44 6029,-44 6029,-38 6035,-32 6041,-32"/>
<text text-anchor="middle" x="6122" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="6122" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust1148" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust1148"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=false&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M5953,-162C5953,-162 6189,-162 6189,-162 6195,-162 6201,-168 6201,-174 6201,-174 6201,-240 6201,-240 6201,-246 6195,-252 6189,-252 6189,-252 5953,-252 5953,-252 5947,-252 5941,-246 5941,-240 5941,-240 5941,-174 5941,-174 5941,-168 5947,-162 5953,-162"/>
<text text-anchor="middle" x="6071" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="6071" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L3XBar</text>
</a>
</g>
</g>
<g id="clust1151" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust1151"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-162C36,-162 96,-162 96,-162 102,-162 108,-168 108,-174 108,-174 108,-240 108,-240 108,-246 102,-252 96,-252 96,-252 36,-252 36,-252 30,-252 24,-246 24,-240 24,-240 24,-174 24,-174 24,-168 30,-162 36,-162"/>
<text text-anchor="middle" x="66" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="66" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M5764.5,-572C5764.5,-572 5697.5,-572 5697.5,-572 5691.5,-572 5685.5,-566 5685.5,-560 5685.5,-560 5685.5,-548 5685.5,-548 5685.5,-542 5691.5,-536 5697.5,-536 5697.5,-536 5764.5,-536 5764.5,-536 5770.5,-536 5776.5,-542 5776.5,-548 5776.5,-548 5776.5,-560 5776.5,-560 5776.5,-566 5770.5,-572 5764.5,-572"/>
<text text-anchor="middle" x="5731" y="-550.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node192" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5773,-442C5773,-442 5689,-442 5689,-442 5683,-442 5677,-436 5677,-430 5677,-430 5677,-418 5677,-418 5677,-412 5683,-406 5689,-406 5689,-406 5773,-406 5773,-406 5779,-406 5785,-412 5785,-418 5785,-418 5785,-430 5785,-430 5785,-436 5779,-442 5773,-442"/>
<text text-anchor="middle" x="5731" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M5731,-535.74C5731,-514.36 5731,-477.69 5731,-452.44"/>
<polygon fill="black" stroke="black" points="5734.5,-452.4 5731,-442.4 5727.5,-452.4 5734.5,-452.4"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M11075,-206C11075,-206 11013,-206 11013,-206 11007,-206 11001,-200 11001,-194 11001,-194 11001,-182 11001,-182 11001,-176 11007,-170 11013,-170 11013,-170 11075,-170 11075,-170 11081,-170 11087,-176 11087,-182 11087,-182 11087,-194 11087,-194 11087,-200 11081,-206 11075,-206"/>
<text text-anchor="middle" x="11044" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11421.5,-76C11421.5,-76 11374.5,-76 11374.5,-76 11368.5,-76 11362.5,-70 11362.5,-64 11362.5,-64 11362.5,-52 11362.5,-52 11362.5,-46 11368.5,-40 11374.5,-40 11374.5,-40 11421.5,-40 11421.5,-40 11427.5,-40 11433.5,-46 11433.5,-52 11433.5,-52 11433.5,-64 11433.5,-64 11433.5,-70 11427.5,-76 11421.5,-76"/>
<text text-anchor="middle" x="11398" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M11059.54,-169.8C11068.43,-161.13 11080.33,-151.34 11093,-146 11190.15,-105.04 11232.76,-165.05 11329,-122 11348.06,-113.47 11365.4,-97.59 11377.93,-83.91"/>
<polygon fill="black" stroke="black" points="11380.75,-86 11384.73,-76.18 11375.5,-81.37 11380.75,-86"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M10970.5,-206C10970.5,-206 10903.5,-206 10903.5,-206 10897.5,-206 10891.5,-200 10891.5,-194 10891.5,-194 10891.5,-182 10891.5,-182 10891.5,-176 10897.5,-170 10903.5,-170 10903.5,-170 10970.5,-170 10970.5,-170 10976.5,-170 10982.5,-176 10982.5,-182 10982.5,-182 10982.5,-194 10982.5,-194 10982.5,-200 10976.5,-206 10970.5,-206"/>
<text text-anchor="middle" x="10937" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11206.5,-76C11206.5,-76 11159.5,-76 11159.5,-76 11153.5,-76 11147.5,-70 11147.5,-64 11147.5,-64 11147.5,-52 11147.5,-52 11147.5,-46 11153.5,-40 11159.5,-40 11159.5,-40 11206.5,-40 11206.5,-40 11212.5,-40 11218.5,-46 11218.5,-52 11218.5,-52 11218.5,-64 11218.5,-64 11218.5,-70 11212.5,-76 11206.5,-76"/>
<text text-anchor="middle" x="11183" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M10956.11,-169.69C10966.15,-161.42 10979.04,-152.03 10992,-146 11034.22,-126.34 11051.54,-141.14 11094,-122 11116.4,-111.9 11138.95,-95.86 11155.76,-82.48"/>
<polygon fill="black" stroke="black" points="11157.97,-85.2 11163.52,-76.17 11153.55,-79.77 11157.97,-85.2"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11740,-206C11740,-206 11710,-206 11710,-206 11704,-206 11698,-200 11698,-194 11698,-194 11698,-182 11698,-182 11698,-176 11704,-170 11710,-170 11710,-170 11740,-170 11740,-170 11746,-170 11752,-176 11752,-182 11752,-182 11752,-194 11752,-194 11752,-200 11746,-206 11740,-206"/>
<text text-anchor="middle" x="11725" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11723.5,-76C11723.5,-76 11676.5,-76 11676.5,-76 11670.5,-76 11664.5,-70 11664.5,-64 11664.5,-64 11664.5,-52 11664.5,-52 11664.5,-46 11670.5,-40 11676.5,-40 11676.5,-40 11723.5,-40 11723.5,-40 11729.5,-40 11735.5,-46 11735.5,-52 11735.5,-52 11735.5,-64 11735.5,-64 11735.5,-70 11729.5,-76 11723.5,-76"/>
<text text-anchor="middle" x="11700" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11721.63,-169.74C11717.45,-148.36 11710.29,-111.69 11705.36,-86.44"/>
<polygon fill="black" stroke="black" points="11708.75,-85.54 11703.4,-76.4 11701.88,-86.88 11708.75,-85.54"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11915,-206C11915,-206 11885,-206 11885,-206 11879,-206 11873,-200 11873,-194 11873,-194 11873,-182 11873,-182 11873,-176 11879,-170 11885,-170 11885,-170 11915,-170 11915,-170 11921,-170 11927,-176 11927,-182 11927,-182 11927,-194 11927,-194 11927,-200 11921,-206 11915,-206"/>
<text text-anchor="middle" x="11900" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11921.5,-76C11921.5,-76 11874.5,-76 11874.5,-76 11868.5,-76 11862.5,-70 11862.5,-64 11862.5,-64 11862.5,-52 11862.5,-52 11862.5,-46 11868.5,-40 11874.5,-40 11874.5,-40 11921.5,-40 11921.5,-40 11927.5,-40 11933.5,-46 11933.5,-52 11933.5,-52 11933.5,-64 11933.5,-64 11933.5,-70 11927.5,-76 11921.5,-76"/>
<text text-anchor="middle" x="11898" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11899.73,-169.74C11899.4,-148.36 11898.82,-111.69 11898.43,-86.44"/>
<polygon fill="black" stroke="black" points="11901.93,-86.34 11898.27,-76.4 11894.93,-86.45 11901.93,-86.34"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11520,-76C11520,-76 11464,-76 11464,-76 11458,-76 11452,-70 11452,-64 11452,-64 11452,-52 11452,-52 11452,-46 11458,-40 11464,-40 11464,-40 11520,-40 11520,-40 11526,-40 11532,-46 11532,-52 11532,-52 11532,-64 11532,-64 11532,-70 11526,-76 11520,-76"/>
<text text-anchor="middle" x="11492" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11305,-76C11305,-76 11249,-76 11249,-76 11243,-76 11237,-70 11237,-64 11237,-64 11237,-52 11237,-52 11237,-46 11243,-40 11249,-40 11249,-40 11305,-40 11305,-40 11311,-40 11317,-46 11317,-52 11317,-52 11317,-64 11317,-64 11317,-70 11311,-76 11305,-76"/>
<text text-anchor="middle" x="11277" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11634,-76C11634,-76 11578,-76 11578,-76 11572,-76 11566,-70 11566,-64 11566,-64 11566,-52 11566,-52 11566,-46 11572,-40 11578,-40 11578,-40 11634,-40 11634,-40 11640,-40 11646,-46 11646,-52 11646,-52 11646,-64 11646,-64 11646,-70 11640,-76 11634,-76"/>
<text text-anchor="middle" x="11606" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11832,-76C11832,-76 11776,-76 11776,-76 11770,-76 11764,-70 11764,-64 11764,-64 11764,-52 11764,-52 11764,-46 11770,-40 11776,-40 11776,-40 11832,-40 11832,-40 11838,-40 11844,-46 11844,-52 11844,-52 11844,-64 11844,-64 11844,-70 11838,-76 11832,-76"/>
<text text-anchor="middle" x="11804" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu0_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M11646,-206C11646,-206 11562,-206 11562,-206 11556,-206 11550,-200 11550,-194 11550,-194 11550,-182 11550,-182 11550,-176 11556,-170 11562,-170 11562,-170 11646,-170 11646,-170 11652,-170 11658,-176 11658,-182 11658,-182 11658,-194 11658,-194 11658,-200 11652,-206 11646,-206"/>
<text text-anchor="middle" x="11604" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M11582.17,-162.05C11560.1,-136.82 11526.57,-98.51 11507.22,-76.4"/>
<polygon fill="black" stroke="black" points="11579.68,-164.52 11588.9,-169.74 11584.94,-159.91 11579.68,-164.52"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M11574.69,-164C11564.54,-157.14 11552.75,-150.3 11541,-146 11460.66,-116.59 11428.17,-156.77 11350,-122 11326.44,-111.52 11304.81,-90.85 11291.31,-76.04"/>
<polygon fill="black" stroke="black" points="11572.96,-167.06 11583.14,-169.98 11577,-161.35 11572.96,-167.06"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M11604.43,-159.72C11604.82,-134.52 11605.39,-97.84 11605.73,-76.4"/>
<polygon fill="black" stroke="black" points="11600.93,-159.68 11604.27,-169.74 11607.93,-159.79 11600.93,-159.68"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M11645.47,-165.32C11658.33,-158.85 11672.65,-151.91 11686,-146 11713.02,-134.05 11723.73,-138.85 11748,-122 11766.03,-109.48 11782.16,-90.01 11792.42,-76.02"/>
<polygon fill="black" stroke="black" points="11643.72,-162.28 11636.38,-169.93 11646.88,-168.52 11643.72,-162.28"/>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu0_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M11520,-206C11520,-206 11426,-206 11426,-206 11420,-206 11414,-200 11414,-194 11414,-194 11414,-182 11414,-182 11414,-176 11420,-170 11426,-170 11426,-170 11520,-170 11520,-170 11526,-170 11532,-176 11532,-182 11532,-182 11532,-194 11532,-194 11532,-200 11526,-206 11520,-206"/>
<text text-anchor="middle" x="11473" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu0_l2cache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu0_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11069.5,-76C11069.5,-76 11022.5,-76 11022.5,-76 11016.5,-76 11010.5,-70 11010.5,-64 11010.5,-64 11010.5,-52 11010.5,-52 11010.5,-46 11016.5,-40 11022.5,-40 11022.5,-40 11069.5,-40 11069.5,-40 11075.5,-40 11081.5,-46 11081.5,-52 11081.5,-52 11081.5,-64 11081.5,-64 11081.5,-70 11075.5,-76 11069.5,-76"/>
<text text-anchor="middle" x="11046" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M11449.58,-170C11436.29,-161.27 11418.96,-151.37 11402,-146 11288.41,-110.03 11246.81,-163.17 11135,-122 11111.49,-113.34 11088.5,-96.8 11071.78,-82.84"/>
<polygon fill="black" stroke="black" points="11073.96,-80.1 11064.1,-76.24 11069.4,-85.41 11073.96,-80.1"/>
</g>
<!-- system_cpu0_l2cache_mem_side -->
<g id="node17" class="node">
<title>system_cpu0_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10980,-76C10980,-76 10924,-76 10924,-76 10918,-76 10912,-70 10912,-64 10912,-64 10912,-52 10912,-52 10912,-46 10918,-40 10924,-40 10924,-40 10980,-40 10980,-40 10986,-40 10992,-46 10992,-52 10992,-52 10992,-64 10992,-64 10992,-70 10986,-76 10980,-76"/>
<text text-anchor="middle" x="10952" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node18" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M11377.5,-206C11377.5,-206 11306.5,-206 11306.5,-206 11300.5,-206 11294.5,-200 11294.5,-194 11294.5,-194 11294.5,-182 11294.5,-182 11294.5,-176 11300.5,-170 11306.5,-170 11306.5,-170 11377.5,-170 11377.5,-170 11383.5,-170 11389.5,-176 11389.5,-182 11389.5,-182 11389.5,-194 11389.5,-194 11389.5,-200 11383.5,-206 11377.5,-206"/>
<text text-anchor="middle" x="11342" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node19" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M11264.5,-206C11264.5,-206 11189.5,-206 11189.5,-206 11183.5,-206 11177.5,-200 11177.5,-194 11177.5,-194 11177.5,-182 11177.5,-182 11177.5,-176 11183.5,-170 11189.5,-170 11189.5,-170 11264.5,-170 11264.5,-170 11270.5,-170 11276.5,-176 11276.5,-182 11276.5,-182 11276.5,-194 11276.5,-194 11276.5,-200 11270.5,-206 11264.5,-206"/>
<text text-anchor="middle" x="11227" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node20" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M11147,-206C11147,-206 11117,-206 11117,-206 11111,-206 11105,-200 11105,-194 11105,-194 11105,-182 11105,-182 11105,-176 11111,-170 11117,-170 11117,-170 11147,-170 11147,-170 11153,-170 11159,-176 11159,-182 11159,-182 11159,-194 11159,-194 11159,-200 11153,-206 11147,-206"/>
<text text-anchor="middle" x="11132" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node21" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8745,-206C8745,-206 8683,-206 8683,-206 8677,-206 8671,-200 8671,-194 8671,-194 8671,-182 8671,-182 8671,-176 8677,-170 8683,-170 8683,-170 8745,-170 8745,-170 8751,-170 8757,-176 8757,-182 8757,-182 8757,-194 8757,-194 8757,-200 8751,-206 8745,-206"/>
<text text-anchor="middle" x="8714" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9091.5,-76C9091.5,-76 9044.5,-76 9044.5,-76 9038.5,-76 9032.5,-70 9032.5,-64 9032.5,-64 9032.5,-52 9032.5,-52 9032.5,-46 9038.5,-40 9044.5,-40 9044.5,-40 9091.5,-40 9091.5,-40 9097.5,-40 9103.5,-46 9103.5,-52 9103.5,-52 9103.5,-64 9103.5,-64 9103.5,-70 9097.5,-76 9091.5,-76"/>
<text text-anchor="middle" x="9068" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M8729.54,-169.8C8738.43,-161.13 8750.33,-151.34 8763,-146 8860.15,-105.04 8902.76,-165.05 8999,-122 9018.06,-113.47 9035.4,-97.59 9047.93,-83.91"/>
<polygon fill="black" stroke="black" points="9050.75,-86 9054.73,-76.18 9045.5,-81.37 9050.75,-86"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node22" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M8640.5,-206C8640.5,-206 8573.5,-206 8573.5,-206 8567.5,-206 8561.5,-200 8561.5,-194 8561.5,-194 8561.5,-182 8561.5,-182 8561.5,-176 8567.5,-170 8573.5,-170 8573.5,-170 8640.5,-170 8640.5,-170 8646.5,-170 8652.5,-176 8652.5,-182 8652.5,-182 8652.5,-194 8652.5,-194 8652.5,-200 8646.5,-206 8640.5,-206"/>
<text text-anchor="middle" x="8607" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8876.5,-76C8876.5,-76 8829.5,-76 8829.5,-76 8823.5,-76 8817.5,-70 8817.5,-64 8817.5,-64 8817.5,-52 8817.5,-52 8817.5,-46 8823.5,-40 8829.5,-40 8829.5,-40 8876.5,-40 8876.5,-40 8882.5,-40 8888.5,-46 8888.5,-52 8888.5,-52 8888.5,-64 8888.5,-64 8888.5,-70 8882.5,-76 8876.5,-76"/>
<text text-anchor="middle" x="8853" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M8625.49,-169.84C8635.57,-161.4 8648.68,-151.81 8662,-146 8715.85,-122.5 8740.22,-149.76 8792,-122 8809,-112.89 8824.12,-97.36 8835.05,-84"/>
<polygon fill="black" stroke="black" points="8837.87,-86.07 8841.29,-76.04 8832.37,-81.75 8837.87,-86.07"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node23" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9410,-206C9410,-206 9380,-206 9380,-206 9374,-206 9368,-200 9368,-194 9368,-194 9368,-182 9368,-182 9368,-176 9374,-170 9380,-170 9380,-170 9410,-170 9410,-170 9416,-170 9422,-176 9422,-182 9422,-182 9422,-194 9422,-194 9422,-200 9416,-206 9410,-206"/>
<text text-anchor="middle" x="9395" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node29" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9393.5,-76C9393.5,-76 9346.5,-76 9346.5,-76 9340.5,-76 9334.5,-70 9334.5,-64 9334.5,-64 9334.5,-52 9334.5,-52 9334.5,-46 9340.5,-40 9346.5,-40 9346.5,-40 9393.5,-40 9393.5,-40 9399.5,-40 9405.5,-46 9405.5,-52 9405.5,-52 9405.5,-64 9405.5,-64 9405.5,-70 9399.5,-76 9393.5,-76"/>
<text text-anchor="middle" x="9370" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9391.63,-169.74C9387.45,-148.36 9380.29,-111.69 9375.36,-86.44"/>
<polygon fill="black" stroke="black" points="9378.75,-85.54 9373.4,-76.4 9371.88,-86.88 9378.75,-85.54"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node24" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9585,-206C9585,-206 9555,-206 9555,-206 9549,-206 9543,-200 9543,-194 9543,-194 9543,-182 9543,-182 9543,-176 9549,-170 9555,-170 9555,-170 9585,-170 9585,-170 9591,-170 9597,-176 9597,-182 9597,-182 9597,-194 9597,-194 9597,-200 9591,-206 9585,-206"/>
<text text-anchor="middle" x="9570" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node31" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9591.5,-76C9591.5,-76 9544.5,-76 9544.5,-76 9538.5,-76 9532.5,-70 9532.5,-64 9532.5,-64 9532.5,-52 9532.5,-52 9532.5,-46 9538.5,-40 9544.5,-40 9544.5,-40 9591.5,-40 9591.5,-40 9597.5,-40 9603.5,-46 9603.5,-52 9603.5,-52 9603.5,-64 9603.5,-64 9603.5,-70 9597.5,-76 9591.5,-76"/>
<text text-anchor="middle" x="9568" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9569.73,-169.74C9569.4,-148.36 9568.82,-111.69 9568.43,-86.44"/>
<polygon fill="black" stroke="black" points="9571.93,-86.34 9568.27,-76.4 9564.93,-86.45 9571.93,-86.34"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9190,-76C9190,-76 9134,-76 9134,-76 9128,-76 9122,-70 9122,-64 9122,-64 9122,-52 9122,-52 9122,-46 9128,-40 9134,-40 9134,-40 9190,-40 9190,-40 9196,-40 9202,-46 9202,-52 9202,-52 9202,-64 9202,-64 9202,-70 9196,-76 9190,-76"/>
<text text-anchor="middle" x="9162" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8975,-76C8975,-76 8919,-76 8919,-76 8913,-76 8907,-70 8907,-64 8907,-64 8907,-52 8907,-52 8907,-46 8913,-40 8919,-40 8919,-40 8975,-40 8975,-40 8981,-40 8987,-46 8987,-52 8987,-52 8987,-64 8987,-64 8987,-70 8981,-76 8975,-76"/>
<text text-anchor="middle" x="8947" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node30" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9304,-76C9304,-76 9248,-76 9248,-76 9242,-76 9236,-70 9236,-64 9236,-64 9236,-52 9236,-52 9236,-46 9242,-40 9248,-40 9248,-40 9304,-40 9304,-40 9310,-40 9316,-46 9316,-52 9316,-52 9316,-64 9316,-64 9316,-70 9310,-76 9304,-76"/>
<text text-anchor="middle" x="9276" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node32" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9502,-76C9502,-76 9446,-76 9446,-76 9440,-76 9434,-70 9434,-64 9434,-64 9434,-52 9434,-52 9434,-46 9440,-40 9446,-40 9446,-40 9502,-40 9502,-40 9508,-40 9514,-46 9514,-52 9514,-52 9514,-64 9514,-64 9514,-70 9508,-76 9502,-76"/>
<text text-anchor="middle" x="9474" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports -->
<g id="node33" class="node">
<title>system_cpu1_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M9316,-206C9316,-206 9232,-206 9232,-206 9226,-206 9220,-200 9220,-194 9220,-194 9220,-182 9220,-182 9220,-176 9226,-170 9232,-170 9232,-170 9316,-170 9316,-170 9322,-170 9328,-176 9328,-182 9328,-182 9328,-194 9328,-194 9328,-200 9322,-206 9316,-206"/>
<text text-anchor="middle" x="9274" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge15" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M9252.17,-162.05C9230.1,-136.82 9196.57,-98.51 9177.22,-76.4"/>
<polygon fill="black" stroke="black" points="9249.68,-164.52 9258.9,-169.74 9254.94,-159.91 9249.68,-164.52"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge16" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M9244.69,-164C9234.54,-157.14 9222.75,-150.3 9211,-146 9130.66,-116.59 9098.17,-156.77 9020,-122 8996.44,-111.52 8974.81,-90.85 8961.31,-76.04"/>
<polygon fill="black" stroke="black" points="9242.96,-167.06 9253.14,-169.98 9247,-161.35 9242.96,-167.06"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M9274.43,-159.72C9274.82,-134.52 9275.39,-97.84 9275.73,-76.4"/>
<polygon fill="black" stroke="black" points="9270.93,-159.68 9274.27,-169.74 9277.93,-159.79 9270.93,-159.68"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge18" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M9315.47,-165.32C9328.33,-158.85 9342.65,-151.91 9356,-146 9383.02,-134.05 9393.73,-138.85 9418,-122 9436.03,-109.48 9452.16,-90.01 9462.42,-76.02"/>
<polygon fill="black" stroke="black" points="9313.72,-162.28 9306.38,-169.93 9316.88,-168.52 9313.72,-162.28"/>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports -->
<g id="node34" class="node">
<title>system_cpu1_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M9190,-206C9190,-206 9096,-206 9096,-206 9090,-206 9084,-200 9084,-194 9084,-194 9084,-182 9084,-182 9084,-176 9090,-170 9096,-170 9096,-170 9190,-170 9190,-170 9196,-170 9202,-176 9202,-182 9202,-182 9202,-194 9202,-194 9202,-200 9196,-206 9190,-206"/>
<text text-anchor="middle" x="9143" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu1_l2cache_cpu_side -->
<g id="node35" class="node">
<title>system_cpu1_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8767.5,-76C8767.5,-76 8720.5,-76 8720.5,-76 8714.5,-76 8708.5,-70 8708.5,-64 8708.5,-64 8708.5,-52 8708.5,-52 8708.5,-46 8714.5,-40 8720.5,-40 8720.5,-40 8767.5,-40 8767.5,-40 8773.5,-40 8779.5,-46 8779.5,-52 8779.5,-52 8779.5,-64 8779.5,-64 8779.5,-70 8773.5,-76 8767.5,-76"/>
<text text-anchor="middle" x="8744" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M9119.58,-170C9106.29,-161.27 9088.96,-151.37 9072,-146 8958.41,-110.03 8912.51,-173.35 8805,-122 8787.48,-113.63 8772.28,-97.97 8761.43,-84.35"/>
<polygon fill="black" stroke="black" points="8764.09,-82.07 8755.26,-76.22 8758.52,-86.3 8764.09,-82.07"/>
</g>
<!-- system_cpu1_l2cache_mem_side -->
<g id="node36" class="node">
<title>system_cpu1_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8678,-76C8678,-76 8622,-76 8622,-76 8616,-76 8610,-70 8610,-64 8610,-64 8610,-52 8610,-52 8610,-46 8616,-40 8622,-40 8622,-40 8678,-40 8678,-40 8684,-40 8690,-46 8690,-52 8690,-52 8690,-64 8690,-64 8690,-70 8684,-76 8678,-76"/>
<text text-anchor="middle" x="8650" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node37" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M9047.5,-206C9047.5,-206 8976.5,-206 8976.5,-206 8970.5,-206 8964.5,-200 8964.5,-194 8964.5,-194 8964.5,-182 8964.5,-182 8964.5,-176 8970.5,-170 8976.5,-170 8976.5,-170 9047.5,-170 9047.5,-170 9053.5,-170 9059.5,-176 9059.5,-182 9059.5,-182 9059.5,-194 9059.5,-194 9059.5,-200 9053.5,-206 9047.5,-206"/>
<text text-anchor="middle" x="9012" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node38" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M8934.5,-206C8934.5,-206 8859.5,-206 8859.5,-206 8853.5,-206 8847.5,-200 8847.5,-194 8847.5,-194 8847.5,-182 8847.5,-182 8847.5,-176 8853.5,-170 8859.5,-170 8859.5,-170 8934.5,-170 8934.5,-170 8940.5,-170 8946.5,-176 8946.5,-182 8946.5,-182 8946.5,-194 8946.5,-194 8946.5,-200 8940.5,-206 8934.5,-206"/>
<text text-anchor="middle" x="8897" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node39" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M8817,-206C8817,-206 8787,-206 8787,-206 8781,-206 8775,-200 8775,-194 8775,-194 8775,-182 8775,-182 8775,-176 8781,-170 8787,-170 8787,-170 8817,-170 8817,-170 8823,-170 8829,-176 8829,-182 8829,-182 8829,-194 8829,-194 8829,-200 8823,-206 8817,-206"/>
<text text-anchor="middle" x="8802" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node40" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M9910,-206C9910,-206 9848,-206 9848,-206 9842,-206 9836,-200 9836,-194 9836,-194 9836,-182 9836,-182 9836,-176 9842,-170 9848,-170 9848,-170 9910,-170 9910,-170 9916,-170 9922,-176 9922,-182 9922,-182 9922,-194 9922,-194 9922,-200 9916,-206 9910,-206"/>
<text text-anchor="middle" x="9879" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node44" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10256.5,-76C10256.5,-76 10209.5,-76 10209.5,-76 10203.5,-76 10197.5,-70 10197.5,-64 10197.5,-64 10197.5,-52 10197.5,-52 10197.5,-46 10203.5,-40 10209.5,-40 10209.5,-40 10256.5,-40 10256.5,-40 10262.5,-40 10268.5,-46 10268.5,-52 10268.5,-52 10268.5,-64 10268.5,-64 10268.5,-70 10262.5,-76 10256.5,-76"/>
<text text-anchor="middle" x="10233" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M9894.54,-169.8C9903.43,-161.13 9915.33,-151.34 9928,-146 10025.15,-105.04 10067.76,-165.05 10164,-122 10183.06,-113.47 10200.4,-97.59 10212.93,-83.91"/>
<polygon fill="black" stroke="black" points="10215.75,-86 10219.73,-76.18 10210.5,-81.37 10215.75,-86"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node41" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M9805.5,-206C9805.5,-206 9738.5,-206 9738.5,-206 9732.5,-206 9726.5,-200 9726.5,-194 9726.5,-194 9726.5,-182 9726.5,-182 9726.5,-176 9732.5,-170 9738.5,-170 9738.5,-170 9805.5,-170 9805.5,-170 9811.5,-170 9817.5,-176 9817.5,-182 9817.5,-182 9817.5,-194 9817.5,-194 9817.5,-200 9811.5,-206 9805.5,-206"/>
<text text-anchor="middle" x="9772" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node46" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10041.5,-76C10041.5,-76 9994.5,-76 9994.5,-76 9988.5,-76 9982.5,-70 9982.5,-64 9982.5,-64 9982.5,-52 9982.5,-52 9982.5,-46 9988.5,-40 9994.5,-40 9994.5,-40 10041.5,-40 10041.5,-40 10047.5,-40 10053.5,-46 10053.5,-52 10053.5,-52 10053.5,-64 10053.5,-64 10053.5,-70 10047.5,-76 10041.5,-76"/>
<text text-anchor="middle" x="10018" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M9790.49,-169.84C9800.57,-161.4 9813.68,-151.81 9827,-146 9880.85,-122.5 9905.22,-149.76 9957,-122 9974,-112.89 9989.12,-97.36 10000.05,-84"/>
<polygon fill="black" stroke="black" points="10002.87,-86.07 10006.29,-76.04 9997.37,-81.75 10002.87,-86.07"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node42" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10575,-206C10575,-206 10545,-206 10545,-206 10539,-206 10533,-200 10533,-194 10533,-194 10533,-182 10533,-182 10533,-176 10539,-170 10545,-170 10545,-170 10575,-170 10575,-170 10581,-170 10587,-176 10587,-182 10587,-182 10587,-194 10587,-194 10587,-200 10581,-206 10575,-206"/>
<text text-anchor="middle" x="10560" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node48" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10558.5,-76C10558.5,-76 10511.5,-76 10511.5,-76 10505.5,-76 10499.5,-70 10499.5,-64 10499.5,-64 10499.5,-52 10499.5,-52 10499.5,-46 10505.5,-40 10511.5,-40 10511.5,-40 10558.5,-40 10558.5,-40 10564.5,-40 10570.5,-46 10570.5,-52 10570.5,-52 10570.5,-64 10570.5,-64 10570.5,-70 10564.5,-76 10558.5,-76"/>
<text text-anchor="middle" x="10535" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10556.63,-169.74C10552.45,-148.36 10545.29,-111.69 10540.36,-86.44"/>
<polygon fill="black" stroke="black" points="10543.75,-85.54 10538.4,-76.4 10536.88,-86.88 10543.75,-85.54"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node43" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10750,-206C10750,-206 10720,-206 10720,-206 10714,-206 10708,-200 10708,-194 10708,-194 10708,-182 10708,-182 10708,-176 10714,-170 10720,-170 10720,-170 10750,-170 10750,-170 10756,-170 10762,-176 10762,-182 10762,-182 10762,-194 10762,-194 10762,-200 10756,-206 10750,-206"/>
<text text-anchor="middle" x="10735" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node50" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10756.5,-76C10756.5,-76 10709.5,-76 10709.5,-76 10703.5,-76 10697.5,-70 10697.5,-64 10697.5,-64 10697.5,-52 10697.5,-52 10697.5,-46 10703.5,-40 10709.5,-40 10709.5,-40 10756.5,-40 10756.5,-40 10762.5,-40 10768.5,-46 10768.5,-52 10768.5,-52 10768.5,-64 10768.5,-64 10768.5,-70 10762.5,-76 10756.5,-76"/>
<text text-anchor="middle" x="10733" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10734.73,-169.74C10734.4,-148.36 10733.82,-111.69 10733.43,-86.44"/>
<polygon fill="black" stroke="black" points="10736.93,-86.34 10733.27,-76.4 10729.93,-86.45 10736.93,-86.34"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node45" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10355,-76C10355,-76 10299,-76 10299,-76 10293,-76 10287,-70 10287,-64 10287,-64 10287,-52 10287,-52 10287,-46 10293,-40 10299,-40 10299,-40 10355,-40 10355,-40 10361,-40 10367,-46 10367,-52 10367,-52 10367,-64 10367,-64 10367,-70 10361,-76 10355,-76"/>
<text text-anchor="middle" x="10327" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node47" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10140,-76C10140,-76 10084,-76 10084,-76 10078,-76 10072,-70 10072,-64 10072,-64 10072,-52 10072,-52 10072,-46 10078,-40 10084,-40 10084,-40 10140,-40 10140,-40 10146,-40 10152,-46 10152,-52 10152,-52 10152,-64 10152,-64 10152,-70 10146,-76 10140,-76"/>
<text text-anchor="middle" x="10112" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node49" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10469,-76C10469,-76 10413,-76 10413,-76 10407,-76 10401,-70 10401,-64 10401,-64 10401,-52 10401,-52 10401,-46 10407,-40 10413,-40 10413,-40 10469,-40 10469,-40 10475,-40 10481,-46 10481,-52 10481,-52 10481,-64 10481,-64 10481,-70 10475,-76 10469,-76"/>
<text text-anchor="middle" x="10441" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node51" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10667,-76C10667,-76 10611,-76 10611,-76 10605,-76 10599,-70 10599,-64 10599,-64 10599,-52 10599,-52 10599,-46 10605,-40 10611,-40 10611,-40 10667,-40 10667,-40 10673,-40 10679,-46 10679,-52 10679,-52 10679,-64 10679,-64 10679,-70 10673,-76 10667,-76"/>
<text text-anchor="middle" x="10639" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports -->
<g id="node52" class="node">
<title>system_cpu2_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M10481,-206C10481,-206 10397,-206 10397,-206 10391,-206 10385,-200 10385,-194 10385,-194 10385,-182 10385,-182 10385,-176 10391,-170 10397,-170 10397,-170 10481,-170 10481,-170 10487,-170 10493,-176 10493,-182 10493,-182 10493,-194 10493,-194 10493,-200 10487,-206 10481,-206"/>
<text text-anchor="middle" x="10439" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge24" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M10417.17,-162.05C10395.1,-136.82 10361.57,-98.51 10342.22,-76.4"/>
<polygon fill="black" stroke="black" points="10414.68,-164.52 10423.9,-169.74 10419.94,-159.91 10414.68,-164.52"/>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge25" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M10409.69,-164C10399.54,-157.14 10387.75,-150.3 10376,-146 10295.66,-116.59 10263.17,-156.77 10185,-122 10161.44,-111.52 10139.81,-90.85 10126.31,-76.04"/>
<polygon fill="black" stroke="black" points="10407.96,-167.06 10418.14,-169.98 10412,-161.35 10407.96,-167.06"/>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge26" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M10439.43,-159.72C10439.82,-134.52 10440.39,-97.84 10440.73,-76.4"/>
<polygon fill="black" stroke="black" points="10435.93,-159.68 10439.27,-169.74 10442.93,-159.79 10435.93,-159.68"/>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge27" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M10480.47,-165.32C10493.33,-158.85 10507.65,-151.91 10521,-146 10548.02,-134.05 10558.73,-138.85 10583,-122 10601.03,-109.48 10617.16,-90.01 10627.42,-76.02"/>
<polygon fill="black" stroke="black" points="10478.72,-162.28 10471.38,-169.93 10481.88,-168.52 10478.72,-162.28"/>
</g>
<!-- system_cpu2_toL2Bus_mem_side_ports -->
<g id="node53" class="node">
<title>system_cpu2_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M10355,-206C10355,-206 10261,-206 10261,-206 10255,-206 10249,-200 10249,-194 10249,-194 10249,-182 10249,-182 10249,-176 10255,-170 10261,-170 10261,-170 10355,-170 10355,-170 10361,-170 10367,-176 10367,-182 10367,-182 10367,-194 10367,-194 10367,-200 10361,-206 10355,-206"/>
<text text-anchor="middle" x="10308" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu2_l2cache_cpu_side -->
<g id="node54" class="node">
<title>system_cpu2_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9932.5,-76C9932.5,-76 9885.5,-76 9885.5,-76 9879.5,-76 9873.5,-70 9873.5,-64 9873.5,-64 9873.5,-52 9873.5,-52 9873.5,-46 9879.5,-40 9885.5,-40 9885.5,-40 9932.5,-40 9932.5,-40 9938.5,-40 9944.5,-46 9944.5,-52 9944.5,-52 9944.5,-64 9944.5,-64 9944.5,-70 9938.5,-76 9932.5,-76"/>
<text text-anchor="middle" x="9909" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_toL2Bus_mem_side_ports&#45;&gt;system_cpu2_l2cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu2_toL2Bus_mem_side_ports&#45;&gt;system_cpu2_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M10284.58,-170C10271.29,-161.27 10253.96,-151.37 10237,-146 10123.41,-110.03 10077.51,-173.35 9970,-122 9952.48,-113.63 9937.28,-97.97 9926.43,-84.35"/>
<polygon fill="black" stroke="black" points="9929.09,-82.07 9920.26,-76.22 9923.52,-86.3 9929.09,-82.07"/>
</g>
<!-- system_cpu2_l2cache_mem_side -->
<g id="node55" class="node">
<title>system_cpu2_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9843,-76C9843,-76 9787,-76 9787,-76 9781,-76 9775,-70 9775,-64 9775,-64 9775,-52 9775,-52 9775,-46 9781,-40 9787,-40 9787,-40 9843,-40 9843,-40 9849,-40 9855,-46 9855,-52 9855,-52 9855,-64 9855,-64 9855,-70 9849,-76 9843,-76"/>
<text text-anchor="middle" x="9815" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node56" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M10212.5,-206C10212.5,-206 10141.5,-206 10141.5,-206 10135.5,-206 10129.5,-200 10129.5,-194 10129.5,-194 10129.5,-182 10129.5,-182 10129.5,-176 10135.5,-170 10141.5,-170 10141.5,-170 10212.5,-170 10212.5,-170 10218.5,-170 10224.5,-176 10224.5,-182 10224.5,-182 10224.5,-194 10224.5,-194 10224.5,-200 10218.5,-206 10212.5,-206"/>
<text text-anchor="middle" x="10177" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node57" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M10099.5,-206C10099.5,-206 10024.5,-206 10024.5,-206 10018.5,-206 10012.5,-200 10012.5,-194 10012.5,-194 10012.5,-182 10012.5,-182 10012.5,-176 10018.5,-170 10024.5,-170 10024.5,-170 10099.5,-170 10099.5,-170 10105.5,-170 10111.5,-176 10111.5,-182 10111.5,-182 10111.5,-194 10111.5,-194 10111.5,-200 10105.5,-206 10099.5,-206"/>
<text text-anchor="middle" x="10062" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node58" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M9982,-206C9982,-206 9952,-206 9952,-206 9946,-206 9940,-200 9940,-194 9940,-194 9940,-182 9940,-182 9940,-176 9946,-170 9952,-170 9952,-170 9982,-170 9982,-170 9988,-170 9994,-176 9994,-182 9994,-182 9994,-194 9994,-194 9994,-200 9988,-206 9982,-206"/>
<text text-anchor="middle" x="9967" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node59" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M308,-206C308,-206 246,-206 246,-206 240,-206 234,-200 234,-194 234,-194 234,-182 234,-182 234,-176 240,-170 246,-170 246,-170 308,-170 308,-170 314,-170 320,-176 320,-182 320,-182 320,-194 320,-194 320,-200 314,-206 308,-206"/>
<text text-anchor="middle" x="277" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node63" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M496.5,-76C496.5,-76 449.5,-76 449.5,-76 443.5,-76 437.5,-70 437.5,-64 437.5,-64 437.5,-52 437.5,-52 437.5,-46 443.5,-40 449.5,-40 449.5,-40 496.5,-40 496.5,-40 502.5,-40 508.5,-46 508.5,-52 508.5,-52 508.5,-64 508.5,-64 508.5,-70 502.5,-76 496.5,-76"/>
<text text-anchor="middle" x="473" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M295.97,-169.89C304.83,-162.23 315.68,-153.3 326,-146 360.34,-121.71 401.75,-97.63 431.85,-80.99"/>
<polygon fill="black" stroke="black" points="433.73,-83.95 440.81,-76.07 430.36,-77.81 433.73,-83.95"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node60" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M203.5,-206C203.5,-206 136.5,-206 136.5,-206 130.5,-206 124.5,-200 124.5,-194 124.5,-194 124.5,-182 124.5,-182 124.5,-176 130.5,-170 136.5,-170 136.5,-170 203.5,-170 203.5,-170 209.5,-170 215.5,-176 215.5,-182 215.5,-182 215.5,-194 215.5,-194 215.5,-200 209.5,-206 203.5,-206"/>
<text text-anchor="middle" x="170" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node65" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M233.5,-76C233.5,-76 186.5,-76 186.5,-76 180.5,-76 174.5,-70 174.5,-64 174.5,-64 174.5,-52 174.5,-52 174.5,-46 180.5,-40 186.5,-40 186.5,-40 233.5,-40 233.5,-40 239.5,-40 245.5,-46 245.5,-52 245.5,-52 245.5,-64 245.5,-64 245.5,-70 239.5,-76 233.5,-76"/>
<text text-anchor="middle" x="210" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M175.39,-169.74C182.1,-148.27 193.64,-111.36 201.53,-86.1"/>
<polygon fill="black" stroke="black" points="204.92,-86.99 204.56,-76.4 198.24,-84.9 204.92,-86.99"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node61" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M973,-206C973,-206 943,-206 943,-206 937,-206 931,-200 931,-194 931,-194 931,-182 931,-182 931,-176 937,-170 943,-170 943,-170 973,-170 973,-170 979,-170 985,-176 985,-182 985,-182 985,-194 985,-194 985,-200 979,-206 973,-206"/>
<text text-anchor="middle" x="958" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node67" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M823.5,-76C823.5,-76 776.5,-76 776.5,-76 770.5,-76 764.5,-70 764.5,-64 764.5,-64 764.5,-52 764.5,-52 764.5,-46 770.5,-40 776.5,-40 776.5,-40 823.5,-40 823.5,-40 829.5,-40 835.5,-46 835.5,-52 835.5,-52 835.5,-64 835.5,-64 835.5,-70 829.5,-76 823.5,-76"/>
<text text-anchor="middle" x="800" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M935.72,-169.97C925.79,-162.5 913.9,-153.69 903,-146 887.29,-134.92 882.06,-133.96 867,-122 851.99,-110.07 836.32,-95.48 823.91,-83.33"/>
<polygon fill="black" stroke="black" points="826.21,-80.69 816.64,-76.14 821.29,-85.66 826.21,-80.69"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node62" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1148,-206C1148,-206 1118,-206 1118,-206 1112,-206 1106,-200 1106,-194 1106,-194 1106,-182 1106,-182 1106,-176 1112,-170 1118,-170 1118,-170 1148,-170 1148,-170 1154,-170 1160,-176 1160,-182 1160,-182 1160,-194 1160,-194 1160,-200 1154,-206 1148,-206"/>
<text text-anchor="middle" x="1133" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node69" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1036.5,-76C1036.5,-76 989.5,-76 989.5,-76 983.5,-76 977.5,-70 977.5,-64 977.5,-64 977.5,-52 977.5,-52 977.5,-46 983.5,-40 989.5,-40 989.5,-40 1036.5,-40 1036.5,-40 1042.5,-40 1048.5,-46 1048.5,-52 1048.5,-52 1048.5,-64 1048.5,-64 1048.5,-70 1042.5,-76 1036.5,-76"/>
<text text-anchor="middle" x="1013" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1115.99,-169.77C1103.22,-156.76 1085.36,-138.4 1070,-122 1058.37,-109.58 1045.64,-95.56 1035.17,-83.9"/>
<polygon fill="black" stroke="black" points="1037.61,-81.37 1028.33,-76.26 1032.39,-86.04 1037.61,-81.37"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node64" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M595,-76C595,-76 539,-76 539,-76 533,-76 527,-70 527,-64 527,-64 527,-52 527,-52 527,-46 533,-40 539,-40 539,-40 595,-40 595,-40 601,-40 607,-46 607,-52 607,-52 607,-64 607,-64 607,-70 601,-76 595,-76"/>
<text text-anchor="middle" x="567" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node66" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M332,-76C332,-76 276,-76 276,-76 270,-76 264,-70 264,-64 264,-64 264,-52 264,-52 264,-46 270,-40 276,-40 276,-40 332,-40 332,-40 338,-40 344,-46 344,-52 344,-52 344,-64 344,-64 344,-70 338,-76 332,-76"/>
<text text-anchor="middle" x="304" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node68" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M734,-76C734,-76 678,-76 678,-76 672,-76 666,-70 666,-64 666,-64 666,-52 666,-52 666,-46 672,-40 678,-40 678,-40 734,-40 734,-40 740,-40 746,-46 746,-52 746,-52 746,-64 746,-64 746,-70 740,-76 734,-76"/>
<text text-anchor="middle" x="706" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node70" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M947,-76C947,-76 891,-76 891,-76 885,-76 879,-70 879,-64 879,-64 879,-52 879,-52 879,-46 885,-40 891,-40 891,-40 947,-40 947,-40 953,-40 959,-46 959,-52 959,-52 959,-64 959,-64 959,-70 953,-76 947,-76"/>
<text text-anchor="middle" x="919" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports -->
<g id="node71" class="node">
<title>system_cpu3_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M743,-206C743,-206 659,-206 659,-206 653,-206 647,-200 647,-194 647,-194 647,-182 647,-182 647,-176 653,-170 659,-170 659,-170 743,-170 743,-170 749,-170 755,-176 755,-182 755,-182 755,-194 755,-194 755,-200 749,-206 743,-206"/>
<text text-anchor="middle" x="701" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge33" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M675.56,-162.7C649.17,-137.49 608.56,-98.7 585.21,-76.4"/>
<polygon fill="black" stroke="black" points="673.28,-165.36 682.93,-169.74 678.11,-160.3 673.28,-165.36"/>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge34" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M670.51,-164.15C659.79,-157.21 647.34,-150.29 635,-146 546.28,-115.13 514.83,-149.48 425,-122 390.35,-111.4 353.9,-90.97 330.17,-76.24"/>
<polygon fill="black" stroke="black" points="668.81,-167.22 679.05,-169.92 672.73,-161.42 668.81,-167.22"/>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge35" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M702.07,-159.72C703.05,-134.52 704.48,-97.84 705.32,-76.4"/>
<polygon fill="black" stroke="black" points="698.57,-159.61 701.67,-169.74 705.56,-159.88 698.57,-159.61"/>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge36" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M731.98,-164.22C741.86,-157.68 753.07,-150.98 764,-146 799.33,-129.9 813.96,-140.68 848,-122 869.81,-110.03 890.6,-90.26 903.97,-76.06"/>
<polygon fill="black" stroke="black" points="729.97,-161.35 723.68,-169.87 733.91,-167.13 729.97,-161.35"/>
</g>
<!-- system_cpu3_toL2Bus_mem_side_ports -->
<g id="node72" class="node">
<title>system_cpu3_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M879,-206C879,-206 785,-206 785,-206 779,-206 773,-200 773,-194 773,-194 773,-182 773,-182 773,-176 779,-170 785,-170 785,-170 879,-170 879,-170 885,-170 891,-176 891,-182 891,-182 891,-194 891,-194 891,-200 885,-206 879,-206"/>
<text text-anchor="middle" x="832" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu3_l2cache_cpu_side -->
<g id="node73" class="node">
<title>system_cpu3_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1141.5,-76C1141.5,-76 1094.5,-76 1094.5,-76 1088.5,-76 1082.5,-70 1082.5,-64 1082.5,-64 1082.5,-52 1082.5,-52 1082.5,-46 1088.5,-40 1094.5,-40 1094.5,-40 1141.5,-40 1141.5,-40 1147.5,-40 1153.5,-46 1153.5,-52 1153.5,-52 1153.5,-64 1153.5,-64 1153.5,-70 1147.5,-76 1141.5,-76"/>
<text text-anchor="middle" x="1118" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_toL2Bus_mem_side_ports&#45;&gt;system_cpu3_l2cache_cpu_side -->
<g id="edge37" class="edge">
<title>system_cpu3_toL2Bus_mem_side_ports&#45;&gt;system_cpu3_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M862.98,-169.86C879.23,-161.54 899.72,-152.05 919,-146 980.07,-126.85 1004.87,-152.76 1061,-122 1077.23,-113.1 1091.25,-97.79 1101.32,-84.48"/>
<polygon fill="black" stroke="black" points="1104.34,-86.28 1107.35,-76.12 1098.67,-82.18 1104.34,-86.28"/>
</g>
<!-- system_cpu3_l2cache_mem_side -->
<g id="node74" class="node">
<title>system_cpu3_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1240,-76C1240,-76 1184,-76 1184,-76 1178,-76 1172,-70 1172,-64 1172,-64 1172,-52 1172,-52 1172,-46 1178,-40 1184,-40 1184,-40 1240,-40 1240,-40 1246,-40 1252,-46 1252,-52 1252,-52 1252,-64 1252,-64 1252,-70 1246,-76 1240,-76"/>
<text text-anchor="middle" x="1212" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node75" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M610.5,-206C610.5,-206 539.5,-206 539.5,-206 533.5,-206 527.5,-200 527.5,-194 527.5,-194 527.5,-182 527.5,-182 527.5,-176 533.5,-170 539.5,-170 539.5,-170 610.5,-170 610.5,-170 616.5,-170 622.5,-176 622.5,-182 622.5,-182 622.5,-194 622.5,-194 622.5,-200 616.5,-206 610.5,-206"/>
<text text-anchor="middle" x="575" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node76" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M497.5,-206C497.5,-206 422.5,-206 422.5,-206 416.5,-206 410.5,-200 410.5,-194 410.5,-194 410.5,-182 410.5,-182 410.5,-176 416.5,-170 422.5,-170 422.5,-170 497.5,-170 497.5,-170 503.5,-170 509.5,-176 509.5,-182 509.5,-182 509.5,-194 509.5,-194 509.5,-200 503.5,-206 497.5,-206"/>
<text text-anchor="middle" x="460" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node77" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M380,-206C380,-206 350,-206 350,-206 344,-206 338,-200 338,-194 338,-194 338,-182 338,-182 338,-176 344,-170 350,-170 350,-170 380,-170 380,-170 386,-170 392,-176 392,-182 392,-182 392,-194 392,-194 392,-200 386,-206 380,-206"/>
<text text-anchor="middle" x="365" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node78" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1473,-206C1473,-206 1411,-206 1411,-206 1405,-206 1399,-200 1399,-194 1399,-194 1399,-182 1399,-182 1399,-176 1405,-170 1411,-170 1411,-170 1473,-170 1473,-170 1479,-170 1485,-176 1485,-182 1485,-182 1485,-194 1485,-194 1485,-200 1479,-206 1473,-206"/>
<text text-anchor="middle" x="1442" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node82" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1627.5,-76C1627.5,-76 1580.5,-76 1580.5,-76 1574.5,-76 1568.5,-70 1568.5,-64 1568.5,-64 1568.5,-52 1568.5,-52 1568.5,-46 1574.5,-40 1580.5,-40 1580.5,-40 1627.5,-40 1627.5,-40 1633.5,-40 1639.5,-46 1639.5,-52 1639.5,-52 1639.5,-64 1639.5,-64 1639.5,-70 1633.5,-76 1627.5,-76"/>
<text text-anchor="middle" x="1604" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge38" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1462.35,-169.66C1471.1,-162.28 1481.49,-153.64 1491,-146 1518.51,-123.91 1550.41,-99.46 1573.28,-82.12"/>
<polygon fill="black" stroke="black" points="1575.42,-84.89 1581.28,-76.07 1571.19,-79.31 1575.42,-84.89"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node79" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1368.5,-206C1368.5,-206 1301.5,-206 1301.5,-206 1295.5,-206 1289.5,-200 1289.5,-194 1289.5,-194 1289.5,-182 1289.5,-182 1289.5,-176 1295.5,-170 1301.5,-170 1301.5,-170 1368.5,-170 1368.5,-170 1374.5,-170 1380.5,-176 1380.5,-182 1380.5,-182 1380.5,-194 1380.5,-194 1380.5,-200 1374.5,-206 1368.5,-206"/>
<text text-anchor="middle" x="1335" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node84" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1395.5,-76C1395.5,-76 1348.5,-76 1348.5,-76 1342.5,-76 1336.5,-70 1336.5,-64 1336.5,-64 1336.5,-52 1336.5,-52 1336.5,-46 1342.5,-40 1348.5,-40 1348.5,-40 1395.5,-40 1395.5,-40 1401.5,-40 1407.5,-46 1407.5,-52 1407.5,-52 1407.5,-64 1407.5,-64 1407.5,-70 1401.5,-76 1395.5,-76"/>
<text text-anchor="middle" x="1372" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge39" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1339.99,-169.74C1346.2,-148.27 1356.86,-111.36 1364.17,-86.1"/>
<polygon fill="black" stroke="black" points="1367.56,-86.98 1366.97,-76.4 1360.83,-85.03 1367.56,-86.98"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node80" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2138,-206C2138,-206 2108,-206 2108,-206 2102,-206 2096,-200 2096,-194 2096,-194 2096,-182 2096,-182 2096,-176 2102,-170 2108,-170 2108,-170 2138,-170 2138,-170 2144,-170 2150,-176 2150,-182 2150,-182 2150,-194 2150,-194 2150,-200 2144,-206 2138,-206"/>
<text text-anchor="middle" x="2123" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node86" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1988.5,-76C1988.5,-76 1941.5,-76 1941.5,-76 1935.5,-76 1929.5,-70 1929.5,-64 1929.5,-64 1929.5,-52 1929.5,-52 1929.5,-46 1935.5,-40 1941.5,-40 1941.5,-40 1988.5,-40 1988.5,-40 1994.5,-40 2000.5,-46 2000.5,-52 2000.5,-52 2000.5,-64 2000.5,-64 2000.5,-70 1994.5,-76 1988.5,-76"/>
<text text-anchor="middle" x="1965" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge40" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2100.72,-169.97C2090.79,-162.5 2078.9,-153.69 2068,-146 2052.29,-134.92 2047.06,-133.96 2032,-122 2016.99,-110.07 2001.32,-95.48 1988.91,-83.33"/>
<polygon fill="black" stroke="black" points="1991.21,-80.69 1981.64,-76.14 1986.29,-85.66 1991.21,-80.69"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node81" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2313,-206C2313,-206 2283,-206 2283,-206 2277,-206 2271,-200 2271,-194 2271,-194 2271,-182 2271,-182 2271,-176 2277,-170 2283,-170 2283,-170 2313,-170 2313,-170 2319,-170 2325,-176 2325,-182 2325,-182 2325,-194 2325,-194 2325,-200 2319,-206 2313,-206"/>
<text text-anchor="middle" x="2298" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node88" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2201.5,-76C2201.5,-76 2154.5,-76 2154.5,-76 2148.5,-76 2142.5,-70 2142.5,-64 2142.5,-64 2142.5,-52 2142.5,-52 2142.5,-46 2148.5,-40 2154.5,-40 2154.5,-40 2201.5,-40 2201.5,-40 2207.5,-40 2213.5,-46 2213.5,-52 2213.5,-52 2213.5,-64 2213.5,-64 2213.5,-70 2207.5,-76 2201.5,-76"/>
<text text-anchor="middle" x="2178" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge41" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2280.99,-169.77C2268.22,-156.76 2250.36,-138.4 2235,-122 2223.37,-109.58 2210.64,-95.56 2200.17,-83.9"/>
<polygon fill="black" stroke="black" points="2202.61,-81.37 2193.33,-76.26 2197.39,-86.04 2202.61,-81.37"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node83" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1726,-76C1726,-76 1670,-76 1670,-76 1664,-76 1658,-70 1658,-64 1658,-64 1658,-52 1658,-52 1658,-46 1664,-40 1670,-40 1670,-40 1726,-40 1726,-40 1732,-40 1738,-46 1738,-52 1738,-52 1738,-64 1738,-64 1738,-70 1732,-76 1726,-76"/>
<text text-anchor="middle" x="1698" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node85" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1494,-76C1494,-76 1438,-76 1438,-76 1432,-76 1426,-70 1426,-64 1426,-64 1426,-52 1426,-52 1426,-46 1432,-40 1438,-40 1438,-40 1494,-40 1494,-40 1500,-40 1506,-46 1506,-52 1506,-52 1506,-64 1506,-64 1506,-70 1500,-76 1494,-76"/>
<text text-anchor="middle" x="1466" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node87" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1899,-76C1899,-76 1843,-76 1843,-76 1837,-76 1831,-70 1831,-64 1831,-64 1831,-52 1831,-52 1831,-46 1837,-40 1843,-40 1843,-40 1899,-40 1899,-40 1905,-40 1911,-46 1911,-52 1911,-52 1911,-64 1911,-64 1911,-70 1905,-76 1899,-76"/>
<text text-anchor="middle" x="1871" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node89" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2112,-76C2112,-76 2056,-76 2056,-76 2050,-76 2044,-70 2044,-64 2044,-64 2044,-52 2044,-52 2044,-46 2050,-40 2056,-40 2056,-40 2112,-40 2112,-40 2118,-40 2124,-46 2124,-52 2124,-52 2124,-64 2124,-64 2124,-70 2118,-76 2112,-76"/>
<text text-anchor="middle" x="2084" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_toL2Bus_cpu_side_ports -->
<g id="node90" class="node">
<title>system_cpu4_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1908,-206C1908,-206 1824,-206 1824,-206 1818,-206 1812,-200 1812,-194 1812,-194 1812,-182 1812,-182 1812,-176 1818,-170 1824,-170 1824,-170 1908,-170 1908,-170 1914,-170 1920,-176 1920,-182 1920,-182 1920,-194 1920,-194 1920,-200 1914,-206 1908,-206"/>
<text text-anchor="middle" x="1866" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu4_toL2Bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge42" class="edge">
<title>system_cpu4_toL2Bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="black" d="M1835.35,-163.65C1802.21,-138.4 1750.16,-98.74 1720.57,-76.19"/>
<polygon fill="black" stroke="black" points="1833.27,-166.46 1843.34,-169.74 1837.51,-160.89 1833.27,-166.46"/>
</g>
<!-- system_cpu4_toL2Bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge43" class="edge">
<title>system_cpu4_toL2Bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1835.54,-164.03C1824.84,-157.09 1812.38,-150.2 1800,-146 1696.8,-111 1658.2,-159.81 1556,-122 1528.45,-111.81 1501.48,-91.08 1484.36,-76.18"/>
<polygon fill="black" stroke="black" points="1833.85,-167.11 1844.09,-169.82 1837.77,-161.32 1833.85,-167.11"/>
</g>
<!-- system_cpu4_toL2Bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge44" class="edge">
<title>system_cpu4_toL2Bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1867.07,-159.72C1868.05,-134.52 1869.48,-97.84 1870.32,-76.4"/>
<polygon fill="black" stroke="black" points="1863.57,-159.61 1866.67,-169.74 1870.56,-159.88 1863.57,-159.61"/>
</g>
<!-- system_cpu4_toL2Bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge45" class="edge">
<title>system_cpu4_toL2Bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1896.98,-164.22C1906.86,-157.68 1918.07,-150.98 1929,-146 1964.33,-129.9 1978.96,-140.68 2013,-122 2034.81,-110.03 2055.6,-90.26 2068.97,-76.06"/>
<polygon fill="black" stroke="black" points="1894.97,-161.35 1888.68,-169.87 1898.91,-167.13 1894.97,-161.35"/>
</g>
<!-- system_cpu4_toL2Bus_mem_side_ports -->
<g id="node91" class="node">
<title>system_cpu4_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2044,-206C2044,-206 1950,-206 1950,-206 1944,-206 1938,-200 1938,-194 1938,-194 1938,-182 1938,-182 1938,-176 1944,-170 1950,-170 1950,-170 2044,-170 2044,-170 2050,-170 2056,-176 2056,-182 2056,-182 2056,-194 2056,-194 2056,-200 2050,-206 2044,-206"/>
<text text-anchor="middle" x="1997" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu4_l2cache_cpu_side -->
<g id="node92" class="node">
<title>system_cpu4_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2306.5,-76C2306.5,-76 2259.5,-76 2259.5,-76 2253.5,-76 2247.5,-70 2247.5,-64 2247.5,-64 2247.5,-52 2247.5,-52 2247.5,-46 2253.5,-40 2259.5,-40 2259.5,-40 2306.5,-40 2306.5,-40 2312.5,-40 2318.5,-46 2318.5,-52 2318.5,-52 2318.5,-64 2318.5,-64 2318.5,-70 2312.5,-76 2306.5,-76"/>
<text text-anchor="middle" x="2283" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_toL2Bus_mem_side_ports&#45;&gt;system_cpu4_l2cache_cpu_side -->
<g id="edge46" class="edge">
<title>system_cpu4_toL2Bus_mem_side_ports&#45;&gt;system_cpu4_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M2027.98,-169.86C2044.23,-161.54 2064.72,-152.05 2084,-146 2145.07,-126.85 2169.87,-152.76 2226,-122 2242.23,-113.1 2256.25,-97.79 2266.32,-84.48"/>
<polygon fill="black" stroke="black" points="2269.34,-86.28 2272.35,-76.12 2263.67,-82.18 2269.34,-86.28"/>
</g>
<!-- system_cpu4_l2cache_mem_side -->
<g id="node93" class="node">
<title>system_cpu4_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2405,-76C2405,-76 2349,-76 2349,-76 2343,-76 2337,-70 2337,-64 2337,-64 2337,-52 2337,-52 2337,-46 2343,-40 2349,-40 2349,-40 2405,-40 2405,-40 2411,-40 2417,-46 2417,-52 2417,-52 2417,-64 2417,-64 2417,-70 2411,-76 2405,-76"/>
<text text-anchor="middle" x="2377" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node94" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1775.5,-206C1775.5,-206 1704.5,-206 1704.5,-206 1698.5,-206 1692.5,-200 1692.5,-194 1692.5,-194 1692.5,-182 1692.5,-182 1692.5,-176 1698.5,-170 1704.5,-170 1704.5,-170 1775.5,-170 1775.5,-170 1781.5,-170 1787.5,-176 1787.5,-182 1787.5,-182 1787.5,-194 1787.5,-194 1787.5,-200 1781.5,-206 1775.5,-206"/>
<text text-anchor="middle" x="1740" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node95" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1662.5,-206C1662.5,-206 1587.5,-206 1587.5,-206 1581.5,-206 1575.5,-200 1575.5,-194 1575.5,-194 1575.5,-182 1575.5,-182 1575.5,-176 1581.5,-170 1587.5,-170 1587.5,-170 1662.5,-170 1662.5,-170 1668.5,-170 1674.5,-176 1674.5,-182 1674.5,-182 1674.5,-194 1674.5,-194 1674.5,-200 1668.5,-206 1662.5,-206"/>
<text text-anchor="middle" x="1625" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node96" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1545,-206C1545,-206 1515,-206 1515,-206 1509,-206 1503,-200 1503,-194 1503,-194 1503,-182 1503,-182 1503,-176 1509,-170 1515,-170 1515,-170 1545,-170 1545,-170 1551,-170 1557,-176 1557,-182 1557,-182 1557,-194 1557,-194 1557,-200 1551,-206 1545,-206"/>
<text text-anchor="middle" x="1530" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node97" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6415,-206C6415,-206 6353,-206 6353,-206 6347,-206 6341,-200 6341,-194 6341,-194 6341,-182 6341,-182 6341,-176 6347,-170 6353,-170 6353,-170 6415,-170 6415,-170 6421,-170 6427,-176 6427,-182 6427,-182 6427,-194 6427,-194 6427,-200 6421,-206 6415,-206"/>
<text text-anchor="middle" x="6384" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node101" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6761.5,-76C6761.5,-76 6714.5,-76 6714.5,-76 6708.5,-76 6702.5,-70 6702.5,-64 6702.5,-64 6702.5,-52 6702.5,-52 6702.5,-46 6708.5,-40 6714.5,-40 6714.5,-40 6761.5,-40 6761.5,-40 6767.5,-40 6773.5,-46 6773.5,-52 6773.5,-52 6773.5,-64 6773.5,-64 6773.5,-70 6767.5,-76 6761.5,-76"/>
<text text-anchor="middle" x="6738" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge47" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6399.54,-169.8C6408.43,-161.13 6420.33,-151.34 6433,-146 6530.15,-105.04 6572.76,-165.05 6669,-122 6688.06,-113.47 6705.4,-97.59 6717.93,-83.91"/>
<polygon fill="black" stroke="black" points="6720.75,-86 6724.73,-76.18 6715.5,-81.37 6720.75,-86"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node98" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6310.5,-206C6310.5,-206 6243.5,-206 6243.5,-206 6237.5,-206 6231.5,-200 6231.5,-194 6231.5,-194 6231.5,-182 6231.5,-182 6231.5,-176 6237.5,-170 6243.5,-170 6243.5,-170 6310.5,-170 6310.5,-170 6316.5,-170 6322.5,-176 6322.5,-182 6322.5,-182 6322.5,-194 6322.5,-194 6322.5,-200 6316.5,-206 6310.5,-206"/>
<text text-anchor="middle" x="6277" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node103" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6546.5,-76C6546.5,-76 6499.5,-76 6499.5,-76 6493.5,-76 6487.5,-70 6487.5,-64 6487.5,-64 6487.5,-52 6487.5,-52 6487.5,-46 6493.5,-40 6499.5,-40 6499.5,-40 6546.5,-40 6546.5,-40 6552.5,-40 6558.5,-46 6558.5,-52 6558.5,-52 6558.5,-64 6558.5,-64 6558.5,-70 6552.5,-76 6546.5,-76"/>
<text text-anchor="middle" x="6523" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge48" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M6296.11,-169.69C6306.15,-161.42 6319.04,-152.03 6332,-146 6374.22,-126.34 6391.54,-141.14 6434,-122 6456.4,-111.9 6478.95,-95.86 6495.76,-82.48"/>
<polygon fill="black" stroke="black" points="6497.97,-85.2 6503.52,-76.17 6493.55,-79.77 6497.97,-85.2"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node99" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7080,-206C7080,-206 7050,-206 7050,-206 7044,-206 7038,-200 7038,-194 7038,-194 7038,-182 7038,-182 7038,-176 7044,-170 7050,-170 7050,-170 7080,-170 7080,-170 7086,-170 7092,-176 7092,-182 7092,-182 7092,-194 7092,-194 7092,-200 7086,-206 7080,-206"/>
<text text-anchor="middle" x="7065" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node105" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7063.5,-76C7063.5,-76 7016.5,-76 7016.5,-76 7010.5,-76 7004.5,-70 7004.5,-64 7004.5,-64 7004.5,-52 7004.5,-52 7004.5,-46 7010.5,-40 7016.5,-40 7016.5,-40 7063.5,-40 7063.5,-40 7069.5,-40 7075.5,-46 7075.5,-52 7075.5,-52 7075.5,-64 7075.5,-64 7075.5,-70 7069.5,-76 7063.5,-76"/>
<text text-anchor="middle" x="7040" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge49" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7061.63,-169.74C7057.45,-148.36 7050.29,-111.69 7045.36,-86.44"/>
<polygon fill="black" stroke="black" points="7048.75,-85.54 7043.4,-76.4 7041.88,-86.88 7048.75,-85.54"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node100" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7255,-206C7255,-206 7225,-206 7225,-206 7219,-206 7213,-200 7213,-194 7213,-194 7213,-182 7213,-182 7213,-176 7219,-170 7225,-170 7225,-170 7255,-170 7255,-170 7261,-170 7267,-176 7267,-182 7267,-182 7267,-194 7267,-194 7267,-200 7261,-206 7255,-206"/>
<text text-anchor="middle" x="7240" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node107" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7261.5,-76C7261.5,-76 7214.5,-76 7214.5,-76 7208.5,-76 7202.5,-70 7202.5,-64 7202.5,-64 7202.5,-52 7202.5,-52 7202.5,-46 7208.5,-40 7214.5,-40 7214.5,-40 7261.5,-40 7261.5,-40 7267.5,-40 7273.5,-46 7273.5,-52 7273.5,-52 7273.5,-64 7273.5,-64 7273.5,-70 7267.5,-76 7261.5,-76"/>
<text text-anchor="middle" x="7238" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge50" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7239.73,-169.74C7239.4,-148.36 7238.82,-111.69 7238.43,-86.44"/>
<polygon fill="black" stroke="black" points="7241.93,-86.34 7238.27,-76.4 7234.93,-86.45 7241.93,-86.34"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node102" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6860,-76C6860,-76 6804,-76 6804,-76 6798,-76 6792,-70 6792,-64 6792,-64 6792,-52 6792,-52 6792,-46 6798,-40 6804,-40 6804,-40 6860,-40 6860,-40 6866,-40 6872,-46 6872,-52 6872,-52 6872,-64 6872,-64 6872,-70 6866,-76 6860,-76"/>
<text text-anchor="middle" x="6832" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node104" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6645,-76C6645,-76 6589,-76 6589,-76 6583,-76 6577,-70 6577,-64 6577,-64 6577,-52 6577,-52 6577,-46 6583,-40 6589,-40 6589,-40 6645,-40 6645,-40 6651,-40 6657,-46 6657,-52 6657,-52 6657,-64 6657,-64 6657,-70 6651,-76 6645,-76"/>
<text text-anchor="middle" x="6617" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node106" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6974,-76C6974,-76 6918,-76 6918,-76 6912,-76 6906,-70 6906,-64 6906,-64 6906,-52 6906,-52 6906,-46 6912,-40 6918,-40 6918,-40 6974,-40 6974,-40 6980,-40 6986,-46 6986,-52 6986,-52 6986,-64 6986,-64 6986,-70 6980,-76 6974,-76"/>
<text text-anchor="middle" x="6946" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node108" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7172,-76C7172,-76 7116,-76 7116,-76 7110,-76 7104,-70 7104,-64 7104,-64 7104,-52 7104,-52 7104,-46 7110,-40 7116,-40 7116,-40 7172,-40 7172,-40 7178,-40 7184,-46 7184,-52 7184,-52 7184,-64 7184,-64 7184,-70 7178,-76 7172,-76"/>
<text text-anchor="middle" x="7144" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_toL2Bus_cpu_side_ports -->
<g id="node109" class="node">
<title>system_cpu5_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6986,-206C6986,-206 6902,-206 6902,-206 6896,-206 6890,-200 6890,-194 6890,-194 6890,-182 6890,-182 6890,-176 6896,-170 6902,-170 6902,-170 6986,-170 6986,-170 6992,-170 6998,-176 6998,-182 6998,-182 6998,-194 6998,-194 6998,-200 6992,-206 6986,-206"/>
<text text-anchor="middle" x="6944" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu5_toL2Bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge51" class="edge">
<title>system_cpu5_toL2Bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="black" d="M6922.17,-162.05C6900.1,-136.82 6866.57,-98.51 6847.22,-76.4"/>
<polygon fill="black" stroke="black" points="6919.68,-164.52 6928.9,-169.74 6924.94,-159.91 6919.68,-164.52"/>
</g>
<!-- system_cpu5_toL2Bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge52" class="edge">
<title>system_cpu5_toL2Bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="black" d="M6914.69,-164C6904.54,-157.14 6892.75,-150.3 6881,-146 6800.66,-116.59 6768.17,-156.77 6690,-122 6666.44,-111.52 6644.81,-90.85 6631.31,-76.04"/>
<polygon fill="black" stroke="black" points="6912.96,-167.06 6923.14,-169.98 6917,-161.35 6912.96,-167.06"/>
</g>
<!-- system_cpu5_toL2Bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge53" class="edge">
<title>system_cpu5_toL2Bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M6944.43,-159.72C6944.82,-134.52 6945.39,-97.84 6945.73,-76.4"/>
<polygon fill="black" stroke="black" points="6940.93,-159.68 6944.27,-169.74 6947.93,-159.79 6940.93,-159.68"/>
</g>
<!-- system_cpu5_toL2Bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge54" class="edge">
<title>system_cpu5_toL2Bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M6985.47,-165.32C6998.33,-158.85 7012.65,-151.91 7026,-146 7053.02,-134.05 7063.73,-138.85 7088,-122 7106.03,-109.48 7122.16,-90.01 7132.42,-76.02"/>
<polygon fill="black" stroke="black" points="6983.72,-162.28 6976.38,-169.93 6986.88,-168.52 6983.72,-162.28"/>
</g>
<!-- system_cpu5_toL2Bus_mem_side_ports -->
<g id="node110" class="node">
<title>system_cpu5_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6860,-206C6860,-206 6766,-206 6766,-206 6760,-206 6754,-200 6754,-194 6754,-194 6754,-182 6754,-182 6754,-176 6760,-170 6766,-170 6766,-170 6860,-170 6860,-170 6866,-170 6872,-176 6872,-182 6872,-182 6872,-194 6872,-194 6872,-200 6866,-206 6860,-206"/>
<text text-anchor="middle" x="6813" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu5_l2cache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu5_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6409.5,-76C6409.5,-76 6362.5,-76 6362.5,-76 6356.5,-76 6350.5,-70 6350.5,-64 6350.5,-64 6350.5,-52 6350.5,-52 6350.5,-46 6356.5,-40 6362.5,-40 6362.5,-40 6409.5,-40 6409.5,-40 6415.5,-40 6421.5,-46 6421.5,-52 6421.5,-52 6421.5,-64 6421.5,-64 6421.5,-70 6415.5,-76 6409.5,-76"/>
<text text-anchor="middle" x="6386" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_toL2Bus_mem_side_ports&#45;&gt;system_cpu5_l2cache_cpu_side -->
<g id="edge55" class="edge">
<title>system_cpu5_toL2Bus_mem_side_ports&#45;&gt;system_cpu5_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M6789.58,-170C6776.29,-161.27 6758.96,-151.37 6742,-146 6628.41,-110.03 6586.81,-163.17 6475,-122 6451.49,-113.34 6428.5,-96.8 6411.78,-82.84"/>
<polygon fill="black" stroke="black" points="6413.96,-80.1 6404.1,-76.24 6409.4,-85.41 6413.96,-80.1"/>
</g>
<!-- system_cpu5_l2cache_mem_side -->
<g id="node112" class="node">
<title>system_cpu5_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6320,-76C6320,-76 6264,-76 6264,-76 6258,-76 6252,-70 6252,-64 6252,-64 6252,-52 6252,-52 6252,-46 6258,-40 6264,-40 6264,-40 6320,-40 6320,-40 6326,-40 6332,-46 6332,-52 6332,-52 6332,-64 6332,-64 6332,-70 6326,-76 6320,-76"/>
<text text-anchor="middle" x="6292" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node113" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6717.5,-206C6717.5,-206 6646.5,-206 6646.5,-206 6640.5,-206 6634.5,-200 6634.5,-194 6634.5,-194 6634.5,-182 6634.5,-182 6634.5,-176 6640.5,-170 6646.5,-170 6646.5,-170 6717.5,-170 6717.5,-170 6723.5,-170 6729.5,-176 6729.5,-182 6729.5,-182 6729.5,-194 6729.5,-194 6729.5,-200 6723.5,-206 6717.5,-206"/>
<text text-anchor="middle" x="6682" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node114" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6604.5,-206C6604.5,-206 6529.5,-206 6529.5,-206 6523.5,-206 6517.5,-200 6517.5,-194 6517.5,-194 6517.5,-182 6517.5,-182 6517.5,-176 6523.5,-170 6529.5,-170 6529.5,-170 6604.5,-170 6604.5,-170 6610.5,-170 6616.5,-176 6616.5,-182 6616.5,-182 6616.5,-194 6616.5,-194 6616.5,-200 6610.5,-206 6604.5,-206"/>
<text text-anchor="middle" x="6567" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node115" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6487,-206C6487,-206 6457,-206 6457,-206 6451,-206 6445,-200 6445,-194 6445,-194 6445,-182 6445,-182 6445,-176 6451,-170 6457,-170 6457,-170 6487,-170 6487,-170 6493,-170 6499,-176 6499,-182 6499,-182 6499,-194 6499,-194 6499,-200 6493,-206 6487,-206"/>
<text text-anchor="middle" x="6472" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node116" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7580,-206C7580,-206 7518,-206 7518,-206 7512,-206 7506,-200 7506,-194 7506,-194 7506,-182 7506,-182 7506,-176 7512,-170 7518,-170 7518,-170 7580,-170 7580,-170 7586,-170 7592,-176 7592,-182 7592,-182 7592,-194 7592,-194 7592,-200 7586,-206 7580,-206"/>
<text text-anchor="middle" x="7549" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node120" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7926.5,-76C7926.5,-76 7879.5,-76 7879.5,-76 7873.5,-76 7867.5,-70 7867.5,-64 7867.5,-64 7867.5,-52 7867.5,-52 7867.5,-46 7873.5,-40 7879.5,-40 7879.5,-40 7926.5,-40 7926.5,-40 7932.5,-40 7938.5,-46 7938.5,-52 7938.5,-52 7938.5,-64 7938.5,-64 7938.5,-70 7932.5,-76 7926.5,-76"/>
<text text-anchor="middle" x="7903" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge56" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="black" d="M7564.54,-169.8C7573.43,-161.13 7585.33,-151.34 7598,-146 7695.15,-105.04 7737.76,-165.05 7834,-122 7853.06,-113.47 7870.4,-97.59 7882.93,-83.91"/>
<polygon fill="black" stroke="black" points="7885.75,-86 7889.73,-76.18 7880.5,-81.37 7885.75,-86"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node117" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7475.5,-206C7475.5,-206 7408.5,-206 7408.5,-206 7402.5,-206 7396.5,-200 7396.5,-194 7396.5,-194 7396.5,-182 7396.5,-182 7396.5,-176 7402.5,-170 7408.5,-170 7408.5,-170 7475.5,-170 7475.5,-170 7481.5,-170 7487.5,-176 7487.5,-182 7487.5,-182 7487.5,-194 7487.5,-194 7487.5,-200 7481.5,-206 7475.5,-206"/>
<text text-anchor="middle" x="7442" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node122" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7711.5,-76C7711.5,-76 7664.5,-76 7664.5,-76 7658.5,-76 7652.5,-70 7652.5,-64 7652.5,-64 7652.5,-52 7652.5,-52 7652.5,-46 7658.5,-40 7664.5,-40 7664.5,-40 7711.5,-40 7711.5,-40 7717.5,-40 7723.5,-46 7723.5,-52 7723.5,-52 7723.5,-64 7723.5,-64 7723.5,-70 7717.5,-76 7711.5,-76"/>
<text text-anchor="middle" x="7688" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge57" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M7461.11,-169.69C7471.15,-161.42 7484.04,-152.03 7497,-146 7539.22,-126.34 7556.54,-141.14 7599,-122 7621.4,-111.9 7643.95,-95.86 7660.76,-82.48"/>
<polygon fill="black" stroke="black" points="7662.97,-85.2 7668.52,-76.17 7658.55,-79.77 7662.97,-85.2"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node118" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8245,-206C8245,-206 8215,-206 8215,-206 8209,-206 8203,-200 8203,-194 8203,-194 8203,-182 8203,-182 8203,-176 8209,-170 8215,-170 8215,-170 8245,-170 8245,-170 8251,-170 8257,-176 8257,-182 8257,-182 8257,-194 8257,-194 8257,-200 8251,-206 8245,-206"/>
<text text-anchor="middle" x="8230" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node124" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8228.5,-76C8228.5,-76 8181.5,-76 8181.5,-76 8175.5,-76 8169.5,-70 8169.5,-64 8169.5,-64 8169.5,-52 8169.5,-52 8169.5,-46 8175.5,-40 8181.5,-40 8181.5,-40 8228.5,-40 8228.5,-40 8234.5,-40 8240.5,-46 8240.5,-52 8240.5,-52 8240.5,-64 8240.5,-64 8240.5,-70 8234.5,-76 8228.5,-76"/>
<text text-anchor="middle" x="8205" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge58" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M8226.63,-169.74C8222.45,-148.36 8215.29,-111.69 8210.36,-86.44"/>
<polygon fill="black" stroke="black" points="8213.75,-85.54 8208.4,-76.4 8206.88,-86.88 8213.75,-85.54"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node119" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8420,-206C8420,-206 8390,-206 8390,-206 8384,-206 8378,-200 8378,-194 8378,-194 8378,-182 8378,-182 8378,-176 8384,-170 8390,-170 8390,-170 8420,-170 8420,-170 8426,-170 8432,-176 8432,-182 8432,-182 8432,-194 8432,-194 8432,-200 8426,-206 8420,-206"/>
<text text-anchor="middle" x="8405" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node126" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8426.5,-76C8426.5,-76 8379.5,-76 8379.5,-76 8373.5,-76 8367.5,-70 8367.5,-64 8367.5,-64 8367.5,-52 8367.5,-52 8367.5,-46 8373.5,-40 8379.5,-40 8379.5,-40 8426.5,-40 8426.5,-40 8432.5,-40 8438.5,-46 8438.5,-52 8438.5,-52 8438.5,-64 8438.5,-64 8438.5,-70 8432.5,-76 8426.5,-76"/>
<text text-anchor="middle" x="8403" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge59" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M8404.73,-169.74C8404.4,-148.36 8403.82,-111.69 8403.43,-86.44"/>
<polygon fill="black" stroke="black" points="8406.93,-86.34 8403.27,-76.4 8399.93,-86.45 8406.93,-86.34"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node121" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8025,-76C8025,-76 7969,-76 7969,-76 7963,-76 7957,-70 7957,-64 7957,-64 7957,-52 7957,-52 7957,-46 7963,-40 7969,-40 7969,-40 8025,-40 8025,-40 8031,-40 8037,-46 8037,-52 8037,-52 8037,-64 8037,-64 8037,-70 8031,-76 8025,-76"/>
<text text-anchor="middle" x="7997" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node123" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7810,-76C7810,-76 7754,-76 7754,-76 7748,-76 7742,-70 7742,-64 7742,-64 7742,-52 7742,-52 7742,-46 7748,-40 7754,-40 7754,-40 7810,-40 7810,-40 7816,-40 7822,-46 7822,-52 7822,-52 7822,-64 7822,-64 7822,-70 7816,-76 7810,-76"/>
<text text-anchor="middle" x="7782" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node125" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8139,-76C8139,-76 8083,-76 8083,-76 8077,-76 8071,-70 8071,-64 8071,-64 8071,-52 8071,-52 8071,-46 8077,-40 8083,-40 8083,-40 8139,-40 8139,-40 8145,-40 8151,-46 8151,-52 8151,-52 8151,-64 8151,-64 8151,-70 8145,-76 8139,-76"/>
<text text-anchor="middle" x="8111" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node127" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8337,-76C8337,-76 8281,-76 8281,-76 8275,-76 8269,-70 8269,-64 8269,-64 8269,-52 8269,-52 8269,-46 8275,-40 8281,-40 8281,-40 8337,-40 8337,-40 8343,-40 8349,-46 8349,-52 8349,-52 8349,-64 8349,-64 8349,-70 8343,-76 8337,-76"/>
<text text-anchor="middle" x="8309" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_toL2Bus_cpu_side_ports -->
<g id="node128" class="node">
<title>system_cpu6_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8151,-206C8151,-206 8067,-206 8067,-206 8061,-206 8055,-200 8055,-194 8055,-194 8055,-182 8055,-182 8055,-176 8061,-170 8067,-170 8067,-170 8151,-170 8151,-170 8157,-170 8163,-176 8163,-182 8163,-182 8163,-194 8163,-194 8163,-200 8157,-206 8151,-206"/>
<text text-anchor="middle" x="8109" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu6_toL2Bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge60" class="edge">
<title>system_cpu6_toL2Bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="black" d="M8087.17,-162.05C8065.1,-136.82 8031.57,-98.51 8012.22,-76.4"/>
<polygon fill="black" stroke="black" points="8084.68,-164.52 8093.9,-169.74 8089.94,-159.91 8084.68,-164.52"/>
</g>
<!-- system_cpu6_toL2Bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge61" class="edge">
<title>system_cpu6_toL2Bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8079.69,-164C8069.54,-157.14 8057.75,-150.3 8046,-146 7965.66,-116.59 7933.17,-156.77 7855,-122 7831.44,-111.52 7809.81,-90.85 7796.31,-76.04"/>
<polygon fill="black" stroke="black" points="8077.96,-167.06 8088.14,-169.98 8082,-161.35 8077.96,-167.06"/>
</g>
<!-- system_cpu6_toL2Bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge62" class="edge">
<title>system_cpu6_toL2Bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8109.43,-159.72C8109.82,-134.52 8110.39,-97.84 8110.73,-76.4"/>
<polygon fill="black" stroke="black" points="8105.93,-159.68 8109.27,-169.74 8112.93,-159.79 8105.93,-159.68"/>
</g>
<!-- system_cpu6_toL2Bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge63" class="edge">
<title>system_cpu6_toL2Bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8150.47,-165.32C8163.33,-158.85 8177.65,-151.91 8191,-146 8218.02,-134.05 8228.73,-138.85 8253,-122 8271.03,-109.48 8287.16,-90.01 8297.42,-76.02"/>
<polygon fill="black" stroke="black" points="8148.72,-162.28 8141.38,-169.93 8151.88,-168.52 8148.72,-162.28"/>
</g>
<!-- system_cpu6_toL2Bus_mem_side_ports -->
<g id="node129" class="node">
<title>system_cpu6_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8025,-206C8025,-206 7931,-206 7931,-206 7925,-206 7919,-200 7919,-194 7919,-194 7919,-182 7919,-182 7919,-176 7925,-170 7931,-170 7931,-170 8025,-170 8025,-170 8031,-170 8037,-176 8037,-182 8037,-182 8037,-194 8037,-194 8037,-200 8031,-206 8025,-206"/>
<text text-anchor="middle" x="7978" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu6_l2cache_cpu_side -->
<g id="node130" class="node">
<title>system_cpu6_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7574.5,-76C7574.5,-76 7527.5,-76 7527.5,-76 7521.5,-76 7515.5,-70 7515.5,-64 7515.5,-64 7515.5,-52 7515.5,-52 7515.5,-46 7521.5,-40 7527.5,-40 7527.5,-40 7574.5,-40 7574.5,-40 7580.5,-40 7586.5,-46 7586.5,-52 7586.5,-52 7586.5,-64 7586.5,-64 7586.5,-70 7580.5,-76 7574.5,-76"/>
<text text-anchor="middle" x="7551" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_toL2Bus_mem_side_ports&#45;&gt;system_cpu6_l2cache_cpu_side -->
<g id="edge64" class="edge">
<title>system_cpu6_toL2Bus_mem_side_ports&#45;&gt;system_cpu6_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M7954.58,-170C7941.29,-161.27 7923.96,-151.37 7907,-146 7793.41,-110.03 7751.81,-163.17 7640,-122 7616.49,-113.34 7593.5,-96.8 7576.78,-82.84"/>
<polygon fill="black" stroke="black" points="7578.96,-80.1 7569.1,-76.24 7574.4,-85.41 7578.96,-80.1"/>
</g>
<!-- system_cpu6_l2cache_mem_side -->
<g id="node131" class="node">
<title>system_cpu6_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7485,-76C7485,-76 7429,-76 7429,-76 7423,-76 7417,-70 7417,-64 7417,-64 7417,-52 7417,-52 7417,-46 7423,-40 7429,-40 7429,-40 7485,-40 7485,-40 7491,-40 7497,-46 7497,-52 7497,-52 7497,-64 7497,-64 7497,-70 7491,-76 7485,-76"/>
<text text-anchor="middle" x="7457" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node132" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7882.5,-206C7882.5,-206 7811.5,-206 7811.5,-206 7805.5,-206 7799.5,-200 7799.5,-194 7799.5,-194 7799.5,-182 7799.5,-182 7799.5,-176 7805.5,-170 7811.5,-170 7811.5,-170 7882.5,-170 7882.5,-170 7888.5,-170 7894.5,-176 7894.5,-182 7894.5,-182 7894.5,-194 7894.5,-194 7894.5,-200 7888.5,-206 7882.5,-206"/>
<text text-anchor="middle" x="7847" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node133" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7769.5,-206C7769.5,-206 7694.5,-206 7694.5,-206 7688.5,-206 7682.5,-200 7682.5,-194 7682.5,-194 7682.5,-182 7682.5,-182 7682.5,-176 7688.5,-170 7694.5,-170 7694.5,-170 7769.5,-170 7769.5,-170 7775.5,-170 7781.5,-176 7781.5,-182 7781.5,-182 7781.5,-194 7781.5,-194 7781.5,-200 7775.5,-206 7769.5,-206"/>
<text text-anchor="middle" x="7732" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node134" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7652,-206C7652,-206 7622,-206 7622,-206 7616,-206 7610,-200 7610,-194 7610,-194 7610,-182 7610,-182 7610,-176 7616,-170 7622,-170 7622,-170 7652,-170 7652,-170 7658,-170 7664,-176 7664,-182 7664,-182 7664,-194 7664,-194 7664,-200 7658,-206 7652,-206"/>
<text text-anchor="middle" x="7637" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node135" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2638,-206C2638,-206 2576,-206 2576,-206 2570,-206 2564,-200 2564,-194 2564,-194 2564,-182 2564,-182 2564,-176 2570,-170 2576,-170 2576,-170 2638,-170 2638,-170 2644,-170 2650,-176 2650,-182 2650,-182 2650,-194 2650,-194 2650,-200 2644,-206 2638,-206"/>
<text text-anchor="middle" x="2607" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node139" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2826.5,-76C2826.5,-76 2779.5,-76 2779.5,-76 2773.5,-76 2767.5,-70 2767.5,-64 2767.5,-64 2767.5,-52 2767.5,-52 2767.5,-46 2773.5,-40 2779.5,-40 2779.5,-40 2826.5,-40 2826.5,-40 2832.5,-40 2838.5,-46 2838.5,-52 2838.5,-52 2838.5,-64 2838.5,-64 2838.5,-70 2832.5,-76 2826.5,-76"/>
<text text-anchor="middle" x="2803" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge65" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2625.97,-169.89C2634.83,-162.23 2645.68,-153.3 2656,-146 2690.34,-121.71 2731.75,-97.63 2761.85,-80.99"/>
<polygon fill="black" stroke="black" points="2763.73,-83.95 2770.81,-76.07 2760.36,-77.81 2763.73,-83.95"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node136" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2533.5,-206C2533.5,-206 2466.5,-206 2466.5,-206 2460.5,-206 2454.5,-200 2454.5,-194 2454.5,-194 2454.5,-182 2454.5,-182 2454.5,-176 2460.5,-170 2466.5,-170 2466.5,-170 2533.5,-170 2533.5,-170 2539.5,-170 2545.5,-176 2545.5,-182 2545.5,-182 2545.5,-194 2545.5,-194 2545.5,-200 2539.5,-206 2533.5,-206"/>
<text text-anchor="middle" x="2500" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node141" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2563.5,-76C2563.5,-76 2516.5,-76 2516.5,-76 2510.5,-76 2504.5,-70 2504.5,-64 2504.5,-64 2504.5,-52 2504.5,-52 2504.5,-46 2510.5,-40 2516.5,-40 2516.5,-40 2563.5,-40 2563.5,-40 2569.5,-40 2575.5,-46 2575.5,-52 2575.5,-52 2575.5,-64 2575.5,-64 2575.5,-70 2569.5,-76 2563.5,-76"/>
<text text-anchor="middle" x="2540" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge66" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2505.39,-169.74C2512.1,-148.27 2523.64,-111.36 2531.53,-86.1"/>
<polygon fill="black" stroke="black" points="2534.92,-86.99 2534.56,-76.4 2528.24,-84.9 2534.92,-86.99"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node137" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3303,-206C3303,-206 3273,-206 3273,-206 3267,-206 3261,-200 3261,-194 3261,-194 3261,-182 3261,-182 3261,-176 3267,-170 3273,-170 3273,-170 3303,-170 3303,-170 3309,-170 3315,-176 3315,-182 3315,-182 3315,-194 3315,-194 3315,-200 3309,-206 3303,-206"/>
<text text-anchor="middle" x="3288" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node143" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3153.5,-76C3153.5,-76 3106.5,-76 3106.5,-76 3100.5,-76 3094.5,-70 3094.5,-64 3094.5,-64 3094.5,-52 3094.5,-52 3094.5,-46 3100.5,-40 3106.5,-40 3106.5,-40 3153.5,-40 3153.5,-40 3159.5,-40 3165.5,-46 3165.5,-52 3165.5,-52 3165.5,-64 3165.5,-64 3165.5,-70 3159.5,-76 3153.5,-76"/>
<text text-anchor="middle" x="3130" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge67" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3265.72,-169.97C3255.79,-162.5 3243.9,-153.69 3233,-146 3217.29,-134.92 3212.06,-133.96 3197,-122 3181.99,-110.07 3166.32,-95.48 3153.91,-83.33"/>
<polygon fill="black" stroke="black" points="3156.21,-80.69 3146.64,-76.14 3151.29,-85.66 3156.21,-80.69"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node138" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3478,-206C3478,-206 3448,-206 3448,-206 3442,-206 3436,-200 3436,-194 3436,-194 3436,-182 3436,-182 3436,-176 3442,-170 3448,-170 3448,-170 3478,-170 3478,-170 3484,-170 3490,-176 3490,-182 3490,-182 3490,-194 3490,-194 3490,-200 3484,-206 3478,-206"/>
<text text-anchor="middle" x="3463" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node145" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3366.5,-76C3366.5,-76 3319.5,-76 3319.5,-76 3313.5,-76 3307.5,-70 3307.5,-64 3307.5,-64 3307.5,-52 3307.5,-52 3307.5,-46 3313.5,-40 3319.5,-40 3319.5,-40 3366.5,-40 3366.5,-40 3372.5,-40 3378.5,-46 3378.5,-52 3378.5,-52 3378.5,-64 3378.5,-64 3378.5,-70 3372.5,-76 3366.5,-76"/>
<text text-anchor="middle" x="3343" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge68" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3445.99,-169.77C3433.22,-156.76 3415.36,-138.4 3400,-122 3388.37,-109.58 3375.64,-95.56 3365.17,-83.9"/>
<polygon fill="black" stroke="black" points="3367.61,-81.37 3358.33,-76.26 3362.39,-86.04 3367.61,-81.37"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node140" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2925,-76C2925,-76 2869,-76 2869,-76 2863,-76 2857,-70 2857,-64 2857,-64 2857,-52 2857,-52 2857,-46 2863,-40 2869,-40 2869,-40 2925,-40 2925,-40 2931,-40 2937,-46 2937,-52 2937,-52 2937,-64 2937,-64 2937,-70 2931,-76 2925,-76"/>
<text text-anchor="middle" x="2897" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node142" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2662,-76C2662,-76 2606,-76 2606,-76 2600,-76 2594,-70 2594,-64 2594,-64 2594,-52 2594,-52 2594,-46 2600,-40 2606,-40 2606,-40 2662,-40 2662,-40 2668,-40 2674,-46 2674,-52 2674,-52 2674,-64 2674,-64 2674,-70 2668,-76 2662,-76"/>
<text text-anchor="middle" x="2634" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node144" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3064,-76C3064,-76 3008,-76 3008,-76 3002,-76 2996,-70 2996,-64 2996,-64 2996,-52 2996,-52 2996,-46 3002,-40 3008,-40 3008,-40 3064,-40 3064,-40 3070,-40 3076,-46 3076,-52 3076,-52 3076,-64 3076,-64 3076,-70 3070,-76 3064,-76"/>
<text text-anchor="middle" x="3036" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node146" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3277,-76C3277,-76 3221,-76 3221,-76 3215,-76 3209,-70 3209,-64 3209,-64 3209,-52 3209,-52 3209,-46 3215,-40 3221,-40 3221,-40 3277,-40 3277,-40 3283,-40 3289,-46 3289,-52 3289,-52 3289,-64 3289,-64 3289,-70 3283,-76 3277,-76"/>
<text text-anchor="middle" x="3249" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_toL2Bus_cpu_side_ports -->
<g id="node147" class="node">
<title>system_cpu7_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3073,-206C3073,-206 2989,-206 2989,-206 2983,-206 2977,-200 2977,-194 2977,-194 2977,-182 2977,-182 2977,-176 2983,-170 2989,-170 2989,-170 3073,-170 3073,-170 3079,-170 3085,-176 3085,-182 3085,-182 3085,-194 3085,-194 3085,-200 3079,-206 3073,-206"/>
<text text-anchor="middle" x="3031" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu7_toL2Bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge69" class="edge">
<title>system_cpu7_toL2Bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="black" d="M3005.56,-162.7C2979.17,-137.49 2938.56,-98.7 2915.21,-76.4"/>
<polygon fill="black" stroke="black" points="3003.28,-165.36 3012.93,-169.74 3008.11,-160.3 3003.28,-165.36"/>
</g>
<!-- system_cpu7_toL2Bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge70" class="edge">
<title>system_cpu7_toL2Bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3000.51,-164.15C2989.79,-157.21 2977.34,-150.29 2965,-146 2876.28,-115.13 2844.83,-149.48 2755,-122 2720.35,-111.4 2683.9,-90.97 2660.17,-76.24"/>
<polygon fill="black" stroke="black" points="2998.81,-167.22 3009.05,-169.92 3002.73,-161.42 2998.81,-167.22"/>
</g>
<!-- system_cpu7_toL2Bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge71" class="edge">
<title>system_cpu7_toL2Bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3032.07,-159.72C3033.05,-134.52 3034.48,-97.84 3035.32,-76.4"/>
<polygon fill="black" stroke="black" points="3028.57,-159.61 3031.67,-169.74 3035.56,-159.88 3028.57,-159.61"/>
</g>
<!-- system_cpu7_toL2Bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge72" class="edge">
<title>system_cpu7_toL2Bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3061.98,-164.22C3071.86,-157.68 3083.07,-150.98 3094,-146 3129.33,-129.9 3143.96,-140.68 3178,-122 3199.81,-110.03 3220.6,-90.26 3233.97,-76.06"/>
<polygon fill="black" stroke="black" points="3059.97,-161.35 3053.68,-169.87 3063.91,-167.13 3059.97,-161.35"/>
</g>
<!-- system_cpu7_toL2Bus_mem_side_ports -->
<g id="node148" class="node">
<title>system_cpu7_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3209,-206C3209,-206 3115,-206 3115,-206 3109,-206 3103,-200 3103,-194 3103,-194 3103,-182 3103,-182 3103,-176 3109,-170 3115,-170 3115,-170 3209,-170 3209,-170 3215,-170 3221,-176 3221,-182 3221,-182 3221,-194 3221,-194 3221,-200 3215,-206 3209,-206"/>
<text text-anchor="middle" x="3162" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu7_l2cache_cpu_side -->
<g id="node149" class="node">
<title>system_cpu7_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3471.5,-76C3471.5,-76 3424.5,-76 3424.5,-76 3418.5,-76 3412.5,-70 3412.5,-64 3412.5,-64 3412.5,-52 3412.5,-52 3412.5,-46 3418.5,-40 3424.5,-40 3424.5,-40 3471.5,-40 3471.5,-40 3477.5,-40 3483.5,-46 3483.5,-52 3483.5,-52 3483.5,-64 3483.5,-64 3483.5,-70 3477.5,-76 3471.5,-76"/>
<text text-anchor="middle" x="3448" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_toL2Bus_mem_side_ports&#45;&gt;system_cpu7_l2cache_cpu_side -->
<g id="edge73" class="edge">
<title>system_cpu7_toL2Bus_mem_side_ports&#45;&gt;system_cpu7_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M3192.98,-169.86C3209.23,-161.54 3229.72,-152.05 3249,-146 3310.07,-126.85 3334.87,-152.76 3391,-122 3407.23,-113.1 3421.25,-97.79 3431.32,-84.48"/>
<polygon fill="black" stroke="black" points="3434.34,-86.28 3437.35,-76.12 3428.67,-82.18 3434.34,-86.28"/>
</g>
<!-- system_cpu7_l2cache_mem_side -->
<g id="node150" class="node">
<title>system_cpu7_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3570,-76C3570,-76 3514,-76 3514,-76 3508,-76 3502,-70 3502,-64 3502,-64 3502,-52 3502,-52 3502,-46 3508,-40 3514,-40 3514,-40 3570,-40 3570,-40 3576,-40 3582,-46 3582,-52 3582,-52 3582,-64 3582,-64 3582,-70 3576,-76 3570,-76"/>
<text text-anchor="middle" x="3542" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node151" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2940.5,-206C2940.5,-206 2869.5,-206 2869.5,-206 2863.5,-206 2857.5,-200 2857.5,-194 2857.5,-194 2857.5,-182 2857.5,-182 2857.5,-176 2863.5,-170 2869.5,-170 2869.5,-170 2940.5,-170 2940.5,-170 2946.5,-170 2952.5,-176 2952.5,-182 2952.5,-182 2952.5,-194 2952.5,-194 2952.5,-200 2946.5,-206 2940.5,-206"/>
<text text-anchor="middle" x="2905" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node152" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2827.5,-206C2827.5,-206 2752.5,-206 2752.5,-206 2746.5,-206 2740.5,-200 2740.5,-194 2740.5,-194 2740.5,-182 2740.5,-182 2740.5,-176 2746.5,-170 2752.5,-170 2752.5,-170 2827.5,-170 2827.5,-170 2833.5,-170 2839.5,-176 2839.5,-182 2839.5,-182 2839.5,-194 2839.5,-194 2839.5,-200 2833.5,-206 2827.5,-206"/>
<text text-anchor="middle" x="2790" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node153" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2710,-206C2710,-206 2680,-206 2680,-206 2674,-206 2668,-200 2668,-194 2668,-194 2668,-182 2668,-182 2668,-176 2674,-170 2680,-170 2680,-170 2710,-170 2710,-170 2716,-170 2722,-176 2722,-182 2722,-182 2722,-194 2722,-194 2722,-200 2716,-206 2710,-206"/>
<text text-anchor="middle" x="2695" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu8_icache_port -->
<g id="node154" class="node">
<title>system_cpu8_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3803,-206C3803,-206 3741,-206 3741,-206 3735,-206 3729,-200 3729,-194 3729,-194 3729,-182 3729,-182 3729,-176 3735,-170 3741,-170 3741,-170 3803,-170 3803,-170 3809,-170 3815,-176 3815,-182 3815,-182 3815,-194 3815,-194 3815,-200 3809,-206 3803,-206"/>
<text text-anchor="middle" x="3772" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu8_icache_cpu_side -->
<g id="node158" class="node">
<title>system_cpu8_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3991.5,-76C3991.5,-76 3944.5,-76 3944.5,-76 3938.5,-76 3932.5,-70 3932.5,-64 3932.5,-64 3932.5,-52 3932.5,-52 3932.5,-46 3938.5,-40 3944.5,-40 3944.5,-40 3991.5,-40 3991.5,-40 3997.5,-40 4003.5,-46 4003.5,-52 4003.5,-52 4003.5,-64 4003.5,-64 4003.5,-70 3997.5,-76 3991.5,-76"/>
<text text-anchor="middle" x="3968" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu8_icache_port&#45;&gt;system_cpu8_icache_cpu_side -->
<g id="edge74" class="edge">
<title>system_cpu8_icache_port&#45;&gt;system_cpu8_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3790.97,-169.89C3799.83,-162.23 3810.68,-153.3 3821,-146 3855.34,-121.71 3896.75,-97.63 3926.85,-80.99"/>
<polygon fill="black" stroke="black" points="3928.73,-83.95 3935.81,-76.07 3925.36,-77.81 3928.73,-83.95"/>
</g>
<!-- system_cpu8_dcache_port -->
<g id="node155" class="node">
<title>system_cpu8_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3698.5,-206C3698.5,-206 3631.5,-206 3631.5,-206 3625.5,-206 3619.5,-200 3619.5,-194 3619.5,-194 3619.5,-182 3619.5,-182 3619.5,-176 3625.5,-170 3631.5,-170 3631.5,-170 3698.5,-170 3698.5,-170 3704.5,-170 3710.5,-176 3710.5,-182 3710.5,-182 3710.5,-194 3710.5,-194 3710.5,-200 3704.5,-206 3698.5,-206"/>
<text text-anchor="middle" x="3665" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu8_dcache_cpu_side -->
<g id="node160" class="node">
<title>system_cpu8_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3728.5,-76C3728.5,-76 3681.5,-76 3681.5,-76 3675.5,-76 3669.5,-70 3669.5,-64 3669.5,-64 3669.5,-52 3669.5,-52 3669.5,-46 3675.5,-40 3681.5,-40 3681.5,-40 3728.5,-40 3728.5,-40 3734.5,-40 3740.5,-46 3740.5,-52 3740.5,-52 3740.5,-64 3740.5,-64 3740.5,-70 3734.5,-76 3728.5,-76"/>
<text text-anchor="middle" x="3705" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu8_dcache_port&#45;&gt;system_cpu8_dcache_cpu_side -->
<g id="edge75" class="edge">
<title>system_cpu8_dcache_port&#45;&gt;system_cpu8_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3670.39,-169.74C3677.1,-148.27 3688.64,-111.36 3696.53,-86.1"/>
<polygon fill="black" stroke="black" points="3699.92,-86.99 3699.56,-76.4 3693.24,-84.9 3699.92,-86.99"/>
</g>
<!-- system_cpu8_mmu_itb_walker_port -->
<g id="node156" class="node">
<title>system_cpu8_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4468,-206C4468,-206 4438,-206 4438,-206 4432,-206 4426,-200 4426,-194 4426,-194 4426,-182 4426,-182 4426,-176 4432,-170 4438,-170 4438,-170 4468,-170 4468,-170 4474,-170 4480,-176 4480,-182 4480,-182 4480,-194 4480,-194 4480,-200 4474,-206 4468,-206"/>
<text text-anchor="middle" x="4453" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu8_itb_walker_cache_cpu_side -->
<g id="node162" class="node">
<title>system_cpu8_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4318.5,-76C4318.5,-76 4271.5,-76 4271.5,-76 4265.5,-76 4259.5,-70 4259.5,-64 4259.5,-64 4259.5,-52 4259.5,-52 4259.5,-46 4265.5,-40 4271.5,-40 4271.5,-40 4318.5,-40 4318.5,-40 4324.5,-40 4330.5,-46 4330.5,-52 4330.5,-52 4330.5,-64 4330.5,-64 4330.5,-70 4324.5,-76 4318.5,-76"/>
<text text-anchor="middle" x="4295" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu8_mmu_itb_walker_port&#45;&gt;system_cpu8_itb_walker_cache_cpu_side -->
<g id="edge76" class="edge">
<title>system_cpu8_mmu_itb_walker_port&#45;&gt;system_cpu8_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4430.72,-169.97C4420.79,-162.5 4408.9,-153.69 4398,-146 4382.29,-134.92 4377.06,-133.96 4362,-122 4346.99,-110.07 4331.32,-95.48 4318.91,-83.33"/>
<polygon fill="black" stroke="black" points="4321.21,-80.69 4311.64,-76.14 4316.29,-85.66 4321.21,-80.69"/>
</g>
<!-- system_cpu8_mmu_dtb_walker_port -->
<g id="node157" class="node">
<title>system_cpu8_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4643,-206C4643,-206 4613,-206 4613,-206 4607,-206 4601,-200 4601,-194 4601,-194 4601,-182 4601,-182 4601,-176 4607,-170 4613,-170 4613,-170 4643,-170 4643,-170 4649,-170 4655,-176 4655,-182 4655,-182 4655,-194 4655,-194 4655,-200 4649,-206 4643,-206"/>
<text text-anchor="middle" x="4628" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu8_dtb_walker_cache_cpu_side -->
<g id="node164" class="node">
<title>system_cpu8_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4531.5,-76C4531.5,-76 4484.5,-76 4484.5,-76 4478.5,-76 4472.5,-70 4472.5,-64 4472.5,-64 4472.5,-52 4472.5,-52 4472.5,-46 4478.5,-40 4484.5,-40 4484.5,-40 4531.5,-40 4531.5,-40 4537.5,-40 4543.5,-46 4543.5,-52 4543.5,-52 4543.5,-64 4543.5,-64 4543.5,-70 4537.5,-76 4531.5,-76"/>
<text text-anchor="middle" x="4508" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu8_mmu_dtb_walker_port&#45;&gt;system_cpu8_dtb_walker_cache_cpu_side -->
<g id="edge77" class="edge">
<title>system_cpu8_mmu_dtb_walker_port&#45;&gt;system_cpu8_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4610.99,-169.77C4598.22,-156.76 4580.36,-138.4 4565,-122 4553.37,-109.58 4540.64,-95.56 4530.17,-83.9"/>
<polygon fill="black" stroke="black" points="4532.61,-81.37 4523.33,-76.26 4527.39,-86.04 4532.61,-81.37"/>
</g>
<!-- system_cpu8_icache_mem_side -->
<g id="node159" class="node">
<title>system_cpu8_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4090,-76C4090,-76 4034,-76 4034,-76 4028,-76 4022,-70 4022,-64 4022,-64 4022,-52 4022,-52 4022,-46 4028,-40 4034,-40 4034,-40 4090,-40 4090,-40 4096,-40 4102,-46 4102,-52 4102,-52 4102,-64 4102,-64 4102,-70 4096,-76 4090,-76"/>
<text text-anchor="middle" x="4062" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu8_dcache_mem_side -->
<g id="node161" class="node">
<title>system_cpu8_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3827,-76C3827,-76 3771,-76 3771,-76 3765,-76 3759,-70 3759,-64 3759,-64 3759,-52 3759,-52 3759,-46 3765,-40 3771,-40 3771,-40 3827,-40 3827,-40 3833,-40 3839,-46 3839,-52 3839,-52 3839,-64 3839,-64 3839,-70 3833,-76 3827,-76"/>
<text text-anchor="middle" x="3799" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu8_itb_walker_cache_mem_side -->
<g id="node163" class="node">
<title>system_cpu8_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4229,-76C4229,-76 4173,-76 4173,-76 4167,-76 4161,-70 4161,-64 4161,-64 4161,-52 4161,-52 4161,-46 4167,-40 4173,-40 4173,-40 4229,-40 4229,-40 4235,-40 4241,-46 4241,-52 4241,-52 4241,-64 4241,-64 4241,-70 4235,-76 4229,-76"/>
<text text-anchor="middle" x="4201" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu8_dtb_walker_cache_mem_side -->
<g id="node165" class="node">
<title>system_cpu8_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4442,-76C4442,-76 4386,-76 4386,-76 4380,-76 4374,-70 4374,-64 4374,-64 4374,-52 4374,-52 4374,-46 4380,-40 4386,-40 4386,-40 4442,-40 4442,-40 4448,-40 4454,-46 4454,-52 4454,-52 4454,-64 4454,-64 4454,-70 4448,-76 4442,-76"/>
<text text-anchor="middle" x="4414" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu8_toL2Bus_cpu_side_ports -->
<g id="node166" class="node">
<title>system_cpu8_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4238,-206C4238,-206 4154,-206 4154,-206 4148,-206 4142,-200 4142,-194 4142,-194 4142,-182 4142,-182 4142,-176 4148,-170 4154,-170 4154,-170 4238,-170 4238,-170 4244,-170 4250,-176 4250,-182 4250,-182 4250,-194 4250,-194 4250,-200 4244,-206 4238,-206"/>
<text text-anchor="middle" x="4196" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu8_toL2Bus_cpu_side_ports&#45;&gt;system_cpu8_icache_mem_side -->
<g id="edge78" class="edge">
<title>system_cpu8_toL2Bus_cpu_side_ports&#45;&gt;system_cpu8_icache_mem_side</title>
<path fill="none" stroke="black" d="M4170.56,-162.7C4144.17,-137.49 4103.56,-98.7 4080.21,-76.4"/>
<polygon fill="black" stroke="black" points="4168.28,-165.36 4177.93,-169.74 4173.11,-160.3 4168.28,-165.36"/>
</g>
<!-- system_cpu8_toL2Bus_cpu_side_ports&#45;&gt;system_cpu8_dcache_mem_side -->
<g id="edge79" class="edge">
<title>system_cpu8_toL2Bus_cpu_side_ports&#45;&gt;system_cpu8_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4165.51,-164.15C4154.79,-157.21 4142.34,-150.29 4130,-146 4041.28,-115.13 4009.83,-149.48 3920,-122 3885.35,-111.4 3848.9,-90.97 3825.17,-76.24"/>
<polygon fill="black" stroke="black" points="4163.81,-167.22 4174.05,-169.92 4167.73,-161.42 4163.81,-167.22"/>
</g>
<!-- system_cpu8_toL2Bus_cpu_side_ports&#45;&gt;system_cpu8_itb_walker_cache_mem_side -->
<g id="edge80" class="edge">
<title>system_cpu8_toL2Bus_cpu_side_ports&#45;&gt;system_cpu8_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4197.07,-159.72C4198.05,-134.52 4199.48,-97.84 4200.32,-76.4"/>
<polygon fill="black" stroke="black" points="4193.57,-159.61 4196.67,-169.74 4200.56,-159.88 4193.57,-159.61"/>
</g>
<!-- system_cpu8_toL2Bus_cpu_side_ports&#45;&gt;system_cpu8_dtb_walker_cache_mem_side -->
<g id="edge81" class="edge">
<title>system_cpu8_toL2Bus_cpu_side_ports&#45;&gt;system_cpu8_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4226.98,-164.22C4236.86,-157.68 4248.07,-150.98 4259,-146 4294.33,-129.9 4308.96,-140.68 4343,-122 4364.81,-110.03 4385.6,-90.26 4398.97,-76.06"/>
<polygon fill="black" stroke="black" points="4224.97,-161.35 4218.68,-169.87 4228.91,-167.13 4224.97,-161.35"/>
</g>
<!-- system_cpu8_toL2Bus_mem_side_ports -->
<g id="node167" class="node">
<title>system_cpu8_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4374,-206C4374,-206 4280,-206 4280,-206 4274,-206 4268,-200 4268,-194 4268,-194 4268,-182 4268,-182 4268,-176 4274,-170 4280,-170 4280,-170 4374,-170 4374,-170 4380,-170 4386,-176 4386,-182 4386,-182 4386,-194 4386,-194 4386,-200 4380,-206 4374,-206"/>
<text text-anchor="middle" x="4327" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu8_l2cache_cpu_side -->
<g id="node168" class="node">
<title>system_cpu8_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4636.5,-76C4636.5,-76 4589.5,-76 4589.5,-76 4583.5,-76 4577.5,-70 4577.5,-64 4577.5,-64 4577.5,-52 4577.5,-52 4577.5,-46 4583.5,-40 4589.5,-40 4589.5,-40 4636.5,-40 4636.5,-40 4642.5,-40 4648.5,-46 4648.5,-52 4648.5,-52 4648.5,-64 4648.5,-64 4648.5,-70 4642.5,-76 4636.5,-76"/>
<text text-anchor="middle" x="4613" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu8_toL2Bus_mem_side_ports&#45;&gt;system_cpu8_l2cache_cpu_side -->
<g id="edge82" class="edge">
<title>system_cpu8_toL2Bus_mem_side_ports&#45;&gt;system_cpu8_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M4357.98,-169.86C4374.23,-161.54 4394.72,-152.05 4414,-146 4475.07,-126.85 4499.87,-152.76 4556,-122 4572.23,-113.1 4586.25,-97.79 4596.32,-84.48"/>
<polygon fill="black" stroke="black" points="4599.34,-86.28 4602.35,-76.12 4593.67,-82.18 4599.34,-86.28"/>
</g>
<!-- system_cpu8_l2cache_mem_side -->
<g id="node169" class="node">
<title>system_cpu8_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4735,-76C4735,-76 4679,-76 4679,-76 4673,-76 4667,-70 4667,-64 4667,-64 4667,-52 4667,-52 4667,-46 4673,-40 4679,-40 4679,-40 4735,-40 4735,-40 4741,-40 4747,-46 4747,-52 4747,-52 4747,-64 4747,-64 4747,-70 4741,-76 4735,-76"/>
<text text-anchor="middle" x="4707" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu8_interrupts_int_requestor -->
<g id="node170" class="node">
<title>system_cpu8_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4105.5,-206C4105.5,-206 4034.5,-206 4034.5,-206 4028.5,-206 4022.5,-200 4022.5,-194 4022.5,-194 4022.5,-182 4022.5,-182 4022.5,-176 4028.5,-170 4034.5,-170 4034.5,-170 4105.5,-170 4105.5,-170 4111.5,-170 4117.5,-176 4117.5,-182 4117.5,-182 4117.5,-194 4117.5,-194 4117.5,-200 4111.5,-206 4105.5,-206"/>
<text text-anchor="middle" x="4070" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu8_interrupts_int_responder -->
<g id="node171" class="node">
<title>system_cpu8_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3992.5,-206C3992.5,-206 3917.5,-206 3917.5,-206 3911.5,-206 3905.5,-200 3905.5,-194 3905.5,-194 3905.5,-182 3905.5,-182 3905.5,-176 3911.5,-170 3917.5,-170 3917.5,-170 3992.5,-170 3992.5,-170 3998.5,-170 4004.5,-176 4004.5,-182 4004.5,-182 4004.5,-194 4004.5,-194 4004.5,-200 3998.5,-206 3992.5,-206"/>
<text text-anchor="middle" x="3955" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu8_interrupts_pio -->
<g id="node172" class="node">
<title>system_cpu8_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3875,-206C3875,-206 3845,-206 3845,-206 3839,-206 3833,-200 3833,-194 3833,-194 3833,-182 3833,-182 3833,-176 3839,-170 3845,-170 3845,-170 3875,-170 3875,-170 3881,-170 3887,-176 3887,-182 3887,-182 3887,-194 3887,-194 3887,-200 3881,-206 3875,-206"/>
<text text-anchor="middle" x="3860" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu9_icache_port -->
<g id="node173" class="node">
<title>system_cpu9_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4968,-206C4968,-206 4906,-206 4906,-206 4900,-206 4894,-200 4894,-194 4894,-194 4894,-182 4894,-182 4894,-176 4900,-170 4906,-170 4906,-170 4968,-170 4968,-170 4974,-170 4980,-176 4980,-182 4980,-182 4980,-194 4980,-194 4980,-200 4974,-206 4968,-206"/>
<text text-anchor="middle" x="4937" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu9_icache_cpu_side -->
<g id="node177" class="node">
<title>system_cpu9_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5156.5,-76C5156.5,-76 5109.5,-76 5109.5,-76 5103.5,-76 5097.5,-70 5097.5,-64 5097.5,-64 5097.5,-52 5097.5,-52 5097.5,-46 5103.5,-40 5109.5,-40 5109.5,-40 5156.5,-40 5156.5,-40 5162.5,-40 5168.5,-46 5168.5,-52 5168.5,-52 5168.5,-64 5168.5,-64 5168.5,-70 5162.5,-76 5156.5,-76"/>
<text text-anchor="middle" x="5133" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu9_icache_port&#45;&gt;system_cpu9_icache_cpu_side -->
<g id="edge83" class="edge">
<title>system_cpu9_icache_port&#45;&gt;system_cpu9_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4955.97,-169.89C4964.83,-162.23 4975.68,-153.3 4986,-146 5020.34,-121.71 5061.75,-97.63 5091.85,-80.99"/>
<polygon fill="black" stroke="black" points="5093.73,-83.95 5100.81,-76.07 5090.36,-77.81 5093.73,-83.95"/>
</g>
<!-- system_cpu9_dcache_port -->
<g id="node174" class="node">
<title>system_cpu9_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4863.5,-206C4863.5,-206 4796.5,-206 4796.5,-206 4790.5,-206 4784.5,-200 4784.5,-194 4784.5,-194 4784.5,-182 4784.5,-182 4784.5,-176 4790.5,-170 4796.5,-170 4796.5,-170 4863.5,-170 4863.5,-170 4869.5,-170 4875.5,-176 4875.5,-182 4875.5,-182 4875.5,-194 4875.5,-194 4875.5,-200 4869.5,-206 4863.5,-206"/>
<text text-anchor="middle" x="4830" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu9_dcache_cpu_side -->
<g id="node179" class="node">
<title>system_cpu9_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4893.5,-76C4893.5,-76 4846.5,-76 4846.5,-76 4840.5,-76 4834.5,-70 4834.5,-64 4834.5,-64 4834.5,-52 4834.5,-52 4834.5,-46 4840.5,-40 4846.5,-40 4846.5,-40 4893.5,-40 4893.5,-40 4899.5,-40 4905.5,-46 4905.5,-52 4905.5,-52 4905.5,-64 4905.5,-64 4905.5,-70 4899.5,-76 4893.5,-76"/>
<text text-anchor="middle" x="4870" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu9_dcache_port&#45;&gt;system_cpu9_dcache_cpu_side -->
<g id="edge84" class="edge">
<title>system_cpu9_dcache_port&#45;&gt;system_cpu9_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4835.39,-169.74C4842.1,-148.27 4853.64,-111.36 4861.53,-86.1"/>
<polygon fill="black" stroke="black" points="4864.92,-86.99 4864.56,-76.4 4858.24,-84.9 4864.92,-86.99"/>
</g>
<!-- system_cpu9_mmu_itb_walker_port -->
<g id="node175" class="node">
<title>system_cpu9_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5633,-206C5633,-206 5603,-206 5603,-206 5597,-206 5591,-200 5591,-194 5591,-194 5591,-182 5591,-182 5591,-176 5597,-170 5603,-170 5603,-170 5633,-170 5633,-170 5639,-170 5645,-176 5645,-182 5645,-182 5645,-194 5645,-194 5645,-200 5639,-206 5633,-206"/>
<text text-anchor="middle" x="5618" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu9_itb_walker_cache_cpu_side -->
<g id="node181" class="node">
<title>system_cpu9_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5483.5,-76C5483.5,-76 5436.5,-76 5436.5,-76 5430.5,-76 5424.5,-70 5424.5,-64 5424.5,-64 5424.5,-52 5424.5,-52 5424.5,-46 5430.5,-40 5436.5,-40 5436.5,-40 5483.5,-40 5483.5,-40 5489.5,-40 5495.5,-46 5495.5,-52 5495.5,-52 5495.5,-64 5495.5,-64 5495.5,-70 5489.5,-76 5483.5,-76"/>
<text text-anchor="middle" x="5460" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu9_mmu_itb_walker_port&#45;&gt;system_cpu9_itb_walker_cache_cpu_side -->
<g id="edge85" class="edge">
<title>system_cpu9_mmu_itb_walker_port&#45;&gt;system_cpu9_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5595.72,-169.97C5585.79,-162.5 5573.9,-153.69 5563,-146 5547.29,-134.92 5542.06,-133.96 5527,-122 5511.99,-110.07 5496.32,-95.48 5483.91,-83.33"/>
<polygon fill="black" stroke="black" points="5486.21,-80.69 5476.64,-76.14 5481.29,-85.66 5486.21,-80.69"/>
</g>
<!-- system_cpu9_mmu_dtb_walker_port -->
<g id="node176" class="node">
<title>system_cpu9_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5808,-206C5808,-206 5778,-206 5778,-206 5772,-206 5766,-200 5766,-194 5766,-194 5766,-182 5766,-182 5766,-176 5772,-170 5778,-170 5778,-170 5808,-170 5808,-170 5814,-170 5820,-176 5820,-182 5820,-182 5820,-194 5820,-194 5820,-200 5814,-206 5808,-206"/>
<text text-anchor="middle" x="5793" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu9_dtb_walker_cache_cpu_side -->
<g id="node183" class="node">
<title>system_cpu9_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5696.5,-76C5696.5,-76 5649.5,-76 5649.5,-76 5643.5,-76 5637.5,-70 5637.5,-64 5637.5,-64 5637.5,-52 5637.5,-52 5637.5,-46 5643.5,-40 5649.5,-40 5649.5,-40 5696.5,-40 5696.5,-40 5702.5,-40 5708.5,-46 5708.5,-52 5708.5,-52 5708.5,-64 5708.5,-64 5708.5,-70 5702.5,-76 5696.5,-76"/>
<text text-anchor="middle" x="5673" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu9_mmu_dtb_walker_port&#45;&gt;system_cpu9_dtb_walker_cache_cpu_side -->
<g id="edge86" class="edge">
<title>system_cpu9_mmu_dtb_walker_port&#45;&gt;system_cpu9_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5775.99,-169.77C5763.22,-156.76 5745.36,-138.4 5730,-122 5718.37,-109.58 5705.64,-95.56 5695.17,-83.9"/>
<polygon fill="black" stroke="black" points="5697.61,-81.37 5688.33,-76.26 5692.39,-86.04 5697.61,-81.37"/>
</g>
<!-- system_cpu9_icache_mem_side -->
<g id="node178" class="node">
<title>system_cpu9_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5255,-76C5255,-76 5199,-76 5199,-76 5193,-76 5187,-70 5187,-64 5187,-64 5187,-52 5187,-52 5187,-46 5193,-40 5199,-40 5199,-40 5255,-40 5255,-40 5261,-40 5267,-46 5267,-52 5267,-52 5267,-64 5267,-64 5267,-70 5261,-76 5255,-76"/>
<text text-anchor="middle" x="5227" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu9_dcache_mem_side -->
<g id="node180" class="node">
<title>system_cpu9_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4992,-76C4992,-76 4936,-76 4936,-76 4930,-76 4924,-70 4924,-64 4924,-64 4924,-52 4924,-52 4924,-46 4930,-40 4936,-40 4936,-40 4992,-40 4992,-40 4998,-40 5004,-46 5004,-52 5004,-52 5004,-64 5004,-64 5004,-70 4998,-76 4992,-76"/>
<text text-anchor="middle" x="4964" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu9_itb_walker_cache_mem_side -->
<g id="node182" class="node">
<title>system_cpu9_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5394,-76C5394,-76 5338,-76 5338,-76 5332,-76 5326,-70 5326,-64 5326,-64 5326,-52 5326,-52 5326,-46 5332,-40 5338,-40 5338,-40 5394,-40 5394,-40 5400,-40 5406,-46 5406,-52 5406,-52 5406,-64 5406,-64 5406,-70 5400,-76 5394,-76"/>
<text text-anchor="middle" x="5366" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu9_dtb_walker_cache_mem_side -->
<g id="node184" class="node">
<title>system_cpu9_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5607,-76C5607,-76 5551,-76 5551,-76 5545,-76 5539,-70 5539,-64 5539,-64 5539,-52 5539,-52 5539,-46 5545,-40 5551,-40 5551,-40 5607,-40 5607,-40 5613,-40 5619,-46 5619,-52 5619,-52 5619,-64 5619,-64 5619,-70 5613,-76 5607,-76"/>
<text text-anchor="middle" x="5579" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu9_toL2Bus_cpu_side_ports -->
<g id="node185" class="node">
<title>system_cpu9_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5403,-206C5403,-206 5319,-206 5319,-206 5313,-206 5307,-200 5307,-194 5307,-194 5307,-182 5307,-182 5307,-176 5313,-170 5319,-170 5319,-170 5403,-170 5403,-170 5409,-170 5415,-176 5415,-182 5415,-182 5415,-194 5415,-194 5415,-200 5409,-206 5403,-206"/>
<text text-anchor="middle" x="5361" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu9_toL2Bus_cpu_side_ports&#45;&gt;system_cpu9_icache_mem_side -->
<g id="edge87" class="edge">
<title>system_cpu9_toL2Bus_cpu_side_ports&#45;&gt;system_cpu9_icache_mem_side</title>
<path fill="none" stroke="black" d="M5335.56,-162.7C5309.17,-137.49 5268.56,-98.7 5245.21,-76.4"/>
<polygon fill="black" stroke="black" points="5333.28,-165.36 5342.93,-169.74 5338.11,-160.3 5333.28,-165.36"/>
</g>
<!-- system_cpu9_toL2Bus_cpu_side_ports&#45;&gt;system_cpu9_dcache_mem_side -->
<g id="edge88" class="edge">
<title>system_cpu9_toL2Bus_cpu_side_ports&#45;&gt;system_cpu9_dcache_mem_side</title>
<path fill="none" stroke="black" d="M5330.51,-164.15C5319.79,-157.21 5307.34,-150.29 5295,-146 5206.28,-115.13 5174.83,-149.48 5085,-122 5050.35,-111.4 5013.9,-90.97 4990.17,-76.24"/>
<polygon fill="black" stroke="black" points="5328.81,-167.22 5339.05,-169.92 5332.73,-161.42 5328.81,-167.22"/>
</g>
<!-- system_cpu9_toL2Bus_cpu_side_ports&#45;&gt;system_cpu9_itb_walker_cache_mem_side -->
<g id="edge89" class="edge">
<title>system_cpu9_toL2Bus_cpu_side_ports&#45;&gt;system_cpu9_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M5362.07,-159.72C5363.05,-134.52 5364.48,-97.84 5365.32,-76.4"/>
<polygon fill="black" stroke="black" points="5358.57,-159.61 5361.67,-169.74 5365.56,-159.88 5358.57,-159.61"/>
</g>
<!-- system_cpu9_toL2Bus_cpu_side_ports&#45;&gt;system_cpu9_dtb_walker_cache_mem_side -->
<g id="edge90" class="edge">
<title>system_cpu9_toL2Bus_cpu_side_ports&#45;&gt;system_cpu9_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M5391.98,-164.22C5401.86,-157.68 5413.07,-150.98 5424,-146 5459.33,-129.9 5473.96,-140.68 5508,-122 5529.81,-110.03 5550.6,-90.26 5563.97,-76.06"/>
<polygon fill="black" stroke="black" points="5389.97,-161.35 5383.68,-169.87 5393.91,-167.13 5389.97,-161.35"/>
</g>
<!-- system_cpu9_toL2Bus_mem_side_ports -->
<g id="node186" class="node">
<title>system_cpu9_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5539,-206C5539,-206 5445,-206 5445,-206 5439,-206 5433,-200 5433,-194 5433,-194 5433,-182 5433,-182 5433,-176 5439,-170 5445,-170 5445,-170 5539,-170 5539,-170 5545,-170 5551,-176 5551,-182 5551,-182 5551,-194 5551,-194 5551,-200 5545,-206 5539,-206"/>
<text text-anchor="middle" x="5492" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu9_l2cache_cpu_side -->
<g id="node187" class="node">
<title>system_cpu9_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5801.5,-76C5801.5,-76 5754.5,-76 5754.5,-76 5748.5,-76 5742.5,-70 5742.5,-64 5742.5,-64 5742.5,-52 5742.5,-52 5742.5,-46 5748.5,-40 5754.5,-40 5754.5,-40 5801.5,-40 5801.5,-40 5807.5,-40 5813.5,-46 5813.5,-52 5813.5,-52 5813.5,-64 5813.5,-64 5813.5,-70 5807.5,-76 5801.5,-76"/>
<text text-anchor="middle" x="5778" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu9_toL2Bus_mem_side_ports&#45;&gt;system_cpu9_l2cache_cpu_side -->
<g id="edge91" class="edge">
<title>system_cpu9_toL2Bus_mem_side_ports&#45;&gt;system_cpu9_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M5522.98,-169.86C5539.23,-161.54 5559.72,-152.05 5579,-146 5640.07,-126.85 5664.87,-152.76 5721,-122 5737.23,-113.1 5751.25,-97.79 5761.32,-84.48"/>
<polygon fill="black" stroke="black" points="5764.34,-86.28 5767.35,-76.12 5758.67,-82.18 5764.34,-86.28"/>
</g>
<!-- system_cpu9_l2cache_mem_side -->
<g id="node188" class="node">
<title>system_cpu9_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5900,-76C5900,-76 5844,-76 5844,-76 5838,-76 5832,-70 5832,-64 5832,-64 5832,-52 5832,-52 5832,-46 5838,-40 5844,-40 5844,-40 5900,-40 5900,-40 5906,-40 5912,-46 5912,-52 5912,-52 5912,-64 5912,-64 5912,-70 5906,-76 5900,-76"/>
<text text-anchor="middle" x="5872" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu9_interrupts_int_requestor -->
<g id="node189" class="node">
<title>system_cpu9_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5270.5,-206C5270.5,-206 5199.5,-206 5199.5,-206 5193.5,-206 5187.5,-200 5187.5,-194 5187.5,-194 5187.5,-182 5187.5,-182 5187.5,-176 5193.5,-170 5199.5,-170 5199.5,-170 5270.5,-170 5270.5,-170 5276.5,-170 5282.5,-176 5282.5,-182 5282.5,-182 5282.5,-194 5282.5,-194 5282.5,-200 5276.5,-206 5270.5,-206"/>
<text text-anchor="middle" x="5235" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu9_interrupts_int_responder -->
<g id="node190" class="node">
<title>system_cpu9_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5157.5,-206C5157.5,-206 5082.5,-206 5082.5,-206 5076.5,-206 5070.5,-200 5070.5,-194 5070.5,-194 5070.5,-182 5070.5,-182 5070.5,-176 5076.5,-170 5082.5,-170 5082.5,-170 5157.5,-170 5157.5,-170 5163.5,-170 5169.5,-176 5169.5,-182 5169.5,-182 5169.5,-194 5169.5,-194 5169.5,-200 5163.5,-206 5157.5,-206"/>
<text text-anchor="middle" x="5120" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu9_interrupts_pio -->
<g id="node191" class="node">
<title>system_cpu9_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5040,-206C5040,-206 5010,-206 5010,-206 5004,-206 4998,-200 4998,-194 4998,-194 4998,-182 4998,-182 4998,-176 5004,-170 5010,-170 5010,-170 5040,-170 5040,-170 5046,-170 5052,-176 5052,-182 5052,-182 5052,-194 5052,-194 5052,-200 5046,-206 5040,-206"/>
<text text-anchor="middle" x="5025" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge93" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M5795.28,-422.88C6411.86,-421.73 11257.3,-411.93 11286,-390 11344.14,-345.57 11345.4,-246.11 11343.34,-206.13"/>
<polygon fill="black" stroke="black" points="5795.23,-419.38 5785.24,-422.9 5795.24,-426.38 5795.23,-419.38"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge94" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M5795.28,-422.87C6246.67,-421.88 8923.46,-414.97 8956,-390 9014.05,-345.45 9015.35,-246.06 9013.32,-206.11"/>
<polygon fill="black" stroke="black" points="5795.03,-419.37 5785.04,-422.89 5795.04,-426.37 5795.03,-419.37"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge95" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M5795.43,-423.05C6334.54,-423.37 10076.07,-424.39 10121,-390 10179.11,-345.52 10180.38,-246.09 10178.33,-206.12"/>
<polygon fill="black" stroke="black" points="5795.12,-419.55 5785.12,-423.04 5795.12,-426.55 5795.12,-419.55"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge96" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M5685.26,-402.57C5679.54,-400.7 5673.7,-399.09 5668,-398 5650.84,-394.71 649.01,-400.45 635,-390 576.05,-346 572.77,-246.29 574.01,-206.18"/>
<polygon fill="black" stroke="black" points="5684.13,-405.88 5694.72,-405.93 5686.47,-399.28 5684.13,-405.88"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge97" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M5685.26,-402.57C5679.54,-400.7 5673.7,-399.1 5668,-398 5654.81,-395.46 1810.76,-398.04 1800,-390 1741.06,-345.99 1737.78,-246.29 1739.01,-206.18"/>
<polygon fill="black" stroke="black" points="5684.13,-405.88 5694.72,-405.93 5686.47,-399.29 5684.13,-405.88"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge98" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M5795.05,-422.69C5994.55,-421.47 6593.47,-415.66 6626,-390 6683.45,-344.68 6685.1,-245.73 6683.24,-206.01"/>
<polygon fill="black" stroke="black" points="5794.99,-419.19 5785.01,-422.75 5795.03,-426.19 5794.99,-419.19"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge99" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M5795.24,-423.02C6139.35,-423 7750.55,-421.24 7791,-390 7848.92,-345.28 7850.3,-245.99 7848.31,-206.09"/>
<polygon fill="black" stroke="black" points="5795.19,-419.52 5785.19,-423.02 5795.19,-426.52 5795.19,-419.52"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge100" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M5685.26,-402.57C5679.54,-400.7 5673.7,-399.1 5668,-398 5649.57,-394.45 2980.04,-401.24 2965,-390 2906.08,-345.96 2902.78,-246.27 2904.02,-206.18"/>
<polygon fill="black" stroke="black" points="5684.12,-405.89 5694.72,-405.94 5686.47,-399.29 5684.12,-405.89"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu8_interrupts_int_requestor -->
<g id="edge101" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu8_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M5685.26,-402.59C5679.54,-400.71 5673.7,-399.1 5668,-398 5647.03,-393.93 4147.1,-402.81 4130,-390 4071.13,-345.89 4067.81,-246.25 4069.02,-206.17"/>
<polygon fill="black" stroke="black" points="5684.12,-405.9 5694.72,-405.95 5686.47,-399.3 5684.12,-405.9"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu9_interrupts_int_requestor -->
<g id="edge102" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu9_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M5684.6,-402.47C5679.09,-400.67 5673.48,-399.11 5668,-398 5647.68,-393.89 5311.49,-402.56 5295,-390 5236.49,-345.42 5232.96,-246.05 5234.07,-206.11"/>
<polygon fill="black" stroke="black" points="5683.77,-405.88 5694.36,-405.93 5686.11,-399.29 5683.77,-405.88"/>
</g>
<!-- system_l3_mem_side -->
<g id="node195" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6195,-76C6195,-76 6139,-76 6139,-76 6133,-76 6127,-70 6127,-64 6127,-64 6127,-52 6127,-52 6127,-46 6133,-40 6139,-40 6139,-40 6195,-40 6195,-40 6201,-40 6207,-46 6207,-52 6207,-52 6207,-64 6207,-64 6207,-70 6201,-76 6195,-76"/>
<text text-anchor="middle" x="6167" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge92" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M5795.13,-423.28C5918.16,-423.14 6177.64,-419.34 6205,-390 6223.49,-370.18 6210.54,-172.54 6205,-146 6199.68,-120.51 6186.45,-93.34 6177.1,-76.28"/>
<polygon fill="black" stroke="black" points="5795.08,-419.78 5785.08,-423.28 5795.08,-426.78 5795.08,-419.78"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node193" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5647,-442C5647,-442 5553,-442 5553,-442 5547,-442 5541,-436 5541,-430 5541,-430 5541,-418 5541,-418 5541,-412 5547,-406 5553,-406 5553,-406 5647,-406 5647,-406 5653,-406 5659,-412 5659,-418 5659,-418 5659,-430 5659,-430 5659,-436 5653,-442 5647,-442"/>
<text text-anchor="middle" x="5600" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge104" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M5639.26,-405.92C5648.52,-402.64 5658.47,-399.7 5668,-398 5686.8,-394.64 11152.72,-401.46 11168,-390 11222.3,-349.29 11228.79,-261.12 11228.31,-216.32"/>
<polygon fill="black" stroke="black" points="11231.81,-216.09 11228.08,-206.17 11224.81,-216.25 11231.81,-216.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge103" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M5639.26,-405.92C5648.52,-402.65 5658.47,-399.7 5668,-398 5686.57,-394.68 11086.69,-402.29 11101,-390 11150.86,-347.18 11144.6,-260.35 11137.47,-216.16"/>
<polygon fill="black" stroke="black" points="11140.89,-215.4 11135.72,-206.15 11134,-216.6 11140.89,-215.4"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge106" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M5639.26,-405.93C5648.52,-402.65 5658.47,-399.71 5668,-398 5689.67,-394.11 8820.39,-403.22 8838,-390 8892.28,-349.26 8898.77,-261.11 8898.31,-216.31"/>
<polygon fill="black" stroke="black" points="8901.8,-216.09 8898.07,-206.17 8894.81,-216.25 8901.8,-216.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge105" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M5639.26,-405.93C5648.52,-402.65 5658.47,-399.71 5668,-398 5689.21,-394.2 8754.66,-404.05 8771,-390 8820.84,-347.15 8814.59,-260.34 8807.47,-216.15"/>
<polygon fill="black" stroke="black" points="8810.89,-215.39 8805.72,-206.14 8803.99,-216.6 8810.89,-215.39"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge108" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M5639.26,-405.93C5648.52,-402.65 5658.47,-399.71 5668,-398 5682.82,-395.35 9990.96,-399.03 10003,-390 10057.29,-349.28 10063.78,-261.12 10063.31,-216.32"/>
<polygon fill="black" stroke="black" points="10066.81,-216.09 10063.08,-206.17 10059.81,-216.25 10066.81,-216.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge107" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M5639.26,-405.93C5648.52,-402.65 5658.47,-399.71 5668,-398 5682.59,-395.39 9924.76,-399.66 9936,-390 9985.85,-347.17 9979.6,-260.35 9972.47,-216.16"/>
<polygon fill="black" stroke="black" points="9975.89,-215.39 9970.72,-206.15 9968.99,-216.6 9975.89,-215.39"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge110" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M5540.94,-423.1C4977.53,-424 571.75,-429.76 519,-390 464.8,-349.15 458.27,-261.05 458.71,-216.29"/>
<polygon fill="black" stroke="black" points="462.21,-216.23 458.94,-206.15 455.21,-216.07 462.21,-216.23"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge109" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M5540.59,-422.88C4966.7,-421.71 427.92,-411.72 402,-390 351.38,-347.57 354.81,-260.57 360.45,-216.25"/>
<polygon fill="black" stroke="black" points="363.94,-216.6 361.87,-206.21 357.01,-215.62 363.94,-216.6"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge112" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M5540.7,-422.98C5053.27,-422.79 1724.22,-420.38 1684,-390 1629.84,-349.1 1623.29,-261.02 1623.72,-216.28"/>
<polygon fill="black" stroke="black" points="1627.22,-216.22 1623.94,-206.15 1620.22,-216.07 1627.22,-216.22"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge111" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="black" d="M5540.87,-423.03C5045.73,-423.23 1606.81,-423.43 1567,-390 1516.42,-347.53 1519.83,-260.54 1525.46,-216.24"/>
<polygon fill="black" stroke="black" points="1528.95,-216.59 1526.87,-206.2 1522.02,-215.62 1528.95,-216.59"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge114" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M5639.27,-405.98C5648.53,-402.7 5658.47,-399.74 5668,-398 5690.95,-393.8 6489.39,-404.07 6508,-390 6562.13,-349.07 6568.7,-261 6568.28,-216.27"/>
<polygon fill="black" stroke="black" points="6571.77,-216.06 6568.05,-206.14 6564.78,-216.22 6571.77,-216.06"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge113" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="black" d="M5639.27,-405.99C5648.53,-402.7 5658.47,-399.75 5668,-398 5689.12,-394.13 6424.77,-404.06 6441,-390 6490.67,-346.95 6484.5,-260.23 6477.43,-216.11"/>
<polygon fill="black" stroke="black" points="6480.85,-215.37 6475.69,-206.12 6473.96,-216.57 6480.85,-215.37"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge116" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M5639.26,-405.94C5648.52,-402.66 5658.47,-399.72 5668,-398 5681.7,-395.53 7661.87,-398.37 7673,-390 7727.25,-349.22 7733.76,-261.09 7733.3,-216.31"/>
<polygon fill="black" stroke="black" points="7736.8,-216.08 7733.07,-206.16 7729.8,-216.24 7736.8,-216.08"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge115" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="black" d="M5639.26,-405.94C5648.52,-402.66 5658.47,-399.72 5668,-398 5681.25,-395.61 7595.8,-398.78 7606,-390 7655.8,-347.11 7649.57,-260.32 7642.46,-216.15"/>
<polygon fill="black" stroke="black" points="7645.88,-215.39 7640.71,-206.14 7638.98,-216.59 7645.88,-215.39"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge118" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M5540.95,-422.77C5143.77,-421.16 2876.78,-411.06 2849,-390 2794.92,-349 2788.33,-260.97 2788.73,-216.26"/>
<polygon fill="black" stroke="black" points="2792.24,-216.21 2788.95,-206.13 2785.24,-216.06 2792.24,-216.21"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge117" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="black" d="M5540.71,-422.83C5133.03,-421.6 2759.85,-413.46 2732,-390 2681.49,-347.44 2684.87,-260.5 2690.48,-216.22"/>
<polygon fill="black" stroke="black" points="2693.96,-216.58 2691.88,-206.19 2687.03,-215.61 2693.96,-216.58"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu8_interrupts_int_responder -->
<g id="edge120" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu8_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M5540.56,-422.72C5255.96,-421.25 4044.88,-413.62 4014,-390 3960.1,-348.76 3953.43,-260.84 3953.77,-216.21"/>
<polygon fill="black" stroke="black" points="3957.28,-216.17 3953.98,-206.1 3950.28,-216.03 3957.28,-216.17"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu8_interrupts_pio -->
<g id="edge119" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu8_interrupts_pio</title>
<path fill="none" stroke="black" d="M5540.62,-422.87C5243.26,-422.1 3928.98,-417.16 3897,-390 3846.66,-347.24 3849.96,-260.39 3855.52,-216.18"/>
<polygon fill="black" stroke="black" points="3859,-216.54 3856.91,-206.16 3852.07,-215.58 3859,-216.54"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu9_interrupts_int_responder -->
<g id="edge122" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu9_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M5540.62,-422.03C5431.22,-419.71 5206.43,-412.26 5179,-390 5126.43,-347.34 5119.12,-260.44 5119.04,-216.2"/>
<polygon fill="black" stroke="black" points="5122.54,-216.21 5119.15,-206.17 5115.54,-216.13 5122.54,-216.21"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu9_interrupts_pio -->
<g id="edge121" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu9_interrupts_pio</title>
<path fill="none" stroke="black" d="M5540.55,-423.4C5408.01,-423.74 5097.15,-421.14 5062,-390 5012.56,-346.2 5015.46,-259.82 5020.72,-215.94"/>
<polygon fill="black" stroke="black" points="5024.19,-216.38 5022.04,-206 5017.25,-215.46 5024.19,-216.38"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node198" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M88,-206C88,-206 58,-206 58,-206 52,-206 46,-200 46,-194 46,-194 46,-182 46,-182 46,-176 52,-170 58,-170 58,-170 88,-170 88,-170 94,-170 100,-176 100,-182 100,-182 100,-194 100,-194 100,-200 94,-206 88,-206"/>
<text text-anchor="middle" x="73" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge123" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M5540.55,-422.9C4948.88,-421.87 139.53,-412.84 112,-390 61.08,-347.75 63.59,-260.66 68.75,-216.29"/>
<polygon fill="black" stroke="black" points="72.24,-216.6 70.06,-206.23 65.3,-215.7 72.24,-216.6"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node194" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6096.5,-76C6096.5,-76 6049.5,-76 6049.5,-76 6043.5,-76 6037.5,-70 6037.5,-64 6037.5,-64 6037.5,-52 6037.5,-52 6037.5,-46 6043.5,-40 6049.5,-40 6049.5,-40 6096.5,-40 6096.5,-40 6102.5,-40 6108.5,-46 6108.5,-52 6108.5,-52 6108.5,-64 6108.5,-64 6108.5,-70 6102.5,-76 6096.5,-76"/>
<text text-anchor="middle" x="6073" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node196" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6045,-206C6045,-206 5961,-206 5961,-206 5955,-206 5949,-200 5949,-194 5949,-194 5949,-182 5949,-182 5949,-176 5955,-170 5961,-170 5961,-170 6045,-170 6045,-170 6051,-170 6057,-176 6057,-182 6057,-182 6057,-194 6057,-194 6057,-200 6051,-206 6045,-206"/>
<text text-anchor="middle" x="6003" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side -->
<g id="edge124" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M6030.99,-163.88C6041.34,-156.71 6053.6,-149.71 6066,-146 6191.47,-108.42 10652.12,-145.32 10781,-122 10829.88,-113.15 10883.12,-91.46 10916.99,-76.01"/>
<polygon fill="black" stroke="black" points="6028.79,-161.16 6022.78,-169.88 6032.91,-166.81 6028.79,-161.16"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side -->
<g id="edge125" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M6031,-163.92C6041.36,-156.75 6053.61,-149.75 6066,-146 6192.84,-107.67 8320.15,-142.89 8451,-122 8507.54,-112.97 8570.09,-91.09 8609.7,-75.66"/>
<polygon fill="black" stroke="black" points="6028.8,-161.19 6022.78,-169.91 6032.93,-166.84 6028.8,-161.19"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu2_l2cache_mem_side -->
<g id="edge126" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu2_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M6030.99,-163.89C6041.35,-156.72 6053.6,-149.73 6066,-146 6160.44,-117.63 9518.59,-137.39 9616,-122 9672.56,-113.07 9735.1,-91.16 9774.7,-75.7"/>
<polygon fill="black" stroke="black" points="6028.79,-161.17 6022.78,-169.89 6032.92,-166.82 6028.79,-161.17"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu3_l2cache_mem_side -->
<g id="edge127" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu3_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M5964.46,-165.11C5948.97,-157.49 5930.64,-149.88 5913,-146 5664,-91.27 1570.46,-187.25 1324,-122 1290.36,-113.09 1256.13,-91.65 1234.52,-76.25"/>
<polygon fill="black" stroke="black" points="5963.2,-168.4 5973.7,-169.83 5966.38,-162.16 5963.2,-168.4"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu4_l2cache_mem_side -->
<g id="edge128" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu4_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M5964.45,-165.13C5948.97,-157.51 5930.63,-149.89 5913,-146 5727.41,-105.04 2675.96,-169.78 2492,-122 2457.63,-113.07 2422.44,-91.63 2400.2,-76.24"/>
<polygon fill="black" stroke="black" points="5963.19,-168.41 5973.69,-169.84 5966.37,-162.18 5963.19,-168.41"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu5_l2cache_mem_side -->
<g id="edge129" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu5_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M6032.63,-164.04C6042.73,-157.25 6054.41,-150.45 6066,-146 6130.27,-121.35 6156.54,-150.93 6219,-122 6242.24,-111.23 6263.78,-90.83 6277.34,-76.16"/>
<polygon fill="black" stroke="black" points="6030.39,-161.35 6024.21,-169.95 6034.41,-167.08 6030.39,-161.35"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu6_l2cache_mem_side -->
<g id="edge130" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu6_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M6031.02,-163.98C6041.38,-156.82 6053.62,-149.81 6066,-146 6195.59,-106.15 7152.77,-147.12 7286,-122 7334.5,-112.86 7387.39,-91.46 7421.31,-76.14"/>
<polygon fill="black" stroke="black" points="6028.82,-161.25 6022.8,-169.97 6032.95,-166.91 6028.82,-161.25"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu7_l2cache_mem_side -->
<g id="edge131" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu7_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M5964.45,-165.16C5948.96,-157.54 5930.63,-149.92 5913,-146 5668.31,-91.53 3899.52,-185.45 3657,-122 3622.64,-113.01 3587.45,-91.58 3565.21,-76.21"/>
<polygon fill="black" stroke="black" points="5963.19,-168.45 5973.69,-169.87 5966.37,-162.21 5963.19,-168.45"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu8_l2cache_mem_side -->
<g id="edge132" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu8_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M5964.42,-165.26C5948.93,-157.66 5930.6,-150.02 5913,-146 5676.59,-91.96 5056.25,-184.71 4822,-122 4787.69,-112.82 4752.5,-91.43 4730.23,-76.12"/>
<polygon fill="black" stroke="black" points="5963.17,-168.55 5973.67,-169.96 5966.34,-162.31 5963.17,-168.55"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu9_l2cache_mem_side -->
<g id="edge133" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu9_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M5978.13,-162.7C5952.33,-137.49 5912.63,-98.7 5889.81,-76.4"/>
<polygon fill="black" stroke="black" points="5975.73,-165.25 5985.33,-169.74 5980.63,-160.25 5975.73,-165.25"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node197" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6181,-206C6181,-206 6087,-206 6087,-206 6081,-206 6075,-200 6075,-194 6075,-194 6075,-182 6075,-182 6075,-176 6081,-170 6087,-170 6087,-170 6181,-170 6181,-170 6187,-170 6193,-176 6193,-182 6193,-182 6193,-194 6193,-194 6193,-200 6187,-206 6181,-206"/>
<text text-anchor="middle" x="6134" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge134" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M6125.77,-169.74C6115.45,-148.08 6097.64,-110.71 6085.6,-85.43"/>
<polygon fill="black" stroke="black" points="6088.75,-83.92 6081.29,-76.4 6082.43,-86.93 6088.75,-83.92"/>
</g>
</g>
</svg>
