/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [23:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [4:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[57] & in_data[9]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_15z = celloutsig_1_10z[6] | ~(celloutsig_1_6z);
  assign celloutsig_1_6z = celloutsig_1_1z ^ celloutsig_1_2z[0];
  reg [16:0] _06_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 17'h00000;
    else _06_ <= { celloutsig_0_5z[21:6], celloutsig_0_0z };
  assign out_data[16:0] = _06_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 14'h0000;
    else _01_ <= { in_data[186:174], celloutsig_1_6z };
  assign celloutsig_1_4z = in_data[138:127] / { 1'h1, in_data[125:120], celloutsig_1_2z };
  assign celloutsig_1_13z = { _00_[4], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z } > { _01_[11:2], _00_ };
  assign celloutsig_1_9z = celloutsig_1_2z[4:2] && { celloutsig_1_3z[1:0], celloutsig_1_5z };
  assign celloutsig_0_6z = { in_data[33], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_5z[6:4], celloutsig_0_1z };
  assign celloutsig_1_5z = in_data[180:176] != { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[58:44], celloutsig_0_0z, celloutsig_0_0z } != in_data[28:12];
  assign celloutsig_1_19z = celloutsig_1_18z != celloutsig_1_14z[5];
  assign celloutsig_0_5z = { in_data[68:48], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } | { in_data[79:58], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[5] & celloutsig_0_0z;
  assign celloutsig_0_0z = ~^ in_data[32:20];
  assign celloutsig_1_14z = in_data[137:129] <<< { _01_[9:4], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_1_3z = { in_data[110:109], celloutsig_1_1z } ~^ celloutsig_1_2z[4:2];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_8z } ~^ in_data[182:170];
  assign celloutsig_1_18z = ~((celloutsig_1_3z[0] & celloutsig_1_15z) | celloutsig_1_6z);
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 5'h00;
    else if (!clkin_data[128]) celloutsig_1_2z = { in_data[167:166], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_0z = ~((in_data[153] & in_data[139]) | (in_data[169] & in_data[131]));
  assign celloutsig_1_8z = ~((in_data[121] & celloutsig_1_2z[2]) | (celloutsig_1_5z & celloutsig_1_4z[3]));
  assign { out_data[128], out_data[96], out_data[36:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z };
endmodule
