
---------- Begin Simulation Statistics ----------
final_tick                               359104761850500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 788591                       # Simulator instruction rate (inst/s)
host_mem_usage                                 803596                       # Number of bytes of host memory used
host_op_rate                                  1330830                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.68                       # Real time elapsed on the host
host_tick_rate                              808606239                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      16876328                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010254                       # Number of seconds simulated
sim_ticks                                 10254010500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                        12                       # number of cc regfile reads
system.cpu.cc_regfile_writes                        2                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              14                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      1                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           34                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.029412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.171499                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           33     97.06%     97.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      2.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           34                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          1                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1    100.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 1                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             1                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             192.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       192.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                     1                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     15                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       33                       # Number of cycles decode is idle
system.cpu.decode.SquashCycles                      2                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         3                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             2                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     2                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             10                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       3                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.005208                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 29                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.052083                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 38                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.394737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.701184                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       36     94.74%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        1      2.63%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        1      2.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   38                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        75                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        7                       # number of floating regfile writes
system.cpu.idleCycles                             154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.057292                       # Inst execution rate
system.cpu.iew.exec_refs                            0                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    1                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  15                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 1                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    11                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      2                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            1                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        10                       # num instructions consuming a value
system.cpu.iew.wb_count                            11                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.800000                       # average fanout of values written-back
system.cpu.iew.wb_producers                         8                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.057292                       # insts written-back per cycle
system.cpu.iew.wb_sent                             11                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       40                       # number of integer regfile reads
system.cpu.int_regfile_writes                       2                       # number of integer regfile writes
system.cpu.ipc                               0.005208                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.005208                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     7     58.33%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      8.33%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               1      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               1      8.33%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2     16.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     12                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       9                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  18                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            8                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                 21                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      3                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 44                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            3                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 8                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         15                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        12                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              14                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined            8                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            38                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.315789                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.068094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  34     89.47%     89.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.63%     92.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   1      2.63%     94.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     94.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.63%     97.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              38                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.062500                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           3                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   1                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                       3                       # number of misc regfile reads
system.cpu.numCycles                              192                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     1                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       32                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    41                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     15                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  14                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      2                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       13                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                25                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups                6                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           48                       # The number of ROB reads
system.cpu.rob.rob_writes                          34                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       180131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        362982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   1049066                       # Number of branches fetched
system.switch_cpus.committedInsts            10000000                       # Number of instructions committed
system.switch_cpus.committedOps              16876327                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             2827392                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 11869                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              320452                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   351                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000786                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            13615574                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    34                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999214                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 20491901                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       20475793.670868                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      5973330                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      3954651                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       976520                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses        8713195                       # Number of float alu accesses
system.switch_cpus.num_fp_insts               8713195                       # number of float instructions
system.switch_cpus.num_fp_register_reads     14624096                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes      8614756                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               52452                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       16107.329132                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      10019630                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             10019630                       # number of integer instructions
system.switch_cpus.num_int_register_reads     19860052                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      6844960                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             2743170                       # Number of load instructions
system.switch_cpus.num_mem_refs               3063570                       # number of memory refs
system.switch_cpus.num_store_insts             320400                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         27516      0.16%      0.16% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           7410719     43.91%     44.07% # Class of executed instruction
system.switch_cpus.op_class::IntMult              119      0.00%     44.08% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                56      0.00%     44.08% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd          891416      5.28%     49.36% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     49.36% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     49.36% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     49.36% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     49.36% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     49.36% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     49.36% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     49.36% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     49.36% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     49.36% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1379320      8.17%     57.53% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     57.53% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                4      0.00%     57.53% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           34436      0.20%     57.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     57.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     57.74% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     57.74% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     57.74% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     57.74% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     57.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd      1310533      7.77%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp        15450      0.09%     65.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt      1398262      8.29%     73.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     73.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult      1344926      7.97%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     81.85% # Class of executed instruction
system.switch_cpus.op_class::MemRead           937733      5.56%     87.40% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          275299      1.63%     89.03% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead      1805437     10.70%     99.73% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        45101      0.27%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           16876327                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       199087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        84802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       399592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          84802                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             173687                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17190                       # Transaction distribution
system.membus.trans_dist::CleanEvict           162941                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9164                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9164                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        173687                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       545833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       545833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 545833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12802624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12802624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12802624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            182851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  182851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              182851                       # Request fanout histogram
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              16000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  10254010500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            190311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          236                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          176789                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10194                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10194                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           630                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       189681                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       598601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                600097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14203968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14259392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          189829                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1100160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           390334                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.217255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.412378                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 305532     78.27%     78.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  84802     21.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             390334                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               1500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           39                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17615                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17654                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           39                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17615                       # number of overall hits
system.l2.overall_hits::total                   17654                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          588                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       182260                       # number of demand (read+write) misses
system.l2.demand_misses::total                 182851                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          588                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       182260                       # number of overall misses
system.l2.overall_misses::total                182851                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       226500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           226500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       226500                       # number of overall miss cycles
system.l2.overall_miss_latency::total          226500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          627                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       199875                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               200505                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          627                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       199875                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              200505                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.937799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.911870                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.911952                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.937799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.911870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.911952                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        75500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total     1.238713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        75500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total     1.238713                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17190                       # number of writebacks
system.l2.writebacks::total                     17190                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 3                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                3                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       196500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       196500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       196500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       196500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000015                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        65500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        65500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        65500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        65500                       # average overall mshr miss latency
system.l2.replacements                         189829                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22062                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22062                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22062                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22062                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          236                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              236                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          236                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          236                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1030                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9164                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        10194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.898960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.898960                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst           39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       226500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       226500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.937799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        75500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total   383.248731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       196500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       196500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        65500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        65500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        16585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       173096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          173096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data       189681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        189681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.912564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.912564                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2025.359279                       # Cycle average of tags in use
system.l2.tags.total_refs                      321159                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    189829                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.691833                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507917000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      75.787533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.015699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.153373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1947.402674                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.950880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988945                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          833                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1074                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    591469                       # Number of tag accesses
system.l2.tags.data_accesses                   591469                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        37632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11664640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11702464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        37632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1100160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1100160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       182260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              182851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17190                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17190                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             18724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3669979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1137568564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1141257267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        18724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3669979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3688703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107290703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107290703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107290703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            18724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3669979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1137568564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1248547971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000034250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   9                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           3                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         3                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        16500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   72750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5500.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        2                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     3                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean          192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-207            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                         92500                       # Total gap between requests
system.mem_ctrls.avgGap                      30833.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 18724.381060464097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        72750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           112290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3937445760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3938172690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.061699                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10253750500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                 7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               21420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          3657120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3934460640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3938764755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.119438                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10245962500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7788000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON         8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10245950500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     13614947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13614947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     13614947                       # number of overall hits
system.cpu.icache.overall_hits::total        13614947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          627                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          627                       # number of overall misses
system.cpu.icache.overall_misses::total           630                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       234000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       234000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       234000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       234000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     13615574                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13615577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     13615574                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13615577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        78000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   371.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        78000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   371.428571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          236                       # number of writebacks
system.cpu.icache.writebacks::total               236                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       231000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       231000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       231000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       231000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        77000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        77000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        77000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        77000                       # average overall mshr miss latency
system.cpu.icache.replacements                    236                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     13614947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13614947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          627                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           630                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     13615574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13615577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        78000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   371.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       231000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       231000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        77000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        77000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           271.990747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2549865                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               236                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10804.512712                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507927500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999960                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   268.990787                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.525373                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.531232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27231784                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27231784                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      2947969                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2947969                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2947969                       # number of overall hits
system.cpu.dcache.overall_hits::total         2947969                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       199875                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         199875                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       199875                       # number of overall misses
system.cpu.dcache.overall_misses::total        199875                       # number of overall misses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3147844                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3147844                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3147844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3147844                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.063496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.063496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063496                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22062                       # number of writebacks
system.cpu.dcache.writebacks::total             22062                       # number of writebacks
system.cpu.dcache.replacements                 198851                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2637711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2637711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       189681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        189681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2827392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2827392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.067087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067087                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031811                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031811                       # miss rate for WriteReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359104761850500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.442667                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3063107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            198851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.404031                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094515904000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1019.442667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.995549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6495563                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6495563                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359135497968500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1043499                       # Simulator instruction rate (inst/s)
host_mem_usage                                 803596                       # Number of bytes of host memory used
host_op_rate                                  1762680                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    38.33                       # Real time elapsed on the host
host_tick_rate                              801823057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000001                       # Number of instructions simulated
sim_ops                                      67568395                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030736                       # Number of seconds simulated
sim_ticks                                 30736118000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.committedInsts                    0                       # Number of instructions committed
system.cpu.commit.committedOps                      0                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0                       # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu.commit.op_class_0::total                 0                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           0                       # Number of Instructions Simulated
system.cpu.committedOps                             0                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                                    nan                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                              nan                       # CPI: Total CPI of All Threads
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.branchRate                       nan                       # Number of branch fetches per cycle
system.cpu.fetch.idleRate                         nan                       # Percent of cycles fetch was idle
system.cpu.fetch.rate                             nan                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                  0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                   nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                          nan                       # Inst execution rate
system.cpu.iew.exec_refs                            0                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   0                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     0                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      0                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_count                             0                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_rate                            nan                       # insts written-back per cycle
system.cpu.iew.wb_sent                              0                       # cumulative count of insts sent to commit
system.cpu.ipc                                    nan                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                              nan                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0                       # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0                       # Type of FU issued
system.cpu.iq.FU_type_0::total                      0                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                        nan                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      0                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                  0                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 0                       # Number of integer instruction queue writes
system.cpu.iq.issued_per_cycle::samples             0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean              nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev             nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total               0                       # Number of insts issued each cycle
system.cpu.iq.rate                                nan                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                            0                       # The number of ROB reads
system.cpu.rob.rob_writes                           0                       # The number of ROB writes
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       554475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1108860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   3218880                       # Number of branches fetched
system.switch_cpus.committedInsts            30000000                       # Number of instructions committed
system.switch_cpus.committedOps              50692067                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             8515563                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 38874                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1058821                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1114                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            40780169                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 61472236                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           61472236                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     18435533                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     12106606                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      2978642                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses       25149032                       # Number of float alu accesses
system.switch_cpus.num_fp_insts              25149032                       # number of float instructions
system.switch_cpus.num_fp_register_reads     42230251                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes     24857710                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              172516                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      30902186                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             30902186                       # number of integer instructions
system.switch_cpus.num_int_register_reads     61324000                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     21418825                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             8271950                       # Number of load instructions
system.switch_cpus.num_mem_refs               9330536                       # number of memory refs
system.switch_cpus.num_store_insts            1058586                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         81596      0.16%      0.16% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          22895568     45.17%     45.33% # Class of executed instruction
system.switch_cpus.op_class::IntMult              524      0.00%     45.33% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               175      0.00%     45.33% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         2562298      5.05%     50.38% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     50.38% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     50.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     50.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     50.38% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     50.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     50.38% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     50.38% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     50.38% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     50.38% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          3980132      7.85%     58.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     58.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               12      0.00%     58.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           99428      0.20%     58.43% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     58.43% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     58.43% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     58.43% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     58.43% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     58.43% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     58.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd      3781529      7.46%     65.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp        44884      0.09%     65.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt      4034553      7.96%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult      3880832      7.66%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     81.59% # Class of executed instruction
system.switch_cpus.op_class::MemRead          3065174      6.05%     87.64% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          920984      1.82%     89.46% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead      5206776     10.27%     99.73% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite       137602      0.27%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           50692067                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       611347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       258934                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1222709                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         258934                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             526175                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56140                       # Transaction distribution
system.membus.trans_dist::CleanEvict           498335                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28210                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28210                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        526175                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1663245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1663245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1663245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39073600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     39073600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39073600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            554385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  554385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              554385                       # Request fanout histogram
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  40990128500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359135497968500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359135497968500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            579826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1265                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          538556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31536                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31536                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1280                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       578546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1830246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1834071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       162880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43622912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43785792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          584230                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3592960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1195592                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.216574                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.411910                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 936658     78.34%     78.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 258934     21.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1195592                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          284                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        56693                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56977                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          284                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        56693                       # number of overall hits
system.l2.overall_hits::total                   56977                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          996                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       553389                       # number of demand (read+write) misses
system.l2.demand_misses::total                 554385                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          996                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       553389                       # number of overall misses
system.l2.overall_misses::total                554385                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.inst         1280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       610082                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               611362                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       610082                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              611362                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.778125                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.907073                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.906803                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.778125                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.907073                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.906803                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               56140                       # number of writebacks
system.l2.writebacks::total                     56140                       # number of writebacks
system.l2.replacements                         584230                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        71526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            71526                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        71526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        71526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1265                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1265                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1265                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1265                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         3326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3326                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        28210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28210                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        31536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.894533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894533                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst          284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.778125                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.778125                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.data        53367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             53367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       525179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          525179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data       578546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        578546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.907757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.907757                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      996859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    586278                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.700318                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      82.984505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.437122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1963.578372                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.040520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.958779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          791                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1806939                       # Number of tag accesses
system.l2.tags.data_accesses                  1806939                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        63744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     35416896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           35480640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        63744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3592960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3592960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       553389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              554385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        56140                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56140                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      2073912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1152289173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1154363085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2073912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2073912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116897000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116897000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116897000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2073912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1152289173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1271260086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11802669120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11802669120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        383.999994                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30736118000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11802669120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11802669120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        383.999994                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30736118000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::OFF    30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     40778889                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40778889                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     40778889                       # number of overall hits
system.cpu.icache.overall_hits::total        40778889                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1280                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1280                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1280                       # number of overall misses
system.cpu.icache.overall_misses::total          1280                       # number of overall misses
system.cpu.icache.demand_accesses::.switch_cpus.inst     40780169                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     40780169                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     40780169                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     40780169                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000031                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000031                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1265                       # number of writebacks
system.cpu.icache.writebacks::total              1265                       # number of writebacks
system.cpu.icache.replacements                   1265                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     40778889                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40778889                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1280                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1280                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     40780169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     40780169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           405.048967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            51845881                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1674                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          30971.255078                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.262802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   402.786165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.004420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.786692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.791111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          81561618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         81561618                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      8964302                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8964302                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      8964302                       # number of overall hits
system.cpu.dcache.overall_hits::total         8964302                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       610082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         610082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       610082                       # number of overall misses
system.cpu.dcache.overall_misses::total        610082                       # number of overall misses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9574384                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9574384                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9574384                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9574384                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.063720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.063720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063720                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        71526                       # number of writebacks
system.cpu.dcache.writebacks::total             71526                       # number of writebacks
system.cpu.dcache.replacements                 610082                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7937017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7937017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       578546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        578546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      8515563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8515563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.067940                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067940                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1027285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1027285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1058821                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1058821                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.029784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029784                       # miss rate for WriteReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30736118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9659121                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            611106                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.805967                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19758850                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19758850                       # Number of data accesses

---------- End Simulation Statistics   ----------
