<stg><name>mmcpy_inputport1</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="24">
<or_exp><and_exp><literal name="enable" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="1" to="12">
<condition id="23">
<or_exp><and_exp><literal name="enable" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="4">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="5">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="5" to="6">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="6" to="7">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="7" to="8">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="8" to="9">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="9" to="12">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="9" to="10">
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="10" to="11">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="11" to="9">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %RowIntNum_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %RowIntNum)

]]></Node>
<StgValue><ssdm name="RowIntNum_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %RowOffset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %RowOffset)

]]></Node>
<StgValue><ssdm name="RowOffset_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %TN_MIN_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %TN_MIN_V)

]]></Node>
<StgValue><ssdm name="TN_MIN_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:3  %input_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input_offset)

]]></Node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="30">
<![CDATA[
:4  %input_offset_cast = zext i30 %input_offset_read to i32

]]></Node>
<StgValue><ssdm name="input_offset_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %input_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %TN_MIN_V_read, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %enable = icmp eq i2 %tmp, 0

]]></Node>
<StgValue><ssdm name="enable"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %enable, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="enable" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="31">
<![CDATA[
:0  %tmp_cast = sext i31 %RowOffset_read to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="enable" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sum = add i32 %tmp_cast, %input_offset_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
:2  %sum_cast = sext i32 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %input_addr = getelementptr i32* %input_r, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
:4  %tmp_s = zext i6 %RowIntNum_read to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %input_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %input_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="input_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %input_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %input_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="input_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %input_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %input_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="input_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %input_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %input_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="input_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="31" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %input_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %input_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="input_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="32" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %input_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %input_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="input_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="33" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %input_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %input_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="input_addr_rd_req"/></StgValue>
</operation>

<operation id="34" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="35" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i6 [ 0, %1 ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="36" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header:1  %exitcond = icmp eq i6 %indvar, %RowIntNum_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 33, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header:3  %indvar_next = add i6 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond, label %._crit_edge.loopexit, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="40" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:4  %input_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %input_addr)

]]></Node>
<StgValue><ssdm name="input_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="41" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="42" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str95)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopName([37 x i8]* @memcpy_OC_input_memc)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="44" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
burst.rd.body:3  %indvar1 = zext i6 %indvar to i64

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="45" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %input_memcpy_buffer_s = getelementptr [28 x i32]* %input_memcpy_buffer, i64 0, i64 %indvar1

]]></Node>
<StgValue><ssdm name="input_memcpy_buffer_s"/></StgValue>
</operation>

<operation id="46" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
burst.rd.body:6  store i32 %input_addr_read, i32* %input_memcpy_buffer_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="enable" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
