<html><body><samp><pre>
<!@TC:1380156007>
#Build: Synplify Pro G-2012.09M-SP1 , Build 013R, Feb 15 2013
#install: C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1
#OS:  5.2
#Hostname: Y1

<a name=compilerReport4>$ Start of Compile</a>
#Wed Sep 25 20:40:25 2013

Synopsys VHDL Compiler, version comp201209rcp1, Build 245R, built Feb 20 2013
@N: : <!@TM:1380156026> | Running in 32-bit mode 
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1380156026> | Setting time resolution to ns
@N: : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\top.vhd:25:7:25:10:@N::@XP_MSG">top.vhd(25)</a><!@TM:1380156026> | Top entity is set to top.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vhd2008\std1164.vhd:913:16:913:18:@N:CD231:@XP_MSG">std1164.vhd(913)</a><!@TM:1380156026> | Using onehot encoding for type mvl9plus ('U'="1000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\top.vhd:25:7:25:10:@N:CD630:@XP_MSG">top.vhd(25)</a><!@TM:1380156026> | Synthesizing work.top.top1 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\top.vhd:65:12:65:14:@N:CD233:@XP_MSG">top.vhd(65)</a><!@TM:1380156026> | Using sequential encoding for type statet
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\top.vhd:60:7:60:16:@W:CD638:@XP_MSG">top.vhd(60)</a><!@TM:1380156026> | Signal oled_init is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:25:7:25:14:@N:CD630:@XP_MSG">display.vhd(25)</a><!@TM:1380156026> | Synthesizing work.display.def_arch 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:53:12:53:14:@N:CD231:@XP_MSG">display.vhd(53)</a><!@TM:1380156026> | Using onehot encoding for type statet (waitfordraw="100000")
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_3 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_4 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_5 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_6 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_7 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_8 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_9 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_10 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_11 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_12 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_13 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_14 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_15 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_16 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_17 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_18 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_19 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_20 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_21 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_22 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_23 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_24 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_25 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_26 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_27 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_28 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_29 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_30 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_31 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_32 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_33 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_34 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_35 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_36 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_37 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_38 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_39 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_40 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_41 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_42 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_43 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_44 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_45 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_46 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_47 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_48 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_49 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_50 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_51 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_52 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_53 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_54 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_55 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_56 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_57 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_58 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_59 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_60 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_61 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_62 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_63 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_64 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_65 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_66 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_67 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_68 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_69 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_70 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_71 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_72 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_73 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_74 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_75 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_76 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_77 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_78 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_79 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_80 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_81 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_82 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_83 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_84 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_85 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_86 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_87 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_88 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_89 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_90 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_91 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_92 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_93 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_94 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_95 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_96 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_97 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_98 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_99 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CD638:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Signal burst2_100 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\i2c.vhd:35:7:35:10:@N:CD630:@XP_MSG">i2c.vhd(35)</a><!@TM:1380156026> | Synthesizing work.i2c.i2c_def 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\i2c.vhd:59:13:59:15:@N:CD231:@XP_MSG">i2c.vhd(59)</a><!@TM:1380156026> | Using onehot encoding for type state_t (start0="1000000000000000000000")
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\i2c.vhd:416:2:416:16:@W:CD604:@XP_MSG">i2c.vhd(416)</a><!@TM:1380156026> | OTHERS clause is not synthesized </font>
Post processing for work.i2c.i2c_def
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\i2c.vhd:86:0:86:2:@W:CL169:@XP_MSG">i2c.vhd(86)</a><!@TM:1380156026> | Pruning register scl_cl  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\i2c.vhd:86:0:86:2:@W:CL169:@XP_MSG">i2c.vhd(86)</a><!@TM:1380156026> | Pruning register sda_cl  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\i2c.vhd:86:0:86:2:@W:CL279:@XP_MSG">i2c.vhd(86)</a><!@TM:1380156026> | Pruning register bits 24 to 7 of counter(24 downto 0)  </font>
Post processing for work.display.def_arch
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_1 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_1 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_1 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_1 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_1 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_1 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_1 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_1 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_2 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_2 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_2 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_2 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_2 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_2 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_2 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_2 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_9 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_9 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_9 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_9 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_9 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_9 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_9 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_9 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_10 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_10 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_10 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_10 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_10 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_10 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_10 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_10 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_11 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_11 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_11 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_11 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_11 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_11 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_11 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_11 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_12 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_12 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_12 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_12 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_12 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_12 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_12 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_12 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_13 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_13 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_13 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_13 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_13 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_13 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_13 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_13 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_14 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_14 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_14 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_14 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_14 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_14 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_14 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_14 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_15 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_15 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_15 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_15 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_15 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_15 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_15 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_15 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_16 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_16 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_16 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_16 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_16 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_16 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_16 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_16 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_17 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_17 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_17 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_17 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_17 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_17 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_17 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_17 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_18 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_18 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_18 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_18 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_18 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_18 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_18 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_18 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_20 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_20 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_20 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_20 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_20 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_20 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_20 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_20 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_24 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_24 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_24 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_24 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_24 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_24 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_24 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_24 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_25 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_25 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_25 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_25 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_25 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_25 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_25 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_25 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_26 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_26 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_26 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_26 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_26 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_26 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_26 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_26 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_27 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_27 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_27 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_27 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_27 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_27 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_27 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_27 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_28 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_28 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_28 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_28 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_28 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_28 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_28 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_28 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_29 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_29 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_29 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_29 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_29 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_29 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_29 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_29 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_30 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_30 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_30 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_30 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_30 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_30 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_30 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_30 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_31 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_31 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_31 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_31 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_31 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_31 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_31 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_31 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_32 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_32 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_32 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_32 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_32 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_32 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_32 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_32 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_33 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_33 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_33 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_33 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_33 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_33 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_33 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_33 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_34 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_34 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_34 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_34 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_34 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_34 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_34 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_34 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_35 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_35 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_35 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_35 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_35 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_35 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_35 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_35 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_36 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_36 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_36 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_36 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_36 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_36 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_36 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_36 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_37 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_37 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_37 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_37 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_37 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_37 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_37 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_37 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_38 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_38 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_38 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_38 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_38 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_38 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_38 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_38 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_39 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_39 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_39 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_39 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_39 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_39 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_39 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_39 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_40 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_40 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_40 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_40 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_40 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_40 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_40 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_40 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_41 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_41 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_41 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_41 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_41 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_41 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_41 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_41 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_42 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_42 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_42 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_42 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_42 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_42 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_42 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_42 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_43 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_43 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_43 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_43 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_43 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_43 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_43 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_43 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_44 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_44 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_44 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_44 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_44 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_44 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_44 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_44 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_45 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_45 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_45 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_45 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_45 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_45 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_45 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_45 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_46 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_46 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_46 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_46 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_46 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_46 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_46 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_46 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_47 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_47 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_47 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_47 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_47 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_47 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_47 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_47 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_48 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_48 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_48 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_48 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_48 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_48 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_48 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_48 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_49 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_49 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_49 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_49 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_49 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_49 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_49 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_49 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_50 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_50 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_50 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_50 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_50 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_50 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_50 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_50 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_51 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_51 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_51 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_51 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_51 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_51 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_51 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_51 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_52 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_52 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_52 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_52 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_52 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_52 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_52 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_52 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_53 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_53 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_53 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_53 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_53 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_53 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_53 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_53 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_54 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_54 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_54 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_54 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_54 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_54 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_54 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_54 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_55 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_55 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_55 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_55 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_55 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_55 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_55 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_55 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_56 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_56 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_56 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_56 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_56 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_56 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_56 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_56 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_57 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_57 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_57 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_57 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_57 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_57 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_57 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_57 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_58 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_58 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_58 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_58 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_58 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_58 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_58 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_58 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_59 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_59 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_59 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_59 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_59 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_59 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_59 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_59 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_60 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_60 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_60 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_60 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_60 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_60 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_60 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_60 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_61 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_61 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_61 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_61 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_61 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_61 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_61 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_61 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_62 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_62 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_62 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_62 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_62 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_62 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_62 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_62 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_63 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_63 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_63 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_63 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_63 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_63 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_63 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_63 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_64 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_64 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_64 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_64 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_64 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_64 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_64 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_64 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_65 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_65 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_65 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_65 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_65 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_65 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_65 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_65 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_66 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_66 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_66 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_66 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_66 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_66 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_66 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_66 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_67 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_67 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_67 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_67 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_67 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_67 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_67 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_67 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_68 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_68 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_68 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_68 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_68 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_68 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_68 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_68 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_69 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_69 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_69 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_69 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_69 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_69 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_69 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_69 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_70 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_70 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_70 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_70 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_70 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_70 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_70 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_70 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_71 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_71 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_71 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_71 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_71 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_71 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_71 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_71 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_72 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_72 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_72 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_72 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_72 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_72 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_72 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_72 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_73 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_73 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_73 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_73 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_73 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_73 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_73 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_73 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_74 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_74 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_74 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_74 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_74 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_74 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_74 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_74 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_75 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_75 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_75 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_75 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_75 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_75 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_75 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_75 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_76 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_76 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_76 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_76 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_76 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_76 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_76 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_76 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_77 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_77 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_77 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_77 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_77 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_77 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_77 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_77 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_78 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_78 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_78 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_78 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_78 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_78 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_78 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_78 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_79 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_79 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_79 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_79 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_79 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_79 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_79 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_79 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_80 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_80 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_80 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_80 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_80 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_80 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_80 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_80 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_81 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_81 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_81 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_81 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_81 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_81 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_81 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_81 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_82 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_82 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_82 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_82 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_82 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_82 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_82 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_82 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_83 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_83 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_83 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_83 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_83 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_83 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_83 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_83 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_84 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_84 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_84 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_84 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_84 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_84 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_84 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_84 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_85 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_85 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_85 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_85 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_85 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_85 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_85 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_85 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_86 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_86 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_86 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_86 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_86 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_86 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_86 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_86 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_87 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_87 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_87 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_87 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_87 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_87 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_87 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_87 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_88 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_88 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_88 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_88 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_88 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_88 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_88 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_88 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_89 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_89 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_89 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_89 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_89 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_89 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_89 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_89 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_90 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_90 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_90 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_90 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_90 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_90 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_90 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_90 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_91 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_91 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_91 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_91 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_91 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_91 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_91 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_91 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_92 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_92 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_92 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_92 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_92 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_92 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_92 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_92 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_93 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_93 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_93 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_93 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_93 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_93 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_93 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_93 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_94 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_94 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_94 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_94 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_94 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_94 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_94 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_94 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_95 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_95 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_95 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_95 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_95 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_95 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_95 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_95 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_96 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_96 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_96 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_96 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_96 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_96 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_96 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_96 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_97 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_97 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_97 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_97 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_97 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_97 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_97 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_97 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_98 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_98 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_98 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_98 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_98 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_98 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_98 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_98 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_99 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_99 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_99 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_99 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_99 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_99 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_99 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_99 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 0 of signal burst2_100 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 1 of signal burst2_100 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 2 of signal burst2_100 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 3 of signal burst2_100 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 4 of signal burst2_100 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 5 of signal burst2_100 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 6 of signal burst2_100 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:132:7:132:13:@W:CL252:@XP_MSG">display.vhd(132)</a><!@TM:1380156026> | Bit 7 of signal burst2_100 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_192(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_191(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_190(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_189(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_188(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_187(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_186(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_185(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_184(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_183(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_182(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_181(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_180(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_179(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_178(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_177(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_176(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_175(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_174(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_173(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_172(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_171(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_170(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_169(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_168(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_167(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_166(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_165(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_164(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_163(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_162(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_161(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_160(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_159(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_158(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_157(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_156(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_155(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_154(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_153(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_152(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_151(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_150(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_149(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_148(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_147(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_146(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_145(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_144(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_143(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_142(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_141(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_140(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_139(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_138(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_137(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_136(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_135(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_134(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_133(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_132(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_131(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_130(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_129(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_128(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_127(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_126(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_125(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_124(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_123(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_122(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_121(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_120(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_119(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_118(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_117(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_116(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_115(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_114(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_113(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_112(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_111(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_110(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_109(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_108(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_107(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_106(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_105(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_104(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_103(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_102(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_101(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_100(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_99(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_98(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_97(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_96(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_95(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_94(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_93(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_92(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_91(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_90(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_89(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_88(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_87(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_86(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_85(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_84(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_83(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_82(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_81(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_80(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_79(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_78(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_77(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_76(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_75(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_74(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_73(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_72(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_71(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_70(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_69(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_68(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_67(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_66(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_65(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_64(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_63(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_62(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_61(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_60(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_59(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_58(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_57(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_56(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_55(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_54(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_53(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_52(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_51(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_50(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_49(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_48(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_47(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_46(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_45(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_44(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_43(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_42(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_41(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_40(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_39(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_38(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_37(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_36(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_35(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_34(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_33(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_32(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_31(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_30(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_29(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_28(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_27(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_26(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_25(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_24(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_23(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_22(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_21(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_20(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_19(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_18(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_17(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_16(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_15(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_14(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_13(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_12(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_11(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_10(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_9(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_8(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_7(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_6(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_5(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_4(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_3(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_2(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:217:1:217:3:@W:CL169:@XP_MSG">display.vhd(217)</a><!@TM:1380156026> | Pruning register framebuffer_1(7 downto 0)  </font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:236:1:236:3:@A:CL282:@XP_MSG">display.vhd(236)</a><!@TM:1380156026> | Feedback mux created for signal data_i2c[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for work.top.top1
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\top.vhd:116:0:116:2:@W:CL111:@XP_MSG">top.vhd(116)</a><!@TM:1380156026> | All reachable assignments to D2 assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\top.vhd:132:1:132:3:@W:CL111:@XP_MSG">top.vhd(132)</a><!@TM:1380156026> | All reachable assignments to clear assign '0'; register removed by optimization</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\i2c.vhd:86:0:86:2:@N:CL201:@XP_MSG">i2c.vhd(86)</a><!@TM:1380156026> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 21 reachable states with original encodings of:
   0000000000000000000001
   0000000000000000000010
   0000000000000000000100
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000010000000
   0000000000000100000000
   0000000000001000000000
   0000000000010000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000001000000000000000
   0000010000000000000000
   0000100000000000000000
   0001000000000000000000
   0010000000000000000000
   0100000000000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:236:1:236:3:@N:CL201:@XP_MSG">display.vhd(236)</a><!@TM:1380156026> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:32:4:32:8:@W:CL159:@XP_MSG">display.vhd(32)</a><!@TM:1380156026> | Input data is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:33:4:33:11:@W:CL159:@XP_MSG">display.vhd(33)</a><!@TM:1380156026> | Input address is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:34:1:34:3:@W:CL159:@XP_MSG">display.vhd(34)</a><!@TM:1380156026> | Input we is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\display.vhd:39:1:39:6:@W:CL159:@XP_MSG">display.vhd(39)</a><!@TM:1380156026> | Input clear is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\top.vhd:132:1:132:3:@N:CL201:@XP_MSG">top.vhd(132)</a><!@TM:1380156026> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\top.vhd:33:1:33:4:@W:CL159:@XP_MSG">top.vhd(33)</a><!@TM:1380156026> | Input sw1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Aaron\Desktop\fpga2\FPGA\hdl\top.vhd:34:4:34:7:@W:CL159:@XP_MSG">top.vhd(34)</a><!@TM:1380156026> | Input SW5 is unused</font>
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 25 20:40:26 2013

###########################################################]

</pre></samp></body></html>

</pre></samp></body></html>

</pre></samp></body></html>

</pre></samp></body></html>

</pre></samp></body></html>

</pre></samp></body></html>
