/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// SPI peripheral register templates
// Total unique registers: 57

// spi_cfg1_v1: CFG1 (version 1)
// Used by: SPI1.CFG1@stm32h723, SPI2.CFG1@stm32h723, SPI3.CFG1@stm32h723, SPI4.CFG1@stm32h723, SPI5.CFG1@stm32h723, ... +103 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cfg1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", bool, 31, 31, access::ro>,
             groov::field<"mbr", std::uint8_t, 30, 28>,
             groov::field<"reserved2", std::uint8_t, 27, 23, access::ro>,
             groov::field<"crcen", bool, 22, 22>,
             groov::field<"reserved1", bool, 21, 21, access::ro>,
             groov::field<"crcsize", std::uint8_t, 20, 16>,
             groov::field<"txdmaen", bool, 15, 15>,
             groov::field<"rxdmaen", bool, 14, 14>,
             groov::field<"reserved0", bool, 13, 13, access::ro>,
             groov::field<"udrdet", std::uint8_t, 12, 11>,
             groov::field<"udrcfg", std::uint8_t, 10, 9>,
             groov::field<"fthvl", std::uint8_t, 8, 5>,
             groov::field<"dsize", std::uint8_t, 4, 0>>;

// spi_cfg1_v2: CFG1 (version 2)
// Used by: SPI1.CFG1@stm32u59x, SEC_SPI1.CFG1@stm32u59x, SPI2.CFG1@stm32u59x, SEC_SPI2.CFG1@stm32u59x, SPI3.CFG1@stm32u59x, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cfg1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"bpass", bool, 31, 31>,
             groov::field<"mbr", std::uint8_t, 30, 28>,
             groov::field<"reserved2", std::uint8_t, 27, 23, access::ro>,
             groov::field<"crcen", bool, 22, 22>,
             groov::field<"reserved1", bool, 21, 21, access::ro>,
             groov::field<"crcsize", std::uint8_t, 20, 16>,
             groov::field<"txdmaen", bool, 15, 15>,
             groov::field<"rxdmaen", bool, 14, 14>,
             groov::field<"reserved0", std::uint8_t, 13, 10, access::ro>,
             groov::field<"udrcfg", bool, 9, 9>,
             groov::field<"fthvl", std::uint8_t, 8, 5>,
             groov::field<"dsize", std::uint8_t, 4, 0>>;

// spi_cfg2_v1: CFG2 (version 1)
// Used by: SPI1.CFG2@stm32h723, SPI2.CFG2@stm32h723, SPI3.CFG2@stm32h723, SPI4.CFG2@stm32h723, SPI5.CFG2@stm32h723, ... +103 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cfg2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"afcntr", bool, 31, 31>,
             groov::field<"ssom", bool, 30, 30>,
             groov::field<"ssoe", bool, 29, 29>,
             groov::field<"ssiop", bool, 28, 28>,
             groov::field<"reserved2", bool, 27, 27, access::ro>,
             groov::field<"ssm", bool, 26, 26>,
             groov::field<"cpol", bool, 25, 25>,
             groov::field<"cpha", bool, 24, 24>,
             groov::field<"lsbfrst", bool, 23, 23>,
             groov::field<"master", bool, 22, 22>,
             groov::field<"sp", std::uint8_t, 21, 19>,
             groov::field<"comm", std::uint8_t, 18, 17>,
             groov::field<"reserved1", bool, 16, 16, access::ro>,
             groov::field<"ioswp", bool, 15, 15>,
             groov::field<"reserved0", std::uint8_t, 14, 8, access::ro>,
             groov::field<"midi", std::uint8_t, 7, 4>,
             groov::field<"mssi", std::uint8_t, 3, 0>>;

// spi_cfg2_v2: CFG2 (version 2)
// Used by: SPI1.CFG2@stm32u59x, SEC_SPI1.CFG2@stm32u59x, SPI2.CFG2@stm32u59x, SEC_SPI2.CFG2@stm32u59x, SPI3.CFG2@stm32u59x, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cfg2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"afcntr", bool, 31, 31>,
             groov::field<"ssom", bool, 30, 30>,
             groov::field<"ssoe", bool, 29, 29>,
             groov::field<"ssiop", bool, 28, 28>,
             groov::field<"reserved2", bool, 27, 27, access::ro>,
             groov::field<"ssm", bool, 26, 26>,
             groov::field<"cpol", bool, 25, 25>,
             groov::field<"cpha", bool, 24, 24>,
             groov::field<"lsbfrst", bool, 23, 23>,
             groov::field<"master", bool, 22, 22>,
             groov::field<"sp", std::uint8_t, 21, 19>,
             groov::field<"comm", std::uint8_t, 18, 17>,
             groov::field<"reserved1", bool, 16, 16, access::ro>,
             groov::field<"ioswp", bool, 15, 15>,
             groov::field<"rdiop", bool, 14, 14>,
             groov::field<"rdimm", bool, 13, 13>,
             groov::field<"reserved0", std::uint8_t, 12, 8, access::ro>,
             groov::field<"midi", std::uint8_t, 7, 4>,
             groov::field<"mssi", std::uint8_t, 3, 0>>;

// spi_cgfr_v1: CGFR (version 1)
// Used by: SPI1.CGFR@stm32h742x, SPI2.CGFR@stm32h742x, SPI3.CGFR@stm32h742x, SPI4.CGFR@stm32h742x, SPI5.CGFR@stm32h742x, ... +85 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cgfr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint8_t, 31, 26, access::ro>,
             groov::field<"mckoe", bool, 25, 25>,
             groov::field<"odd", bool, 24, 24>,
             groov::field<"i2sdiv", std::uint8_t, 23, 16>,
             groov::field<"reserved1", bool, 15, 15, access::ro>,
             groov::field<"datfmt", bool, 14, 14>,
             groov::field<"wsinv", bool, 13, 13>,
             groov::field<"fixch", bool, 12, 12>,
             groov::field<"ckpol", bool, 11, 11>,
             groov::field<"chlen", bool, 10, 10>,
             groov::field<"datlen", std::uint8_t, 9, 8>,
             groov::field<"pcmsync", bool, 7, 7>,
             groov::field<"reserved0", bool, 6, 6, access::ro>,
             groov::field<"i2sstd", std::uint8_t, 5, 4>,
             groov::field<"i2scfg", std::uint8_t, 3, 1>,
             groov::field<"i2smod", bool, 0, 0>>;

// spi_cr1_v1: CR1 (version 1)
// Used by: SPI1.CR1@stm32f0x0, SPI2.CR1@stm32f0x0, SPI1.CR1@stm32f0x1, SPI2.CR1@stm32f0x1, SPI1.CR1@stm32f0x2, ... +227 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"bidimode", bool, 15, 15>,
             groov::field<"bidioe", bool, 14, 14>,
             groov::field<"crcen", bool, 13, 13>,
             groov::field<"crcnext", bool, 12, 12>,
             groov::field<"dff", bool, 11, 11>,
             groov::field<"rxonly", bool, 10, 10>,
             groov::field<"ssm", bool, 9, 9>,
             groov::field<"ssi", bool, 8, 8>,
             groov::field<"lsbfirst", bool, 7, 7>,
             groov::field<"spe", bool, 6, 6>,
             groov::field<"br", std::uint8_t, 5, 3>,
             groov::field<"mstr", bool, 2, 2>,
             groov::field<"cpol", bool, 1, 1>,
             groov::field<"cpha", bool, 0, 0>>;

// spi_cr1_v2: CR1 (version 2)
// Used by: SPI2.CR1@stm32f301, SPI3.CR1@stm32f301, I2S2ext.CR1@stm32f301, I2S3ext.CR1@stm32f301, SPI1.CR1@stm32f302, ... +134 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cr1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"bidimode", bool, 15, 15>,
             groov::field<"bidioe", bool, 14, 14>,
             groov::field<"crcen", bool, 13, 13>,
             groov::field<"crcnext", bool, 12, 12>,
             groov::field<"crcl", bool, 11, 11>,
             groov::field<"rxonly", bool, 10, 10>,
             groov::field<"ssm", bool, 9, 9>,
             groov::field<"ssi", bool, 8, 8>,
             groov::field<"lsbfirst", bool, 7, 7>,
             groov::field<"spe", bool, 6, 6>,
             groov::field<"br", std::uint8_t, 5, 3>,
             groov::field<"mstr", bool, 2, 2>,
             groov::field<"cpol", bool, 1, 1>,
             groov::field<"cpha", bool, 0, 0>>;

// spi_cr1_v3: CR1 (version 3)
// Used by: SPI1.CR1@stm32h723, SPI2.CR1@stm32h723, SPI3.CR1@stm32h723, SPI4.CR1@stm32h723, SPI5.CR1@stm32h723, ... +103 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cr1_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 17, access::ro>,
             groov::field<"iolock", bool, 16, 16, access::ro>,
             groov::field<"tcrci", bool, 15, 15>,
             groov::field<"rcrci", bool, 14, 14>,
             groov::field<"crc33_17", bool, 13, 13>,
             groov::field<"ssi", bool, 12, 12>,
             groov::field<"hddir", bool, 11, 11>,
             groov::field<"csusp", bool, 10, 10, access::wo>,
             groov::field<"cstart", bool, 9, 9, access::ro>,
             groov::field<"masrx", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 1, access::ro>,
             groov::field<"spe", bool, 0, 0>>;

// spi_cr1_v4: CR1 (version 4)
// Used by: SPI1.CR1@stm32u59x, SEC_SPI1.CR1@stm32u59x, SPI2.CR1@stm32u59x, SEC_SPI2.CR1@stm32u59x, SPI3.CR1@stm32u59x, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cr1_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 17, access::ro>,
             groov::field<"iolock", bool, 16, 16>,
             groov::field<"tcrcini", bool, 15, 15>,
             groov::field<"rcrcini", bool, 14, 14>,
             groov::field<"crc33_17", bool, 13, 13>,
             groov::field<"ssi", bool, 12, 12>,
             groov::field<"hddir", bool, 11, 11>,
             groov::field<"csusp", bool, 10, 10, access::wo>,
             groov::field<"cstart", bool, 9, 9>,
             groov::field<"masrx", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 1, access::ro>,
             groov::field<"spe", bool, 0, 0>>;

// spi_cr2_v1: CR2 (version 1)
// Used by: SPI1.CR2@stm32f0x0, SPI2.CR2@stm32f0x0, SPI1.CR2@stm32f0x1, SPI2.CR2@stm32f0x1, SPI1.CR2@stm32f0x2, ... +245 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 15, access::ro>,
             groov::field<"ldma_tx", bool, 14, 14>,
             groov::field<"ldma_rx", bool, 13, 13>,
             groov::field<"frxth", bool, 12, 12>,
             groov::field<"ds", std::uint8_t, 11, 8>,
             groov::field<"txeie", bool, 7, 7>,
             groov::field<"rxneie", bool, 6, 6>,
             groov::field<"errie", bool, 5, 5>,
             groov::field<"frf", bool, 4, 4>,
             groov::field<"nssp", bool, 3, 3>,
             groov::field<"ssoe", bool, 2, 2>,
             groov::field<"txdmaen", bool, 1, 1>,
             groov::field<"rxdmaen", bool, 0, 0>>;

// spi_cr2_v2: CR2 (version 2)
// Used by: SPI1.CR2@stm32f100, SPI2.CR2@stm32f100, SPI3.CR2@stm32f100, SPI1.CR2@stm32f101, SPI2.CR2@stm32f101, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cr2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 8, access::ro>,
             groov::field<"txeie", bool, 7, 7>,
             groov::field<"rxneie", bool, 6, 6>,
             groov::field<"errie", bool, 5, 5>,
             groov::field<"reserved0", std::uint8_t, 4, 3, access::ro>,
             groov::field<"ssoe", bool, 2, 2>,
             groov::field<"txdmaen", bool, 1, 1>,
             groov::field<"rxdmaen", bool, 0, 0>>;

// spi_cr2_v3: CR2 (version 3)
// Used by: SPI1.CR2@stm32f215, SPI3.CR2@stm32f215, SPI2.CR2@stm32f215, SPI1.CR2@stm32f217, SPI3.CR2@stm32f217, ... +101 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cr2_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 8, access::ro>,
             groov::field<"txeie", bool, 7, 7>,
             groov::field<"rxneie", bool, 6, 6>,
             groov::field<"errie", bool, 5, 5>,
             groov::field<"frf", bool, 4, 4>,
             groov::field<"reserved0", bool, 3, 3, access::ro>,
             groov::field<"ssoe", bool, 2, 2>,
             groov::field<"txdmaen", bool, 1, 1>,
             groov::field<"rxdmaen", bool, 0, 0>>;

// spi_cr2_v4: CR2 (version 4)
// Used by: SPI1.CR2@stm32h723, SPI2.CR2@stm32h723, SPI3.CR2@stm32h723, SPI4.CR2@stm32h723, SPI5.CR2@stm32h723, ... +103 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cr2_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"tser", std::uint16_t, 31, 16, access::ro>,
             groov::field<"tsize", std::uint16_t, 15, 0>>;

// spi_cr2_v5: CR2 (version 5)
// Used by: SPI1.CR2@stm32u59x, SEC_SPI1.CR2@stm32u59x, SPI2.CR2@stm32u59x, SEC_SPI2.CR2@stm32u59x, SPI3.CR2@stm32u59x, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_cr2_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"tsize", std::uint16_t, 15, 0>>;

// spi_crcpr_v1: CRCPR (version 1)
// Used by: SPI1.CRCPR@stm32f0x0, SPI2.CRCPR@stm32f0x0, SPI1.CRCPR@stm32f0x1, SPI2.CRCPR@stm32f0x1, SPI1.CRCPR@stm32f0x2, ... +366 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_crcpr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"crcpoly", std::uint16_t, 15, 0>>;

// spi_dr_v1: DR (version 1)
// Used by: SPI1.DR@stm32f0x0, SPI2.DR@stm32f0x0, SPI1.DR@stm32f0x1, SPI2.DR@stm32f0x1, SPI1.DR@stm32f0x2, ... +366 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_dr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"dr", std::uint16_t, 15, 0>>;

// spi_hwcfgr_v1: HWCFGR (version 1)
// Used by: SPI1.HWCFGR@stm32g070, SPI2.HWCFGR@stm32g070, SPI1.HWCFGR@stm32g071, SPI2.HWCFGR@stm32g071, SPI1.HWCFGR@stm32g081, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_hwcfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint16_t, 31, 20>,
             groov::field<"nsscfg", std::uint8_t, 19, 16>,
             groov::field<"dscfg", std::uint8_t, 15, 12>,
             groov::field<"i2sckcfg", std::uint8_t, 11, 8>,
             groov::field<"i2scfg", std::uint8_t, 7, 4>,
             groov::field<"crccfg", std::uint8_t, 3, 0>>;

// spi_i2scfgr_v1: I2SCFGR (version 1)
// Used by: SPI1.I2SCFGR@stm32f0x0, SPI2.I2SCFGR@stm32f0x0, SPI1.I2SCFGR@stm32f0x1, SPI2.I2SCFGR@stm32f0x1, SPI1.I2SCFGR@stm32f0x2, ... +186 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_i2scfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 12, access::ro>,
             groov::field<"i2smod", bool, 11, 11>,
             groov::field<"i2se", bool, 10, 10>,
             groov::field<"i2scfg", std::uint8_t, 9, 8>,
             groov::field<"pcmsync", bool, 7, 7>,
             groov::field<"reserved0", bool, 6, 6, access::ro>,
             groov::field<"i2sstd", std::uint8_t, 5, 4>,
             groov::field<"ckpol", bool, 3, 3>,
             groov::field<"datlen", std::uint8_t, 2, 1>,
             groov::field<"chlen", bool, 0, 0>>;

// spi_i2scfgr_v2: I2SCFGR (version 2)
// Used by: SPI5.I2SCFGR@stm32f722, SPI1.I2SCFGR@stm32f722, SPI2.I2SCFGR@stm32f722, SPI4.I2SCFGR@stm32f722, SPI3.I2SCFGR@stm32f722, ... +95 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_i2scfgr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"astrten", bool, 12, 12>,
             groov::field<"i2smod", bool, 11, 11>,
             groov::field<"i2se", bool, 10, 10>,
             groov::field<"i2scfg", std::uint8_t, 9, 8>,
             groov::field<"pcmsync", bool, 7, 7>,
             groov::field<"reserved0", bool, 6, 6, access::ro>,
             groov::field<"i2sstd", std::uint8_t, 5, 4>,
             groov::field<"ckpol", bool, 3, 3>,
             groov::field<"datlen", std::uint8_t, 2, 1>,
             groov::field<"chlen", bool, 0, 0>>;

// spi_i2scfgr_v3: I2SCFGR (version 3)
// Used by: SPI1.I2SCFGR@stm32g030, SPI2.I2SCFGR@stm32g030, SPI1.I2SCFGR@stm32g031, SPI2.I2SCFGR@stm32g031, SPI1.I2SCFGR@stm32g041, ... +7 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_i2scfgr_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 12, access::ro>,
             groov::field<"i2smod", bool, 11, 11>,
             groov::field<"se2", bool, 10, 10>,
             groov::field<"i2scfg", std::uint8_t, 9, 8>,
             groov::field<"pcmsync", bool, 7, 7>,
             groov::field<"reserved0", bool, 6, 6, access::ro>,
             groov::field<"i2sstd", std::uint8_t, 5, 4>,
             groov::field<"ckpol", bool, 3, 3>,
             groov::field<"datlen", std::uint8_t, 2, 1>,
             groov::field<"chlen", bool, 0, 0>>;

// spi_i2spr_v1: I2SPR (version 1)
// Used by: SPI1.I2SPR@stm32f0x0, SPI2.I2SPR@stm32f0x0, SPI1.I2SPR@stm32f0x1, SPI2.I2SPR@stm32f0x1, SPI1.I2SPR@stm32f0x2, ... +298 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_i2spr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 10, access::ro>,
             groov::field<"mckoe", bool, 9, 9>,
             groov::field<"odd", bool, 8, 8>,
             groov::field<"i2sdiv", std::uint8_t, 7, 0>>;

// spi_ier_v1: IER (version 1)
// Used by: SPI1.IER@stm32h723, SPI2.IER@stm32h723, SPI3.IER@stm32h723, SPI4.IER@stm32h723, SPI5.IER@stm32h723, ... +103 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_ier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 11, access::ro>,
             groov::field<"tserfie", bool, 10, 10>,
             groov::field<"modfie", bool, 9, 9>,
             groov::field<"tifreie", bool, 8, 8>,
             groov::field<"crceie", bool, 7, 7>,
             groov::field<"ovrie", bool, 6, 6>,
             groov::field<"udrie", bool, 5, 5>,
             groov::field<"txtfie", bool, 4, 4>,
             groov::field<"eotie", bool, 3, 3>,
             groov::field<"dpxpie", bool, 2, 2, access::ro>,
             groov::field<"txpie", bool, 1, 1, access::ro>,
             groov::field<"rxpie", bool, 0, 0>>;

// spi_ier_v2: IER (version 2)
// Used by: SPI1.IER@stm32u59x, SEC_SPI1.IER@stm32u59x, SPI2.IER@stm32u59x, SEC_SPI2.IER@stm32u59x, SPI3.IER@stm32u59x, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_ier_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 10, access::ro>,
             groov::field<"modfie", bool, 9, 9>,
             groov::field<"tifreie", bool, 8, 8>,
             groov::field<"crceie", bool, 7, 7>,
             groov::field<"ovrie", bool, 6, 6>,
             groov::field<"udrie", bool, 5, 5>,
             groov::field<"txtfie", bool, 4, 4>,
             groov::field<"eotie", bool, 3, 3>,
             groov::field<"dpxpie", bool, 2, 2>,
             groov::field<"txpie", bool, 1, 1>,
             groov::field<"rxpie", bool, 0, 0>>;

// spi_ifcr_v1: IFCR (version 1)
// Used by: SPI1.IFCR@stm32h723, SPI2.IFCR@stm32h723, SPI3.IFCR@stm32h723, SPI4.IFCR@stm32h723, SPI5.IFCR@stm32h723, ... +103 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_ifcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved1", std::uint32_t, 31, 12, access::ro>,
             groov::field<"suspc", bool, 11, 11>,
             groov::field<"tserfc", bool, 10, 10>,
             groov::field<"modfc", bool, 9, 9>,
             groov::field<"tifrec", bool, 8, 8>,
             groov::field<"crcec", bool, 7, 7>,
             groov::field<"ovrc", bool, 6, 6>,
             groov::field<"udrc", bool, 5, 5>,
             groov::field<"txtfc", bool, 4, 4>,
             groov::field<"eotc", bool, 3, 3>,
             groov::field<"reserved0", std::uint8_t, 2, 0, access::ro>>;

// spi_ifcr_v2: IFCR (version 2)
// Used by: SPI1.IFCR@stm32u59x, SEC_SPI1.IFCR@stm32u59x, SPI2.IFCR@stm32u59x, SEC_SPI2.IFCR@stm32u59x, SPI3.IFCR@stm32u59x, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_ifcr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved2", std::uint32_t, 31, 12, access::ro>,
             groov::field<"suspc", bool, 11, 11>,
             groov::field<"reserved1", bool, 10, 10, access::ro>,
             groov::field<"modfc", bool, 9, 9>,
             groov::field<"tifrec", bool, 8, 8>,
             groov::field<"crcec", bool, 7, 7>,
             groov::field<"ovrc", bool, 6, 6>,
             groov::field<"udrc", bool, 5, 5>,
             groov::field<"txtfc", bool, 4, 4>,
             groov::field<"eotc", bool, 3, 3>,
             groov::field<"reserved0", std::uint8_t, 2, 0, access::ro>>;

// spi_rxcrc_v1: RXCRC (version 1)
// Used by: SPI1.RXCRC@stm32h723, SPI2.RXCRC@stm32h723, SPI3.RXCRC@stm32h723, SPI4.RXCRC@stm32h723, SPI5.RXCRC@stm32h723, ... +103 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_rxcrc_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"rxcrc", std::uint32_t, 31, 0>>;

// spi_rxcrc_v2: RXCRC (version 2)
// Used by: SPI1.RXCRC@stm32u59x, SEC_SPI1.RXCRC@stm32u59x, SPI2.RXCRC@stm32u59x, SEC_SPI2.RXCRC@stm32u59x, SPI3.RXCRC@stm32u59x, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_rxcrc_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"rxcrc", std::uint32_t, 31, 0>>;

// spi_rxcrcr_v1: RXCRCR (version 1)
// Used by: SPI1.RXCRCR@stm32f0x0, SPI2.RXCRCR@stm32f0x0, SPI1.RXCRCR@stm32f0x1, SPI2.RXCRCR@stm32f0x1, SPI1.RXCRCR@stm32f0x2, ... +366 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_rxcrcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint16_t, 31, 16>,
             groov::field<"rxcrc", std::uint16_t, 15, 0>>;

// spi_rxdr_v1: RXDR (version 1)
// Used by: SPI1.RXDR@stm32h723, SPI2.RXDR@stm32h723, SPI3.RXDR@stm32h723, SPI4.RXDR@stm32h723, SPI5.RXDR@stm32h723, ... +109 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_rxdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"rxdr", std::uint32_t, 31, 0>>;

// spi_spi_autocr_v1: SPI_AUTOCR (version 1)
// Used by: SPI1.SPI_AUTOCR@stm32u5xx, SEC_SPI1.SPI_AUTOCR@stm32u5xx, SPI2.SPI_AUTOCR@stm32u5xx, SEC_SPI2.SPI_AUTOCR@stm32u5xx, SPI3.SPI_AUTOCR@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_autocr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 22, access::ro>,
             groov::field<"trigen", bool, 21, 21>,
             groov::field<"trigpol", bool, 20, 20>,
             groov::field<"trigsel", std::uint8_t, 19, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 0, access::ro>>;

// spi_spi_cfg1_v1: SPI_CFG1 (version 1)
// Used by: SPI1.SPI_CFG1@stm32u5xx, SEC_SPI1.SPI_CFG1@stm32u5xx, SPI2.SPI_CFG1@stm32u5xx, SEC_SPI2.SPI_CFG1@stm32u5xx, SPI3.SPI_CFG1@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_cfg1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"bpass", bool, 31, 31>,
             groov::field<"mbr", std::uint8_t, 30, 28>,
             groov::field<"reserved2", std::uint8_t, 27, 23, access::ro>,
             groov::field<"crcen", bool, 22, 22>,
             groov::field<"reserved1", bool, 21, 21, access::ro>,
             groov::field<"crcsize", std::uint8_t, 20, 16>,
             groov::field<"txdmaen", bool, 15, 15>,
             groov::field<"rxdmaen", bool, 14, 14>,
             groov::field<"reserved0", std::uint8_t, 13, 10, access::ro>,
             groov::field<"udrcfg", bool, 9, 9>,
             groov::field<"fthlv", std::uint8_t, 8, 5>,
             groov::field<"dsize", std::uint8_t, 4, 0>>;

// spi_spi_cfg2_v1: SPI_CFG2 (version 1)
// Used by: SPI1.SPI_CFG2@stm32u5xx, SEC_SPI1.SPI_CFG2@stm32u5xx, SPI2.SPI_CFG2@stm32u5xx, SEC_SPI2.SPI_CFG2@stm32u5xx, SPI3.SPI_CFG2@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_cfg2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"afcntr", bool, 31, 31>,
             groov::field<"ssom", bool, 30, 30>,
             groov::field<"ssoe", bool, 29, 29>,
             groov::field<"ssiop", bool, 28, 28>,
             groov::field<"reserved2", bool, 27, 27, access::ro>,
             groov::field<"ssm", bool, 26, 26>,
             groov::field<"cpol", bool, 25, 25>,
             groov::field<"cpha", bool, 24, 24>,
             groov::field<"lsbfrst", bool, 23, 23>,
             groov::field<"master", bool, 22, 22>,
             groov::field<"sp", std::uint8_t, 21, 19>,
             groov::field<"comm", std::uint8_t, 18, 17>,
             groov::field<"reserved1", bool, 16, 16, access::ro>,
             groov::field<"ioswp", bool, 15, 15>,
             groov::field<"rdiop", bool, 14, 14>,
             groov::field<"rdiom", bool, 13, 13>,
             groov::field<"reserved0", std::uint8_t, 12, 8, access::ro>,
             groov::field<"midi", std::uint8_t, 7, 4>,
             groov::field<"mssi", std::uint8_t, 3, 0>>;

// spi_spi_crcpoly_v1: SPI_CRCPOLY (version 1)
// Used by: SPI1.SPI_CRCPOLY@stm32u5xx, SEC_SPI1.SPI_CRCPOLY@stm32u5xx, SPI2.SPI_CRCPOLY@stm32u5xx, SEC_SPI2.SPI_CRCPOLY@stm32u5xx, SPI3.SPI_CRCPOLY@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_crcpoly_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"crcpoly", std::uint32_t, 31, 0>>;

// spi_spi_ier_v1: SPI_IER (version 1)
// Used by: SPI1.SPI_IER@stm32u5xx, SEC_SPI1.SPI_IER@stm32u5xx, SPI2.SPI_IER@stm32u5xx, SEC_SPI2.SPI_IER@stm32u5xx, SPI3.SPI_IER@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_ier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 10, access::ro>,
             groov::field<"modfie", bool, 9, 9>,
             groov::field<"tifreie", bool, 8, 8>,
             groov::field<"crceie", bool, 7, 7>,
             groov::field<"ovrie", bool, 6, 6>,
             groov::field<"udrie", bool, 5, 5>,
             groov::field<"txtfie", bool, 4, 4>,
             groov::field<"eotie", bool, 3, 3>,
             groov::field<"dxpie", bool, 2, 2>,
             groov::field<"txpie", bool, 1, 1>,
             groov::field<"rxpie", bool, 0, 0>>;

// spi_spi_ifcr_v1: SPI_IFCR (version 1)
// Used by: SPI1.SPI_IFCR@stm32u5xx, SEC_SPI1.SPI_IFCR@stm32u5xx, SPI2.SPI_IFCR@stm32u5xx, SEC_SPI2.SPI_IFCR@stm32u5xx, SPI3.SPI_IFCR@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_ifcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint32_t, 31, 12, access::ro>,
             groov::field<"suspc", bool, 11, 11, access::wo>,
             groov::field<"reserved1", bool, 10, 10, access::ro>,
             groov::field<"modfc", bool, 9, 9, access::wo>,
             groov::field<"tifrec", bool, 8, 8, access::wo>,
             groov::field<"crcec", bool, 7, 7, access::wo>,
             groov::field<"ovrc", bool, 6, 6, access::wo>,
             groov::field<"udrc", bool, 5, 5, access::wo>,
             groov::field<"txtfc", bool, 4, 4, access::wo>,
             groov::field<"eotc", bool, 3, 3, access::wo>,
             groov::field<"reserved0", std::uint8_t, 2, 0, access::ro>>;

// spi_spi_rxcrc_v1: SPI_RXCRC (version 1)
// Used by: SPI1.SPI_RXCRC@stm32u5xx, SEC_SPI1.SPI_RXCRC@stm32u5xx, SPI2.SPI_RXCRC@stm32u5xx, SEC_SPI2.SPI_RXCRC@stm32u5xx, SPI3.SPI_RXCRC@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_rxcrc_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"rxcrc", std::uint32_t, 31, 0, access::ro>>;

// spi_spi_rxcrcr_v1: SPI_RXCRCR (version 1)
// Used by: SPI.SPI_RXCRCR@stm32c011, SPI.SPI_RXCRCR@stm32c031, SPI1.SPI_RXCRCR@stm32g050, SPI2.SPI_RXCRCR@stm32g050, SPI1.SPI_RXCRCR@stm32g051, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_rxcrcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"rxcrc", std::uint16_t, 15, 0, access::ro>>;

// spi_spi_rxdr_v1: SPI_RXDR (version 1)
// Used by: SPI1.SPI_RXDR@stm32u5xx, SEC_SPI1.SPI_RXDR@stm32u5xx, SPI2.SPI_RXDR@stm32u5xx, SEC_SPI2.SPI_RXDR@stm32u5xx, SPI3.SPI_RXDR@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_rxdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"rxdr", std::uint32_t, 31, 0, access::ro>>;

// spi_spi_sr_v2: SPI_SR (version 2)
// Used by: SPI1.SPI_SR@stm32u5xx, SEC_SPI1.SPI_SR@stm32u5xx, SPI2.SPI_SR@stm32u5xx, SEC_SPI2.SPI_SR@stm32u5xx, SPI3.SPI_SR@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_sr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"ctsize", std::uint16_t, 31, 16, access::ro>,
             groov::field<"rxwne", bool, 15, 15, access::ro>,
             groov::field<"rxplvl", std::uint8_t, 14, 13, access::ro>,
             groov::field<"txc", bool, 12, 12, access::ro>,
             groov::field<"susp", bool, 11, 11, access::ro>,
             groov::field<"reserved0", bool, 10, 10, access::ro>,
             groov::field<"modf", bool, 9, 9, access::ro>,
             groov::field<"tifre", bool, 8, 8, access::ro>,
             groov::field<"crce", bool, 7, 7, access::ro>,
             groov::field<"ovr", bool, 6, 6, access::ro>,
             groov::field<"udr", bool, 5, 5, access::ro>,
             groov::field<"txtf", bool, 4, 4, access::ro>,
             groov::field<"eot", bool, 3, 3, access::ro>,
             groov::field<"dxp", bool, 2, 2, access::ro>,
             groov::field<"txp", bool, 1, 1, access::ro>,
             groov::field<"rxp", bool, 0, 0, access::ro>>;

// spi_spi_txcrc_v1: SPI_TXCRC (version 1)
// Used by: SPI1.SPI_TXCRC@stm32u5xx, SEC_SPI1.SPI_TXCRC@stm32u5xx, SPI2.SPI_TXCRC@stm32u5xx, SEC_SPI2.SPI_TXCRC@stm32u5xx, SPI3.SPI_TXCRC@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_txcrc_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"txcrc", std::uint32_t, 31, 0, access::ro>>;

// spi_spi_txcrcr_v1: SPI_TXCRCR (version 1)
// Used by: SPI.SPI_TXCRCR@stm32c011, SPI.SPI_TXCRCR@stm32c031, SPI1.SPI_TXCRCR@stm32g050, SPI2.SPI_TXCRCR@stm32g050, SPI1.SPI_TXCRCR@stm32g051, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_txcrcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"txcrc", std::uint16_t, 15, 0, access::ro>>;

// spi_spi_txdr_v1: SPI_TXDR (version 1)
// Used by: SPI1.SPI_TXDR@stm32u5xx, SEC_SPI1.SPI_TXDR@stm32u5xx, SPI2.SPI_TXDR@stm32u5xx, SEC_SPI2.SPI_TXDR@stm32u5xx, SPI3.SPI_TXDR@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_txdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"txdr", std::uint32_t, 31, 0, access::wo>>;

// spi_spi_udrdr_v1: SPI_UDRDR (version 1)
// Used by: SPI1.SPI_UDRDR@stm32u5xx, SEC_SPI1.SPI_UDRDR@stm32u5xx, SPI2.SPI_UDRDR@stm32u5xx, SEC_SPI2.SPI_UDRDR@stm32u5xx, SPI3.SPI_UDRDR@stm32u5xx, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_udrdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"udrdr", std::uint32_t, 31, 0>>;

// spi_sr_v1: SR (version 1)
// Used by: SPI1.SR@stm32f0x0, SPI2.SR@stm32f0x0, SPI1.SR@stm32f0x1, SPI2.SR@stm32f0x1, SPI1.SR@stm32f0x2, ... +56 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 13, access::ro>,
             groov::field<"ftlvl", std::uint8_t, 12, 11, access::ro>,
             groov::field<"frlvl", std::uint8_t, 10, 9, access::ro>,
             groov::field<"tifrfe", bool, 8, 8, access::ro>,
             groov::field<"bsy", bool, 7, 7, access::ro>,
             groov::field<"ovr", bool, 6, 6, access::ro>,
             groov::field<"modf", bool, 5, 5, access::ro>,
             groov::field<"crcerr", bool, 4, 4>,
             groov::field<"udr", bool, 3, 3, access::ro>,
             groov::field<"chside", bool, 2, 2, access::ro>,
             groov::field<"txe", bool, 1, 1, access::ro>,
             groov::field<"rxne", bool, 0, 0, access::ro>>;

// spi_sr_v2: SR (version 2)
// Used by: SPI1.SR@stm32f100, SPI2.SR@stm32f100, SPI3.SR@stm32f100, SPI2.SR@stm32f102, SPI3.SR@stm32f102
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_sr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 8, access::ro>,
             groov::field<"bsy", bool, 7, 7, access::ro>,
             groov::field<"ovr", bool, 6, 6, access::ro>,
             groov::field<"modf", bool, 5, 5, access::ro>,
             groov::field<"crcerr", bool, 4, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 2, access::ro>,
             groov::field<"txe", bool, 1, 1, access::ro>,
             groov::field<"rxne", bool, 0, 0, access::ro>>;

// spi_sr_v3: SR (version 3)
// Used by: SPI1.SR@stm32f101, SPI2.SR@stm32f101, SPI3.SR@stm32f101, SPI1.SR@stm32f102, SPI1.SR@stm32f103, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_sr_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"bsy", bool, 7, 7, access::ro>,
             groov::field<"ovr", bool, 6, 6, access::ro>,
             groov::field<"modf", bool, 5, 5, access::ro>,
             groov::field<"crcerr", bool, 4, 4>,
             groov::field<"udr", bool, 3, 3, access::ro>,
             groov::field<"chside", bool, 2, 2, access::ro>,
             groov::field<"txe", bool, 1, 1, access::ro>,
             groov::field<"rxne", bool, 0, 0, access::ro>>;

// spi_sr_v4: SR (version 4)
// Used by: SPI1.SR@stm32f215, SPI3.SR@stm32f215, SPI2.SR@stm32f215, SPI1.SR@stm32f217, SPI3.SR@stm32f217, ... +98 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_sr_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 9, access::ro>,
             groov::field<"tifrfe", bool, 8, 8, access::ro>,
             groov::field<"bsy", bool, 7, 7, access::ro>,
             groov::field<"ovr", bool, 6, 6, access::ro>,
             groov::field<"modf", bool, 5, 5, access::ro>,
             groov::field<"crcerr", bool, 4, 4>,
             groov::field<"udr", bool, 3, 3, access::ro>,
             groov::field<"chside", bool, 2, 2, access::ro>,
             groov::field<"txe", bool, 1, 1, access::ro>,
             groov::field<"rxne", bool, 0, 0, access::ro>>;

// spi_sr_v5: SR (version 5)
// Used by: SPI5.SR@stm32f722, SPI1.SR@stm32f722, SPI2.SR@stm32f722, SPI4.SR@stm32f722, SPI3.SR@stm32f722, ... +84 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_sr_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 13, access::ro>,
             groov::field<"ftlvl", std::uint8_t, 12, 11, access::ro>,
             groov::field<"frlvl", std::uint8_t, 10, 9, access::ro>,
             groov::field<"fre", bool, 8, 8, access::ro>,
             groov::field<"bsy", bool, 7, 7, access::ro>,
             groov::field<"ovr", bool, 6, 6, access::ro>,
             groov::field<"modf", bool, 5, 5, access::ro>,
             groov::field<"crcerr", bool, 4, 4>,
             groov::field<"udr", bool, 3, 3, access::ro>,
             groov::field<"chside", bool, 2, 2, access::ro>,
             groov::field<"txe", bool, 1, 1, access::ro>,
             groov::field<"rxne", bool, 0, 0, access::ro>>;

// spi_sr_v6: SR (version 6)
// Used by: SPI3.SR@stm32f745, SPI3.SR@stm32f765
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_sr_v6_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 13, access::ro>,
             groov::field<"ftlvl", std::uint8_t, 12, 11, access::ro>,
             groov::field<"frlvl", std::uint8_t, 10, 9, access::ro>,
             groov::field<"_fre", bool, 8, 8, access::ro>,
             groov::field<"bsy", bool, 7, 7, access::ro>,
             groov::field<"ovr", bool, 6, 6, access::ro>,
             groov::field<"modf", bool, 5, 5, access::ro>,
             groov::field<"crcerr", bool, 4, 4>,
             groov::field<"udr", bool, 3, 3, access::ro>,
             groov::field<"chside", bool, 2, 2, access::ro>,
             groov::field<"txe", bool, 1, 1, access::ro>,
             groov::field<"rxne", bool, 0, 0, access::ro>>;

// spi_sr_v7: SR (version 7)
// Used by: SPI1.SR@stm32g431xx, SPI3.SR@stm32g431xx, SPI2.SR@stm32g431xx, SPI1.SR@stm32g441xx, SPI3.SR@stm32g441xx, ... +93 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_sr_v7_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"ftlvl", std::uint8_t, 12, 11, access::ro>,
             groov::field<"frlvl", std::uint8_t, 10, 9, access::ro>,
             groov::field<"tifrfe", bool, 8, 8, access::ro>,
             groov::field<"bsy", bool, 7, 7, access::ro>,
             groov::field<"ovr", bool, 6, 6, access::ro>,
             groov::field<"modf", bool, 5, 5, access::ro>,
             groov::field<"crcerr", bool, 4, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 2, access::ro>,
             groov::field<"txe", bool, 1, 1, access::ro>,
             groov::field<"rxne", bool, 0, 0, access::ro>>;

// spi_sr_v8: SR (version 8)
// Used by: SPI1.SR@stm32h723, SPI2.SR@stm32h723, SPI3.SR@stm32h723, SPI4.SR@stm32h723, SPI5.SR@stm32h723, ... +103 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_sr_v8_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"ctsize", std::uint16_t, 31, 16>,
             groov::field<"rxwne", bool, 15, 15>,
             groov::field<"rxplvl", std::uint8_t, 14, 13>,
             groov::field<"txc", bool, 12, 12>,
             groov::field<"susp", bool, 11, 11>,
             groov::field<"tserf", bool, 10, 10>,
             groov::field<"modf", bool, 9, 9>,
             groov::field<"tifre", bool, 8, 8>,
             groov::field<"crce", bool, 7, 7>,
             groov::field<"ovr", bool, 6, 6>,
             groov::field<"udr", bool, 5, 5>,
             groov::field<"txtf", bool, 4, 4>,
             groov::field<"eot", bool, 3, 3>,
             groov::field<"dxp", bool, 2, 2>,
             groov::field<"txp", bool, 1, 1>,
             groov::field<"rxp", bool, 0, 0>>;

// spi_sr_v9: SR (version 9)
// Used by: SPI1.SR@stm32l100, SPI2.SR@stm32l100, SPI3.SR@stm32l100
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_sr_v9_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 9, access::ro>,
             groov::field<"fre", bool, 8, 8, access::ro>,
             groov::field<"bsy", bool, 7, 7, access::ro>,
             groov::field<"ovr", bool, 6, 6, access::ro>,
             groov::field<"modf", bool, 5, 5, access::ro>,
             groov::field<"crcerr", bool, 4, 4>,
             groov::field<"udr", bool, 3, 3, access::ro>,
             groov::field<"chside", bool, 2, 2, access::ro>,
             groov::field<"txe", bool, 1, 1, access::ro>,
             groov::field<"rxne", bool, 0, 0, access::ro>>;

// spi_sr_v10: SR (version 10)
// Used by: SPI1.SR@stm32u59x, SEC_SPI1.SR@stm32u59x, SPI2.SR@stm32u59x, SEC_SPI2.SR@stm32u59x, SPI3.SR@stm32u59x, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_sr_v10_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"ctsize", std::uint16_t, 31, 16>,
             groov::field<"rxwne", bool, 15, 15>,
             groov::field<"rxplvl", std::uint8_t, 14, 13>,
             groov::field<"txc", bool, 12, 12>,
             groov::field<"susp", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10>,
             groov::field<"modf", bool, 9, 9>,
             groov::field<"tifre", bool, 8, 8>,
             groov::field<"crce", bool, 7, 7>,
             groov::field<"ovr", bool, 6, 6>,
             groov::field<"udr", bool, 5, 5>,
             groov::field<"txtf", bool, 4, 4>,
             groov::field<"eot", bool, 3, 3>,
             groov::field<"dxp", bool, 2, 2>,
             groov::field<"txp", bool, 1, 1>,
             groov::field<"rxp", bool, 0, 0>>;

// spi_txcrc_v1: TXCRC (version 1)
// Used by: SPI1.TXCRC@stm32h723, SPI2.TXCRC@stm32h723, SPI3.TXCRC@stm32h723, SPI4.TXCRC@stm32h723, SPI5.TXCRC@stm32h723, ... +103 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_txcrc_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"txcrc", std::uint32_t, 31, 0>>;

// spi_txcrc_v2: TXCRC (version 2)
// Used by: SPI1.TXCRC@stm32u59x, SEC_SPI1.TXCRC@stm32u59x, SPI2.TXCRC@stm32u59x, SEC_SPI2.TXCRC@stm32u59x, SPI3.TXCRC@stm32u59x, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_txcrc_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"txcrc", std::uint32_t, 31, 0>>;

// spi_txcrcr_v1: TXCRCR (version 1)
// Used by: SPI1.TXCRCR@stm32f0x0, SPI2.TXCRCR@stm32f0x0, SPI1.TXCRCR@stm32f0x1, SPI2.TXCRCR@stm32f0x1, SPI1.TXCRCR@stm32f0x2, ... +366 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_txcrcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint16_t, 31, 16>,
             groov::field<"txcrc", std::uint16_t, 15, 0>>;

// spi_txdr_v1: TXDR (version 1)
// Used by: SPI1.TXDR@stm32h723, SPI2.TXDR@stm32h723, SPI3.TXDR@stm32h723, SPI4.TXDR@stm32h723, SPI5.TXDR@stm32h723, ... +109 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_txdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"txdr", std::uint32_t, 31, 0>>;

} // namespace stm32::registers
