#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28457f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x285aaa0 .scope module, "tb" "tb" 3 53;
 .timescale -12 -12;
L_0x285bc00 .functor NOT 1, L_0x2890570, C4<0>, C4<0>, C4<0>;
L_0x28903c0 .functor XOR 6, L_0x28900d0, L_0x2890320, C4<000000>, C4<000000>;
L_0x28904d0 .functor XOR 6, L_0x28903c0, L_0x2890430, C4<000000>, C4<000000>;
v0x288e560_0 .net *"_ivl_10", 5 0, L_0x2890430;  1 drivers
v0x288e660_0 .net *"_ivl_12", 5 0, L_0x28904d0;  1 drivers
v0x288e740_0 .net *"_ivl_2", 5 0, L_0x2890030;  1 drivers
v0x288e800_0 .net *"_ivl_4", 5 0, L_0x28900d0;  1 drivers
v0x288e8e0_0 .net *"_ivl_6", 5 0, L_0x2890320;  1 drivers
v0x288ea10_0 .net *"_ivl_8", 5 0, L_0x28903c0;  1 drivers
v0x288eaf0_0 .var "clk", 0 0;
v0x288eb90_0 .net "o0_dut", 0 0, L_0x288ff40;  1 drivers
v0x288ec30_0 .net "o0_ref", 0 0, L_0x288f970;  1 drivers
v0x288ed90_0 .net "o1_dut", 0 0, L_0x288fd40;  1 drivers
v0x288ee60_0 .net "o1_ref", 0 0, L_0x288f830;  1 drivers
v0x288ef30_0 .net "o2_dut", 0 0, L_0x288fc30;  1 drivers
v0x288f000_0 .net "o2_ref", 0 0, L_0x288f790;  1 drivers
v0x288f0d0_0 .net "outv_dut", 2 0, L_0x288fb80;  1 drivers
v0x288f1a0_0 .net "outv_ref", 2 0, L_0x284e8d0;  1 drivers
v0x288f270_0 .var/2u "stats1", 351 0;
v0x288f310_0 .var/2u "strobe", 0 0;
v0x288f3b0_0 .net "tb_match", 0 0, L_0x2890570;  1 drivers
v0x288f450_0 .net "tb_mismatch", 0 0, L_0x285bc00;  1 drivers
v0x288f4f0_0 .net "vec", 2 0, v0x288d880_0;  1 drivers
v0x288f590_0 .net "wavedrom_enable", 0 0, v0x288d940_0;  1 drivers
v0x288f660_0 .net "wavedrom_title", 511 0, v0x288d9e0_0;  1 drivers
E_0x2856da0/0 .event negedge, v0x288d7c0_0;
E_0x2856da0/1 .event posedge, v0x288d7c0_0;
E_0x2856da0 .event/or E_0x2856da0/0, E_0x2856da0/1;
L_0x2890030 .concat [ 1 1 1 3], L_0x288f970, L_0x288f830, L_0x288f790, L_0x284e8d0;
L_0x28900d0 .concat [ 1 1 1 3], L_0x288f970, L_0x288f830, L_0x288f790, L_0x284e8d0;
L_0x2890320 .concat [ 1 1 1 3], L_0x288ff40, L_0x288fd40, L_0x288fc30, L_0x288fb80;
L_0x2890430 .concat [ 1 1 1 3], L_0x288f970, L_0x288f830, L_0x288f790, L_0x284e8d0;
L_0x2890570 .cmp/eeq 6, L_0x2890030, L_0x28904d0;
S_0x285ac30 .scope module, "good1" "reference_module" 3 104, 3 4 0, S_0x285aaa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "vec";
    .port_info 1 /OUTPUT 3 "outv";
    .port_info 2 /OUTPUT 1 "o2";
    .port_info 3 /OUTPUT 1 "o1";
    .port_info 4 /OUTPUT 1 "o0";
L_0x284e8d0 .functor BUFZ 3, v0x288d880_0, C4<000>, C4<000>, C4<000>;
L_0x288fa60 .functor BUFZ 3, v0x288d880_0, C4<000>, C4<000>, C4<000>;
v0x285e3c0_0 .net *"_ivl_7", 2 0, L_0x288fa60;  1 drivers
v0x288c8f0_0 .net "o0", 0 0, L_0x288f970;  alias, 1 drivers
v0x288c9b0_0 .net "o1", 0 0, L_0x288f830;  alias, 1 drivers
v0x288ca50_0 .net "o2", 0 0, L_0x288f790;  alias, 1 drivers
v0x288cb10_0 .net "outv", 2 0, L_0x284e8d0;  alias, 1 drivers
v0x288cc40_0 .net "vec", 2 0, v0x288d880_0;  alias, 1 drivers
L_0x288f790 .part L_0x288fa60, 2, 1;
L_0x288f830 .part L_0x288fa60, 1, 1;
L_0x288f970 .part L_0x288fa60, 0, 1;
S_0x288cdc0 .scope module, "stim1" "stimulus_gen" 3 100, 3 18 0, S_0x285aaa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "vec";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x288d7c0_0 .net "clk", 0 0, v0x288eaf0_0;  1 drivers
v0x288d880_0 .var "vec", 2 0;
v0x288d940_0 .var "wavedrom_enable", 0 0;
v0x288d9e0_0 .var "wavedrom_title", 511 0;
S_0x288cfc0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 39, 3 39 0, S_0x288cdc0;
 .timescale -12 -12;
v0x288d200_0 .var/2s "count", 31 0;
E_0x2856af0 .event posedge, v0x288d7c0_0;
E_0x2856640 .event negedge, v0x288d7c0_0;
S_0x288d300 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x288cdc0;
 .timescale -12 -12;
v0x288d500_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x288d5e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x288cdc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x288db50 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x285aaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "vec";
    .port_info 1 /OUTPUT 3 "outv";
    .port_info 2 /OUTPUT 1 "o2";
    .port_info 3 /OUTPUT 1 "o1";
    .port_info 4 /OUTPUT 1 "o0";
L_0x288fb80 .functor BUFZ 3, v0x288d880_0, C4<000>, C4<000>, C4<000>;
v0x288de10_0 .net "o0", 0 0, L_0x288ff40;  alias, 1 drivers
v0x288ded0_0 .net "o1", 0 0, L_0x288fd40;  alias, 1 drivers
v0x288df90_0 .net "o2", 0 0, L_0x288fc30;  alias, 1 drivers
v0x288e060_0 .net "outv", 2 0, L_0x288fb80;  alias, 1 drivers
v0x288e140_0 .net "vec", 2 0, v0x288d880_0;  alias, 1 drivers
L_0x288fc30 .part v0x288d880_0, 2, 1;
L_0x288fd40 .part v0x288d880_0, 1, 1;
L_0x288ff40 .part v0x288d880_0, 0, 1;
S_0x288e340 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 120, 3 120 0, S_0x285aaa0;
 .timescale -12 -12;
E_0x28419f0 .event anyedge, v0x288f310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x288f310_0;
    %nor/r;
    %assign/vec4 v0x288f310_0, 0;
    %wait E_0x28419f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x288cdc0;
T_3 ;
    %fork t_1, S_0x288cfc0;
    %jmp t_0;
    .scope S_0x288cfc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x288d200_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x288d880_0, 0;
    %wait E_0x2856640;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2856af0;
    %load/vec4 v0x288d200_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x288d200_0, 0, 32;
    %pad/s 3;
    %assign/vec4 v0x288d880_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x288d5e0;
    %join;
    %delay 1, 0;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .scope S_0x288cdc0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x285aaa0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288eaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288f310_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x285aaa0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x288eaf0_0;
    %inv;
    %store/vec4 v0x288eaf0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x285aaa0;
T_6 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x288d7c0_0, v0x288f450_0, v0x288f4f0_0, v0x288f1a0_0, v0x288f0d0_0, v0x288f000_0, v0x288ef30_0, v0x288ee60_0, v0x288ed90_0, v0x288ec30_0, v0x288eb90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x285aaa0;
T_7 ;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "outv", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has no mismatches.", "outv" {0 0 0};
T_7.1 ;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "o2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "o2" {0 0 0};
T_7.3 ;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "o1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "o1" {0 0 0};
T_7.5 ;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "o0", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "o0" {0 0 0};
T_7.7 ;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x288f270_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x285aaa0;
T_8 ;
    %wait E_0x2856da0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x288f270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
    %load/vec4 v0x288f3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x288f270_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x288f1a0_0;
    %load/vec4 v0x288f1a0_0;
    %load/vec4 v0x288f0d0_0;
    %xor;
    %load/vec4 v0x288f1a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x288f000_0;
    %load/vec4 v0x288f000_0;
    %load/vec4 v0x288ef30_0;
    %xor;
    %load/vec4 v0x288f000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x288ee60_0;
    %load/vec4 v0x288ee60_0;
    %load/vec4 v0x288ed90_0;
    %xor;
    %load/vec4 v0x288ee60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x288ec30_0;
    %load/vec4 v0x288ec30_0;
    %load/vec4 v0x288eb90_0;
    %xor;
    %load/vec4 v0x288ec30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 164 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x288f270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288f270_0, 4, 32;
T_8.16 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector0/vector0_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/vector0/iter0/response9/top_module.sv";
