$date
	Sun Nov 10 16:52:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var reg 8 % count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
0#
1"
b0 !
$end
#5000
0$
0"
#10000
1"
#15000
0"
#20000
1"
#25000
1#
0"
#30000
b1 !
b1 %
1"
#35000
0"
#40000
b10 !
b10 %
1"
#45000
0"
#50000
b11 !
b11 %
1"
#55000
0"
#60000
b100 !
b100 %
1"
#65000
0"
#70000
b101 !
b101 %
1"
#75000
0"
#80000
b110 !
b110 %
1"
#85000
0"
#90000
b111 !
b111 %
1"
#95000
0"
#100000
b1000 !
b1000 %
1"
#105000
0"
#110000
b1001 !
b1001 %
1"
#115000
0"
#120000
b1010 !
b1010 %
1"
#125000
0"
