============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 09 2024  08:11:40 am
  Module:                 aska_dig
  Operating conditions:   slow_3_00V_125C (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (36 ps) Late External Delay Assertion at pin DAC[0]
          Group: CLK
     Startpoint: (R) npg1_phase_up_state_reg/C
          Clock: (R) CLK
       Endpoint: (F) DAC[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)     2000 (I) 
           Arrival:=   20000         2000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    2000                  
     Required Time:=    8000                  
      Launch Clock:-    2000                  
         Data Path:-    5964                  
             Slack:=      36                  

Exceptions/Constraints:
  output_delay            10000            ou_del_69_1 

#------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell      Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  npg1_phase_up_state_reg/C -       -     R     (arrival)      322      -     0     0    2000    (-,-) 
  npg1_phase_up_state_reg/Q -       C->Q  R     DFRRQJI3VX1      4   23.1   309   929    2929    (-,-) 
  g11975/Q                  -       A->Q  F     INJI3VX12        1   34.2    73   413    3343    (-,-) 
  g11967/Q                  -       A->Q  R     INJI3VX6        72  387.1   553   409    3752    (-,-) 
  g11923__5107/Q            -       B->Q  F     NO2I1JI3VX4     22  112.5   332   512    4263    (-,-) 
  g17169/Q                  -       A->Q  F     AO22JI3VX1       2   12.5   154   536    4800    (-,-) 
  g11746__5122/Q            -       C->Q  F     OR3JI3VX1        1    4.3   108   446    5246    (-,-) 
  g11743__1617/Q            -       C->Q  R     NO3JI3VX0        1    5.5   385   338    5584    (-,-) 
  g11742__3680/Q            -       A->Q  F     NA4JI3VX0        1    7.2   351   285    5869    (-,-) 
  g11741__6783/Q            -       A->Q  F     OR4JI3VX2        7   49.1   338   597    6466    (-,-) 
  g11739__5526/Q            -       A->Q  F     AND2JI3VX4       1 1000.4  1424  1492    7957    (-,-) 
  DAC[0]                    <<<     -     F     (port)           -      -     -     7    7964    (-,-) 
#------------------------------------------------------------------------------------------------------

