

================================================================
== Vitis HLS Report for 'pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_s'
================================================================
* Date:           Sun Mar  3 21:30:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.128 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:103]   --->   Operation 2 'specpipeline' 'specpipeline_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.21ns)   --->   "%p_read_103 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 3 'read' 'p_read_103' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read3062 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read30" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 4 'read' 'p_read3062' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read_104 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 5 'read' 'p_read_104' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read_105 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read28" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 6 'read' 'p_read_105' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read_106 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 7 'read' 'p_read_106' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read_107 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read26" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 8 'read' 'p_read_107' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%p_read_108 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 9 'read' 'p_read_108' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%p_read_109 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 10 'read' 'p_read_109' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%p_read_110 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 11 'read' 'p_read_110' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%p_read_111 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 12 'read' 'p_read_111' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%p_read_112 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 13 'read' 'p_read_112' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%p_read2052 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 14 'read' 'p_read2052' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%p_read_113 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 15 'read' 'p_read_113' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.21ns)   --->   "%p_read_114 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 16 'read' 'p_read_114' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%p_read_115 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 17 'read' 'p_read_115' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%p_read_116 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 18 'read' 'p_read_116' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%p_read_117 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 19 'read' 'p_read_117' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%p_read_118 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 20 'read' 'p_read_118' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.21ns)   --->   "%p_read_119 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 21 'read' 'p_read_119' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.21ns)   --->   "%p_read_120 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 22 'read' 'p_read_120' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (1.21ns)   --->   "%p_read_121 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 23 'read' 'p_read_121' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "%p_read1042 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 24 'read' 'p_read1042' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (1.21ns)   --->   "%p_read941 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 25 'read' 'p_read941' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.21ns)   --->   "%p_read840 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 26 'read' 'p_read840' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (1.21ns)   --->   "%p_read739 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 27 'read' 'p_read739' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (1.21ns)   --->   "%p_read638 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 28 'read' 'p_read638' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (1.21ns)   --->   "%p_read537 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 29 'read' 'p_read537' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (1.21ns)   --->   "%p_read436 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 30 'read' 'p_read436' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (1.21ns)   --->   "%p_read335 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 31 'read' 'p_read335' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (1.21ns)   --->   "%p_read234 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 32 'read' 'p_read234' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%p_read133 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 33 'read' 'p_read133' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (1.21ns)   --->   "%p_read32 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117]   --->   Operation 34 'read' 'p_read32' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (0.61ns)   --->   "%icmp_ln1649 = icmp_ugt  i6 %p_read840, i6 %p_read32"   --->   Operation 35 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.29ns)   --->   "%select_ln14 = select i1 %icmp_ln1649, i6 %p_read840, i6 %p_read32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 36 'select' 'select_ln14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14, i4 0"   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln1649_142 = icmp_ugt  i6 %p_read_109, i6 %p_read_116"   --->   Operation 38 'icmp' 'icmp_ln1649_142' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.29ns)   --->   "%select_ln14_1 = select i1 %icmp_ln1649_142, i6 %p_read_109, i6 %p_read_116" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 39 'select' 'select_ln14_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln838_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_1, i4 0"   --->   Operation 40 'bitconcatenate' 'shl_ln838_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln1649_143 = icmp_ugt  i6 %p_read941, i6 %p_read133"   --->   Operation 41 'icmp' 'icmp_ln1649_143' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.29ns)   --->   "%select_ln14_2 = select i1 %icmp_ln1649_143, i6 %p_read941, i6 %p_read133" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 42 'select' 'select_ln14_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln838_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_2, i4 0"   --->   Operation 43 'bitconcatenate' 'shl_ln838_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.61ns)   --->   "%icmp_ln1649_144 = icmp_ugt  i6 %p_read_108, i6 %p_read_115"   --->   Operation 44 'icmp' 'icmp_ln1649_144' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.29ns)   --->   "%select_ln14_3 = select i1 %icmp_ln1649_144, i6 %p_read_108, i6 %p_read_115" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 45 'select' 'select_ln14_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln838_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_3, i4 0"   --->   Operation 46 'bitconcatenate' 'shl_ln838_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln1649_145 = icmp_ugt  i6 %p_read1042, i6 %p_read234"   --->   Operation 47 'icmp' 'icmp_ln1649_145' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.29ns)   --->   "%select_ln14_4 = select i1 %icmp_ln1649_145, i6 %p_read1042, i6 %p_read234" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 48 'select' 'select_ln14_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln838_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_4, i4 0"   --->   Operation 49 'bitconcatenate' 'shl_ln838_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.61ns)   --->   "%icmp_ln1649_146 = icmp_ugt  i6 %p_read_107, i6 %p_read_114"   --->   Operation 50 'icmp' 'icmp_ln1649_146' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.29ns)   --->   "%select_ln14_5 = select i1 %icmp_ln1649_146, i6 %p_read_107, i6 %p_read_114" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 51 'select' 'select_ln14_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln838_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_5, i4 0"   --->   Operation 52 'bitconcatenate' 'shl_ln838_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.61ns)   --->   "%icmp_ln1649_147 = icmp_ugt  i6 %p_read_121, i6 %p_read335"   --->   Operation 53 'icmp' 'icmp_ln1649_147' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.29ns)   --->   "%select_ln14_6 = select i1 %icmp_ln1649_147, i6 %p_read_121, i6 %p_read335" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 54 'select' 'select_ln14_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln838_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_6, i4 0"   --->   Operation 55 'bitconcatenate' 'shl_ln838_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.61ns)   --->   "%icmp_ln1649_148 = icmp_ugt  i6 %p_read_106, i6 %p_read_113"   --->   Operation 56 'icmp' 'icmp_ln1649_148' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.29ns)   --->   "%select_ln14_7 = select i1 %icmp_ln1649_148, i6 %p_read_106, i6 %p_read_113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 57 'select' 'select_ln14_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln838_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_7, i4 0"   --->   Operation 58 'bitconcatenate' 'shl_ln838_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.61ns)   --->   "%icmp_ln1649_149 = icmp_ugt  i6 %p_read_120, i6 %p_read436"   --->   Operation 59 'icmp' 'icmp_ln1649_149' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.29ns)   --->   "%select_ln14_8 = select i1 %icmp_ln1649_149, i6 %p_read_120, i6 %p_read436" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 60 'select' 'select_ln14_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln838_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_8, i4 0"   --->   Operation 61 'bitconcatenate' 'shl_ln838_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.61ns)   --->   "%icmp_ln1649_150 = icmp_ugt  i6 %p_read_105, i6 %p_read2052"   --->   Operation 62 'icmp' 'icmp_ln1649_150' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.29ns)   --->   "%select_ln14_9 = select i1 %icmp_ln1649_150, i6 %p_read_105, i6 %p_read2052" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 63 'select' 'select_ln14_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln838_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_9, i4 0"   --->   Operation 64 'bitconcatenate' 'shl_ln838_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.61ns)   --->   "%icmp_ln1649_151 = icmp_ugt  i6 %p_read_119, i6 %p_read537"   --->   Operation 65 'icmp' 'icmp_ln1649_151' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.29ns)   --->   "%select_ln14_10 = select i1 %icmp_ln1649_151, i6 %p_read_119, i6 %p_read537" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 66 'select' 'select_ln14_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln838_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_10, i4 0"   --->   Operation 67 'bitconcatenate' 'shl_ln838_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.61ns)   --->   "%icmp_ln1649_152 = icmp_ugt  i6 %p_read_104, i6 %p_read_112"   --->   Operation 68 'icmp' 'icmp_ln1649_152' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.29ns)   --->   "%select_ln14_11 = select i1 %icmp_ln1649_152, i6 %p_read_104, i6 %p_read_112" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 69 'select' 'select_ln14_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln838_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_11, i4 0"   --->   Operation 70 'bitconcatenate' 'shl_ln838_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.61ns)   --->   "%icmp_ln1649_153 = icmp_ugt  i6 %p_read_118, i6 %p_read638"   --->   Operation 71 'icmp' 'icmp_ln1649_153' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.29ns)   --->   "%select_ln14_12 = select i1 %icmp_ln1649_153, i6 %p_read_118, i6 %p_read638" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 72 'select' 'select_ln14_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln838_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_12, i4 0"   --->   Operation 73 'bitconcatenate' 'shl_ln838_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.61ns)   --->   "%icmp_ln1649_154 = icmp_ugt  i6 %p_read3062, i6 %p_read_111"   --->   Operation 74 'icmp' 'icmp_ln1649_154' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.29ns)   --->   "%select_ln14_13 = select i1 %icmp_ln1649_154, i6 %p_read3062, i6 %p_read_111" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 75 'select' 'select_ln14_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln838_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_13, i4 0"   --->   Operation 76 'bitconcatenate' 'shl_ln838_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.61ns)   --->   "%icmp_ln1649_155 = icmp_ugt  i6 %p_read_117, i6 %p_read739"   --->   Operation 77 'icmp' 'icmp_ln1649_155' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.29ns)   --->   "%select_ln14_14 = select i1 %icmp_ln1649_155, i6 %p_read_117, i6 %p_read739" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 78 'select' 'select_ln14_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln838_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_14, i4 0"   --->   Operation 79 'bitconcatenate' 'shl_ln838_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.61ns)   --->   "%icmp_ln1649_156 = icmp_ugt  i6 %p_read_103, i6 %p_read_110"   --->   Operation 80 'icmp' 'icmp_ln1649_156' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.29ns)   --->   "%select_ln14_15 = select i1 %icmp_ln1649_156, i6 %p_read_103, i6 %p_read_110" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 81 'select' 'select_ln14_15' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln838_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_15, i4 0"   --->   Operation 82 'bitconcatenate' 'shl_ln838_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i10 %shl_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 83 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i10 %shl_ln838_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 84 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i10 %shl_ln838_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 85 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i10 %shl_ln838_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 86 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i10 %shl_ln838_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 87 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i10 %shl_ln838_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 88 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i10 %shl_ln838_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 89 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i10 %shl_ln838_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 90 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i10 %shl_ln838_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 91 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i10 %shl_ln838_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 92 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i160 %mrv_9, i10 %shl_ln838_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 93 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i160 %mrv_10, i10 %shl_ln838_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 94 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i160 %mrv_11, i10 %shl_ln838_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 95 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i160 %mrv_12, i10 %shl_ln838_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 96 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i160 %mrv_13, i10 %shl_ln838_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 97 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i160 %mrv_14, i10 %shl_ln838_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 98 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln142 = ret i160 %mrv_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:142]   --->   Operation 99 'ret' 'ret_ln142' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.13ns
The critical path consists of the following:
	wire read operation ('p_read840', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117) on port 'p_read8' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:117) [57]  (1.22 ns)
	'icmp' operation ('icmp_ln1649') [66]  (0.619 ns)
	'select' operation ('select_ln14', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14) [67]  (0.293 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
