// Seed: 3483563451
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wand id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_13 = 1;
  wire id_14, id_15;
  assign id_7 = -1;
  integer id_16 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd62
) (
    output wand id_0,
    input  wand id_1,
    input  tri0 _id_2,
    input  tri0 id_3
);
  wire id_5;
  logic [id_2 : -1  +  1] id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6
  );
  logic id_7;
endmodule
