#
# detector.py
# (Ù†Ø³Ø®Ù‡ Ù†Ù‡Ø§ÛŒÛŒ Ùˆ ØªØ¹Ø§Ù…Ù„ÛŒ: ØªØ´Ø®ÛŒØµ Ù‡ÙˆØ´Ù…Ù†Ø¯ + Ù‚Ø§Ø¨Ù„ÛŒØª ØªØ¹Ø±ÛŒÙ Ø¯Ø³ØªÛŒ ØªÙˆØ³Ø· Ú©Ø§Ø±Ø¨Ø±)
#
import os
import re
import time
import argparse
import networkx as nx
import torch
import torch.nn as nn
from torch.utils.data import Dataset, DataLoader
from gensim.models import KeyedVectors
import numpy as np
from tqdm import tqdm
from collections import defaultdict
from typing import List, Dict, Optional, Any

# --- ØªÙ†Ø¸ÛŒÙ…Ø§Øª ---
DEFAULT_MODEL_FILE = "../Model/trojan_detector_final.pth"
DEFAULT_VECTORS_FILE = "../Model/net2vec.vectors"
LOGIC_LEVEL = 4
MAX_TRACE_LENGTH = (2 * LOGIC_LEVEL) - 1
EMBEDDING_DIM = 100
BATCH_SIZE = 128
NUM_WORKERS = 0

# ==============================================================================
# ğŸ”§ Ù…Ø®Ø²Ù† ØªØ¹Ø§Ø±ÛŒÙ (Ø§ÛŒÙ†Ø¬Ø§ Ø¨Ø§ ÙˆØ±ÙˆØ¯ÛŒ Ú©Ø§Ø±Ø¨Ø± Ø¢Ù¾Ø¯ÛŒØª Ù…ÛŒâ€ŒØ´ÙˆØ¯)
# ==============================================================================
# ÙØ±Ù…Øª: 'gate_name': (['OUTPUTS'], ['INPUTS'])
CUSTOM_GATE_DEFINITIONS = {}

# Ù„ÛŒØ³Øª Ø³ÙÛŒØ¯ Ø®Ø±ÙˆØ¬ÛŒâ€ŒÙ‡Ø§ (Ø§Ø³ØªØ§Ù†Ø¯Ø§Ø±Ø¯ Ø¬Ù‡Ø§Ù†ÛŒ)
KNOWN_OUTPUTS = {
    'Y', 'Q', 'QN', 'Q_N', 'Z', 'ZN', 'O', 'OUT', 'SO', 'CO', 'S', 'SUM', 'RESULT', 'R',
    'Q_REG', 'EQ', 'LT', 'GT'
}

# Ù„ÛŒØ³Øª Ù¾ÛŒØ´ÙˆÙ†Ø¯Ù‡Ø§ÛŒ ÙˆØ±ÙˆØ¯ÛŒ
KNOWN_INPUTS_PREFIXES = (
    'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H',
    'I', 'IN', 'SEL', 'CLK', 'CK', 'RST', 'RESET', 'EN', 'TE', 'TI', 'ADDR', 'DATA',
    'SIN', 'SCAN'
)

IGNORED_SUFFIXES = [r's\d+', r'd\d+', r'x\d+', r'_[\d\w]+', r'\d+']
TYPE_MAPPING = {
    'nnd': 'nand', 'inv': 'not', 'buf': 'buffer',
    'dff': 'dff', 'sdff': 'dff', 'xnr': 'xnor'
}


# ##################################################################
# ########## Ø±Ø§Ø¨Ø· Ú©Ø§Ø±Ø¨Ø±ÛŒ ØªØ¹Ø§Ù…Ù„ÛŒ (Ø¬Ø¯ÛŒØ¯) ############################
# ##################################################################
def run_interactive_setup():
    """
    Ø§ÛŒÙ† ØªØ§Ø¨Ø¹ Ù‚Ø¨Ù„ Ø§Ø² Ø´Ø±ÙˆØ¹ Ù¾Ø±Ø¯Ø§Ø²Ø´ Ø§Ø¬Ø±Ø§ Ù…ÛŒâ€ŒØ´ÙˆØ¯ Ùˆ Ø§Ø·Ù„Ø§Ø¹Ø§Øª Ø®Ø§Øµ Ú©Ø§Ø±Ø¨Ø± Ø±Ø§ Ù…ÛŒâ€ŒÚ¯ÛŒØ±Ø¯.
    """
    print("\n" + "=" * 60)
    print(" ğŸ› ï¸  Ø¨Ø®Ø´ ØªÙ†Ø¸ÛŒÙ…Ø§Øª Ø¯Ø³ØªÛŒ Ù¾Ø§Ø±Ø³Ø± (Manual Configuration)  ğŸ› ï¸")
    print("=" * 60)
    print("ØªÙˆØ¶ÛŒØ­: Ø§ÛŒÙ† Ø¨Ø±Ù†Ø§Ù…Ù‡ Ø¨Ù‡ ØµÙˆØ±Øª Ù¾ÛŒØ´â€ŒÙØ±Ø¶ Ù¾ÛŒÙ†â€ŒÙ‡Ø§ÛŒ Ø§Ø³ØªØ§Ù†Ø¯Ø§Ø±Ø¯ (Ù…Ø«Ù„ Q, Y, OUT) Ø±Ø§ Ø®Ø±ÙˆØ¬ÛŒ")
    print("Ùˆ Ù¾ÛŒÙ†â€ŒÙ‡Ø§ÛŒ (A, B, I, D) Ø±Ø§ ÙˆØ±ÙˆØ¯ÛŒ Ø¯Ø± Ù†Ø¸Ø± Ù…ÛŒâ€ŒÚ¯ÛŒØ±Ø¯.")
    print("\nâš ï¸  Ø³ÙˆØ§Ù„: Ø¢ÛŒØ§ Ø¯Ø± ÙØ§ÛŒÙ„ Ø´Ù…Ø§ Ú¯ÛŒØªÛŒ ÙˆØ¬ÙˆØ¯ Ø¯Ø§Ø±Ø¯ Ú©Ù‡ Ù†Ø§Ù…â€ŒÚ¯Ø°Ø§Ø±ÛŒ Ù¾ÛŒÙ†â€ŒÙ‡Ø§ÛŒØ´ Ø¨Ø±Ø¹Ú©Ø³ ÛŒØ§ Ø¹Ø¬ÛŒØ¨ Ø¨Ø§Ø´Ø¯ØŸ")
    print("    (Ù…Ø«Ù„Ø§Ù‹ Ú¯ÛŒØªÛŒ Ú©Ù‡ Ù¾ÛŒÙ† 'A' Ø®Ø±ÙˆØ¬ÛŒ Ø¨Ø§Ø´Ø¯ Ùˆ 'Q' ÙˆØ±ÙˆØ¯ÛŒØŸ)")

    while True:
        choice = input("\n>> Ø¢ÛŒØ§ Ù†ÛŒØ§Ø² Ø¨Ù‡ ØªØ¹Ø±ÛŒÙ Ø¯Ø³ØªÛŒ Ø¯Ø§Ø±ÛŒØ¯ØŸ (y/n): ").strip().lower()
        if choice in ['y', 'n', 'yes', 'no']:
            break
        print("Ø®Ø·Ø§: Ù„Ø·ÙØ§Ù‹ ÙÙ‚Ø· 'y' ÛŒØ§ 'n' ÙˆØ§Ø±Ø¯ Ú©Ù†ÛŒØ¯.")

    if choice in ['n', 'no']:
        print("âœ… Ø¨Ø³ÛŒØ§Ø± Ø¹Ø§Ù„ÛŒ. Ø§Ø² ØªÙ†Ø¸ÛŒÙ…Ø§Øª Ù‡ÙˆØ´Ù…Ù†Ø¯ Ù¾ÛŒØ´â€ŒÙØ±Ø¶ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ù…ÛŒâ€ŒØ´ÙˆØ¯.")
        return

    print("\n--- ğŸ“ ÙˆØ±ÙˆØ¯ Ø§Ø·Ù„Ø§Ø¹Ø§Øª Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ Ø®Ø§Øµ ---")
    print("Ù†Ú©ØªÙ‡: Ù†Ø§Ù… Ú¯ÛŒØª Ø±Ø§ Ø¯Ù‚ÛŒÙ‚Ø§Ù‹ Ù‡Ù…Ø§Ù†Ø·ÙˆØ± Ú©Ù‡ Ø¯Ø± ÙØ§ÛŒÙ„ Verilog Ø§Ø³Øª ÙˆØ§Ø±Ø¯ Ú©Ù†ÛŒØ¯ (Ù…Ø«Ù„Ø§Ù‹ 'nor2s3').")

    while True:
        print("-" * 30)
        gate_name = input("1. Ù†Ø§Ù… Ù†ÙˆØ¹ Ú¯ÛŒØª (Gate Type): ").strip()
        if not gate_name:
            print("Ù†Ø§Ù… Ú¯ÛŒØª Ù†Ù…ÛŒâ€ŒØªÙˆØ§Ù†Ø¯ Ø®Ø§Ù„ÛŒ Ø¨Ø§Ø´Ø¯.")
            continue

        out_str = input(f"2. Ù„ÛŒØ³Øª Ù¾ÛŒÙ†â€ŒÙ‡Ø§ÛŒ Ø®Ø±ÙˆØ¬ÛŒ '{gate_name}' (Ø¨Ø§ Ú©Ø§Ù…Ø§ , Ø¬Ø¯Ø§ Ú©Ù†ÛŒØ¯): ").strip()
        outs = [x.strip() for x in out_str.split(',') if x.strip()]

        in_str = input(f"3. Ù„ÛŒØ³Øª Ù¾ÛŒÙ†â€ŒÙ‡Ø§ÛŒ ÙˆØ±ÙˆØ¯ÛŒ '{gate_name}' (Ø¨Ø§ Ú©Ø§Ù…Ø§ , Ø¬Ø¯Ø§ Ú©Ù†ÛŒØ¯): ").strip()
        ins = [x.strip() for x in in_str.split(',') if x.strip()]

        if not outs:
            print("âŒ Ø®Ø·Ø§: Ù‡Ø± Ú¯ÛŒØª Ø¨Ø§ÛŒØ¯ Ø­Ø¯Ø§Ù‚Ù„ ÛŒÚ© Ø®Ø±ÙˆØ¬ÛŒ Ø¯Ø§Ø´ØªÙ‡ Ø¨Ø§Ø´Ø¯.")
            continue

        # Ø°Ø®ÛŒØ±Ù‡ Ø¯Ø± Ø¯ÛŒÚ©Ø´Ù†Ø±ÛŒ Ú¯Ù„ÙˆØ¨Ø§Ù„
        CUSTOM_GATE_DEFINITIONS[gate_name] = (outs, ins)
        print(f"âœ… Ø«Ø¨Øª Ø´Ø¯: [{gate_name}] -> Outputs:{outs} | Inputs:{ins}")

        more = input("\n>> Ø¢ÛŒØ§ Ú¯ÛŒØª Ø¯ÛŒÚ¯Ø±ÛŒ Ø¨Ø±Ø§ÛŒ Ø§Ø¶Ø§ÙÙ‡ Ú©Ø±Ø¯Ù† Ø¯Ø§Ø±ÛŒØ¯ØŸ (y/n): ").strip().lower()
        if more not in ['y', 'yes']:
            break

    print("\nâœ… ØªÙ†Ø¸ÛŒÙ…Ø§Øª Ø¯Ø³ØªÛŒ Ù¾Ø§ÛŒØ§Ù† ÛŒØ§ÙØª. Ø´Ø±ÙˆØ¹ Ù¾Ø±Ø¯Ø§Ø²Ø´...")
    print("=" * 60 + "\n")


# ##################################################################
# ########## Ù…Ø¯Ù„ LSTM ##############################################
# ##################################################################
class TrojanLSTM(nn.Module):
    def __init__(self, input_size=100, hidden_size=128, num_layers=2, output_size=2):
        super(TrojanLSTM, self).__init__()
        self.hidden_size = hidden_size
        self.num_layers = num_layers
        self.lstm = nn.LSTM(input_size=input_size, hidden_size=hidden_size,
                            num_layers=num_layers, batch_first=True)
        self.fc = nn.Linear(hidden_size, output_size)

    def forward(self, x):
        h0 = torch.zeros(self.num_layers, x.size(0), self.hidden_size).to(x.device)
        c0 = torch.zeros(self.num_layers, x.size(0), self.hidden_size).to(x.device)
        lstm_out, (h_n, c_n) = self.lstm(x, (h0, c0))
        last_hidden_state = h_n[-1]
        out = self.fc(last_hidden_state)
        return out


# ##################################################################
# ########## Ú©Ù„Ø§Ø³ Ú¯ÛŒØª Ùˆ Ù…Ù†Ø·Ù‚ ØªØ´Ø®ÛŒØµ Ø¬Ù‡Øª ############################
# ##################################################################
class Gate:
    def __init__(self, instance_name, cell_type):
        self.instance_name = instance_name
        self.original_type = cell_type
        self.base_type = self._clean_type(cell_type)
        self.connections = {}
        self.output_pins = []
        self.input_pins = []

    def _clean_type(self, raw_type):
        lower_type = raw_type.lower()
        clean = lower_type
        for pattern in IGNORED_SUFFIXES:
            clean = re.sub(pattern, '', clean)
        for key, val in TYPE_MAPPING.items():
            if key in clean:
                return clean.replace(key, val)
        return clean

    def infer_pin_directions(self):
        # 1. Ø§ÙˆÙ„ÙˆÛŒØª Ø§ÙˆÙ„: ØªÙ†Ø¸ÛŒÙ…Ø§Øª Ø¯Ø³ØªÛŒ Ú©Ø§Ø±Ø¨Ø±
        # Ù…Ø§ Ù†ÙˆØ¹ Ø§ØµÙ„ÛŒ (original_type) Ø±Ø§ Ú†Ú© Ù…ÛŒâ€ŒÚ©Ù†ÛŒÙ… Ú©Ù‡ Ú©Ø§Ø±Ø¨Ø± ÙˆØ§Ø±Ø¯ Ú©Ø±Ø¯Ù‡ Ø§Ø³Øª
        if self.original_type in CUSTOM_GATE_DEFINITIONS:
            defined_outs, defined_ins = CUSTOM_GATE_DEFINITIONS[self.original_type]
            for port in self.connections:
                # Ú†Ú© Ú©Ø±Ø¯Ù† Ø¯Ù‚ÛŒÙ‚ Ù†Ø§Ù… Ù¾ÙˆØ±Øª
                if port in defined_outs:
                    self.output_pins.append(port)
                elif port in defined_ins:
                    self.input_pins.append(port)
                else:
                    # Ø§Ú¯Ø± Ù¾ÙˆØ±ØªÛŒ Ø¯Ø± Ú©Ø¯ Ø¨ÙˆØ¯ Ú©Ù‡ Ú©Ø§Ø±Ø¨Ø± ØªØ¹Ø±ÛŒÙ Ù†Ú©Ø±Ø¯Ù‡ØŒ Ø·Ø¨Ù‚ Ù…Ù†Ø·Ù‚ Ù‡ÙˆØ´Ù…Ù†Ø¯ Ù¾ÛŒØ´ Ø¨Ø±Ùˆ
                    self._heuristic_inference(port)
            return

        # Ø§Ú¯Ø± Ø¯Ø± ØªÙ†Ø¸ÛŒÙ…Ø§Øª Ø¯Ø³ØªÛŒ Ù†Ø¨ÙˆØ¯ØŒ Ú©Ù„ Ù¾ÙˆØ±Øªâ€ŒÙ‡Ø§ Ø±Ø§ Ø¨Ø¯Ù‡ Ø¨Ù‡ ØªØ´Ø®ÛŒØµ Ù‡ÙˆØ´Ù…Ù†Ø¯
        for port in self.connections:
            self._heuristic_inference(port)

        # Ø¨Ø±Ø±Ø³ÛŒ Ù†Ù‡Ø§ÛŒÛŒ Ø¨Ø±Ø§ÛŒ Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ Ø¨Ø¯ÙˆÙ† Ø®Ø±ÙˆØ¬ÛŒ Ù…Ø´Ø®Øµ Ø´Ø¯Ù‡
        if not self.output_pins and self.input_pins:
            # Ø§Ú¯Ø± Ù‡Ù…Ù‡ ÙˆØ±ÙˆØ¯ÛŒ Ø´Ø¯Ù†Ø¯ Ùˆ Ø®Ø±ÙˆØ¬ÛŒ Ù†Ø¯Ø§Ø±ÛŒÙ…ØŒ Ø§ÛŒÙ† Ø§Ø´ØªØ¨Ø§Ù‡ Ø§Ø³Øª.
            # Ø¢Ø®Ø±ÛŒÙ† ÙˆØ±ÙˆØ¯ÛŒ Ø±Ø§ Ø¨Ø±Ù…ÛŒâ€ŒØ¯Ø§Ø±ÛŒÙ… Ùˆ Ø®Ø±ÙˆØ¬ÛŒ Ù…ÛŒâ€ŒÚ©Ù†ÛŒÙ… (Ø­Ø¯Ø³ Ø¢Ø®Ø±)
            popped = self.input_pins.pop()
            self.output_pins.append(popped)

    def _heuristic_inference(self, port):
        """Ù…Ù†Ø·Ù‚ ØªØ´Ø®ÛŒØµ Ù‡ÙˆØ´Ù…Ù†Ø¯ Ø¨Ø±Ø§ÛŒ ÛŒÚ© Ù¾ÙˆØ±Øª"""
        port_upper = port.upper()

        # 2. Ø®Ø±ÙˆØ¬ÛŒâ€ŒÙ‡Ø§ÛŒ Ø§Ø³ØªØ§Ù†Ø¯Ø§Ø±Ø¯
        if port_upper in KNOWN_OUTPUTS:
            self.output_pins.append(port)
            return

        # 3. ÙˆØ±ÙˆØ¯ÛŒâ€ŒÙ‡Ø§ÛŒ Ø§Ø³ØªØ§Ù†Ø¯Ø§Ø±Ø¯
        is_input = False
        for prefix in KNOWN_INPUTS_PREFIXES:
            if port_upper.startswith(prefix):
                if prefix == 'S' and ('SUM' in port_upper):
                    pass  # S Ø§Ú¯Ø± SUM Ø¨Ø§Ø´Ø¯ ÙˆØ±ÙˆØ¯ÛŒ Ù†ÛŒØ³Øª
                else:
                    self.input_pins.append(port)
                    is_input = True
                    break

        if is_input: return

        # 4. Ø§Ú¯Ø± Ù†Ø§Ø´Ù†Ø§Ø®ØªÙ‡ Ø¨ÙˆØ¯
        # Ø§Ú¯Ø± Ù‡Ù†ÙˆØ² Ø®Ø±ÙˆØ¬ÛŒ Ù†Ø¯Ø§Ø±ÛŒÙ…ØŒ Ø§ÛŒÙ† Ø±Ø§ Ø®Ø±ÙˆØ¬ÛŒ Ø¨Ú¯ÛŒØ±. Ø§Ú¯Ø± Ø¯Ø§Ø±ÛŒÙ…ØŒ ÙˆØ±ÙˆØ¯ÛŒ Ø¨Ú¯ÛŒØ±.
        if not self.output_pins:
            self.output_pins.append(port)
        else:
            self.input_pins.append(port)


class Netlist:
    def __init__(self, module_name):
        self.module_name = module_name
        self.inputs = set();
        self.outputs = set();
        self.wires = set();
        self.gates = {}

    def add_gate(self, gate_obj):
        self.gates[gate_obj.instance_name] = gate_obj


# ##################################################################
# ########## Ù¾Ø§Ø±Ø³ Ú©Ø±Ø¯Ù† ÙØ§ÛŒÙ„ ########################################
# ##################################################################
def parse_netlist_dynamic(netlist_file_path: str) -> Optional[Netlist]:
    re_module = re.compile(r'^\s*module\s+([\w\d_]+)', re.IGNORECASE)
    re_port = re.compile(r'^\s*(input|output)\s+(.+);', re.IGNORECASE)
    re_wire = re.compile(r'^\s*wire\s+(.+);', re.IGNORECASE)
    re_assign = re.compile(r'^\s*assign\s+([\w\d_\[\]:]+)\s*=\s*([\w\d_\[\]:\'b]+);', re.IGNORECASE)
    re_gate = re.compile(r'^\s*([\w\d_]+)\s+([\w\d_:\\]+)\s*\((.*?)\);', re.DOTALL)
    re_port_conn = re.compile(r'\.([\w\d_]+)\s*\(([\w\d_\[\]:\'b]*)\)')

    netlist_obj = None
    buffer = ""
    assign_counter = 0

    try:
        with open(netlist_file_path, 'r', encoding='utf-8') as f:
            for line in f:
                line = line.strip()
                if not line or line.startswith('//'): continue
                buffer += " " + line
                if not buffer.endswith(';'): continue

                complete_line = buffer.strip()
                buffer = ""

                if netlist_obj is None:
                    match = re_module.search(complete_line)
                    if match: netlist_obj = Netlist(module_name=match.group(1))
                    continue

                match = re_port.search(complete_line)
                if match:
                    port_type, ports_str = match.groups()
                    ports = [p.strip() for p in ports_str.split(',') if p.strip()]
                    if port_type.lower() == 'input':
                        netlist_obj.inputs.update(ports)
                    else:
                        netlist_obj.outputs.update(ports)
                    continue

                match = re_assign.search(complete_line)
                if match:
                    dest_wire, source_wire = match.groups()
                    gate_obj = Gate(f"assign_{assign_counter}", 'buffer')
                    assign_counter += 1
                    gate_obj.connections['Q'] = dest_wire
                    gate_obj.connections['A'] = source_wire
                    gate_obj.infer_pin_directions()
                    netlist_obj.add_gate(gate_obj)
                    continue

                match = re_gate.search(complete_line)
                if match:
                    cell_type, instance_name, connections_str = match.groups()
                    instance_name = instance_name.replace('\\', '').strip()
                    gate_obj = Gate(instance_name, cell_type)

                    for port_match in re_port_conn.finditer(connections_str):
                        port_name = port_match.group(1)
                        wire_name = port_match.group(2)
                        if wire_name: gate_obj.connections[port_name] = wire_name

                    gate_obj.infer_pin_directions()
                    netlist_obj.add_gate(gate_obj)
                    continue

        if netlist_obj and len(netlist_obj.gates) > 0:
            return netlist_obj
        else:
            return None
    except Exception as e:
        print(f"\n[Error] Failed to parse: {e}")
        return None


# ##################################################################
# ########## Ø³Ø§ÛŒØ± ØªÙˆØ§Ø¨Ø¹ (ØªØ¨Ø¯ÛŒÙ„ Ø¨Ù‡ Ú¯Ø±Ø§Ù Ùˆ ...) #######################
# ##################################################################
def convert_to_pin_graph(netlist: Netlist) -> nx.DiGraph:
    G = nx.DiGraph()
    wire_to_pins_map = {}

    for port in netlist.inputs:
        G.add_node(port, type='Port_Input')
        wire_to_pins_map[port] = {'source_pin': port, 'sinks': []}
    for port in netlist.outputs:
        G.add_node(port, type='Port_Output')
        if port not in wire_to_pins_map: wire_to_pins_map[port] = {'source_pin': None, 'sinks': []}
        wire_to_pins_map[port]['sinks'].append(port)

    for gate_name, gate_obj in netlist.gates.items():
        G.add_node(gate_name, type='Cell', cell_type=gate_obj.base_type, is_trojan=False)
        for port in gate_obj.output_pins:
            wire = gate_obj.connections[port]
            pin_name = f"{gate_name}___{port}"
            G.add_node(pin_name, type='Pin_Output')
            G.add_edge(gate_name, pin_name)
            if wire not in wire_to_pins_map: wire_to_pins_map[wire] = {'source_pin': None, 'sinks': []}
            wire_to_pins_map[wire]['source_pin'] = pin_name
        for port in gate_obj.input_pins:
            wire = gate_obj.connections[port]
            pin_name = f"{gate_name}___{port}"
            G.add_node(pin_name, type='Pin_Input')
            G.add_edge(pin_name, gate_name)
            if wire not in wire_to_pins_map: wire_to_pins_map[wire] = {'source_pin': None, 'sinks': []}
            wire_to_pins_map[wire]['sinks'].append(pin_name)

    for wire, pins in wire_to_pins_map.items():
        source_pin = pins['source_pin']
        if source_pin:
            for sink_pin in pins['sinks']:
                if G.has_node(source_pin) and G.has_node(sink_pin): G.add_edge(source_pin, sink_pin)
    return G


def _recursion(G: nx.DiGraph, current_cell: str, remaining_depth: int, max_depth: int, Direction: str) -> List[Dict]:
    if remaining_depth <= 0: return []
    current_logic_level = (max_depth - remaining_depth) + 1
    found_nets = []
    if Direction == 'I':
        try:
            input_pins = list(G.predecessors(current_cell))
            for vp in input_pins:
                source_pins = list(G.predecessors(vp))
                for vp_prime in source_pins:
                    next_cells = list(G.predecessors(vp_prime))
                    for vc_prime in next_cells:
                        if G.nodes[vc_prime].get('type') != 'Cell': continue
                        net_data = [vc_prime, vp_prime, vp, current_cell, current_logic_level]
                        net_info = {'net': net_data,
                                    'children': _recursion(G, vc_prime, remaining_depth - 1, max_depth, 'I')}
                        found_nets.append(net_info)
        except nx.NetworkXError:
            pass
    elif Direction == 'O':
        try:
            output_pins = list(G.successors(current_cell))
            for vp in output_pins:
                sink_pins = list(G.successors(vp))
                for vp_prime in sink_pins:
                    next_cells = list(G.successors(vp_prime))
                    for vc_prime in next_cells:
                        if G.nodes[vc_prime].get('type') != 'Cell': continue
                        net_data = [vc_prime, vp_prime, vp, current_cell, current_logic_level]
                        net_info = {'net': net_data,
                                    'children': _recursion(G, vc_prime, remaining_depth - 1, max_depth, 'O')}
                        found_nets.append(net_info)
        except nx.NetworkXError:
            pass
    return found_nets


def generate_netlist_blocks(pin_graph: nx.DiGraph, logic_level: int = 4) -> Dict:
    all_blocks = {}
    cell_nodes = [n for n, d in pin_graph.nodes(data=True) if d.get('type') == 'Cell']
    for vc in tqdm(cell_nodes, desc="  (2/3) ğŸ§± Generating Blocks", unit="gate"):
        block_tree = {
            'I': _recursion(pin_graph, vc, logic_level, logic_level, 'I'),
            'O': _recursion(pin_graph, vc, logic_level, logic_level, 'O')
        }
        all_blocks[vc] = block_tree
    return all_blocks


def _find_all_root_to_leaf_paths(node_list: List[Dict]) -> List[List[List[Any]]]:
    all_paths = []

    def dfs(node: Dict, current_path: List[List[Any]]):
        current_path.append(node['net'])
        if not node['children']:
            all_paths.append(list(current_path))
        else:
            for child in node['children']: dfs(child, current_path)
        current_path.pop()

    for root_node in node_list: dfs(root_node, [])
    if not all_paths and node_list:
        for root_node in node_list: all_paths.append([root_node['net']])
    return all_paths


def extract_pcp_traces(netlist_blocks: Dict) -> Dict[str, List[List[str]]]:
    all_traces_map = {}
    global netlist_obj_global

    def create_pcp_word(v_in_p: str, v_c_type: str, v_out_p: str) -> str:
        v_in_p_short = v_in_p.split('___')[-1]
        v_out_p_short = v_out_p.split('___')[-1]
        return f"{v_in_p_short}___{v_c_type}___{v_out_p_short}"

    for center_gate, block in tqdm(netlist_blocks.items(), desc="  (3/3) ğŸ’¬ Extracting Traces", unit="gate"):
        input_paths = _find_all_root_to_leaf_paths(block.get('I', []))
        output_paths = _find_all_root_to_leaf_paths(block.get('O', []))
        if not input_paths: input_paths = [[['DUMMY', 'IN', 'IN', center_gate, 1]]]
        if not output_paths: output_paths = [[['DUMMY', 'OUT', 'OUT', center_gate, 1]]]

        generated_traces_for_gate = []
        for path_I in input_paths:
            for path_O in output_paths:
                pcp_trace_words = []
                for i in range(len(path_I) - 1, 0, -1):
                    net_a, net_b = path_I[i - 1], path_I[i]
                    cell_type = "unknown"
                    if netlist_obj_global and net_b[3] in netlist_obj_global.gates:
                        cell_type = netlist_obj_global.gates[net_b[3]].base_type
                    pcp_trace_words.append(create_pcp_word(net_b[2], cell_type, net_a[1]))

                net_a_in = path_I[0];
                net_b_out = path_O[0]
                center_type = "unknown"
                if netlist_obj_global and center_gate in netlist_obj_global.gates:
                    center_type = netlist_obj_global.gates[center_gate].base_type
                pcp_trace_words.append(create_pcp_word(net_a_in[2], center_type, net_b_out[2]))

                for i in range(len(path_O) - 1):
                    net_a, net_b = path_O[i], path_O[i + 1]
                    cell_type = "unknown"
                    if netlist_obj_global and net_a[3] in netlist_obj_global.gates:
                        cell_type = netlist_obj_global.gates[net_a[3]].base_type
                    pcp_trace_words.append(create_pcp_word(net_a[2], cell_type, net_b[1]))
                generated_traces_for_gate.append(pcp_trace_words)
        all_traces_map[center_gate] = generated_traces_for_gate
    return all_traces_map


class InferenceDataset(Dataset):
    def __init__(self, traces_dict: Dict[str, List[List[str]]], embeddings: KeyedVectors):
        self.embeddings = embeddings
        self.all_traces_list = []
        for gate, traces in traces_dict.items():
            for trace in traces: self.all_traces_list.append({'gate': gate, 'trace': trace})

    def __len__(self):
        return len(self.all_traces_list)

    def __getitem__(self, idx):
        item = self.all_traces_list[idx]
        trace_words = item['trace'];
        gate = item['gate']
        trace_tensor_data = np.zeros((MAX_TRACE_LENGTH, EMBEDDING_DIM), dtype=np.float32)
        for i, word in enumerate(trace_words):
            if i >= MAX_TRACE_LENGTH: break
            if word in self.embeddings: trace_tensor_data[i] = self.embeddings[word]
        return {"trace_tensor": torch.tensor(trace_tensor_data, dtype=torch.float32), "gate": gate}


# ##################################################################
# ########## Main ##################################################
# ##################################################################
netlist_obj_global: Optional[Netlist] = None


def main():
    global netlist_obj_global
    parser = argparse.ArgumentParser(description="Hardware Trojan Detector (Interactive)")
    parser.add_argument("verilog_file", help="Path to .v netlist")
    parser.add_argument("--model", default=DEFAULT_MODEL_FILE, help="Path to .pth model")
    parser.add_argument("--vectors", default=DEFAULT_VECTORS_FILE, help="Path to .vectors")
    args = parser.parse_args()

    if not (os.path.exists(args.verilog_file) and os.path.exists(args.model) and os.path.exists(args.vectors)):
        print("âŒ Ø®Ø·Ø§: ÛŒÚ©ÛŒ Ø§Ø² ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ ÙˆØ±ÙˆØ¯ÛŒ (netlist, model, vectors) ÛŒØ§ÙØª Ù†Ø´Ø¯.")
        return

    # 1. Ø§Ø¬Ø±Ø§ÛŒ ØªÙ†Ø¸ÛŒÙ…Ø§Øª ØªØ¹Ø§Ù…Ù„ÛŒ (Ask User)
    run_interactive_setup()

    start_time = time.time()
    print(f"--- ğŸ”¬ ÙØ§Ø² 1: Ù¾Ø±Ø¯Ø§Ø²Ø´ {os.path.basename(args.verilog_file)} ---")

    print("  (1/3) ğŸ“„ Parsing Netlist...")
    netlist_obj_global = parse_netlist_dynamic(args.verilog_file)
    if netlist_obj_global is None: return
    print(f"    âœ… {len(netlist_obj_global.gates)} Ú¯ÛŒØª Ø´Ù†Ø§Ø³Ø§ÛŒÛŒ Ø´Ø¯.")

    pin_graph = convert_to_pin_graph(netlist_obj_global)
    print(f"    âœ… Ú¯Ø±Ø§Ù Ø³Ø§Ø®ØªÙ‡ Ø´Ø¯ (Ú¯Ø±Ù‡â€ŒÙ‡Ø§: {pin_graph.number_of_nodes()})")

    net_blocks = generate_netlist_blocks(pin_graph, LOGIC_LEVEL)
    all_traces_dict = extract_pcp_traces(net_blocks)

    total_traces = sum(len(t) for t in all_traces_dict.values())
    if total_traces == 0:
        print("âŒ Ù‡ÛŒÚ† Ø±Ø¯ÛŒØ§Ø¨ÛŒ Ø§Ø³ØªØ®Ø±Ø§Ø¬ Ù†Ø´Ø¯.")
        return
    print(f"âœ… {total_traces:,} Ø±Ø¯ÛŒØ§Ø¨ÛŒ Ø§Ø³ØªØ®Ø±Ø§Ø¬ Ø´Ø¯.")

    print("\n--- ğŸ§  ÙØ§Ø² 2: Ø§Ø³ØªÙ†ØªØ§Ø¬ Ù‡ÙˆØ´ Ù…ØµÙ†ÙˆØ¹ÛŒ ---")
    device = torch.device("cuda" if torch.cuda.is_available() else "cpu")
    try:
        embeddings = KeyedVectors.load_word2vec_format(args.vectors)
        model = TrojanLSTM().to(device)
        model.load_state_dict(torch.load(args.model, map_location=device))
        model.eval()
    except Exception as e:
        print(f"âŒ Ø®Ø·Ø§ Ø¯Ø± Ù„ÙˆØ¯ Ù…Ø¯Ù„: {e}")
        return

    inference_dataset = InferenceDataset(all_traces_dict, embeddings)
    inference_loader = DataLoader(inference_dataset, batch_size=BATCH_SIZE, shuffle=False, num_workers=NUM_WORKERS)

    gate_votes = defaultdict(lambda: {'ht': 0, 'norm': 0})
    with torch.no_grad():
        for batch in tqdm(inference_loader, desc="  ğŸ§  Inference"):
            traces = batch['trace_tensor'].to(device)
            gates = batch['gate']
            outputs = model(traces)
            _, preds = torch.max(outputs, 1)
            preds = preds.cpu().numpy()
            for i, gate in enumerate(gates):
                if preds[i] == 1:
                    gate_votes[gate]['ht'] += 1
                else:
                    gate_votes[gate]['norm'] += 1

    suspicious_gates = [g for g, v in gate_votes.items() if v['ht'] > v['norm']]
    print("\n--- ğŸ“Š Ù†ØªØ§ÛŒØ¬ Ù†Ù‡Ø§ÛŒÛŒ ---")
    if suspicious_gates:
        print(f"ğŸš¨ ØªØ±ÙˆØ¬Ø§Ù† Ø´Ù†Ø§Ø³Ø§ÛŒÛŒ Ø´Ø¯! ({len(suspicious_gates)} Ú¯ÛŒØª Ù…Ø´Ú©ÙˆÚ©)")
        print("Ù†Ù…ÙˆÙ†Ù‡ Ú¯ÛŒØªâ€ŒÙ‡Ø§ÛŒ Ø¢Ù„ÙˆØ¯Ù‡:", suspicious_gates[:5])
        with open("suspicious_gates.txt", "w") as f:
            f.write("\n".join(suspicious_gates))
        print("ğŸ“„ Ù„ÛŒØ³Øª Ú©Ø§Ù…Ù„ Ø¯Ø± suspicious_gates.txt Ø°Ø®ÛŒØ±Ù‡ Ø´Ø¯.")
    else:
        print("âœ… Ù…Ø¯Ø§Ø± Ù¾Ø§Ú© Ø§Ø³Øª.")
    print(f"\nâ±ï¸ Ø²Ù…Ø§Ù† Ú©Ù„: {time.time() - start_time:.2f} Ø«Ø§Ù†ÛŒÙ‡")


if __name__ == "__main__":
    main()