Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2318
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00042550673242658377
power__switching__total,0.00012691739539150149
power__leakage__total,4.3465092858241405E-7
power__total,0.0005528587498702109
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.872695163057905
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.3962981166509145
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11830303738154337
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.501475652974914
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.118303
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,4.0208655321149225
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.5759362039186655
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6248615135515492
timing__setup__ws__corner:nom_slow_1p08V_125C,11.166417440094307
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.624862
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.863305
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.924711777767983
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.4609113221546455
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30550268735041824
timing__setup__ws__corner:nom_typ_1p20V_25C,11.381891307164414
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.305503
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,4.0208655321149225
clock__skew__worst_setup,4.3962981166509145
timing__hold__ws,0.11830303738154337
timing__setup__ws,11.166417440094307
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118303
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.863305
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1830
design__instance__area__stdcell,27402.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.946837
design__instance__utilization__stdcell,0.946837
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,113
design__instance__area__class:inverter,625.968
design__instance__count__class:sequential_cell,183
design__instance__area__class:sequential_cell,9077.44
design__instance__count__class:multi_input_combinational_cell,1095
design__instance__area__class:multi_input_combinational_cell,9981.01
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,373
design__instance__area__class:timing_repair_buffer,6453.82
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,42007.6
design__violations,0
design__instance__count__class:clock_buffer,55
design__instance__area__class:clock_buffer,1199.32
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,272
global_route__vias,12333
global_route__wirelength,70238
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1834
route__net__special,2
route__drc_errors__iter:0,572
route__wirelength__iter:0,45356
route__drc_errors__iter:1,195
route__wirelength__iter:1,45011
route__drc_errors__iter:2,127
route__wirelength__iter:2,44844
route__drc_errors__iter:3,3
route__wirelength__iter:3,44808
route__drc_errors__iter:4,0
route__wirelength__iter:4,44810
route__drc_errors,0
route__wirelength,44810
route__vias,10803
route__vias__singlecut,10803
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,421.305
design__instance__count__class:fill_cell,488
design__instance__area__class:fill_cell,1538.61
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,26
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,26
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,26
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,26
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19992
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000197348
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000164598
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000083583
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000164598
design_powergrid__voltage__worst,0.000164598
design_powergrid__voltage__worst__net:VPWR,1.1998
design_powergrid__drop__worst,0.000197348
design_powergrid__drop__worst__net:VPWR,0.000197348
design_powergrid__voltage__worst__net:VGND,0.000164598
design_powergrid__drop__worst__net:VGND,0.000164598
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000084300000000000002643892049736251692593214102089405059814453125
ir__drop__worst,0.00019699999999999999087361979288601787629886530339717864990234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
