Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 05 11:07:34 2017
| Host         : Dc_Wang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_display_Demon_control_sets_placed.rpt
| Design       : HDMI_display_Demon
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           31 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              53 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+------------------------------------------------------------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal           |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------+------------------------------------------------------------------------+------------------+----------------+
|  u_clk/inst/clk_out1 |                                   | u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/RST_I           |                1 |              1 |
|  u_clk/inst/clk_out1 |                                   | u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0 |                3 |             10 |
|  u_clk/inst/clk_out1 |                                   | u_hdmi_data_gen/x_cnt[11]_i_1_n_0                                      |                3 |             11 |
|  u_clk/inst/clk_out1 | u_hdmi_data_gen/y_cnt[11]_i_2_n_0 | u_hdmi_data_gen/y_cnt[11]_i_1_n_0                                      |                3 |             11 |
|  u_clk/inst/clk_out1 |                                   | u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/SR[0]               |               15 |             32 |
|  u_clk/inst/clk_out1 |                                   |                                                                        |               31 |             84 |
+----------------------+-----------------------------------+------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 10     |                     1 |
| 11     |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


