#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb 13 15:26:59 2023
# Process ID: 14121
# Current directory: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger
# Command line: vivado /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.xpr
# Log file: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/vivado.log
# Journal file: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.xpr
INFO: [Project 1-313] Project file moved from '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_MACtest_card1/datalogger' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/timestamp/timestamp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/clu_2022'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/maclogger_2022_30port_64bit'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 7393.566 ; gain = 74.141 ; free physical = 755 ; free virtual = 17718
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_0
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_1
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_2
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_3
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_4
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_5
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_6
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_7
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw0_fifo
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw1_fifo
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_2
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw2_fifo
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_1_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_lin_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_canfd_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_0
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_1
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_2
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_5
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_6
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_7
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_8
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_9
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_canfd
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_0
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_1
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_sw_mac_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_10
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_11
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_3
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_4
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_1
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_2
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_3
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_4
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_5
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_6
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_7
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_uart_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sgmii_signal_detect
Adding component instance block -- xilinx.com:hls:timestamp:1.0 - timestamp_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_ps_clu
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_ps_mac
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_8
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_9
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac2_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac0_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac1_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_clu_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw2_fifo1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw1_fifo1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw0_fifo1
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_10
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_11
Adding component instance block -- xilinx.com:hls:clu:1.0 - clu_0
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_2
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_1
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_0
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_0
Excluding slave segment /axi_ethernet_2/s_axi/Reg0 from address space /mac_logger_2/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw2_fifo/S_AXI/Mem0 from address space /mac_logger_2/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_1/s_axi/Reg0 from address space /mac_logger_1/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw1_fifo/S_AXI/Mem0 from address space /mac_logger_1/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_0/s_axi/Reg0 from address space /mac_logger_0/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw0_fifo/S_AXI/Mem0 from address space /mac_logger_0/Data_m_axi_mac_fifo.
Successfully read diagram <design_1> from block design file </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 8196.957 ; gain = 0.000 ; free physical = 626 ; free virtual = 17602
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets axi_ethernet_1_rxuserclk_out]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
delete_bd_objs [get_bd_nets axi_ethernet_0_rxuserclk2_out]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_0/rxoutclk] [get_bd_pins axi_ethernet_0/rxuserclk]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_0/rxuserclk2] [get_bd_pins axi_ethernet_0/rxoutclk]
save_bd_design
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_ethernet_2/rxuserclk
/axi_ethernet_2/rxuserclk2

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_2/rxuserclk] [get_bd_pins axi_ethernet_2/rxoutclk]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_2/rxuserclk2] [get_bd_pins axi_ethernet_2/rxoutclk]
save_bd_design
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_canfd clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_canfd clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_1_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_1_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_xc_ps_clu/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_xc_ps_clu/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_xc_ps_mac/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_xc_ps_mac/xbar/M00_AXI(0)
WARNING: [BD 41-927] Following properties on pin /clu_0/ap_clk have been updated from connected ip, but BD cell '/clu_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </clu_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_2/ap_clk have been updated from connected ip, but BD cell '/mac_logger_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_1/ap_clk have been updated from connected ip, but BD cell '/mac_logger_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_0/ap_clk have been updated from connected ip, but BD cell '/mac_logger_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_0> to completely resolve these warnings.
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_rid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_bid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac2_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac2_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac0_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac0_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac1_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac1_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_rid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_bid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac2_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac2_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac0_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac0_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac1_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac1_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/hw_handoff/design_1_axi_ethernet_3_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/hw_handoff/design_1_axi_ethernet_3_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/synth/design_1_axi_ethernet_3_0.hwdef
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/hw_handoff/design_1_axi_ethernet_4_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/hw_handoff/design_1_axi_ethernet_4_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/synth/design_1_axi_ethernet_4_0.hwdef
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hw_handoff/design_1_axi_ethernet_0_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hw_handoff/design_1_axi_ethernet_0_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/design_1_axi_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_1_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_clu/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s01_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac2_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac0_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac1_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_clu_ipcore/s01_couplers/auto_pc .
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Feb 13 15:33:06 2023] Launched synth_1...
Run output will be captured here: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.runs/synth_1/runme.log
[Mon Feb 13 15:33:06 2023] Launched impl_1...
Run output will be captured here: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:04:02 ; elapsed = 00:03:36 . Memory (MB): peak = 8291.746 ; gain = 20.855 ; free physical = 508 ; free virtual = 15118
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
open_run impl_1
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-2-i
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8345.266 ; gain = 0.000 ; free physical = 3649 ; free virtual = 17532
INFO: [Netlist 29-17] Analyzing 6132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 9309.770 ; gain = 220.145 ; free physical = 2498 ; free virtual = 16627
Restored from archive | CPU: 12.580000 secs | Memory: 195.088791 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 9309.770 ; gain = 220.145 ; free physical = 2496 ; free virtual = 16627
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9647.715 ; gain = 0.000 ; free physical = 1940 ; free virtual = 16218
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1111 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (inverted pins: RSTA) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances
  DSP48E2 => DSP48E2 (inverted pins: RSTB) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 50 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 10 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 240 instances
  RAM16X1D => RAM32X1S (RAMS32): 192 instances
  RAM16X1S => RAM32X1S (RAMS32): 210 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 39 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 87 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 264 instances

open_run: Time (s): cpu = 00:01:44 ; elapsed = 00:01:42 . Memory (MB): peak = 9944.910 ; gain = 1653.164 ; free physical = 1709 ; free virtual = 15994
open_report: Time (s): cpu = 00:00:59 ; elapsed = 00:00:12 . Memory (MB): peak = 10959.648 ; gain = 719.070 ; free physical = 1029 ; free virtual = 15328
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 11071.703 ; gain = 0.000 ; free physical = 1260 ; free virtual = 14382
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu5ev-sfvc784-2-i
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11071.703 ; gain = 0.000 ; free physical = 2101 ; free virtual = 15613
INFO: [Netlist 29-17] Analyzing 6141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1_board.xdc] for cell 'design_1_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1_board.xdc] for cell 'design_1_i/axi_uart16550_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_5/design_1_axi_uart16550_0_5_board.xdc] for cell 'design_1_i/axi_uart16550_5/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_5/design_1_axi_uart16550_0_5_board.xdc] for cell 'design_1_i/axi_uart16550_5/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_4/design_1_axi_uart16550_0_4.xdc] for cell 'design_1_i/axi_uart16550_4/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_4/design_1_axi_uart16550_0_4.xdc] for cell 'design_1_i/axi_uart16550_4/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_4/design_1_axi_uart16550_0_4_board.xdc] for cell 'design_1_i/axi_uart16550_4/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_4/design_1_axi_uart16550_0_4_board.xdc] for cell 'design_1_i/axi_uart16550_4/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_3/design_1_axi_uart16550_0_3.xdc] for cell 'design_1_i/axi_uart16550_3/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_3/design_1_axi_uart16550_0_3.xdc] for cell 'design_1_i/axi_uart16550_3/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_3/design_1_axi_uart16550_0_3_board.xdc] for cell 'design_1_i/axi_uart16550_3/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_3/design_1_axi_uart16550_0_3_board.xdc] for cell 'design_1_i/axi_uart16550_3/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_2/design_1_axi_uart16550_0_2.xdc] for cell 'design_1_i/axi_uart16550_2/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_2/design_1_axi_uart16550_0_2.xdc] for cell 'design_1_i/axi_uart16550_2/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_2/design_1_axi_uart16550_0_2_board.xdc] for cell 'design_1_i/axi_uart16550_2/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_2/design_1_axi_uart16550_0_2_board.xdc] for cell 'design_1_i/axi_uart16550_2/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1.xdc] for cell 'design_1_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1.xdc] for cell 'design_1_i/axi_uart16550_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_5/design_1_axi_uart16550_0_5.xdc] for cell 'design_1_i/axi_uart16550_5/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_5/design_1_axi_uart16550_0_5.xdc] for cell 'design_1_i/axi_uart16550_5/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_board.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_board.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3.xdc] for cell 'design_1_i/canfd_4/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3.xdc] for cell 'design_1_i/canfd_4/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2.xdc] for cell 'design_1_i/canfd_3/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2.xdc] for cell 'design_1_i/canfd_3/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1.xdc] for cell 'design_1_i/canfd_11/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1.xdc] for cell 'design_1_i/canfd_11/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0.xdc] for cell 'design_1_i/canfd_10/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0.xdc] for cell 'design_1_i/canfd_10/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_canfd/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_canfd/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_929b_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_929b_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/bd_929b_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/bd_929b_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/ip_0/synth/bd_929b_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/ip_0/synth/bd_929b_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_canfd/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_canfd/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_7_0/design_1_axi_uart16550_7_0.xdc] for cell 'design_1_i/axi_uart16550_7/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_7_0/design_1_axi_uart16550_7_0.xdc] for cell 'design_1_i/axi_uart16550_7/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_7_0/design_1_axi_uart16550_7_0_board.xdc] for cell 'design_1_i/axi_uart16550_7/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_7_0/design_1_axi_uart16550_7_0_board.xdc] for cell 'design_1_i/axi_uart16550_7/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_6_0/design_1_axi_uart16550_6_0.xdc] for cell 'design_1_i/axi_uart16550_6/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_6_0/design_1_axi_uart16550_6_0.xdc] for cell 'design_1_i/axi_uart16550_6/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_6_0/design_1_axi_uart16550_6_0_board.xdc] for cell 'design_1_i/axi_uart16550_6/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_6_0/design_1_axi_uart16550_6_0_board.xdc] for cell 'design_1_i/axi_uart16550_6/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/synth/bd_926b_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/synth/bd_926b_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/synth/bd_53da_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/synth/bd_53da_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/bd_53da_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/bd_53da_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/ip_0/synth/bd_53da_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/ip_0/synth/bd_53da_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_0/bd_53da_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/eth_buf/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_0/bd_53da_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/synth/design_1_axi_ethernet_3_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/synth/design_1_axi_ethernet_3_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/design_1_axi_ethernet_3_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/design_1_axi_ethernet_3_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/design_1_axi_ethernet_4_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/design_1_axi_ethernet_4_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/bd_926b_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/bd_926b_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/ip_0/synth/bd_926b_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/ip_0/synth/bd_926b_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_0/bd_926b_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_0/bd_926b_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_sw_mac_100M/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_sw_mac_100M/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0.xdc] for cell 'design_1_i/canfd_9/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0.xdc] for cell 'design_1_i/canfd_9/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0.xdc] for cell 'design_1_i/canfd_8/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0.xdc] for cell 'design_1_i/canfd_8/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0.xdc] for cell 'design_1_i/canfd_7/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0.xdc] for cell 'design_1_i/canfd_7/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0.xdc] for cell 'design_1_i/canfd_6/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0.xdc] for cell 'design_1_i/canfd_6/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0.xdc] for cell 'design_1_i/canfd_5/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0.xdc] for cell 'design_1_i/canfd_5/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0.xdc] for cell 'design_1_i/canfd_2/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0.xdc] for cell 'design_1_i/canfd_2/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0.xdc] for cell 'design_1_i/canfd_1/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0.xdc] for cell 'design_1_i/canfd_1/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_0_0/design_1_canfd_0_0.xdc] for cell 'design_1_i/canfd_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_0_0/design_1_canfd_0_0.xdc] for cell 'design_1_i/canfd_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_sw_mac_100M/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_sw_mac_100M/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0.xdc] for cell 'design_1_i/gmii_to_rgmii_2/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0.xdc] for cell 'design_1_i/gmii_to_rgmii_2/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0.xdc] for cell 'design_1_i/gmii_to_rgmii_1/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0.xdc] for cell 'design_1_i/gmii_to_rgmii_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/synth/design_1_axi_ethernet_4_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/synth/design_1_axi_ethernet_4_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'card1_gpio_resv1_1V8'. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:925]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:925]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'card1_gpio_resv2_1V8'. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:926]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:926]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'card1_gpio_resv1_1V8'. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:928]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:928]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'card1_gpio_resv2_1V8'. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:929]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:929]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc]
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_0/synth/bd_926b_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/eth_buf/U0'
INFO: [Timing 38-2] Deriving generated clocks [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_0/synth/bd_926b_eth_buf_0.xdc:64]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_0/synth/bd_926b_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/synth/bd_926b_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/synth/bd_926b_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_0/synth/bd_53da_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/eth_buf/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_0/synth/bd_53da_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/synth/bd_53da_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/synth/bd_53da_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:7]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_1/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_1_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0_clocks.xdc:7]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_2/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_2_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0_clocks.xdc:7]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_2/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_0_0/design_1_canfd_0_0_clocks.xdc] for cell 'design_1_i/canfd_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_0_0/design_1_canfd_0_0_clocks.xdc] for cell 'design_1_i/canfd_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0_clocks.xdc] for cell 'design_1_i/canfd_1/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0_clocks.xdc] for cell 'design_1_i/canfd_1/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0_clocks.xdc] for cell 'design_1_i/canfd_2/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0_clocks.xdc] for cell 'design_1_i/canfd_2/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0_clocks.xdc] for cell 'design_1_i/canfd_5/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0_clocks.xdc] for cell 'design_1_i/canfd_5/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0_clocks.xdc] for cell 'design_1_i/canfd_6/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0_clocks.xdc] for cell 'design_1_i/canfd_6/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0_clocks.xdc] for cell 'design_1_i/canfd_7/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0_clocks.xdc] for cell 'design_1_i/canfd_7/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0_clocks.xdc] for cell 'design_1_i/canfd_8/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0_clocks.xdc] for cell 'design_1_i/canfd_8/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0_clocks.xdc] for cell 'design_1_i/canfd_9/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0_clocks.xdc] for cell 'design_1_i/canfd_9/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0_clocks.xdc] for cell 'design_1_i/canfd_10/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0_clocks.xdc] for cell 'design_1_i/canfd_10/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1_clocks.xdc] for cell 'design_1_i/canfd_11/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1_clocks.xdc] for cell 'design_1_i/canfd_11/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2_clocks.xdc] for cell 'design_1_i/canfd_3/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2_clocks.xdc] for cell 'design_1_i/canfd_3/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3_clocks.xdc] for cell 'design_1_i/canfd_4/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3_clocks.xdc] for cell 'design_1_i/canfd_4/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_929b_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_929b_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_xc_ps_clu/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_xc_ps_clu/s00_couplers/auto_us/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s00_couplers/auto_us/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s01_couplers/auto_us/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s02_couplers/auto_us/inst'
INFO: [Project 1-1715] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 155 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 11071.703 ; gain = 0.000 ; free physical = 1685 ; free virtual = 15382
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1110 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 18 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 50 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 10 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 432 instances
  RAM16X1S => RAM32X1S (RAMS32): 210 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 39 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 87 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 264 instances

open_run: Time (s): cpu = 00:02:45 ; elapsed = 00:01:44 . Memory (MB): peak = 11071.703 ; gain = 0.000 ; free physical = 1611 ; free virtual = 15315
report_route_status
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :      308223 :
       # of nets with no placed pins.......... :      306481 :
       # of nets not needing routing.......... :        1180 :
           # of internally routed nets........ :         205 :
           # of nets with no loads............ :         975 :
       # of routable nets..................... :          34 :
           # of unrouted nets................. :          34 :
       # of nets with routing errors.......... :         528 :
           # of nets with some unplaced pins.. :         528 :
           # of nets with some unrouted pins.. :         250 :
   ------------------------------------------- : ----------- :


Nets with Routing Errors: (only the first 10 nets are listed)
  GLOBAL_LOGIC0
    Unplaced Pins -- only the first 10 are listed, use -show_all to get the full list:
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/CI_TOP
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[0]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[1]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[2]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[3]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[4]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[5]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[6]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[7]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/S[5]
  GLOBAL_LOGIC1
    Unplaced Pins -- only the first 10 are listed, use -show_all to get the full list:
      design_1_i/CHIPDLIN_0/inst/U_DAXIWRAP/axi_arvalid_reg_reg/CE
      design_1_i/CHIPDLIN_0/inst/U_DAXIWRAP/axi_awvalid_reg_reg/CE
      design_1_i/CHIPDLIN_0/inst/U_DAXIWRAP/axi_bvalid_reg_reg/CE
      design_1_i/CHIPDLIN_0/inst/U_DAXIWRAP/axi_rdata_req_reg_reg/CE
      design_1_i/CHIPDLIN_0/inst/U_DAXIWRAP/axi_rvalid_reg_reg/CE
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[0]/CE
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[10]/CE
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]/CE
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[12]/CE
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[12]_i_5_CARRY8/CI
  GPIO_tri_iobuf_0/O
    Unplaced Pin: design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOI[0]
  GPIO_tri_iobuf_1/O
    Unplaced Pin: design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOI[1]
  GPIO_tri_iobuf_2/O
    Unplaced Pin: design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOI[2]
  GPIO_tri_iobuf_3/O
    Unplaced Pin: design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOI[3]
  card1_can_rx_0_IBUF_inst/O
    Unplaced Pins:
      design_1_i/canfd_0/inst/can_inst/ol/olglue/CAN_PHY_RX_I_NEG_FLOP_i_1/I0
      design_1_i/canfd_0/inst/can_inst/tl/clkdiv/CAN_PHY_RX_I_NEG_FLOP_X2_i_1/I2
  card1_can_rx_10_IBUF_inst/O
    Unplaced Pins:
      design_1_i/canfd_10/inst/can_inst/ol/olglue/CAN_PHY_RX_I_NEG_FLOP_i_1/I0
      design_1_i/canfd_10/inst/can_inst/tl/clkdiv/CAN_PHY_RX_I_NEG_FLOP_X2_i_1/I2
  card1_can_rx_11_IBUF_inst/O
    Unplaced Pins:
      design_1_i/canfd_11/inst/can_inst/ol/olglue/CAN_PHY_RX_I_NEG_FLOP_i_1/I0
      design_1_i/canfd_11/inst/can_inst/tl/clkdiv/CAN_PHY_RX_I_NEG_FLOP_X2_i_1/I2
  card1_can_rx_1_IBUF_inst/O
    Unplaced Pins:
      design_1_i/canfd_1/inst/can_inst/ol/olglue/CAN_PHY_RX_I_NEG_FLOP_i_1/I0
      design_1_i/canfd_1/inst/can_inst/tl/clkdiv/CAN_PHY_RX_I_NEG_FLOP_X2_i_1/I2

open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11194.953 ; gain = 0.000 ; free physical = 873 ; free virtual = 15559
INFO: [Netlist 29-17] Analyzing 6132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 11194.953 ; gain = 0.000 ; free physical = 523 ; free virtual = 15027
Restored from archive | CPU: 11.920000 secs | Memory: 187.297295 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 11194.953 ; gain = 0.000 ; free physical = 518 ; free virtual = 15022
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 11194.953 ; gain = 0.000 ; free physical = 539 ; free virtual = 15045
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1111 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (inverted pins: RSTA) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances
  DSP48E2 => DSP48E2 (inverted pins: RSTB) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 50 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 10 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 240 instances
  RAM16X1D => RAM32X1S (RAMS32): 192 instances
  RAM16X1S => RAM32X1S (RAMS32): 210 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 39 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 87 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 264 instances

open_run: Time (s): cpu = 00:01:10 ; elapsed = 00:01:06 . Memory (MB): peak = 11194.953 ; gain = 0.000 ; free physical = 466 ; free virtual = 14978
open_report: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 11194.953 ; gain = 0.000 ; free physical = 262 ; free virtual = 14787
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
show_objects -name find_1 [get_nets -hierarchical -top_net_of_hierarchical_group -filter { ROUTE_STATUS == "UNROUTED" } ]
show_objects -name find_2 [get_nets -hierarchical -top_net_of_hierarchical_group -filter { ROUTE_STATUS == "UNROUTED" } ]
show_objects -name find_3 [get_nets -hierarchical -top_net_of_hierarchical_group "*axi_ethernet_1*" ]
report_route_status
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :      270648 :
       # of nets not needing routing.......... :       91568 :
           # of internally routed nets........ :       88878 :
           # of nets with no loads............ :        2690 :
       # of routable nets..................... :      179080 :
           # of unrouted nets................. :           2 :
           # of fully routed nets............. :      179078 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :

report_route_status
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :      270648 :
       # of nets not needing routing.......... :       91568 :
           # of internally routed nets........ :       88878 :
           # of nets with no loads............ :        2690 :
       # of routable nets..................... :      179080 :
           # of unrouted nets................. :           2 :
           # of fully routed nets............. :      179078 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :

open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_0
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_1
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_2
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_3
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_4
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_5
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_6
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_7
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw0_fifo
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw1_fifo
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_2
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw2_fifo
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_1_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_lin_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_canfd_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_0
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_1
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_2
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_5
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_6
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_7
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_8
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_9
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_canfd
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_0
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_1
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_sw_mac_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_10
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_11
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_3
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_4
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_1
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_2
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_3
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_4
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_5
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_6
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_7
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_uart_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sgmii_signal_detect
Adding component instance block -- xilinx.com:hls:timestamp:1.0 - timestamp_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_ps_clu
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_ps_mac
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_8
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_9
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac2_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac0_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac1_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_clu_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw2_fifo1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw1_fifo1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw0_fifo1
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_10
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_11
Adding component instance block -- xilinx.com:hls:clu:1.0 - clu_0
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_2
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_1
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_0
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_0
Excluding slave segment /axi_ethernet_2/s_axi/Reg0 from address space /mac_logger_2/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw2_fifo/S_AXI/Mem0 from address space /mac_logger_2/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_1/s_axi/Reg0 from address space /mac_logger_1/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw1_fifo/S_AXI/Mem0 from address space /mac_logger_1/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_0/s_axi/Reg0 from address space /mac_logger_0/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw0_fifo/S_AXI/Mem0 from address space /mac_logger_0/Data_m_axi_mac_fifo.
Successfully read diagram <design_1> from block design file </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu5ev-sfvc784-2-i
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11249.949 ; gain = 0.000 ; free physical = 618 ; free virtual = 13910
INFO: [Netlist 29-17] Analyzing 6141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1_board.xdc] for cell 'design_1_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1_board.xdc] for cell 'design_1_i/axi_uart16550_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_5/design_1_axi_uart16550_0_5_board.xdc] for cell 'design_1_i/axi_uart16550_5/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_5/design_1_axi_uart16550_0_5_board.xdc] for cell 'design_1_i/axi_uart16550_5/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_4/design_1_axi_uart16550_0_4.xdc] for cell 'design_1_i/axi_uart16550_4/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_4/design_1_axi_uart16550_0_4.xdc] for cell 'design_1_i/axi_uart16550_4/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_4/design_1_axi_uart16550_0_4_board.xdc] for cell 'design_1_i/axi_uart16550_4/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_4/design_1_axi_uart16550_0_4_board.xdc] for cell 'design_1_i/axi_uart16550_4/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_3/design_1_axi_uart16550_0_3.xdc] for cell 'design_1_i/axi_uart16550_3/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_3/design_1_axi_uart16550_0_3.xdc] for cell 'design_1_i/axi_uart16550_3/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_3/design_1_axi_uart16550_0_3_board.xdc] for cell 'design_1_i/axi_uart16550_3/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_3/design_1_axi_uart16550_0_3_board.xdc] for cell 'design_1_i/axi_uart16550_3/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_2/design_1_axi_uart16550_0_2.xdc] for cell 'design_1_i/axi_uart16550_2/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_2/design_1_axi_uart16550_0_2.xdc] for cell 'design_1_i/axi_uart16550_2/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_2/design_1_axi_uart16550_0_2_board.xdc] for cell 'design_1_i/axi_uart16550_2/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_2/design_1_axi_uart16550_0_2_board.xdc] for cell 'design_1_i/axi_uart16550_2/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1.xdc] for cell 'design_1_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1.xdc] for cell 'design_1_i/axi_uart16550_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_5/design_1_axi_uart16550_0_5.xdc] for cell 'design_1_i/axi_uart16550_5/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_5/design_1_axi_uart16550_0_5.xdc] for cell 'design_1_i/axi_uart16550_5/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_board.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_board.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3.xdc] for cell 'design_1_i/canfd_4/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3.xdc] for cell 'design_1_i/canfd_4/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2.xdc] for cell 'design_1_i/canfd_3/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2.xdc] for cell 'design_1_i/canfd_3/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1.xdc] for cell 'design_1_i/canfd_11/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1.xdc] for cell 'design_1_i/canfd_11/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0.xdc] for cell 'design_1_i/canfd_10/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0.xdc] for cell 'design_1_i/canfd_10/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_canfd/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_canfd/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_929b_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_929b_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/bd_929b_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/bd_929b_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/ip_0/synth/bd_929b_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/ip_0/synth/bd_929b_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc:85]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_canfd/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_canfd/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_7_0/design_1_axi_uart16550_7_0.xdc] for cell 'design_1_i/axi_uart16550_7/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_7_0/design_1_axi_uart16550_7_0.xdc] for cell 'design_1_i/axi_uart16550_7/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_7_0/design_1_axi_uart16550_7_0_board.xdc] for cell 'design_1_i/axi_uart16550_7/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_7_0/design_1_axi_uart16550_7_0_board.xdc] for cell 'design_1_i/axi_uart16550_7/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_6_0/design_1_axi_uart16550_6_0.xdc] for cell 'design_1_i/axi_uart16550_6/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_6_0/design_1_axi_uart16550_6_0.xdc] for cell 'design_1_i/axi_uart16550_6/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_6_0/design_1_axi_uart16550_6_0_board.xdc] for cell 'design_1_i/axi_uart16550_6/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_6_0/design_1_axi_uart16550_6_0_board.xdc] for cell 'design_1_i/axi_uart16550_6/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/synth/bd_926b_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/synth/bd_926b_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/synth/bd_53da_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/synth/bd_53da_pcs_pma_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/bd_53da_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/bd_53da_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/ip_0/synth/bd_53da_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/ip_0/synth/bd_53da_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0.xdc:76]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_0/bd_53da_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/eth_buf/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_0/bd_53da_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/synth/design_1_axi_ethernet_3_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/synth/design_1_axi_ethernet_3_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/design_1_axi_ethernet_3_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/design_1_axi_ethernet_3_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/design_1_axi_ethernet_4_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/design_1_axi_ethernet_4_0_board.xdc] for cell 'design_1_i/axi_ethernet_2/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/bd_926b_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/bd_926b_pcs_pma_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/ip_0/synth/bd_926b_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/ip_0/synth/bd_926b_pcs_pma_0_gt.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_0/bd_926b_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_0/bd_926b_eth_buf_0_board.xdc] for cell 'design_1_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_sw_mac_100M/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_sw_mac_100M/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0.xdc] for cell 'design_1_i/canfd_9/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0.xdc] for cell 'design_1_i/canfd_9/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0.xdc] for cell 'design_1_i/canfd_8/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0.xdc] for cell 'design_1_i/canfd_8/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0.xdc] for cell 'design_1_i/canfd_7/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0.xdc] for cell 'design_1_i/canfd_7/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0.xdc] for cell 'design_1_i/canfd_6/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0.xdc] for cell 'design_1_i/canfd_6/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0.xdc] for cell 'design_1_i/canfd_5/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0.xdc] for cell 'design_1_i/canfd_5/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0.xdc] for cell 'design_1_i/canfd_2/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0.xdc] for cell 'design_1_i/canfd_2/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0.xdc] for cell 'design_1_i/canfd_1/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0.xdc] for cell 'design_1_i/canfd_1/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_0_0/design_1_canfd_0_0.xdc] for cell 'design_1_i/canfd_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_0_0/design_1_canfd_0_0.xdc] for cell 'design_1_i/canfd_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_sw_mac_100M/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_sw_mac_100M/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0.xdc] for cell 'design_1_i/gmii_to_rgmii_2/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0.xdc] for cell 'design_1_i/gmii_to_rgmii_2/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0.xdc] for cell 'design_1_i/gmii_to_rgmii_1/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0.xdc] for cell 'design_1_i/gmii_to_rgmii_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/synth/design_1_axi_ethernet_4_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/synth/design_1_axi_ethernet_4_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'card1_gpio_resv1_1V8'. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:925]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:925]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'card1_gpio_resv2_1V8'. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:926]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:926]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'card1_gpio_resv1_1V8'. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:928]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:928]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'card1_gpio_resv2_1V8'. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:929]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc:929]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc]
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_0/synth/bd_926b_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/eth_buf/U0'
INFO: [Timing 38-2] Deriving generated clocks [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_0/synth/bd_926b_eth_buf_0.xdc:64]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_0/synth/bd_926b_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_926b_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/synth/bd_926b_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/ip/ip_2/synth/bd_926b_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_0/synth/bd_53da_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/eth_buf/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_0/synth/bd_53da_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_1/synth/bd_53da_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_2/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/synth/bd_53da_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/ip/ip_2/synth/bd_53da_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_2/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:7]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_1/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_1_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0_clocks.xdc:7]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_1/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_2/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_2_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0_clocks.xdc:7]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_2/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_0_0/design_1_canfd_0_0_clocks.xdc] for cell 'design_1_i/canfd_0/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_0_0/design_1_canfd_0_0_clocks.xdc] for cell 'design_1_i/canfd_0/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0_clocks.xdc] for cell 'design_1_i/canfd_1/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_1_0/design_1_canfd_1_0_clocks.xdc] for cell 'design_1_i/canfd_1/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0_clocks.xdc] for cell 'design_1_i/canfd_2/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_2_0/design_1_canfd_2_0_clocks.xdc] for cell 'design_1_i/canfd_2/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0_clocks.xdc] for cell 'design_1_i/canfd_5/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_3_0/design_1_canfd_3_0_clocks.xdc] for cell 'design_1_i/canfd_5/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0_clocks.xdc] for cell 'design_1_i/canfd_6/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_4_0/design_1_canfd_4_0_clocks.xdc] for cell 'design_1_i/canfd_6/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0_clocks.xdc] for cell 'design_1_i/canfd_7/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_5_0/design_1_canfd_5_0_clocks.xdc] for cell 'design_1_i/canfd_7/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0_clocks.xdc] for cell 'design_1_i/canfd_8/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_6_0/design_1_canfd_6_0_clocks.xdc] for cell 'design_1_i/canfd_8/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0_clocks.xdc] for cell 'design_1_i/canfd_9/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_7_0/design_1_canfd_7_0_clocks.xdc] for cell 'design_1_i/canfd_9/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0_clocks.xdc] for cell 'design_1_i/canfd_10/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_0/design_1_canfd_8_0_clocks.xdc] for cell 'design_1_i/canfd_10/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1_clocks.xdc] for cell 'design_1_i/canfd_11/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_1/design_1_canfd_8_1_clocks.xdc] for cell 'design_1_i/canfd_11/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2_clocks.xdc] for cell 'design_1_i/canfd_3/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_2/design_1_canfd_8_2_clocks.xdc] for cell 'design_1_i/canfd_3/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3_clocks.xdc] for cell 'design_1_i/canfd_4/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3_clocks.xdc:3]
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_canfd_8_3/design_1_canfd_8_3_clocks.xdc] for cell 'design_1_i/canfd_4/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc] for cell 'design_1_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_929b_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_929b_pcs_pma_0.xdc] for cell 'design_1_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_xc_ps_clu/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_xc_ps_clu/s00_couplers/auto_us/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s00_couplers/auto_us/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s01_couplers/auto_us/inst'
Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_xc_ps_mac/s02_couplers/auto_us/inst'
INFO: [Project 1-1715] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 155 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 12218.391 ; gain = 0.000 ; free physical = 990 ; free virtual = 13623
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1110 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 18 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 50 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 10 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 432 instances
  RAM16X1S => RAM32X1S (RAMS32): 210 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 39 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 87 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 264 instances

open_run: Time (s): cpu = 00:02:44 ; elapsed = 00:01:41 . Memory (MB): peak = 12224.398 ; gain = 1027.445 ; free physical = 789 ; free virtual = 13431
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
report_route_status
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :      308223 :
       # of nets with no placed pins.......... :      306481 :
       # of nets not needing routing.......... :        1180 :
           # of internally routed nets........ :         205 :
           # of nets with no loads............ :         975 :
       # of routable nets..................... :          34 :
           # of unrouted nets................. :          34 :
       # of nets with routing errors.......... :         528 :
           # of nets with some unplaced pins.. :         528 :
           # of nets with some unrouted pins.. :         250 :
   ------------------------------------------- : ----------- :


Nets with Routing Errors: (only the first 10 nets are listed)
  GLOBAL_LOGIC0
    Unplaced Pins -- only the first 10 are listed, use -show_all to get the full list:
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/CI_TOP
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[0]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[1]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[2]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[3]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[4]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[5]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[6]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/DI[7]
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]_i_2_CARRY8/S[5]
  GLOBAL_LOGIC1
    Unplaced Pins -- only the first 10 are listed, use -show_all to get the full list:
      design_1_i/CHIPDLIN_0/inst/U_DAXIWRAP/axi_arvalid_reg_reg/CE
      design_1_i/CHIPDLIN_0/inst/U_DAXIWRAP/axi_awvalid_reg_reg/CE
      design_1_i/CHIPDLIN_0/inst/U_DAXIWRAP/axi_bvalid_reg_reg/CE
      design_1_i/CHIPDLIN_0/inst/U_DAXIWRAP/axi_rdata_req_reg_reg/CE
      design_1_i/CHIPDLIN_0/inst/U_DAXIWRAP/axi_rvalid_reg_reg/CE
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[0]/CE
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[10]/CE
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[11]/CE
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[12]/CE
      design_1_i/CHIPDLIN_0/inst/U_DLIN/A3Orx5lF9tA_reg[12]_i_5_CARRY8/CI
  GPIO_tri_iobuf_0/O
    Unplaced Pin: design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOI[0]
  GPIO_tri_iobuf_1/O
    Unplaced Pin: design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOI[1]
  GPIO_tri_iobuf_2/O
    Unplaced Pin: design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOI[2]
  GPIO_tri_iobuf_3/O
    Unplaced Pin: design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOI[3]
  card1_can_rx_0_IBUF_inst/O
    Unplaced Pins:
      design_1_i/canfd_0/inst/can_inst/ol/olglue/CAN_PHY_RX_I_NEG_FLOP_i_1/I0
      design_1_i/canfd_0/inst/can_inst/tl/clkdiv/CAN_PHY_RX_I_NEG_FLOP_X2_i_1/I2
  card1_can_rx_10_IBUF_inst/O
    Unplaced Pins:
      design_1_i/canfd_10/inst/can_inst/ol/olglue/CAN_PHY_RX_I_NEG_FLOP_i_1/I0
      design_1_i/canfd_10/inst/can_inst/tl/clkdiv/CAN_PHY_RX_I_NEG_FLOP_X2_i_1/I2
  card1_can_rx_11_IBUF_inst/O
    Unplaced Pins:
      design_1_i/canfd_11/inst/can_inst/ol/olglue/CAN_PHY_RX_I_NEG_FLOP_i_1/I0
      design_1_i/canfd_11/inst/can_inst/tl/clkdiv/CAN_PHY_RX_I_NEG_FLOP_X2_i_1/I2
  card1_can_rx_1_IBUF_inst/O
    Unplaced Pins:
      design_1_i/canfd_1/inst/can_inst/ol/olglue/CAN_PHY_RX_I_NEG_FLOP_i_1/I0
      design_1_i/canfd_1/inst/can_inst/tl/clkdiv/CAN_PHY_RX_I_NEG_FLOP_X2_i_1/I2

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG_GT}] [get_bd_cells util_ds_buf_0]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
current_bd_design [get_bd_designs bd_929b]
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_929b_pcs_pma_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_929b_pcs_pma_0: PART : xczu5ev-sfvc784-2-i
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_929b_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_929b_pcs_pma_0: Standard : SGMII
current_bd_design [get_bd_designs design_1]
delete_bd_objs [get_bd_nets axi_ethernet_0_rxoutclk]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_0/rxoutclk] [get_bd_pins util_ds_buf_0/BUFG_GT_I]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_O] [get_bd_pins axi_ethernet_0/rxuserclk]
connect_bd_net [get_bd_pins axi_ethernet_0/rxuserclk2] [get_bd_pins util_ds_buf_0/BUFG_GT_O]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
save_bd_design
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_CE] [get_bd_pins sgmii_signal_detect/dout]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
copy_bd_objs /  [get_bd_cells {sgmii_signal_detect}]
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
set_property -dict [list CONFIG.CONST_WIDTH {3} CONFIG.CONST_VAL {0}] [get_bd_cells sgmii_signal_detect1]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
set_property location {8 4231 1235} [get_bd_cells sgmii_signal_detect1]
connect_bd_net [get_bd_pins sgmii_signal_detect1/dout] [get_bd_pins util_ds_buf_0/BUFG_GT_DIV]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_CEMASK] [get_bd_pins sgmii_signal_detect/dout]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_CLR] [get_bd_pins sgmii_signal_detect/dout]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_CLRMASK] [get_bd_pins sgmii_signal_detect/dout]
save_bd_design
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_1
endgroup
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
current_design impl_1
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 13804.164 ; gain = 0.000 ; free physical = 343 ; free virtual = 2434
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells util_ds_buf_1]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
startgroup
set_property -dict [list CONFIG.CONST_VAL {b000}] [get_bd_cells sgmii_signal_detect1]
endgroup
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
startgroup
endgroup
copy_bd_objs /  [get_bd_cells {sgmii_signal_detect}]
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
set_property location {8 4251 1153} [get_bd_cells sgmii_signal_detect2]
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells sgmii_signal_detect2]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
disconnect_bd_net /xlconstant_0_dout [get_bd_pins util_ds_buf_0/BUFG_GT_CLR]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
startgroup
connect_bd_net [get_bd_pins sgmii_signal_detect2/dout] [get_bd_pins util_ds_buf_0/BUFG_GT_CLR]
endgroup
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
disconnect_bd_net /xlconstant_0_dout [get_bd_pins util_ds_buf_0/BUFG_GT_CLRMASK]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_CLRMASK] [get_bd_pins sgmii_signal_detect2/dout]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
save_bd_design
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_canfd clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_canfd clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_1_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_1_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_xc_ps_clu/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_xc_ps_clu/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_xc_ps_mac/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_xc_ps_mac/xbar/M00_AXI(0)
WARNING: [BD 41-927] Following properties on pin /clu_0/ap_clk have been updated from connected ip, but BD cell '/clu_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </clu_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_2/ap_clk have been updated from connected ip, but BD cell '/mac_logger_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_1/ap_clk have been updated from connected ip, but BD cell '/mac_logger_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_0/ap_clk have been updated from connected ip, but BD cell '/mac_logger_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_0> to completely resolve these warnings.
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_rid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_bid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac2_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac2_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac0_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac0_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac1_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac1_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_rid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_bid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac2_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac2_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac0_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac0_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac1_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac1_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/hw_handoff/design_1_axi_ethernet_3_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/hw_handoff/design_1_axi_ethernet_3_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/synth/design_1_axi_ethernet_3_0.hwdef
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/hw_handoff/design_1_axi_ethernet_4_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/hw_handoff/design_1_axi_ethernet_4_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/synth/design_1_axi_ethernet_4_0.hwdef
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hw_handoff/design_1_axi_ethernet_0_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hw_handoff/design_1_axi_ethernet_0_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/design_1_axi_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sgmii_signal_detect1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sgmii_signal_detect2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_1_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_clu/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s01_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac2_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac0_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac1_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_clu_ipcore/s01_couplers/auto_pc .
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-70] Application Exception: Fork failed.
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 14 09:24:15 2023...
