# do {mcu_to_fpga_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:45:04 on Dec 03,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/util/math/xilinx/math_mult_32/math_mult_32_sim_netlist.v ../../../../../../firmware/fpga/xcorr/xilinx/axis_xcorr_tag_0/axis_xcorr_tag_0_sim_netlist.v ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/peak/axis_cabs_all.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_bus.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/util/axis/axis_fan_out.v ../../../../../../firmware/fpga/peak/axis_peak_all.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/mpu_if/axis_tag_data.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/xcorr/axis_xcorr_all.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs.v ../../../../../../firmware/fpga/util/math/math_log2.v ../../../../../../firmware/fpga/util/math/math_pow2.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
# -- Skipping module math_mult_32
# -- Skipping module math_mult_32_mult_gen_v12_0_13
# -- Skipping module glbl
# -- Skipping module axis_xcorr_tag_0
# -- Skipping module axis_xcorr_tag_0_fir_compiler_v7_2_10
# -- Skipping module ad9361_cmos_if
# -- Skipping module ad9361_dual
# -- Skipping module ad9361_dual_axis
# -- Skipping module ad9361_dual_spi
# ** Error: ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v(20): (vlog-2730) Undefined variable: 'NUM_REGS'.
# -- Skipping module anchor_clk_gen
# -- Skipping module anchor_top
# -- Skipping module axis_cabs_all
# -- Skipping module axis_clk_conv_bus
# -- Skipping module axis_fan_in
# -- Skipping module axis_fan_out
# -- Skipping module axis_peak_all
# -- Skipping module axis_peak_detn
# -- Skipping module axis_tag_data
# -- Skipping module axis_to_mem
# -- Skipping module axis_xcorr_all
# -- Skipping module counter
# -- Skipping module filt_boxcar
# -- Skipping module math_add_96
# -- Skipping module math_cabs
# -- Skipping module math_log2
# -- Skipping module math_pow2
# -- Skipping module oh_to_bin
# -- Skipping module shift_reg
# -- Skipping module mcu_to_fpga_tb
# End time: 16:45:05 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# ** Error: C:/modeltech64_10.5/win64/vlog failed.
# Error in macro ./mcu_to_fpga_tb_compile.do line 44
# C:/modeltech64_10.5/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  "+incdir+../../../../../../firmware/fpga/include" \
# "../../../../../../firmware/fpga/util/math/xilinx/math_mult_3..."
