Analysis & Synthesis report for design_project
Wed Dec 04 21:59:06 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Dec 04 21:59:06 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; design_project                              ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top_level          ; design_project     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 04 21:58:44 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off design_project -c design_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vcr_files/vcr_functional_unit.sv
    Info (12023): Found entity 1: VCR_Functional_Unit File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/VCR_Functional_Unit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vcr_files/vcr_decoder.sv
    Info (12023): Found entity 1: vcr_decoder File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vcr_files/signaldecoder.sv
    Info (12023): Found entity 1: SignalDecoder File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/SignalDecoder.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vcr_files/shiftregister.sv
    Info (12023): Found entity 1: ShiftRegister File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/ShiftRegister.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vcr_files/readstate.sv
    Info (12023): Found entity 1: ReadState File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/ReadState.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vcr_files/displaydecoder.sv
    Info (12023): Found entity 1: DisplayDecoder File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/DisplayDecoder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file parsed_clock/parser.sv
    Info (12023): Found entity 1: parser File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file parsed_clock/enable_flip_flop.bdf
    Info (12023): Found entity 1: enable_flip_flop
Info (12021): Found 1 design units, including 1 entities, in source file parsed_clock/delay.bdf
    Info (12023): Found entity 1: delay
Info (12021): Found 1 design units, including 1 entities, in source file parsed_clock/counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file parsed_clock/comparator.sv
    Info (12023): Found entity 1: comparator File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level.bdf
    Info (12023): Found entity 1: top_level
Info (12021): Found 1 design units, including 1 entities, in source file l293d_encoder/testbench/sv_blocks/l293d_test_chip.sv
    Info (12023): Found entity 1: L293D_test_chip File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/L293D_encoder/testbench/sv_blocks/L293D_test_chip.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file l293d_encoder/testbench/blocks/motor_simple_test.bdf
    Info (12023): Found entity 1: motor_simple_test
Info (12021): Found 1 design units, including 1 entities, in source file l293d_encoder/l293d_encoder.sv
    Info (12023): Found entity 1: L293D_encoder File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/L293D_encoder/L293D_encoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file nes_decoder/test/sv_blocks/nes_test_controller.sv
    Info (12023): Found entity 1: nes_test_controller File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/nes_decoder/test/sv_blocks/nes_test_controller.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file nes_decoder/test/blocks/nes_test.bdf
    Info (12023): Found entity 1: nes_test
Info (12021): Found 1 design units, including 1 entities, in source file nes_decoder/nes_decoder.sv
    Info (12023): Found entity 1: nes_decoder File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/nes_decoder/nes_decoder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file nes_to_motor/nes_to_motor.sv
    Info (12023): Found entity 1: nes_to_motor File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/nes_to_motor/nes_to_motor.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file parsed_clock/parsed_clock.bdf
    Info (12023): Found entity 1: parsed_clock
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_6/sevenseg.sv
    Info (12023): Found entity 1: sevenseg File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/seven_seg_6/sevenseg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_6/seven_seg_6.bdf
    Info (12023): Found entity 1: seven_seg_6
Info (12021): Found 1 design units, including 1 entities, in source file parsed_clock/mux4.sv
    Info (12023): Found entity 1: mux4 File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/mux4.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vcr_files/mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/mux2.sv Line: 3
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (275085): Found inconsistent dimensions for element "segs5"
Warning (275080): Converted elements in bus name "segs5" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "segs5[6..0]" to "segs56..0"
Warning (275009): Pin "switch1" not connected
Info (12128): Elaborating entity "nes_decoder" for hierarchy "nes_decoder:wow"
Warning (10230): Verilog HDL assignment warning at nes_decoder.sv(90): truncated value with size 32 to match size of target (4) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/nes_decoder/nes_decoder.sv Line: 90
Info (12128): Elaborating entity "L293D_encoder" for hierarchy "L293D_encoder:asd"
Info (12128): Elaborating entity "nes_to_motor" for hierarchy "nes_to_motor:dsa"
Info (12128): Elaborating entity "seven_seg_6" for hierarchy "seven_seg_6:inst4"
Info (12128): Elaborating entity "sevenseg" for hierarchy "seven_seg_6:inst4|sevenseg:inst"
Info (12128): Elaborating entity "parsed_clock" for hierarchy "parsed_clock:inst5"
Info (12128): Elaborating entity "parser" for hierarchy "parsed_clock:inst5|parser:inst3"
Warning (10230): Verilog HDL assignment warning at parser.sv(17): truncated value with size 32 to match size of target (30) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 17
Warning (10230): Verilog HDL assignment warning at parser.sv(19): truncated value with size 32 to match size of target (6) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 19
Warning (10230): Verilog HDL assignment warning at parser.sv(20): truncated value with size 32 to match size of target (4) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 20
Warning (10230): Verilog HDL assignment warning at parser.sv(21): truncated value with size 32 to match size of target (4) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 21
Warning (10230): Verilog HDL assignment warning at parser.sv(23): truncated value with size 32 to match size of target (6) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 23
Warning (10230): Verilog HDL assignment warning at parser.sv(24): truncated value with size 32 to match size of target (4) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 24
Warning (10230): Verilog HDL assignment warning at parser.sv(25): truncated value with size 32 to match size of target (4) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 25
Warning (10230): Verilog HDL assignment warning at parser.sv(27): truncated value with size 32 to match size of target (5) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 27
Warning (10230): Verilog HDL assignment warning at parser.sv(28): truncated value with size 32 to match size of target (4) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 28
Warning (10230): Verilog HDL assignment warning at parser.sv(29): truncated value with size 32 to match size of target (4) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv Line: 29
Info (12128): Elaborating entity "counter" for hierarchy "parsed_clock:inst5|counter:inst"
Warning (10230): Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (30) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/counter.sv Line: 8
Info (12128): Elaborating entity "delay" for hierarchy "parsed_clock:inst5|delay:inst6"
Info (12128): Elaborating entity "mux4" for hierarchy "parsed_clock:inst5|delay:inst6|mux4:inst"
Info (12128): Elaborating entity "enable_flip_flop" for hierarchy "parsed_clock:inst5|enable_flip_flop:inst7"
Info (12128): Elaborating entity "comparator" for hierarchy "parsed_clock:inst5|comparator:inst1"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:inst3"
Info (12128): Elaborating entity "DisplayDecoder" for hierarchy "DisplayDecoder:inst"
Info (12128): Elaborating entity "vcr_decoder" for hierarchy "vcr_decoder:inst2"
Warning (10036): Verilog HDL or VHDL warning at vcr_decoder.sv(15): object "controlLength" assigned a value but never read File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 15
Error (10200): Verilog HDL Conditional Statement error at vcr_decoder.sv(48): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 48
Warning (10230): Verilog HDL assignment warning at vcr_decoder.sv(49): truncated value with size 32 to match size of target (9) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 49
Error (10200): Verilog HDL Conditional Statement error at vcr_decoder.sv(54): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 54
Warning (10240): Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable "init", which holds its previous value in one or more paths through the always construct File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Warning (10240): Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable "outputReady", which holds its previous value in one or more paths through the always construct File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Warning (10240): Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable "readyToRead", which holds its previous value in one or more paths through the always construct File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Warning (10240): Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable "nextstate", which holds its previous value in one or more paths through the always construct File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Warning (10240): Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable "readControl", which holds its previous value in one or more paths through the always construct File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Warning (10240): Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable "outputting", which holds its previous value in one or more paths through the always construct File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Warning (10240): Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable "vcr_out", which holds its previous value in one or more paths through the always construct File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Error (10166): SystemVerilog RTL Coding error at vcr_decoder.sv(65): always_comb construct does not infer purely combinational logic. File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "vcr_out[0]" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "vcr_out[1]" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "vcr_out[2]" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "vcr_out[3]" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "outputting" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "readControl" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "nextstate.PUSH" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "nextstate.READ" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "nextstate.C2" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "nextstate.C1" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "nextstate.IDLE" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "readyToRead" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "outputReady" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Info (10041): Inferred latch for "init" at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Error (10028): Can't resolve multiple constant drivers for net "outputReady" at vcr_decoder.sv(33) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 33
Error (10029): Constant driver at vcr_decoder.sv(65) File: C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv Line: 65
Error (12152): Can't elaborate user hierarchy "vcr_decoder:inst2"
Info (144001): Generated suppressed messages file C:/Users/com/Documents/GitHub/fpga-design-project/quartus/output_files/design_project.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 26 warnings
    Error: Peak virtual memory: 4699 megabytes
    Error: Processing ended: Wed Dec 04 21:59:07 2019
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/com/Documents/GitHub/fpga-design-project/quartus/output_files/design_project.map.smsg.


