{'DMA_CONTROL': '0x00000200', 'LINK_SUPERPAGE_ADDRESS_HIGH': '0x00000204', 'LINK_SUPERPAGE_ADDRESS_LOW': '0x00000208', 'LINK_SUPERPAGE_PAGES': '0x0000020c', 'LINK_SUPERPAGES_COUNT': '0x00000800', 'DATA_GENERATOR_CONTROL': '0x00000600', 'DATA_GENERATOR_INJECT_ERROR': '0x00000608', 'DATA_SOURCE_SELECT': '0x00000700', 'RESET_CONTROL': '0x00000400', 'TEMPERATURE': '0x00010008', 'FIRMWARE_DATE': '0x00000008', 'FIRMWARE_TIME': '0x0000000c', 'FPGA_CHIP_LOW': '0x00010018', 'FPGA_CHIP_HIGH': '0x00010014', 'CTP_CLOCK': '0x00240000', 'WRAPPER0': '0x00400000', 'WRAPPER1': '0x00500000', 'CLOCK_CONTROL': '0x00240010', 'TTC_DATA': '0x00200000', 'LOCK_CLOCK_TO_REF': '0x00220000', 'CTP_EMU_RUNMODE': '0x00280010', 'CTP_EMU_CTRL': '0x00280000', 'CTP_EMU_BCMAX': '0x00280004', 'CTP_EMU_HBMAX': '0x00280008', 'CTP_EMU_PRESCALER': '0x0028000c', 'CTP_EMU_PHYSDIV': '0x00280014', 'CTP_EMU_CALDIV': '0x00280020', 'CTP_EMU_HCDIV': '0x00280018', 'CTP_EMU_FBCT': '0x00280024', 'DATAPATHLINK_OFFSET': '0x00040000', 'DATALINK_OFFSET': '0x00002000', 'DATALINK_CONTROL': '0x00000000', 'DATALINK_PACKETS_ACCEPTED': '0x0000000c', 'DATALINK_PACKETS_REJECTED': '0x00000008', 'DATALINK_PACKETS_FORCED': '0x00000010', 'GBT_WRAPPER_BANK_OFFSET': '0x00020000', 'GBT_BANK_LINK_OFFSET': '0x00002000', 'GBT_LINK_REGS_OFFSET': '0x00000000', 'GBT_LINK_SOURCE_SELECT': '0x00000030', 'GBT_LINK_STATUS': '0x00000000', 'GBT_LINK_CLEAR_ERRORS': '0x00000038', 'GBT_LINK_RX_CLOCK': '0x00000008', 'GBT_LINK_TX_CLOCK': '0x00000004', 'GBT_LINK_XCVR_OFFSET': '0x00001000', 'GBT_LINK_TX_CONTROL_OFFSET': '0x0000002c', 'GBT_LINK_RX_CONTROL_OFFSET': '0x0000003c', 'GBT_MUX_SELECT': '0x0000001c', 'BSP_USER_CONTROL': '0x00000018', 'DWRAPPER_BASE0': '0x00600000', 'DWRAPPER_BASE1': '0x00700000', 'DWRAPPER_DATAGEN_CONTROL': '0x00000004', 'GBT_WRAPPER_CONF0': '0x00000000', 'GBT_WRAPPER_CLOCK_COUNTER': '0x0000000c', 'GBT_WRAPPER_GREGS': '0x00000000', 'DWRAPPER_GREGS': '0x00000000', 'DWRAPPER_ENREG': '0x00000000', 'DWRAPPER_DROPPED': '0x0000001c', 'DWRAPPER_TOTAL_PACKETS_PER_SEC': '0x0000002c', 'DWRAPPER_TRIGGER_SIZE': '0x00000034', 'DDG_CTRL0': '0x00d00000', 'DDG_CTRL2': '0x00d00004', 'PON_WRAPPER_TX': '0x00226000', 'PON_WRAPPER_PLL': '0x00224000', 'PON_WRAPPER_REG': '0x00222000', 'CLOCK_ONU_FPLL': '0x00248000', 'CLOCK_PLL_CONTROL_ONU': '0x00240018', 'ONU_USER_LOGIC': '0x0022a000', 'FLOW_CONTROL_OFFSET': '0x000c0000', 'FLOW_CONTROL_REGISTER': '0x00000000', 'GBT_WRAPPER_ATX_PLL': '0x000e0000', 'GBT_BANK_FPLL': '0x0000e000', 'BSP_I2C_EEPROM': '0x00030800', 'BSP_I2C_MINIPODS': '0x00030300', 'SI5345_1': '0x00030500', 'SI5345_2': '0x00030600', 'SI5344': '0x00030400', 'ENDPOINT_ID': '0x00000500', 'SC_BASE_INDEX': '0x00f00000', 'SCA_WR_DATA': '0x00f00000', 'SCA_WR_CMD': '0x00f00004', 'SCA_WR_CTRL': '0x00f00008', 'SCA_RD_DATA': '0x00f00010', 'SCA_RD_CMD': '0x00f00014', 'SCA_RD_CTRL': '0x00f00018', 'SCA_RD_MON': '0x00f0001c', 'SC_LINK': '0x00f00078', 'SC_RESET': '0x00f0007c', 'SWT_WR_WORD_L': '0x00f00040', 'SWT_WR_WORD_M': '0x00f00044', 'SWT_WR_WORD_H': '0x00f00048', 'SWT_RD_WORD_L': '0x00f00050', 'SWT_RD_WORD_M': '0x00f00054', 'SWT_RD_WORD_H': '0x00f00058', 'SWT_CMD': '0x00f0004c', 'SWT_MON': '0x00f0005c', 'SWT_WORD_MON': '0x00f00060'}
