Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct  7 15:08:03 2024
| Host         : DESKTOP-B2190GF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JOIN_DDP_timing_summary_routed.rpt -pb JOIN_DDP_timing_summary_routed.pb -rpx JOIN_DDP_timing_summary_routed.rpx -warn_on_violation
| Design       : JOIN_DDP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      1000        
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads  1           
LUTAR-1    Warning           LUT drives async reset alert                     762         
TIMING-20  Warning           Non-clocked latch                                764         
TIMING-23  Warning           Combinational loop found                         3           
ULMTCS-2   Warning           Control Sets use limits require reduction        1           
LATCH-1    Advisory          Existing latches in the design                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7924)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7772)
5. checking no_input_delay (41)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (71)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7924)
---------------------------
 There are 2775 register/latch pins with no clock driven by root clock pin: Ack_in (HIGH)

 There are 3537 register/latch pins with no clock driven by root clock pin: MR (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: Send_in (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B/MF_reg_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B/MF_reg_P/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: B/cb/DL_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_cpy_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_exb_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7772)
---------------------------------------------------
 There are 7772 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (71)
----------------------
 There are 71 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7812          inf        0.000                      0                 7812           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7812 Endpoints
Min Delay          7812 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.136ns  (logic 25.073ns (19.416%)  route 104.063ns (80.584%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        4.650     5.646    c/MR
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.154     5.800 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.278     6.079    c/not1_out
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.327     6.406 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.809    c/nand2_out
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.933 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.754     7.687    c/delay2/din
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.837 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.992     8.829    c/delay2/t00
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.354     9.183 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     9.469    c/delay2/t01
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.341     9.810 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.811    10.620    c/delay2/t02
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.331    10.951 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    11.385    c/delay2/t03
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.509 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    12.384    c/delay2/t04
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.508 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    12.794    c/delay2/t05
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.918 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    13.079    c/delay2/t06
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.203 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    13.669    c/delay2/t07
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.793 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.872    14.666    c/LB_out
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.790 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    15.222    B/cb/CB_Ack_in_b
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.346 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.568    15.914    B/cb/cf/Ack_in
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.038 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.675    16.713    B/cb/cf/nand3_out
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124    16.837 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.123    B/cb/cf/nand2_out
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.247 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.109    18.357    B/cb/cf/delay2/din
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.481 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    18.642    B/cb/cf/delay2/t00
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.766 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    19.232    B/cb/cf/delay2/t01
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.356 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.670    20.026    B/cb/cf/delay2/t02
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.152    20.178 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.411    21.588    B/cb/cf/delay2/t03
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.348    21.936 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    22.370    B/cb/cf/delay2/t04
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.494 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    23.159    B/cb/cf/delay2/t05
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.152    23.311 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.848    24.158    B/cb/cf/delay2/t06
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.354    24.512 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    24.779    B/cb/cf/delay2/t07
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.328    25.107 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.268    25.375    B/cb/cf/LB_out
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.327    25.702 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.822    26.524    COPY/cx2/Ack_in
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124    26.648 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.747    27.395    COPY/cx2/cf1/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.519 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    27.944    COPY/cx2/cf1/nand3_out
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124    28.068 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    28.562    COPY/cx2/cf1/nand2_out
    SLICE_X21Y56         LUT2 (Prop_lut2_I1_O)        0.124    28.686 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    29.514    COPY/cx2/cf1/delay2/din
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    29.638 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.279    29.917    COPY/cx2/cf1/delay2/t00
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.041 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.652    30.693    COPY/cx2/cf1/delay2/t01
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.817 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    30.978    COPY/cx2/cf1/delay2/t02
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.102 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    31.568    COPY/cx2/cf1/delay2/t03
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.692 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    32.565    COPY/cx2/cf1/delay2/t04
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    32.689 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    32.954    COPY/cx2/cf1/delay2/t05
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.078 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    33.227    COPY/cx2/cf1/delay2/t06
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.351 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    33.784    COPY/cx2/cf1/delay2/t07
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.908 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    34.783    COPY/cx2/cf1/LB_out
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.907 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.732    35.639    MA/c/Ack_in
    SLICE_X18Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.763 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    36.052    MA/c/nand3_out
    SLICE_X18Y54         LUT3 (Prop_lut3_I2_O)        0.124    36.176 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    36.832    MA/c/nand2_out
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.124    36.956 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.031    37.987    MA/c/delay2/din
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124    38.111 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    38.827    MA/c/delay2/t00
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    38.951 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    39.216    MA/c/delay2/t01
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.340 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    39.489    MA/c/delay2/t02
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    40.046    MA/c/delay2/t03
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    40.170 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    41.045    MA/c/delay2/t04
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.169 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    41.456    MA/c/delay2/t05
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.580 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    41.740    MA/c/delay2/t06
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.864 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    42.330    MA/c/delay2/t07
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    42.454 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.667    43.122    MA/c/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    43.246 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    43.821    FP/ce/CE_Ack_in
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.124    43.945 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.736    44.681    FP/ce/cf/Ack_in
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124    44.805 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.844    45.648    FP/ce/cf/nand3_out
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    45.772 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    45.926    FP/ce/cf/nand2_out
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    46.050 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.947    46.997    FP/ce/cf/delay2/din
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.121 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    47.386    FP/ce/cf/delay2/t00
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.510 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    47.659    FP/ce/cf/delay2/t01
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.783 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    48.216    FP/ce/cf/delay2/t02
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.340 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.334    49.674    FP/ce/cf/delay2/t03
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    49.798 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.852    50.651    FP/ce/cf/delay2/t04
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    50.775 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    51.208    FP/ce/cf/delay2/t05
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    51.332 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.667    51.999    FP/ce/cf/delay2/t06
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.152    52.151 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.439    FP/ce/cf/delay2/t07
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.328    52.767 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.279    53.046    FP/ce/cf/LB_out
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.327    53.373 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.503    53.875    PS/c/Ack_in
    SLICE_X27Y39         LUT4 (Prop_lut4_I3_O)        0.124    53.999 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.413    54.412    PS/c/nand3_out
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    54.536 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    54.800    PS/c/nand2_out
    SLICE_X27Y41         LUT2 (Prop_lut2_I1_O)        0.124    54.924 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.277    56.202    PS/c/delay2/din
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.154    56.356 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.674    57.030    PS/c/delay2/t00
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.352    57.382 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.447    57.829    PS/c/delay2/t01
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.332    58.161 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    58.319    PS/c/delay2/t02
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    58.443 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.876    PS/c/delay2/t03
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.000 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    59.873    PS/c/delay2/t04
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.997 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    60.261    PS/c/delay2/t05
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.385 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    60.534    PS/c/delay2/t06
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.658 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    61.092    PS/c/delay2/t07
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    61.216 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.641    61.857    PS/c/LB_out
    SLICE_X27Y37         LUT1 (Prop_lut1_I0_O)        0.153    62.010 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.942    62.951    MMRAM/ce/CE_Ack_in
    SLICE_X26Y37         LUT2 (Prop_lut2_I1_O)        0.327    63.278 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.102    64.381    MMRAM/ce/cf/Ack_in
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124    64.505 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    64.780    MMRAM/ce/cf/nand3_out
    SLICE_X25Y33         LUT3 (Prop_lut3_I2_O)        0.124    64.904 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.053    MMRAM/ce/cf/nand2_out
    SLICE_X25Y33         LUT2 (Prop_lut2_I1_O)        0.124    65.177 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.408    65.586    MMRAM/ce/cf/delay2/din
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    65.710 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    66.426    MMRAM/ce/cf/delay2/t00
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.124    66.550 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.996    67.546    MMRAM/ce/cf/delay2/t01
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.670 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    67.831    MMRAM/ce/cf/delay2/t02
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.955 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    68.421    MMRAM/ce/cf/delay2/t03
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.545 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    69.418    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.542 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    69.806    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.930 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    70.079    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.203 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    70.637    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.761 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    71.636    MMRAM/ce/cf/LB_out
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    71.760 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.817    72.577    MMCAM/c/Ack_in
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    72.701 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.414    73.115    MMCAM/c/nand3_out
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124    73.239 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.520    73.759    MMCAM/c/nand2_out
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.124    73.883 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.656    74.539    MMCAM/c/delay2/din
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.663 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845    75.508    MMCAM/c/delay2/t00
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    75.632 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           1.048    76.681    MMCAM/c/delay2/t01
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    76.805 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    77.271    MMCAM/c/delay2/t02
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    77.395 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.670    78.065    MMCAM/c/delay2/t03
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.152    78.217 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.999    79.216    MMCAM/c/delay2/t04
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.348    79.564 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    79.828    MMCAM/c/delay2/t05
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.952 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    80.101    MMCAM/c/delay2/t06
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.225 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    80.658    MMCAM/c/delay2/t07
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.782 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.502    81.284    MMCAM/c/LB_out
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    81.408 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.896    82.304    M/cm/cj_b/Ack_in
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    82.428 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.836    83.264    M/cm/cj_b/delay3/din
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124    83.388 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.806    84.194    M/cm/cj_b/delay3/t00
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.318 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.433    84.752    M/cm/cj_b/delay3/t01
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.876 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.875    85.751    M/cm/cj_b/delay3/t02
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    85.875 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.286    86.161    M/cm/cj_b/delay3/t03
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.285 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.161    86.446    M/cm/cj_b/delay3/t04
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.570 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.466    87.036    M/cm/cj_b/delay3/t05
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    87.160 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.680    87.840    M/cm/cj_b/delay3/t06
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.150    87.990 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.973    88.963    M/cm/cj_b/delay3/t07
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.354    89.317 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.487    89.804    M/cm/cj_b/LC_out
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.348    90.152 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.147    91.299    M/cm/cj_b/nand3_out
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.124    91.423 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    91.702    M/cm/cj_b/nand2_out
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.124    91.826 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.678    92.504    M/cm/cj_b/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124    92.628 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.651    93.278    M/cm/cj_b/delay2/t00
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124    93.402 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.706    94.109    M/cm/cj_b/delay2/t01
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.233 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    95.078    M/cm/cj_b/delay2/t02
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.202 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.635    M/cm/cj_b/delay2/t03
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.759 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    96.424    M/cm/cj_b/delay2/t04
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.152    96.576 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    97.424    M/cm/cj_b/delay2/t05
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.354    97.778 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    98.044    M/cm/cj_b/delay2/t06
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.328    98.372 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    99.046    M/cm/cj_b/delay2/t07
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.352    99.398 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.741   100.139    M/cm/cj_b/LB_out
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.326   100.465 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.974   101.439    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.326   101.765 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.810   102.575    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   102.699 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676   103.375    M/cm/arb/nand3_out
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124   103.499 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.502   104.001    M/cm/arb/nand6_out
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124   104.125 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.663   104.788    M/cm/cj_a/G
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124   104.912 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.446   105.357    M/cm/cj_a/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   105.481 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.667   106.148    M/cm/cj_a/nand4_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124   106.272 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.326   106.598    M/cm/cj_a/nand5_out
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124   106.722 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          0.596   107.317    M/cm/cp_a
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124   107.441 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.052   108.494    M/AEB
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124   108.618 r  M/PACKET_OUT[32]_INST_0/O
                         net (fo=101, routed)         8.314   116.931    MMCAM/entry_fd_loop[15].ef/COLOR_GEN_DEST_LR[13]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124   117.055 r  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   117.055    MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   117.512 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.341   118.853    MMCAM/entry_fd_loop[15].ef/FIRE11_in
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.329   119.182 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.794   119.976    MMCAM/oam/FIRE[15]
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124   120.100 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.443   120.543    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124   120.667 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.608   121.275    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124   121.399 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.356   121.755    MMCAM/oam/FIRE_OR
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124   121.879 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.716   122.595    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124   122.719 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           1.033   123.752    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I0_O)        0.124   123.876 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.977   124.853    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X26Y21         LUT3 (Prop_lut3_I2_O)        0.150   125.003 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          4.133   129.136    MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]/CE
    SLICE_X25Y48         FDCE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]/F1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]/F2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.995ns  (logic 25.073ns (19.437%)  route 103.922ns (80.563%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        4.650     5.646    c/MR
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.154     5.800 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.278     6.079    c/not1_out
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.327     6.406 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.809    c/nand2_out
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.933 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.754     7.687    c/delay2/din
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.837 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.992     8.829    c/delay2/t00
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.354     9.183 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     9.469    c/delay2/t01
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.341     9.810 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.811    10.620    c/delay2/t02
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.331    10.951 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    11.385    c/delay2/t03
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.509 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    12.384    c/delay2/t04
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.508 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    12.794    c/delay2/t05
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.918 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    13.079    c/delay2/t06
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.203 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    13.669    c/delay2/t07
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.793 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.872    14.666    c/LB_out
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.790 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    15.222    B/cb/CB_Ack_in_b
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.346 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.568    15.914    B/cb/cf/Ack_in
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.038 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.675    16.713    B/cb/cf/nand3_out
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124    16.837 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.123    B/cb/cf/nand2_out
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.247 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.109    18.357    B/cb/cf/delay2/din
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.481 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    18.642    B/cb/cf/delay2/t00
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.766 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    19.232    B/cb/cf/delay2/t01
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.356 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.670    20.026    B/cb/cf/delay2/t02
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.152    20.178 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.411    21.588    B/cb/cf/delay2/t03
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.348    21.936 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    22.370    B/cb/cf/delay2/t04
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.494 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    23.159    B/cb/cf/delay2/t05
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.152    23.311 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.848    24.158    B/cb/cf/delay2/t06
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.354    24.512 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    24.779    B/cb/cf/delay2/t07
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.328    25.107 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.268    25.375    B/cb/cf/LB_out
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.327    25.702 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.822    26.524    COPY/cx2/Ack_in
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124    26.648 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.747    27.395    COPY/cx2/cf1/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.519 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    27.944    COPY/cx2/cf1/nand3_out
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124    28.068 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    28.562    COPY/cx2/cf1/nand2_out
    SLICE_X21Y56         LUT2 (Prop_lut2_I1_O)        0.124    28.686 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    29.514    COPY/cx2/cf1/delay2/din
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    29.638 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.279    29.917    COPY/cx2/cf1/delay2/t00
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.041 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.652    30.693    COPY/cx2/cf1/delay2/t01
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.817 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    30.978    COPY/cx2/cf1/delay2/t02
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.102 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    31.568    COPY/cx2/cf1/delay2/t03
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.692 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    32.565    COPY/cx2/cf1/delay2/t04
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    32.689 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    32.954    COPY/cx2/cf1/delay2/t05
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.078 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    33.227    COPY/cx2/cf1/delay2/t06
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.351 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    33.784    COPY/cx2/cf1/delay2/t07
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.908 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    34.783    COPY/cx2/cf1/LB_out
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.907 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.732    35.639    MA/c/Ack_in
    SLICE_X18Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.763 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    36.052    MA/c/nand3_out
    SLICE_X18Y54         LUT3 (Prop_lut3_I2_O)        0.124    36.176 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    36.832    MA/c/nand2_out
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.124    36.956 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.031    37.987    MA/c/delay2/din
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124    38.111 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    38.827    MA/c/delay2/t00
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    38.951 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    39.216    MA/c/delay2/t01
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.340 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    39.489    MA/c/delay2/t02
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    40.046    MA/c/delay2/t03
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    40.170 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    41.045    MA/c/delay2/t04
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.169 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    41.456    MA/c/delay2/t05
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.580 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    41.740    MA/c/delay2/t06
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.864 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    42.330    MA/c/delay2/t07
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    42.454 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.667    43.122    MA/c/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    43.246 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    43.821    FP/ce/CE_Ack_in
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.124    43.945 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.736    44.681    FP/ce/cf/Ack_in
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124    44.805 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.844    45.648    FP/ce/cf/nand3_out
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    45.772 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    45.926    FP/ce/cf/nand2_out
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    46.050 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.947    46.997    FP/ce/cf/delay2/din
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.121 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    47.386    FP/ce/cf/delay2/t00
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.510 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    47.659    FP/ce/cf/delay2/t01
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.783 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    48.216    FP/ce/cf/delay2/t02
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.340 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.334    49.674    FP/ce/cf/delay2/t03
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    49.798 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.852    50.651    FP/ce/cf/delay2/t04
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    50.775 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    51.208    FP/ce/cf/delay2/t05
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    51.332 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.667    51.999    FP/ce/cf/delay2/t06
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.152    52.151 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.439    FP/ce/cf/delay2/t07
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.328    52.767 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.279    53.046    FP/ce/cf/LB_out
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.327    53.373 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.503    53.875    PS/c/Ack_in
    SLICE_X27Y39         LUT4 (Prop_lut4_I3_O)        0.124    53.999 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.413    54.412    PS/c/nand3_out
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    54.536 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    54.800    PS/c/nand2_out
    SLICE_X27Y41         LUT2 (Prop_lut2_I1_O)        0.124    54.924 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.277    56.202    PS/c/delay2/din
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.154    56.356 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.674    57.030    PS/c/delay2/t00
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.352    57.382 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.447    57.829    PS/c/delay2/t01
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.332    58.161 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    58.319    PS/c/delay2/t02
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    58.443 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.876    PS/c/delay2/t03
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.000 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    59.873    PS/c/delay2/t04
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.997 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    60.261    PS/c/delay2/t05
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.385 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    60.534    PS/c/delay2/t06
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.658 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    61.092    PS/c/delay2/t07
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    61.216 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.641    61.857    PS/c/LB_out
    SLICE_X27Y37         LUT1 (Prop_lut1_I0_O)        0.153    62.010 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.942    62.951    MMRAM/ce/CE_Ack_in
    SLICE_X26Y37         LUT2 (Prop_lut2_I1_O)        0.327    63.278 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.102    64.381    MMRAM/ce/cf/Ack_in
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124    64.505 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    64.780    MMRAM/ce/cf/nand3_out
    SLICE_X25Y33         LUT3 (Prop_lut3_I2_O)        0.124    64.904 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.053    MMRAM/ce/cf/nand2_out
    SLICE_X25Y33         LUT2 (Prop_lut2_I1_O)        0.124    65.177 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.408    65.586    MMRAM/ce/cf/delay2/din
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    65.710 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    66.426    MMRAM/ce/cf/delay2/t00
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.124    66.550 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.996    67.546    MMRAM/ce/cf/delay2/t01
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.670 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    67.831    MMRAM/ce/cf/delay2/t02
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.955 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    68.421    MMRAM/ce/cf/delay2/t03
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.545 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    69.418    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.542 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    69.806    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.930 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    70.079    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.203 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    70.637    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.761 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    71.636    MMRAM/ce/cf/LB_out
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    71.760 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.817    72.577    MMCAM/c/Ack_in
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    72.701 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.414    73.115    MMCAM/c/nand3_out
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124    73.239 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.520    73.759    MMCAM/c/nand2_out
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.124    73.883 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.656    74.539    MMCAM/c/delay2/din
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.663 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845    75.508    MMCAM/c/delay2/t00
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    75.632 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           1.048    76.681    MMCAM/c/delay2/t01
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    76.805 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    77.271    MMCAM/c/delay2/t02
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    77.395 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.670    78.065    MMCAM/c/delay2/t03
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.152    78.217 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.999    79.216    MMCAM/c/delay2/t04
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.348    79.564 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    79.828    MMCAM/c/delay2/t05
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.952 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    80.101    MMCAM/c/delay2/t06
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.225 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    80.658    MMCAM/c/delay2/t07
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.782 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.502    81.284    MMCAM/c/LB_out
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    81.408 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.896    82.304    M/cm/cj_b/Ack_in
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    82.428 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.836    83.264    M/cm/cj_b/delay3/din
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124    83.388 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.806    84.194    M/cm/cj_b/delay3/t00
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.318 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.433    84.752    M/cm/cj_b/delay3/t01
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.876 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.875    85.751    M/cm/cj_b/delay3/t02
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    85.875 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.286    86.161    M/cm/cj_b/delay3/t03
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.285 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.161    86.446    M/cm/cj_b/delay3/t04
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.570 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.466    87.036    M/cm/cj_b/delay3/t05
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    87.160 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.680    87.840    M/cm/cj_b/delay3/t06
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.150    87.990 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.973    88.963    M/cm/cj_b/delay3/t07
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.354    89.317 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.487    89.804    M/cm/cj_b/LC_out
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.348    90.152 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.147    91.299    M/cm/cj_b/nand3_out
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.124    91.423 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    91.702    M/cm/cj_b/nand2_out
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.124    91.826 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.678    92.504    M/cm/cj_b/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124    92.628 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.651    93.278    M/cm/cj_b/delay2/t00
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124    93.402 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.706    94.109    M/cm/cj_b/delay2/t01
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.233 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    95.078    M/cm/cj_b/delay2/t02
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.202 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.635    M/cm/cj_b/delay2/t03
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.759 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    96.424    M/cm/cj_b/delay2/t04
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.152    96.576 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    97.424    M/cm/cj_b/delay2/t05
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.354    97.778 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    98.044    M/cm/cj_b/delay2/t06
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.328    98.372 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    99.046    M/cm/cj_b/delay2/t07
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.352    99.398 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.741   100.139    M/cm/cj_b/LB_out
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.326   100.465 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.974   101.439    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.326   101.765 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.810   102.575    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   102.699 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676   103.375    M/cm/arb/nand3_out
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124   103.499 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.502   104.001    M/cm/arb/nand6_out
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124   104.125 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.663   104.788    M/cm/cj_a/G
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124   104.912 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.446   105.357    M/cm/cj_a/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   105.481 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.667   106.148    M/cm/cj_a/nand4_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124   106.272 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.326   106.598    M/cm/cj_a/nand5_out
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124   106.722 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          0.596   107.317    M/cm/cp_a
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124   107.441 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.052   108.494    M/AEB
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124   108.618 r  M/PACKET_OUT[32]_INST_0/O
                         net (fo=101, routed)         8.314   116.931    MMCAM/entry_fd_loop[15].ef/COLOR_GEN_DEST_LR[13]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124   117.055 r  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   117.055    MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   117.512 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.341   118.853    MMCAM/entry_fd_loop[15].ef/FIRE11_in
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.329   119.182 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.794   119.976    MMCAM/oam/FIRE[15]
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124   120.100 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.443   120.543    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124   120.667 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.608   121.275    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124   121.399 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.356   121.755    MMCAM/oam/FIRE_OR
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124   121.879 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.716   122.595    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124   122.719 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           1.033   123.752    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I0_O)        0.124   123.876 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.977   124.853    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X26Y21         LUT3 (Prop_lut3_I2_O)        0.150   125.003 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          3.992   128.995    MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]/CE
    SLICE_X25Y47         FDPE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]/F2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.995ns  (logic 25.073ns (19.437%)  route 103.922ns (80.563%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        4.650     5.646    c/MR
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.154     5.800 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.278     6.079    c/not1_out
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.327     6.406 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.809    c/nand2_out
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.933 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.754     7.687    c/delay2/din
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.837 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.992     8.829    c/delay2/t00
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.354     9.183 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     9.469    c/delay2/t01
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.341     9.810 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.811    10.620    c/delay2/t02
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.331    10.951 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    11.385    c/delay2/t03
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.509 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    12.384    c/delay2/t04
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.508 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    12.794    c/delay2/t05
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.918 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    13.079    c/delay2/t06
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.203 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    13.669    c/delay2/t07
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.793 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.872    14.666    c/LB_out
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.790 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    15.222    B/cb/CB_Ack_in_b
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.346 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.568    15.914    B/cb/cf/Ack_in
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.038 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.675    16.713    B/cb/cf/nand3_out
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124    16.837 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.123    B/cb/cf/nand2_out
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.247 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.109    18.357    B/cb/cf/delay2/din
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.481 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    18.642    B/cb/cf/delay2/t00
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.766 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    19.232    B/cb/cf/delay2/t01
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.356 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.670    20.026    B/cb/cf/delay2/t02
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.152    20.178 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.411    21.588    B/cb/cf/delay2/t03
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.348    21.936 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    22.370    B/cb/cf/delay2/t04
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.494 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    23.159    B/cb/cf/delay2/t05
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.152    23.311 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.848    24.158    B/cb/cf/delay2/t06
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.354    24.512 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    24.779    B/cb/cf/delay2/t07
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.328    25.107 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.268    25.375    B/cb/cf/LB_out
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.327    25.702 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.822    26.524    COPY/cx2/Ack_in
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124    26.648 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.747    27.395    COPY/cx2/cf1/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.519 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    27.944    COPY/cx2/cf1/nand3_out
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124    28.068 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    28.562    COPY/cx2/cf1/nand2_out
    SLICE_X21Y56         LUT2 (Prop_lut2_I1_O)        0.124    28.686 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    29.514    COPY/cx2/cf1/delay2/din
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    29.638 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.279    29.917    COPY/cx2/cf1/delay2/t00
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.041 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.652    30.693    COPY/cx2/cf1/delay2/t01
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.817 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    30.978    COPY/cx2/cf1/delay2/t02
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.102 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    31.568    COPY/cx2/cf1/delay2/t03
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.692 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    32.565    COPY/cx2/cf1/delay2/t04
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    32.689 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    32.954    COPY/cx2/cf1/delay2/t05
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.078 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    33.227    COPY/cx2/cf1/delay2/t06
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.351 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    33.784    COPY/cx2/cf1/delay2/t07
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.908 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    34.783    COPY/cx2/cf1/LB_out
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.907 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.732    35.639    MA/c/Ack_in
    SLICE_X18Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.763 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    36.052    MA/c/nand3_out
    SLICE_X18Y54         LUT3 (Prop_lut3_I2_O)        0.124    36.176 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    36.832    MA/c/nand2_out
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.124    36.956 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.031    37.987    MA/c/delay2/din
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124    38.111 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    38.827    MA/c/delay2/t00
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    38.951 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    39.216    MA/c/delay2/t01
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.340 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    39.489    MA/c/delay2/t02
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    40.046    MA/c/delay2/t03
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    40.170 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    41.045    MA/c/delay2/t04
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.169 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    41.456    MA/c/delay2/t05
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.580 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    41.740    MA/c/delay2/t06
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.864 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    42.330    MA/c/delay2/t07
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    42.454 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.667    43.122    MA/c/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    43.246 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    43.821    FP/ce/CE_Ack_in
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.124    43.945 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.736    44.681    FP/ce/cf/Ack_in
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124    44.805 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.844    45.648    FP/ce/cf/nand3_out
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    45.772 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    45.926    FP/ce/cf/nand2_out
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    46.050 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.947    46.997    FP/ce/cf/delay2/din
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.121 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    47.386    FP/ce/cf/delay2/t00
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.510 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    47.659    FP/ce/cf/delay2/t01
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.783 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    48.216    FP/ce/cf/delay2/t02
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.340 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.334    49.674    FP/ce/cf/delay2/t03
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    49.798 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.852    50.651    FP/ce/cf/delay2/t04
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    50.775 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    51.208    FP/ce/cf/delay2/t05
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    51.332 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.667    51.999    FP/ce/cf/delay2/t06
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.152    52.151 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.439    FP/ce/cf/delay2/t07
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.328    52.767 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.279    53.046    FP/ce/cf/LB_out
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.327    53.373 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.503    53.875    PS/c/Ack_in
    SLICE_X27Y39         LUT4 (Prop_lut4_I3_O)        0.124    53.999 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.413    54.412    PS/c/nand3_out
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    54.536 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    54.800    PS/c/nand2_out
    SLICE_X27Y41         LUT2 (Prop_lut2_I1_O)        0.124    54.924 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.277    56.202    PS/c/delay2/din
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.154    56.356 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.674    57.030    PS/c/delay2/t00
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.352    57.382 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.447    57.829    PS/c/delay2/t01
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.332    58.161 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    58.319    PS/c/delay2/t02
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    58.443 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.876    PS/c/delay2/t03
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.000 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    59.873    PS/c/delay2/t04
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.997 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    60.261    PS/c/delay2/t05
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.385 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    60.534    PS/c/delay2/t06
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.658 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    61.092    PS/c/delay2/t07
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    61.216 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.641    61.857    PS/c/LB_out
    SLICE_X27Y37         LUT1 (Prop_lut1_I0_O)        0.153    62.010 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.942    62.951    MMRAM/ce/CE_Ack_in
    SLICE_X26Y37         LUT2 (Prop_lut2_I1_O)        0.327    63.278 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.102    64.381    MMRAM/ce/cf/Ack_in
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124    64.505 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    64.780    MMRAM/ce/cf/nand3_out
    SLICE_X25Y33         LUT3 (Prop_lut3_I2_O)        0.124    64.904 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.053    MMRAM/ce/cf/nand2_out
    SLICE_X25Y33         LUT2 (Prop_lut2_I1_O)        0.124    65.177 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.408    65.586    MMRAM/ce/cf/delay2/din
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    65.710 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    66.426    MMRAM/ce/cf/delay2/t00
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.124    66.550 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.996    67.546    MMRAM/ce/cf/delay2/t01
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.670 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    67.831    MMRAM/ce/cf/delay2/t02
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.955 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    68.421    MMRAM/ce/cf/delay2/t03
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.545 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    69.418    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.542 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    69.806    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.930 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    70.079    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.203 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    70.637    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.761 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    71.636    MMRAM/ce/cf/LB_out
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    71.760 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.817    72.577    MMCAM/c/Ack_in
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    72.701 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.414    73.115    MMCAM/c/nand3_out
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124    73.239 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.520    73.759    MMCAM/c/nand2_out
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.124    73.883 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.656    74.539    MMCAM/c/delay2/din
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.663 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845    75.508    MMCAM/c/delay2/t00
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    75.632 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           1.048    76.681    MMCAM/c/delay2/t01
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    76.805 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    77.271    MMCAM/c/delay2/t02
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    77.395 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.670    78.065    MMCAM/c/delay2/t03
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.152    78.217 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.999    79.216    MMCAM/c/delay2/t04
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.348    79.564 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    79.828    MMCAM/c/delay2/t05
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.952 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    80.101    MMCAM/c/delay2/t06
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.225 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    80.658    MMCAM/c/delay2/t07
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.782 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.502    81.284    MMCAM/c/LB_out
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    81.408 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.896    82.304    M/cm/cj_b/Ack_in
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    82.428 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.836    83.264    M/cm/cj_b/delay3/din
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124    83.388 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.806    84.194    M/cm/cj_b/delay3/t00
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.318 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.433    84.752    M/cm/cj_b/delay3/t01
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.876 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.875    85.751    M/cm/cj_b/delay3/t02
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    85.875 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.286    86.161    M/cm/cj_b/delay3/t03
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.285 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.161    86.446    M/cm/cj_b/delay3/t04
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.570 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.466    87.036    M/cm/cj_b/delay3/t05
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    87.160 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.680    87.840    M/cm/cj_b/delay3/t06
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.150    87.990 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.973    88.963    M/cm/cj_b/delay3/t07
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.354    89.317 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.487    89.804    M/cm/cj_b/LC_out
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.348    90.152 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.147    91.299    M/cm/cj_b/nand3_out
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.124    91.423 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    91.702    M/cm/cj_b/nand2_out
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.124    91.826 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.678    92.504    M/cm/cj_b/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124    92.628 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.651    93.278    M/cm/cj_b/delay2/t00
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124    93.402 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.706    94.109    M/cm/cj_b/delay2/t01
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.233 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    95.078    M/cm/cj_b/delay2/t02
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.202 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.635    M/cm/cj_b/delay2/t03
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.759 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    96.424    M/cm/cj_b/delay2/t04
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.152    96.576 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    97.424    M/cm/cj_b/delay2/t05
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.354    97.778 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    98.044    M/cm/cj_b/delay2/t06
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.328    98.372 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    99.046    M/cm/cj_b/delay2/t07
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.352    99.398 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.741   100.139    M/cm/cj_b/LB_out
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.326   100.465 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.974   101.439    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.326   101.765 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.810   102.575    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   102.699 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676   103.375    M/cm/arb/nand3_out
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124   103.499 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.502   104.001    M/cm/arb/nand6_out
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124   104.125 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.663   104.788    M/cm/cj_a/G
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124   104.912 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.446   105.357    M/cm/cj_a/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   105.481 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.667   106.148    M/cm/cj_a/nand4_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124   106.272 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.326   106.598    M/cm/cj_a/nand5_out
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124   106.722 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          0.596   107.317    M/cm/cp_a
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124   107.441 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.052   108.494    M/AEB
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124   108.618 r  M/PACKET_OUT[32]_INST_0/O
                         net (fo=101, routed)         8.314   116.931    MMCAM/entry_fd_loop[15].ef/COLOR_GEN_DEST_LR[13]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124   117.055 r  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   117.055    MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   117.512 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.341   118.853    MMCAM/entry_fd_loop[15].ef/FIRE11_in
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.329   119.182 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.794   119.976    MMCAM/oam/FIRE[15]
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124   120.100 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.443   120.543    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124   120.667 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.608   121.275    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124   121.399 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.356   121.755    MMCAM/oam/FIRE_OR
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124   121.879 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.716   122.595    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124   122.719 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           1.033   123.752    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I0_O)        0.124   123.876 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.977   124.853    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X26Y21         LUT3 (Prop_lut3_I2_O)        0.150   125.003 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          3.992   128.995    MMCAM/entry_fd_loop[13].ef/EN
    SLICE_X25Y47         FDPE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.992ns  (logic 25.399ns (19.691%)  route 103.593ns (80.309%))
  Logic Levels:           153  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=18 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        4.650     5.646    c/MR
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.154     5.800 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.278     6.079    c/not1_out
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.327     6.406 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.809    c/nand2_out
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.933 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.754     7.687    c/delay2/din
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.837 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.992     8.829    c/delay2/t00
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.354     9.183 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     9.469    c/delay2/t01
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.341     9.810 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.811    10.620    c/delay2/t02
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.331    10.951 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    11.385    c/delay2/t03
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.509 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    12.384    c/delay2/t04
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.508 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    12.794    c/delay2/t05
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.918 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    13.079    c/delay2/t06
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.203 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    13.669    c/delay2/t07
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.793 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.872    14.666    c/LB_out
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.790 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    15.222    B/cb/CB_Ack_in_b
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.346 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.568    15.914    B/cb/cf/Ack_in
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.038 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.675    16.713    B/cb/cf/nand3_out
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124    16.837 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.123    B/cb/cf/nand2_out
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.247 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.109    18.357    B/cb/cf/delay2/din
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.481 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    18.642    B/cb/cf/delay2/t00
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.766 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    19.232    B/cb/cf/delay2/t01
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.356 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.670    20.026    B/cb/cf/delay2/t02
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.152    20.178 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.411    21.588    B/cb/cf/delay2/t03
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.348    21.936 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    22.370    B/cb/cf/delay2/t04
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.494 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    23.159    B/cb/cf/delay2/t05
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.152    23.311 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.848    24.158    B/cb/cf/delay2/t06
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.354    24.512 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    24.779    B/cb/cf/delay2/t07
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.328    25.107 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.268    25.375    B/cb/cf/LB_out
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.327    25.702 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.822    26.524    COPY/cx2/Ack_in
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124    26.648 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.747    27.395    COPY/cx2/cf1/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.519 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    27.944    COPY/cx2/cf1/nand3_out
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124    28.068 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    28.562    COPY/cx2/cf1/nand2_out
    SLICE_X21Y56         LUT2 (Prop_lut2_I1_O)        0.124    28.686 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    29.514    COPY/cx2/cf1/delay2/din
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    29.638 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.279    29.917    COPY/cx2/cf1/delay2/t00
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.041 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.652    30.693    COPY/cx2/cf1/delay2/t01
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.817 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    30.978    COPY/cx2/cf1/delay2/t02
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.102 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    31.568    COPY/cx2/cf1/delay2/t03
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.692 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    32.565    COPY/cx2/cf1/delay2/t04
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    32.689 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    32.954    COPY/cx2/cf1/delay2/t05
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.078 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    33.227    COPY/cx2/cf1/delay2/t06
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.351 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    33.784    COPY/cx2/cf1/delay2/t07
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.908 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    34.783    COPY/cx2/cf1/LB_out
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.907 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.732    35.639    MA/c/Ack_in
    SLICE_X18Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.763 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    36.052    MA/c/nand3_out
    SLICE_X18Y54         LUT3 (Prop_lut3_I2_O)        0.124    36.176 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    36.832    MA/c/nand2_out
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.124    36.956 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.031    37.987    MA/c/delay2/din
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124    38.111 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    38.827    MA/c/delay2/t00
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    38.951 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    39.216    MA/c/delay2/t01
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.340 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    39.489    MA/c/delay2/t02
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    40.046    MA/c/delay2/t03
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    40.170 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    41.045    MA/c/delay2/t04
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.169 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    41.456    MA/c/delay2/t05
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.580 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    41.740    MA/c/delay2/t06
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.864 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    42.330    MA/c/delay2/t07
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    42.454 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.667    43.122    MA/c/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    43.246 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    43.821    FP/ce/CE_Ack_in
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.124    43.945 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.736    44.681    FP/ce/cf/Ack_in
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124    44.805 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.844    45.648    FP/ce/cf/nand3_out
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    45.772 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    45.926    FP/ce/cf/nand2_out
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    46.050 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.947    46.997    FP/ce/cf/delay2/din
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.121 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    47.386    FP/ce/cf/delay2/t00
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.510 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    47.659    FP/ce/cf/delay2/t01
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.783 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    48.216    FP/ce/cf/delay2/t02
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.340 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.334    49.674    FP/ce/cf/delay2/t03
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    49.798 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.852    50.651    FP/ce/cf/delay2/t04
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    50.775 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    51.208    FP/ce/cf/delay2/t05
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    51.332 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.667    51.999    FP/ce/cf/delay2/t06
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.152    52.151 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.439    FP/ce/cf/delay2/t07
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.328    52.767 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.279    53.046    FP/ce/cf/LB_out
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.327    53.373 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.503    53.875    PS/c/Ack_in
    SLICE_X27Y39         LUT4 (Prop_lut4_I3_O)        0.124    53.999 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.413    54.412    PS/c/nand3_out
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    54.536 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    54.800    PS/c/nand2_out
    SLICE_X27Y41         LUT2 (Prop_lut2_I1_O)        0.124    54.924 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.277    56.202    PS/c/delay2/din
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.154    56.356 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.674    57.030    PS/c/delay2/t00
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.352    57.382 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.447    57.829    PS/c/delay2/t01
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.332    58.161 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    58.319    PS/c/delay2/t02
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    58.443 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.876    PS/c/delay2/t03
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.000 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    59.873    PS/c/delay2/t04
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.997 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    60.261    PS/c/delay2/t05
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.385 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    60.534    PS/c/delay2/t06
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.658 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    61.092    PS/c/delay2/t07
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    61.216 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.641    61.857    PS/c/LB_out
    SLICE_X27Y37         LUT1 (Prop_lut1_I0_O)        0.153    62.010 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.942    62.951    MMRAM/ce/CE_Ack_in
    SLICE_X26Y37         LUT2 (Prop_lut2_I1_O)        0.327    63.278 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.102    64.381    MMRAM/ce/cf/Ack_in
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124    64.505 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    64.780    MMRAM/ce/cf/nand3_out
    SLICE_X25Y33         LUT3 (Prop_lut3_I2_O)        0.124    64.904 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.053    MMRAM/ce/cf/nand2_out
    SLICE_X25Y33         LUT2 (Prop_lut2_I1_O)        0.124    65.177 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.408    65.586    MMRAM/ce/cf/delay2/din
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    65.710 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    66.426    MMRAM/ce/cf/delay2/t00
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.124    66.550 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.996    67.546    MMRAM/ce/cf/delay2/t01
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.670 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    67.831    MMRAM/ce/cf/delay2/t02
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.955 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    68.421    MMRAM/ce/cf/delay2/t03
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.545 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    69.418    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.542 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    69.806    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.930 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    70.079    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.203 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    70.637    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.761 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    71.636    MMRAM/ce/cf/LB_out
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    71.760 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.817    72.577    MMCAM/c/Ack_in
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    72.701 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.414    73.115    MMCAM/c/nand3_out
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124    73.239 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.520    73.759    MMCAM/c/nand2_out
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.124    73.883 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.656    74.539    MMCAM/c/delay2/din
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.663 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845    75.508    MMCAM/c/delay2/t00
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    75.632 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           1.048    76.681    MMCAM/c/delay2/t01
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    76.805 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    77.271    MMCAM/c/delay2/t02
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    77.395 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.670    78.065    MMCAM/c/delay2/t03
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.152    78.217 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.999    79.216    MMCAM/c/delay2/t04
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.348    79.564 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    79.828    MMCAM/c/delay2/t05
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.952 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    80.101    MMCAM/c/delay2/t06
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.225 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    80.658    MMCAM/c/delay2/t07
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.782 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.502    81.284    MMCAM/c/LB_out
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    81.408 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.896    82.304    M/cm/cj_b/Ack_in
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    82.428 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.836    83.264    M/cm/cj_b/delay3/din
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124    83.388 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.806    84.194    M/cm/cj_b/delay3/t00
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.318 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.433    84.752    M/cm/cj_b/delay3/t01
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.876 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.875    85.751    M/cm/cj_b/delay3/t02
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    85.875 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.286    86.161    M/cm/cj_b/delay3/t03
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.285 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.161    86.446    M/cm/cj_b/delay3/t04
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.570 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.466    87.036    M/cm/cj_b/delay3/t05
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    87.160 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.680    87.840    M/cm/cj_b/delay3/t06
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.150    87.990 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.973    88.963    M/cm/cj_b/delay3/t07
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.354    89.317 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.487    89.804    M/cm/cj_b/LC_out
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.348    90.152 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.147    91.299    M/cm/cj_b/nand3_out
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.124    91.423 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    91.702    M/cm/cj_b/nand2_out
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.124    91.826 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.678    92.504    M/cm/cj_b/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124    92.628 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.651    93.278    M/cm/cj_b/delay2/t00
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124    93.402 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.706    94.109    M/cm/cj_b/delay2/t01
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.233 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    95.078    M/cm/cj_b/delay2/t02
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.202 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.635    M/cm/cj_b/delay2/t03
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.759 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    96.424    M/cm/cj_b/delay2/t04
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.152    96.576 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    97.424    M/cm/cj_b/delay2/t05
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.354    97.778 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    98.044    M/cm/cj_b/delay2/t06
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.328    98.372 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    99.046    M/cm/cj_b/delay2/t07
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.352    99.398 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.741   100.139    M/cm/cj_b/LB_out
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.326   100.465 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.974   101.439    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.326   101.765 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.810   102.575    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   102.699 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676   103.375    M/cm/arb/nand3_out
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124   103.499 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.502   104.001    M/cm/arb/nand6_out
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124   104.125 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.663   104.788    M/cm/cj_a/G
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124   104.912 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.446   105.357    M/cm/cj_a/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   105.481 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.667   106.148    M/cm/cj_a/nand4_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124   106.272 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.326   106.598    M/cm/cj_a/nand5_out
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124   106.722 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          0.596   107.317    M/cm/cp_a
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124   107.441 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.052   108.494    M/AEB
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124   108.618 r  M/PACKET_OUT[32]_INST_0/O
                         net (fo=101, routed)         8.314   116.931    MMCAM/entry_fd_loop[15].ef/COLOR_GEN_DEST_LR[13]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124   117.055 r  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   117.055    MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   117.512 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.341   118.853    MMCAM/entry_fd_loop[15].ef/FIRE11_in
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.329   119.182 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.794   119.976    MMCAM/oam/FIRE[15]
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124   120.100 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.443   120.543    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124   120.667 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.608   121.275    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124   121.399 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.356   121.755    MMCAM/oam/FIRE_OR
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124   121.879 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.716   122.595    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124   122.719 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           1.033   123.752    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I0_O)        0.124   123.876 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.977   124.853    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X26Y21         LUT3 (Prop_lut3_I2_O)        0.150   125.003 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          3.663   128.667    MMCAM/entry_fd_loop[13].ef/EN
    SLICE_X25Y46         LUT3 (Prop_lut3_I1_O)        0.326   128.993 r  MMCAM/entry_fd_loop[13].ef/ENTRY[0]_C_i_1/O
                         net (fo=1, routed)           0.000   128.993    MMCAM/entry_fd_loop[13].ef/ENTRY[0]_C_i_1_n_0
    SLICE_X25Y46         FDCE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.988ns  (logic 25.273ns (19.594%)  route 103.715ns (80.406%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        4.650     5.646    c/MR
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.154     5.800 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.278     6.079    c/not1_out
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.327     6.406 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.809    c/nand2_out
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.933 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.754     7.687    c/delay2/din
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.837 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.992     8.829    c/delay2/t00
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.354     9.183 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     9.469    c/delay2/t01
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.341     9.810 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.811    10.620    c/delay2/t02
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.331    10.951 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    11.385    c/delay2/t03
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.509 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    12.384    c/delay2/t04
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.508 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    12.794    c/delay2/t05
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.918 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    13.079    c/delay2/t06
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.203 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    13.669    c/delay2/t07
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.793 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.872    14.666    c/LB_out
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.790 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    15.222    B/cb/CB_Ack_in_b
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.346 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.568    15.914    B/cb/cf/Ack_in
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.038 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.675    16.713    B/cb/cf/nand3_out
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124    16.837 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.123    B/cb/cf/nand2_out
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.247 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.109    18.357    B/cb/cf/delay2/din
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.481 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    18.642    B/cb/cf/delay2/t00
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.766 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    19.232    B/cb/cf/delay2/t01
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.356 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.670    20.026    B/cb/cf/delay2/t02
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.152    20.178 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.411    21.588    B/cb/cf/delay2/t03
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.348    21.936 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    22.370    B/cb/cf/delay2/t04
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.494 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    23.159    B/cb/cf/delay2/t05
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.152    23.311 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.848    24.158    B/cb/cf/delay2/t06
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.354    24.512 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    24.779    B/cb/cf/delay2/t07
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.328    25.107 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.268    25.375    B/cb/cf/LB_out
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.327    25.702 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.822    26.524    COPY/cx2/Ack_in
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124    26.648 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.747    27.395    COPY/cx2/cf1/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.519 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    27.944    COPY/cx2/cf1/nand3_out
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124    28.068 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    28.562    COPY/cx2/cf1/nand2_out
    SLICE_X21Y56         LUT2 (Prop_lut2_I1_O)        0.124    28.686 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    29.514    COPY/cx2/cf1/delay2/din
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    29.638 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.279    29.917    COPY/cx2/cf1/delay2/t00
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.041 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.652    30.693    COPY/cx2/cf1/delay2/t01
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.817 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    30.978    COPY/cx2/cf1/delay2/t02
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.102 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    31.568    COPY/cx2/cf1/delay2/t03
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.692 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    32.565    COPY/cx2/cf1/delay2/t04
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    32.689 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    32.954    COPY/cx2/cf1/delay2/t05
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.078 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    33.227    COPY/cx2/cf1/delay2/t06
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.351 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    33.784    COPY/cx2/cf1/delay2/t07
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.908 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    34.783    COPY/cx2/cf1/LB_out
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.907 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.732    35.639    MA/c/Ack_in
    SLICE_X18Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.763 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    36.052    MA/c/nand3_out
    SLICE_X18Y54         LUT3 (Prop_lut3_I2_O)        0.124    36.176 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    36.832    MA/c/nand2_out
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.124    36.956 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.031    37.987    MA/c/delay2/din
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124    38.111 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    38.827    MA/c/delay2/t00
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    38.951 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    39.216    MA/c/delay2/t01
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.340 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    39.489    MA/c/delay2/t02
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    40.046    MA/c/delay2/t03
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    40.170 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    41.045    MA/c/delay2/t04
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.169 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    41.456    MA/c/delay2/t05
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.580 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    41.740    MA/c/delay2/t06
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.864 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    42.330    MA/c/delay2/t07
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    42.454 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.667    43.122    MA/c/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    43.246 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    43.821    FP/ce/CE_Ack_in
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.124    43.945 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.736    44.681    FP/ce/cf/Ack_in
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124    44.805 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.844    45.648    FP/ce/cf/nand3_out
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    45.772 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    45.926    FP/ce/cf/nand2_out
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    46.050 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.947    46.997    FP/ce/cf/delay2/din
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.121 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    47.386    FP/ce/cf/delay2/t00
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.510 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    47.659    FP/ce/cf/delay2/t01
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.783 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    48.216    FP/ce/cf/delay2/t02
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.340 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.334    49.674    FP/ce/cf/delay2/t03
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    49.798 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.852    50.651    FP/ce/cf/delay2/t04
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    50.775 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    51.208    FP/ce/cf/delay2/t05
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    51.332 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.667    51.999    FP/ce/cf/delay2/t06
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.152    52.151 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.439    FP/ce/cf/delay2/t07
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.328    52.767 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.279    53.046    FP/ce/cf/LB_out
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.327    53.373 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.503    53.875    PS/c/Ack_in
    SLICE_X27Y39         LUT4 (Prop_lut4_I3_O)        0.124    53.999 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.413    54.412    PS/c/nand3_out
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    54.536 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    54.800    PS/c/nand2_out
    SLICE_X27Y41         LUT2 (Prop_lut2_I1_O)        0.124    54.924 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.277    56.202    PS/c/delay2/din
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.154    56.356 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.674    57.030    PS/c/delay2/t00
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.352    57.382 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.447    57.829    PS/c/delay2/t01
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.332    58.161 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    58.319    PS/c/delay2/t02
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    58.443 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.876    PS/c/delay2/t03
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.000 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    59.873    PS/c/delay2/t04
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.997 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    60.261    PS/c/delay2/t05
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.385 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    60.534    PS/c/delay2/t06
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.658 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    61.092    PS/c/delay2/t07
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    61.216 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.641    61.857    PS/c/LB_out
    SLICE_X27Y37         LUT1 (Prop_lut1_I0_O)        0.153    62.010 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.942    62.951    MMRAM/ce/CE_Ack_in
    SLICE_X26Y37         LUT2 (Prop_lut2_I1_O)        0.327    63.278 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.102    64.381    MMRAM/ce/cf/Ack_in
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124    64.505 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    64.780    MMRAM/ce/cf/nand3_out
    SLICE_X25Y33         LUT3 (Prop_lut3_I2_O)        0.124    64.904 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.053    MMRAM/ce/cf/nand2_out
    SLICE_X25Y33         LUT2 (Prop_lut2_I1_O)        0.124    65.177 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.408    65.586    MMRAM/ce/cf/delay2/din
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    65.710 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    66.426    MMRAM/ce/cf/delay2/t00
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.124    66.550 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.996    67.546    MMRAM/ce/cf/delay2/t01
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.670 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    67.831    MMRAM/ce/cf/delay2/t02
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.955 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    68.421    MMRAM/ce/cf/delay2/t03
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.545 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    69.418    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.542 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    69.806    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.930 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    70.079    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.203 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    70.637    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.761 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    71.636    MMRAM/ce/cf/LB_out
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    71.760 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.817    72.577    MMCAM/c/Ack_in
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    72.701 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.414    73.115    MMCAM/c/nand3_out
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124    73.239 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.520    73.759    MMCAM/c/nand2_out
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.124    73.883 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.656    74.539    MMCAM/c/delay2/din
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.663 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845    75.508    MMCAM/c/delay2/t00
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    75.632 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           1.048    76.681    MMCAM/c/delay2/t01
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    76.805 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    77.271    MMCAM/c/delay2/t02
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    77.395 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.670    78.065    MMCAM/c/delay2/t03
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.152    78.217 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.999    79.216    MMCAM/c/delay2/t04
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.348    79.564 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    79.828    MMCAM/c/delay2/t05
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.952 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    80.101    MMCAM/c/delay2/t06
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.225 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    80.658    MMCAM/c/delay2/t07
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.782 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.502    81.284    MMCAM/c/LB_out
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    81.408 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.896    82.304    M/cm/cj_b/Ack_in
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    82.428 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.836    83.264    M/cm/cj_b/delay3/din
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124    83.388 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.806    84.194    M/cm/cj_b/delay3/t00
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.318 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.433    84.752    M/cm/cj_b/delay3/t01
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.876 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.875    85.751    M/cm/cj_b/delay3/t02
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    85.875 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.286    86.161    M/cm/cj_b/delay3/t03
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.285 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.161    86.446    M/cm/cj_b/delay3/t04
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.570 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.466    87.036    M/cm/cj_b/delay3/t05
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    87.160 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.680    87.840    M/cm/cj_b/delay3/t06
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.150    87.990 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.973    88.963    M/cm/cj_b/delay3/t07
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.354    89.317 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.487    89.804    M/cm/cj_b/LC_out
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.348    90.152 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.147    91.299    M/cm/cj_b/nand3_out
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.124    91.423 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    91.702    M/cm/cj_b/nand2_out
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.124    91.826 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.678    92.504    M/cm/cj_b/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124    92.628 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.651    93.278    M/cm/cj_b/delay2/t00
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124    93.402 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.706    94.109    M/cm/cj_b/delay2/t01
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.233 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    95.078    M/cm/cj_b/delay2/t02
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.202 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.635    M/cm/cj_b/delay2/t03
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.759 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    96.424    M/cm/cj_b/delay2/t04
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.152    96.576 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    97.424    M/cm/cj_b/delay2/t05
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.354    97.778 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    98.044    M/cm/cj_b/delay2/t06
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.328    98.372 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    99.046    M/cm/cj_b/delay2/t07
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.352    99.398 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.741   100.139    M/cm/cj_b/LB_out
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.326   100.465 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.974   101.439    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.326   101.765 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.810   102.575    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   102.699 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676   103.375    M/cm/arb/nand3_out
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124   103.499 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.502   104.001    M/cm/arb/nand6_out
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124   104.125 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.663   104.788    M/cm/cj_a/G
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124   104.912 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.446   105.357    M/cm/cj_a/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   105.481 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.667   106.148    M/cm/cj_a/nand4_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124   106.272 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.326   106.598    M/cm/cj_a/nand5_out
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124   106.722 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          0.596   107.317    M/cm/cp_a
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124   107.441 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.052   108.494    M/AEB
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124   108.618 r  M/PACKET_OUT[32]_INST_0/O
                         net (fo=101, routed)         8.314   116.931    MMCAM/entry_fd_loop[15].ef/COLOR_GEN_DEST_LR[13]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124   117.055 r  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   117.055    MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   117.512 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.341   118.853    MMCAM/entry_fd_loop[15].ef/FIRE11_in
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.329   119.182 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.794   119.976    MMCAM/oam/FIRE[15]
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124   120.100 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.443   120.543    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124   120.667 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.608   121.275    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124   121.399 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.356   121.755    MMCAM/oam/FIRE_OR
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124   121.879 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.716   122.595    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124   122.719 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           1.033   123.752    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.146   123.898 r  MMCAM/oam/EN[11]_INST_0/O
                         net (fo=77, routed)          4.762   128.660    MMCAM/entry_fd_loop[11].ef/EN
    SLICE_X7Y7           LUT3 (Prop_lut3_I1_O)        0.328   128.988 r  MMCAM/entry_fd_loop[11].ef/ENTRY[8]_C_i_1/O
                         net (fo=1, routed)           0.000   128.988    MMCAM/entry_fd_loop[11].ef/ENTRY[8]_C_i_1_n_0
    SLICE_X7Y7           FDCE                                         r  MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.940ns  (logic 25.171ns (19.522%)  route 103.769ns (80.478%))
  Logic Levels:           153  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        4.650     5.646    c/MR
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.154     5.800 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.278     6.079    c/not1_out
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.327     6.406 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.809    c/nand2_out
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.933 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.754     7.687    c/delay2/din
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.837 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.992     8.829    c/delay2/t00
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.354     9.183 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     9.469    c/delay2/t01
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.341     9.810 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.811    10.620    c/delay2/t02
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.331    10.951 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    11.385    c/delay2/t03
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.509 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    12.384    c/delay2/t04
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.508 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    12.794    c/delay2/t05
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.918 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    13.079    c/delay2/t06
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.203 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    13.669    c/delay2/t07
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.793 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.872    14.666    c/LB_out
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.790 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    15.222    B/cb/CB_Ack_in_b
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.346 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.568    15.914    B/cb/cf/Ack_in
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.038 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.675    16.713    B/cb/cf/nand3_out
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124    16.837 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.123    B/cb/cf/nand2_out
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.247 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.109    18.357    B/cb/cf/delay2/din
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.481 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    18.642    B/cb/cf/delay2/t00
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.766 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    19.232    B/cb/cf/delay2/t01
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.356 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.670    20.026    B/cb/cf/delay2/t02
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.152    20.178 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.411    21.588    B/cb/cf/delay2/t03
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.348    21.936 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    22.370    B/cb/cf/delay2/t04
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.494 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    23.159    B/cb/cf/delay2/t05
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.152    23.311 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.848    24.158    B/cb/cf/delay2/t06
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.354    24.512 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    24.779    B/cb/cf/delay2/t07
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.328    25.107 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.268    25.375    B/cb/cf/LB_out
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.327    25.702 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.822    26.524    COPY/cx2/Ack_in
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124    26.648 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.747    27.395    COPY/cx2/cf1/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.519 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    27.944    COPY/cx2/cf1/nand3_out
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124    28.068 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    28.562    COPY/cx2/cf1/nand2_out
    SLICE_X21Y56         LUT2 (Prop_lut2_I1_O)        0.124    28.686 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    29.514    COPY/cx2/cf1/delay2/din
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    29.638 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.279    29.917    COPY/cx2/cf1/delay2/t00
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.041 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.652    30.693    COPY/cx2/cf1/delay2/t01
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.817 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    30.978    COPY/cx2/cf1/delay2/t02
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.102 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    31.568    COPY/cx2/cf1/delay2/t03
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.692 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    32.565    COPY/cx2/cf1/delay2/t04
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    32.689 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    32.954    COPY/cx2/cf1/delay2/t05
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.078 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    33.227    COPY/cx2/cf1/delay2/t06
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.351 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    33.784    COPY/cx2/cf1/delay2/t07
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.908 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    34.783    COPY/cx2/cf1/LB_out
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.907 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.732    35.639    MA/c/Ack_in
    SLICE_X18Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.763 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    36.052    MA/c/nand3_out
    SLICE_X18Y54         LUT3 (Prop_lut3_I2_O)        0.124    36.176 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    36.832    MA/c/nand2_out
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.124    36.956 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.031    37.987    MA/c/delay2/din
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124    38.111 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    38.827    MA/c/delay2/t00
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    38.951 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    39.216    MA/c/delay2/t01
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.340 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    39.489    MA/c/delay2/t02
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    40.046    MA/c/delay2/t03
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    40.170 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    41.045    MA/c/delay2/t04
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.169 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    41.456    MA/c/delay2/t05
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.580 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    41.740    MA/c/delay2/t06
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.864 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    42.330    MA/c/delay2/t07
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    42.454 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.667    43.122    MA/c/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    43.246 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    43.821    FP/ce/CE_Ack_in
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.124    43.945 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.736    44.681    FP/ce/cf/Ack_in
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124    44.805 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.844    45.648    FP/ce/cf/nand3_out
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    45.772 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    45.926    FP/ce/cf/nand2_out
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    46.050 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.947    46.997    FP/ce/cf/delay2/din
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.121 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    47.386    FP/ce/cf/delay2/t00
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.510 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    47.659    FP/ce/cf/delay2/t01
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.783 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    48.216    FP/ce/cf/delay2/t02
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.340 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.334    49.674    FP/ce/cf/delay2/t03
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    49.798 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.852    50.651    FP/ce/cf/delay2/t04
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    50.775 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    51.208    FP/ce/cf/delay2/t05
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    51.332 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.667    51.999    FP/ce/cf/delay2/t06
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.152    52.151 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.439    FP/ce/cf/delay2/t07
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.328    52.767 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.279    53.046    FP/ce/cf/LB_out
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.327    53.373 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.503    53.875    PS/c/Ack_in
    SLICE_X27Y39         LUT4 (Prop_lut4_I3_O)        0.124    53.999 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.413    54.412    PS/c/nand3_out
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    54.536 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    54.800    PS/c/nand2_out
    SLICE_X27Y41         LUT2 (Prop_lut2_I1_O)        0.124    54.924 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.277    56.202    PS/c/delay2/din
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.154    56.356 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.674    57.030    PS/c/delay2/t00
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.352    57.382 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.447    57.829    PS/c/delay2/t01
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.332    58.161 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    58.319    PS/c/delay2/t02
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    58.443 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.876    PS/c/delay2/t03
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.000 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    59.873    PS/c/delay2/t04
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.997 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    60.261    PS/c/delay2/t05
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.385 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    60.534    PS/c/delay2/t06
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.658 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    61.092    PS/c/delay2/t07
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    61.216 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.641    61.857    PS/c/LB_out
    SLICE_X27Y37         LUT1 (Prop_lut1_I0_O)        0.153    62.010 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.942    62.951    MMRAM/ce/CE_Ack_in
    SLICE_X26Y37         LUT2 (Prop_lut2_I1_O)        0.327    63.278 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.102    64.381    MMRAM/ce/cf/Ack_in
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124    64.505 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    64.780    MMRAM/ce/cf/nand3_out
    SLICE_X25Y33         LUT3 (Prop_lut3_I2_O)        0.124    64.904 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.053    MMRAM/ce/cf/nand2_out
    SLICE_X25Y33         LUT2 (Prop_lut2_I1_O)        0.124    65.177 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.408    65.586    MMRAM/ce/cf/delay2/din
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    65.710 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    66.426    MMRAM/ce/cf/delay2/t00
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.124    66.550 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.996    67.546    MMRAM/ce/cf/delay2/t01
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.670 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    67.831    MMRAM/ce/cf/delay2/t02
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.955 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    68.421    MMRAM/ce/cf/delay2/t03
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.545 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    69.418    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.542 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    69.806    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.930 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    70.079    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.203 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    70.637    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.761 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    71.636    MMRAM/ce/cf/LB_out
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    71.760 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.817    72.577    MMCAM/c/Ack_in
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    72.701 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.414    73.115    MMCAM/c/nand3_out
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124    73.239 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.520    73.759    MMCAM/c/nand2_out
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.124    73.883 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.656    74.539    MMCAM/c/delay2/din
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.663 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845    75.508    MMCAM/c/delay2/t00
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    75.632 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           1.048    76.681    MMCAM/c/delay2/t01
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    76.805 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    77.271    MMCAM/c/delay2/t02
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    77.395 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.670    78.065    MMCAM/c/delay2/t03
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.152    78.217 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.999    79.216    MMCAM/c/delay2/t04
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.348    79.564 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    79.828    MMCAM/c/delay2/t05
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.952 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    80.101    MMCAM/c/delay2/t06
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.225 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    80.658    MMCAM/c/delay2/t07
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.782 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.502    81.284    MMCAM/c/LB_out
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    81.408 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.896    82.304    M/cm/cj_b/Ack_in
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    82.428 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.836    83.264    M/cm/cj_b/delay3/din
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124    83.388 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.806    84.194    M/cm/cj_b/delay3/t00
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.318 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.433    84.752    M/cm/cj_b/delay3/t01
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.876 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.875    85.751    M/cm/cj_b/delay3/t02
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    85.875 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.286    86.161    M/cm/cj_b/delay3/t03
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.285 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.161    86.446    M/cm/cj_b/delay3/t04
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.570 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.466    87.036    M/cm/cj_b/delay3/t05
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    87.160 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.680    87.840    M/cm/cj_b/delay3/t06
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.150    87.990 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.973    88.963    M/cm/cj_b/delay3/t07
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.354    89.317 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.487    89.804    M/cm/cj_b/LC_out
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.348    90.152 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.147    91.299    M/cm/cj_b/nand3_out
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.124    91.423 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    91.702    M/cm/cj_b/nand2_out
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.124    91.826 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.678    92.504    M/cm/cj_b/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124    92.628 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.651    93.278    M/cm/cj_b/delay2/t00
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124    93.402 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.706    94.109    M/cm/cj_b/delay2/t01
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.233 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    95.078    M/cm/cj_b/delay2/t02
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.202 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.635    M/cm/cj_b/delay2/t03
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.759 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    96.424    M/cm/cj_b/delay2/t04
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.152    96.576 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    97.424    M/cm/cj_b/delay2/t05
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.354    97.778 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    98.044    M/cm/cj_b/delay2/t06
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.328    98.372 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    99.046    M/cm/cj_b/delay2/t07
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.352    99.398 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.741   100.139    M/cm/cj_b/LB_out
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.326   100.465 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.974   101.439    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.326   101.765 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.810   102.575    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   102.699 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676   103.375    M/cm/arb/nand3_out
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124   103.499 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.502   104.001    M/cm/arb/nand6_out
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124   104.125 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.663   104.788    M/cm/cj_a/G
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124   104.912 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.446   105.357    M/cm/cj_a/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   105.481 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.667   106.148    M/cm/cj_a/nand4_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124   106.272 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.326   106.598    M/cm/cj_a/nand5_out
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124   106.722 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          0.596   107.317    M/cm/cp_a
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124   107.441 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.052   108.494    M/AEB
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124   108.618 r  M/PACKET_OUT[32]_INST_0/O
                         net (fo=101, routed)         8.314   116.931    MMCAM/entry_fd_loop[15].ef/COLOR_GEN_DEST_LR[13]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124   117.055 r  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   117.055    MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   117.512 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.341   118.853    MMCAM/entry_fd_loop[15].ef/FIRE11_in
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.329   119.182 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.794   119.976    MMCAM/oam/FIRE[15]
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124   120.100 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.443   120.543    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124   120.667 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.608   121.275    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124   121.399 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.356   121.755    MMCAM/oam/FIRE_OR
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124   121.879 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.716   122.595    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124   122.719 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           1.033   123.752    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I0_O)        0.124   123.876 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.836   124.712    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I4_O)        0.124   124.836 r  MMCAM/oam/EN[16]_INST_0/O
                         net (fo=77, routed)          3.981   128.816    MMCAM/entry_fd_loop[16].ef/EN
    SLICE_X12Y2          LUT3 (Prop_lut3_I1_O)        0.124   128.940 r  MMCAM/entry_fd_loop[16].ef/ENTRY[2]_C_i_1/O
                         net (fo=1, routed)           0.000   128.940    MMCAM/entry_fd_loop[16].ef/ENTRY[2]_C_i_1_n_0
    SLICE_X12Y2          FDCE                                         r  MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.927ns  (logic 25.171ns (19.524%)  route 103.756ns (80.476%))
  Logic Levels:           153  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        4.650     5.646    c/MR
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.154     5.800 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.278     6.079    c/not1_out
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.327     6.406 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.809    c/nand2_out
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.933 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.754     7.687    c/delay2/din
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.837 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.992     8.829    c/delay2/t00
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.354     9.183 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     9.469    c/delay2/t01
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.341     9.810 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.811    10.620    c/delay2/t02
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.331    10.951 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    11.385    c/delay2/t03
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.509 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    12.384    c/delay2/t04
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.508 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    12.794    c/delay2/t05
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.918 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    13.079    c/delay2/t06
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.203 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    13.669    c/delay2/t07
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.793 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.872    14.666    c/LB_out
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.790 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    15.222    B/cb/CB_Ack_in_b
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.346 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.568    15.914    B/cb/cf/Ack_in
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.038 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.675    16.713    B/cb/cf/nand3_out
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124    16.837 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.123    B/cb/cf/nand2_out
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.247 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.109    18.357    B/cb/cf/delay2/din
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.481 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    18.642    B/cb/cf/delay2/t00
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.766 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    19.232    B/cb/cf/delay2/t01
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.356 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.670    20.026    B/cb/cf/delay2/t02
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.152    20.178 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.411    21.588    B/cb/cf/delay2/t03
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.348    21.936 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    22.370    B/cb/cf/delay2/t04
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.494 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    23.159    B/cb/cf/delay2/t05
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.152    23.311 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.848    24.158    B/cb/cf/delay2/t06
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.354    24.512 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    24.779    B/cb/cf/delay2/t07
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.328    25.107 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.268    25.375    B/cb/cf/LB_out
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.327    25.702 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.822    26.524    COPY/cx2/Ack_in
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124    26.648 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.747    27.395    COPY/cx2/cf1/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.519 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    27.944    COPY/cx2/cf1/nand3_out
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124    28.068 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    28.562    COPY/cx2/cf1/nand2_out
    SLICE_X21Y56         LUT2 (Prop_lut2_I1_O)        0.124    28.686 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    29.514    COPY/cx2/cf1/delay2/din
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    29.638 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.279    29.917    COPY/cx2/cf1/delay2/t00
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.041 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.652    30.693    COPY/cx2/cf1/delay2/t01
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.817 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    30.978    COPY/cx2/cf1/delay2/t02
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.102 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    31.568    COPY/cx2/cf1/delay2/t03
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.692 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    32.565    COPY/cx2/cf1/delay2/t04
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    32.689 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    32.954    COPY/cx2/cf1/delay2/t05
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.078 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    33.227    COPY/cx2/cf1/delay2/t06
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.351 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    33.784    COPY/cx2/cf1/delay2/t07
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.908 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    34.783    COPY/cx2/cf1/LB_out
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.907 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.732    35.639    MA/c/Ack_in
    SLICE_X18Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.763 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    36.052    MA/c/nand3_out
    SLICE_X18Y54         LUT3 (Prop_lut3_I2_O)        0.124    36.176 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    36.832    MA/c/nand2_out
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.124    36.956 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.031    37.987    MA/c/delay2/din
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124    38.111 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    38.827    MA/c/delay2/t00
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    38.951 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    39.216    MA/c/delay2/t01
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.340 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    39.489    MA/c/delay2/t02
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    40.046    MA/c/delay2/t03
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    40.170 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    41.045    MA/c/delay2/t04
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.169 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    41.456    MA/c/delay2/t05
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.580 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    41.740    MA/c/delay2/t06
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.864 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    42.330    MA/c/delay2/t07
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    42.454 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.667    43.122    MA/c/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    43.246 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    43.821    FP/ce/CE_Ack_in
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.124    43.945 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.736    44.681    FP/ce/cf/Ack_in
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124    44.805 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.844    45.648    FP/ce/cf/nand3_out
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    45.772 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    45.926    FP/ce/cf/nand2_out
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    46.050 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.947    46.997    FP/ce/cf/delay2/din
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.121 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    47.386    FP/ce/cf/delay2/t00
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.510 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    47.659    FP/ce/cf/delay2/t01
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.783 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    48.216    FP/ce/cf/delay2/t02
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.340 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.334    49.674    FP/ce/cf/delay2/t03
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    49.798 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.852    50.651    FP/ce/cf/delay2/t04
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    50.775 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    51.208    FP/ce/cf/delay2/t05
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    51.332 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.667    51.999    FP/ce/cf/delay2/t06
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.152    52.151 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.439    FP/ce/cf/delay2/t07
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.328    52.767 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.279    53.046    FP/ce/cf/LB_out
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.327    53.373 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.503    53.875    PS/c/Ack_in
    SLICE_X27Y39         LUT4 (Prop_lut4_I3_O)        0.124    53.999 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.413    54.412    PS/c/nand3_out
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    54.536 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    54.800    PS/c/nand2_out
    SLICE_X27Y41         LUT2 (Prop_lut2_I1_O)        0.124    54.924 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.277    56.202    PS/c/delay2/din
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.154    56.356 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.674    57.030    PS/c/delay2/t00
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.352    57.382 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.447    57.829    PS/c/delay2/t01
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.332    58.161 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    58.319    PS/c/delay2/t02
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    58.443 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.876    PS/c/delay2/t03
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.000 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    59.873    PS/c/delay2/t04
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.997 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    60.261    PS/c/delay2/t05
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.385 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    60.534    PS/c/delay2/t06
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.658 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    61.092    PS/c/delay2/t07
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    61.216 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.641    61.857    PS/c/LB_out
    SLICE_X27Y37         LUT1 (Prop_lut1_I0_O)        0.153    62.010 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.942    62.951    MMRAM/ce/CE_Ack_in
    SLICE_X26Y37         LUT2 (Prop_lut2_I1_O)        0.327    63.278 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.102    64.381    MMRAM/ce/cf/Ack_in
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124    64.505 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    64.780    MMRAM/ce/cf/nand3_out
    SLICE_X25Y33         LUT3 (Prop_lut3_I2_O)        0.124    64.904 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.053    MMRAM/ce/cf/nand2_out
    SLICE_X25Y33         LUT2 (Prop_lut2_I1_O)        0.124    65.177 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.408    65.586    MMRAM/ce/cf/delay2/din
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    65.710 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    66.426    MMRAM/ce/cf/delay2/t00
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.124    66.550 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.996    67.546    MMRAM/ce/cf/delay2/t01
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.670 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    67.831    MMRAM/ce/cf/delay2/t02
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.955 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    68.421    MMRAM/ce/cf/delay2/t03
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.545 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    69.418    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.542 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    69.806    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.930 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    70.079    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.203 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    70.637    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.761 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    71.636    MMRAM/ce/cf/LB_out
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    71.760 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.817    72.577    MMCAM/c/Ack_in
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    72.701 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.414    73.115    MMCAM/c/nand3_out
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124    73.239 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.520    73.759    MMCAM/c/nand2_out
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.124    73.883 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.656    74.539    MMCAM/c/delay2/din
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.663 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845    75.508    MMCAM/c/delay2/t00
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    75.632 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           1.048    76.681    MMCAM/c/delay2/t01
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    76.805 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    77.271    MMCAM/c/delay2/t02
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    77.395 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.670    78.065    MMCAM/c/delay2/t03
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.152    78.217 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.999    79.216    MMCAM/c/delay2/t04
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.348    79.564 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    79.828    MMCAM/c/delay2/t05
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.952 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    80.101    MMCAM/c/delay2/t06
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.225 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    80.658    MMCAM/c/delay2/t07
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.782 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.502    81.284    MMCAM/c/LB_out
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    81.408 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.896    82.304    M/cm/cj_b/Ack_in
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    82.428 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.836    83.264    M/cm/cj_b/delay3/din
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124    83.388 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.806    84.194    M/cm/cj_b/delay3/t00
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.318 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.433    84.752    M/cm/cj_b/delay3/t01
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.876 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.875    85.751    M/cm/cj_b/delay3/t02
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    85.875 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.286    86.161    M/cm/cj_b/delay3/t03
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.285 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.161    86.446    M/cm/cj_b/delay3/t04
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.570 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.466    87.036    M/cm/cj_b/delay3/t05
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    87.160 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.680    87.840    M/cm/cj_b/delay3/t06
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.150    87.990 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.973    88.963    M/cm/cj_b/delay3/t07
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.354    89.317 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.487    89.804    M/cm/cj_b/LC_out
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.348    90.152 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.147    91.299    M/cm/cj_b/nand3_out
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.124    91.423 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    91.702    M/cm/cj_b/nand2_out
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.124    91.826 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.678    92.504    M/cm/cj_b/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124    92.628 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.651    93.278    M/cm/cj_b/delay2/t00
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124    93.402 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.706    94.109    M/cm/cj_b/delay2/t01
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.233 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    95.078    M/cm/cj_b/delay2/t02
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.202 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.635    M/cm/cj_b/delay2/t03
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.759 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    96.424    M/cm/cj_b/delay2/t04
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.152    96.576 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    97.424    M/cm/cj_b/delay2/t05
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.354    97.778 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    98.044    M/cm/cj_b/delay2/t06
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.328    98.372 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    99.046    M/cm/cj_b/delay2/t07
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.352    99.398 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.741   100.139    M/cm/cj_b/LB_out
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.326   100.465 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.974   101.439    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.326   101.765 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.810   102.575    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   102.699 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676   103.375    M/cm/arb/nand3_out
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124   103.499 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.502   104.001    M/cm/arb/nand6_out
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124   104.125 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.663   104.788    M/cm/cj_a/G
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124   104.912 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.446   105.357    M/cm/cj_a/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   105.481 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.667   106.148    M/cm/cj_a/nand4_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124   106.272 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.326   106.598    M/cm/cj_a/nand5_out
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124   106.722 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          0.596   107.317    M/cm/cp_a
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124   107.441 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.052   108.494    M/AEB
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124   108.618 r  M/PACKET_OUT[32]_INST_0/O
                         net (fo=101, routed)         8.314   116.931    MMCAM/entry_fd_loop[15].ef/COLOR_GEN_DEST_LR[13]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124   117.055 r  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   117.055    MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   117.512 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.341   118.853    MMCAM/entry_fd_loop[15].ef/FIRE11_in
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.329   119.182 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.794   119.976    MMCAM/oam/FIRE[15]
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124   120.100 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.443   120.543    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124   120.667 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.608   121.275    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124   121.399 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.356   121.755    MMCAM/oam/FIRE_OR
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124   121.879 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.716   122.595    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124   122.719 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           1.033   123.752    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I0_O)        0.124   123.876 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.847   124.723    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I5_O)        0.124   124.847 r  MMCAM/oam/EN[17]_INST_0/O
                         net (fo=77, routed)          3.957   128.804    MMCAM/entry_fd_loop[17].ef/EN
    SLICE_X10Y0          LUT3 (Prop_lut3_I1_O)        0.124   128.928 r  MMCAM/entry_fd_loop[17].ef/ENTRY[4]_C_i_1/O
                         net (fo=1, routed)           0.000   128.928    MMCAM/entry_fd_loop[17].ef/ENTRY[4]_C_i_1_n_0
    SLICE_X10Y0          FDCE                                         r  MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.831ns  (logic 25.399ns (19.715%)  route 103.432ns (80.285%))
  Logic Levels:           153  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        4.650     5.646    c/MR
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.154     5.800 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.278     6.079    c/not1_out
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.327     6.406 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.809    c/nand2_out
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.933 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.754     7.687    c/delay2/din
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.837 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.992     8.829    c/delay2/t00
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.354     9.183 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     9.469    c/delay2/t01
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.341     9.810 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.811    10.620    c/delay2/t02
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.331    10.951 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    11.385    c/delay2/t03
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.509 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    12.384    c/delay2/t04
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.508 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    12.794    c/delay2/t05
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.918 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    13.079    c/delay2/t06
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.203 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    13.669    c/delay2/t07
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.793 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.872    14.666    c/LB_out
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.790 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    15.222    B/cb/CB_Ack_in_b
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.346 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.568    15.914    B/cb/cf/Ack_in
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.038 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.675    16.713    B/cb/cf/nand3_out
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124    16.837 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.123    B/cb/cf/nand2_out
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.247 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.109    18.357    B/cb/cf/delay2/din
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.481 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    18.642    B/cb/cf/delay2/t00
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.766 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    19.232    B/cb/cf/delay2/t01
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.356 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.670    20.026    B/cb/cf/delay2/t02
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.152    20.178 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.411    21.588    B/cb/cf/delay2/t03
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.348    21.936 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    22.370    B/cb/cf/delay2/t04
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.494 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    23.159    B/cb/cf/delay2/t05
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.152    23.311 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.848    24.158    B/cb/cf/delay2/t06
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.354    24.512 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    24.779    B/cb/cf/delay2/t07
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.328    25.107 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.268    25.375    B/cb/cf/LB_out
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.327    25.702 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.822    26.524    COPY/cx2/Ack_in
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124    26.648 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.747    27.395    COPY/cx2/cf1/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.519 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    27.944    COPY/cx2/cf1/nand3_out
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124    28.068 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    28.562    COPY/cx2/cf1/nand2_out
    SLICE_X21Y56         LUT2 (Prop_lut2_I1_O)        0.124    28.686 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    29.514    COPY/cx2/cf1/delay2/din
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    29.638 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.279    29.917    COPY/cx2/cf1/delay2/t00
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.041 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.652    30.693    COPY/cx2/cf1/delay2/t01
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.817 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    30.978    COPY/cx2/cf1/delay2/t02
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.102 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    31.568    COPY/cx2/cf1/delay2/t03
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.692 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    32.565    COPY/cx2/cf1/delay2/t04
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    32.689 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    32.954    COPY/cx2/cf1/delay2/t05
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.078 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    33.227    COPY/cx2/cf1/delay2/t06
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.351 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    33.784    COPY/cx2/cf1/delay2/t07
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.908 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    34.783    COPY/cx2/cf1/LB_out
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.907 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.732    35.639    MA/c/Ack_in
    SLICE_X18Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.763 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    36.052    MA/c/nand3_out
    SLICE_X18Y54         LUT3 (Prop_lut3_I2_O)        0.124    36.176 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    36.832    MA/c/nand2_out
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.124    36.956 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.031    37.987    MA/c/delay2/din
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124    38.111 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    38.827    MA/c/delay2/t00
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    38.951 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    39.216    MA/c/delay2/t01
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.340 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    39.489    MA/c/delay2/t02
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    40.046    MA/c/delay2/t03
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    40.170 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    41.045    MA/c/delay2/t04
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.169 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    41.456    MA/c/delay2/t05
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.580 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    41.740    MA/c/delay2/t06
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.864 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    42.330    MA/c/delay2/t07
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    42.454 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.667    43.122    MA/c/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    43.246 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    43.821    FP/ce/CE_Ack_in
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.124    43.945 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.736    44.681    FP/ce/cf/Ack_in
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124    44.805 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.844    45.648    FP/ce/cf/nand3_out
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    45.772 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    45.926    FP/ce/cf/nand2_out
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    46.050 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.947    46.997    FP/ce/cf/delay2/din
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.121 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    47.386    FP/ce/cf/delay2/t00
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.510 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    47.659    FP/ce/cf/delay2/t01
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.783 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    48.216    FP/ce/cf/delay2/t02
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.340 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.334    49.674    FP/ce/cf/delay2/t03
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    49.798 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.852    50.651    FP/ce/cf/delay2/t04
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    50.775 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    51.208    FP/ce/cf/delay2/t05
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    51.332 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.667    51.999    FP/ce/cf/delay2/t06
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.152    52.151 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.439    FP/ce/cf/delay2/t07
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.328    52.767 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.279    53.046    FP/ce/cf/LB_out
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.327    53.373 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.503    53.875    PS/c/Ack_in
    SLICE_X27Y39         LUT4 (Prop_lut4_I3_O)        0.124    53.999 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.413    54.412    PS/c/nand3_out
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    54.536 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    54.800    PS/c/nand2_out
    SLICE_X27Y41         LUT2 (Prop_lut2_I1_O)        0.124    54.924 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.277    56.202    PS/c/delay2/din
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.154    56.356 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.674    57.030    PS/c/delay2/t00
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.352    57.382 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.447    57.829    PS/c/delay2/t01
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.332    58.161 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    58.319    PS/c/delay2/t02
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    58.443 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.876    PS/c/delay2/t03
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.000 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    59.873    PS/c/delay2/t04
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.997 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    60.261    PS/c/delay2/t05
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.385 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    60.534    PS/c/delay2/t06
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.658 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    61.092    PS/c/delay2/t07
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    61.216 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.641    61.857    PS/c/LB_out
    SLICE_X27Y37         LUT1 (Prop_lut1_I0_O)        0.153    62.010 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.942    62.951    MMRAM/ce/CE_Ack_in
    SLICE_X26Y37         LUT2 (Prop_lut2_I1_O)        0.327    63.278 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.102    64.381    MMRAM/ce/cf/Ack_in
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124    64.505 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    64.780    MMRAM/ce/cf/nand3_out
    SLICE_X25Y33         LUT3 (Prop_lut3_I2_O)        0.124    64.904 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.053    MMRAM/ce/cf/nand2_out
    SLICE_X25Y33         LUT2 (Prop_lut2_I1_O)        0.124    65.177 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.408    65.586    MMRAM/ce/cf/delay2/din
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    65.710 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    66.426    MMRAM/ce/cf/delay2/t00
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.124    66.550 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.996    67.546    MMRAM/ce/cf/delay2/t01
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.670 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    67.831    MMRAM/ce/cf/delay2/t02
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.955 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    68.421    MMRAM/ce/cf/delay2/t03
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.545 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    69.418    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.542 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    69.806    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.930 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    70.079    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.203 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    70.637    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.761 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    71.636    MMRAM/ce/cf/LB_out
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    71.760 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.817    72.577    MMCAM/c/Ack_in
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    72.701 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.414    73.115    MMCAM/c/nand3_out
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124    73.239 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.520    73.759    MMCAM/c/nand2_out
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.124    73.883 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.656    74.539    MMCAM/c/delay2/din
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.663 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845    75.508    MMCAM/c/delay2/t00
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    75.632 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           1.048    76.681    MMCAM/c/delay2/t01
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    76.805 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    77.271    MMCAM/c/delay2/t02
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    77.395 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.670    78.065    MMCAM/c/delay2/t03
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.152    78.217 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.999    79.216    MMCAM/c/delay2/t04
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.348    79.564 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    79.828    MMCAM/c/delay2/t05
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.952 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    80.101    MMCAM/c/delay2/t06
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.225 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    80.658    MMCAM/c/delay2/t07
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.782 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.502    81.284    MMCAM/c/LB_out
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    81.408 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.896    82.304    M/cm/cj_b/Ack_in
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    82.428 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.836    83.264    M/cm/cj_b/delay3/din
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124    83.388 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.806    84.194    M/cm/cj_b/delay3/t00
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.318 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.433    84.752    M/cm/cj_b/delay3/t01
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.876 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.875    85.751    M/cm/cj_b/delay3/t02
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    85.875 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.286    86.161    M/cm/cj_b/delay3/t03
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.285 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.161    86.446    M/cm/cj_b/delay3/t04
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.570 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.466    87.036    M/cm/cj_b/delay3/t05
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    87.160 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.680    87.840    M/cm/cj_b/delay3/t06
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.150    87.990 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.973    88.963    M/cm/cj_b/delay3/t07
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.354    89.317 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.487    89.804    M/cm/cj_b/LC_out
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.348    90.152 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.147    91.299    M/cm/cj_b/nand3_out
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.124    91.423 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    91.702    M/cm/cj_b/nand2_out
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.124    91.826 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.678    92.504    M/cm/cj_b/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124    92.628 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.651    93.278    M/cm/cj_b/delay2/t00
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124    93.402 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.706    94.109    M/cm/cj_b/delay2/t01
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.233 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    95.078    M/cm/cj_b/delay2/t02
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.202 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.635    M/cm/cj_b/delay2/t03
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.759 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    96.424    M/cm/cj_b/delay2/t04
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.152    96.576 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    97.424    M/cm/cj_b/delay2/t05
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.354    97.778 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    98.044    M/cm/cj_b/delay2/t06
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.328    98.372 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    99.046    M/cm/cj_b/delay2/t07
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.352    99.398 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.741   100.139    M/cm/cj_b/LB_out
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.326   100.465 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.974   101.439    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.326   101.765 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.810   102.575    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   102.699 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676   103.375    M/cm/arb/nand3_out
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124   103.499 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.502   104.001    M/cm/arb/nand6_out
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124   104.125 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.663   104.788    M/cm/cj_a/G
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124   104.912 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.446   105.357    M/cm/cj_a/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   105.481 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.667   106.148    M/cm/cj_a/nand4_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124   106.272 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.326   106.598    M/cm/cj_a/nand5_out
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124   106.722 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          0.596   107.317    M/cm/cp_a
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124   107.441 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.052   108.494    M/AEB
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124   108.618 r  M/PACKET_OUT[32]_INST_0/O
                         net (fo=101, routed)         8.314   116.931    MMCAM/entry_fd_loop[15].ef/COLOR_GEN_DEST_LR[13]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124   117.055 r  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   117.055    MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   117.512 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.341   118.853    MMCAM/entry_fd_loop[15].ef/FIRE11_in
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.329   119.182 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.794   119.976    MMCAM/oam/FIRE[15]
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124   120.100 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.443   120.543    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124   120.667 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.608   121.275    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124   121.399 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.356   121.755    MMCAM/oam/FIRE_OR
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124   121.879 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.716   122.595    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124   122.719 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           1.033   123.752    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I0_O)        0.124   123.876 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.933   124.809    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X27Y22         LUT5 (Prop_lut5_I4_O)        0.150   124.959 r  MMCAM/oam/EN[18]_INST_0/O
                         net (fo=77, routed)          3.547   128.506    MMCAM/entry_fd_loop[18].ef/EN
    SLICE_X7Y11          LUT3 (Prop_lut3_I1_O)        0.326   128.832 r  MMCAM/entry_fd_loop[18].ef/ENTRY[5]_C_i_1/O
                         net (fo=1, routed)           0.000   128.832    MMCAM/entry_fd_loop[18].ef/ENTRY[5]_C_i_1_n_0
    SLICE_X7Y11          FDCE                                         r  MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.815ns  (logic 25.273ns (19.620%)  route 103.541ns (80.380%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        4.650     5.646    c/MR
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.154     5.800 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.278     6.079    c/not1_out
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.327     6.406 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.809    c/nand2_out
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.933 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.754     7.687    c/delay2/din
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.837 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.992     8.829    c/delay2/t00
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.354     9.183 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     9.469    c/delay2/t01
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.341     9.810 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.811    10.620    c/delay2/t02
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.331    10.951 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    11.385    c/delay2/t03
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.509 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    12.384    c/delay2/t04
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.508 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    12.794    c/delay2/t05
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.918 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    13.079    c/delay2/t06
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.203 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    13.669    c/delay2/t07
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.793 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.872    14.666    c/LB_out
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.790 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    15.222    B/cb/CB_Ack_in_b
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.346 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.568    15.914    B/cb/cf/Ack_in
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.038 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.675    16.713    B/cb/cf/nand3_out
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124    16.837 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.123    B/cb/cf/nand2_out
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.247 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.109    18.357    B/cb/cf/delay2/din
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.481 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    18.642    B/cb/cf/delay2/t00
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.766 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    19.232    B/cb/cf/delay2/t01
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.356 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.670    20.026    B/cb/cf/delay2/t02
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.152    20.178 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.411    21.588    B/cb/cf/delay2/t03
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.348    21.936 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    22.370    B/cb/cf/delay2/t04
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.494 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    23.159    B/cb/cf/delay2/t05
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.152    23.311 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.848    24.158    B/cb/cf/delay2/t06
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.354    24.512 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    24.779    B/cb/cf/delay2/t07
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.328    25.107 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.268    25.375    B/cb/cf/LB_out
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.327    25.702 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.822    26.524    COPY/cx2/Ack_in
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124    26.648 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.747    27.395    COPY/cx2/cf1/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.519 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    27.944    COPY/cx2/cf1/nand3_out
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124    28.068 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    28.562    COPY/cx2/cf1/nand2_out
    SLICE_X21Y56         LUT2 (Prop_lut2_I1_O)        0.124    28.686 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    29.514    COPY/cx2/cf1/delay2/din
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    29.638 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.279    29.917    COPY/cx2/cf1/delay2/t00
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.041 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.652    30.693    COPY/cx2/cf1/delay2/t01
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.817 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    30.978    COPY/cx2/cf1/delay2/t02
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.102 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    31.568    COPY/cx2/cf1/delay2/t03
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.692 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    32.565    COPY/cx2/cf1/delay2/t04
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    32.689 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    32.954    COPY/cx2/cf1/delay2/t05
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.078 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    33.227    COPY/cx2/cf1/delay2/t06
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.351 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    33.784    COPY/cx2/cf1/delay2/t07
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.908 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    34.783    COPY/cx2/cf1/LB_out
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.907 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.732    35.639    MA/c/Ack_in
    SLICE_X18Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.763 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    36.052    MA/c/nand3_out
    SLICE_X18Y54         LUT3 (Prop_lut3_I2_O)        0.124    36.176 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    36.832    MA/c/nand2_out
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.124    36.956 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.031    37.987    MA/c/delay2/din
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124    38.111 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    38.827    MA/c/delay2/t00
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    38.951 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    39.216    MA/c/delay2/t01
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.340 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    39.489    MA/c/delay2/t02
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    40.046    MA/c/delay2/t03
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    40.170 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    41.045    MA/c/delay2/t04
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.169 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    41.456    MA/c/delay2/t05
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.580 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    41.740    MA/c/delay2/t06
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.864 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    42.330    MA/c/delay2/t07
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    42.454 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.667    43.122    MA/c/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    43.246 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    43.821    FP/ce/CE_Ack_in
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.124    43.945 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.736    44.681    FP/ce/cf/Ack_in
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124    44.805 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.844    45.648    FP/ce/cf/nand3_out
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    45.772 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    45.926    FP/ce/cf/nand2_out
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    46.050 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.947    46.997    FP/ce/cf/delay2/din
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.121 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    47.386    FP/ce/cf/delay2/t00
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.510 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    47.659    FP/ce/cf/delay2/t01
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.783 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    48.216    FP/ce/cf/delay2/t02
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.340 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.334    49.674    FP/ce/cf/delay2/t03
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    49.798 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.852    50.651    FP/ce/cf/delay2/t04
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    50.775 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    51.208    FP/ce/cf/delay2/t05
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    51.332 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.667    51.999    FP/ce/cf/delay2/t06
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.152    52.151 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.439    FP/ce/cf/delay2/t07
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.328    52.767 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.279    53.046    FP/ce/cf/LB_out
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.327    53.373 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.503    53.875    PS/c/Ack_in
    SLICE_X27Y39         LUT4 (Prop_lut4_I3_O)        0.124    53.999 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.413    54.412    PS/c/nand3_out
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    54.536 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    54.800    PS/c/nand2_out
    SLICE_X27Y41         LUT2 (Prop_lut2_I1_O)        0.124    54.924 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.277    56.202    PS/c/delay2/din
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.154    56.356 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.674    57.030    PS/c/delay2/t00
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.352    57.382 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.447    57.829    PS/c/delay2/t01
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.332    58.161 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    58.319    PS/c/delay2/t02
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    58.443 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.876    PS/c/delay2/t03
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.000 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    59.873    PS/c/delay2/t04
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.997 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    60.261    PS/c/delay2/t05
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.385 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    60.534    PS/c/delay2/t06
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.658 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    61.092    PS/c/delay2/t07
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    61.216 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.641    61.857    PS/c/LB_out
    SLICE_X27Y37         LUT1 (Prop_lut1_I0_O)        0.153    62.010 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.942    62.951    MMRAM/ce/CE_Ack_in
    SLICE_X26Y37         LUT2 (Prop_lut2_I1_O)        0.327    63.278 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.102    64.381    MMRAM/ce/cf/Ack_in
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124    64.505 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    64.780    MMRAM/ce/cf/nand3_out
    SLICE_X25Y33         LUT3 (Prop_lut3_I2_O)        0.124    64.904 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.053    MMRAM/ce/cf/nand2_out
    SLICE_X25Y33         LUT2 (Prop_lut2_I1_O)        0.124    65.177 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.408    65.586    MMRAM/ce/cf/delay2/din
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    65.710 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    66.426    MMRAM/ce/cf/delay2/t00
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.124    66.550 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.996    67.546    MMRAM/ce/cf/delay2/t01
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.670 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    67.831    MMRAM/ce/cf/delay2/t02
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.955 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    68.421    MMRAM/ce/cf/delay2/t03
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.545 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    69.418    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.542 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    69.806    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.930 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    70.079    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.203 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    70.637    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.761 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    71.636    MMRAM/ce/cf/LB_out
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    71.760 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.817    72.577    MMCAM/c/Ack_in
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    72.701 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.414    73.115    MMCAM/c/nand3_out
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124    73.239 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.520    73.759    MMCAM/c/nand2_out
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.124    73.883 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.656    74.539    MMCAM/c/delay2/din
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.663 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845    75.508    MMCAM/c/delay2/t00
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    75.632 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           1.048    76.681    MMCAM/c/delay2/t01
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    76.805 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    77.271    MMCAM/c/delay2/t02
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    77.395 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.670    78.065    MMCAM/c/delay2/t03
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.152    78.217 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.999    79.216    MMCAM/c/delay2/t04
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.348    79.564 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    79.828    MMCAM/c/delay2/t05
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.952 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    80.101    MMCAM/c/delay2/t06
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.225 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    80.658    MMCAM/c/delay2/t07
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.782 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.502    81.284    MMCAM/c/LB_out
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    81.408 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.896    82.304    M/cm/cj_b/Ack_in
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    82.428 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.836    83.264    M/cm/cj_b/delay3/din
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124    83.388 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.806    84.194    M/cm/cj_b/delay3/t00
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.318 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.433    84.752    M/cm/cj_b/delay3/t01
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.876 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.875    85.751    M/cm/cj_b/delay3/t02
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    85.875 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.286    86.161    M/cm/cj_b/delay3/t03
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.285 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.161    86.446    M/cm/cj_b/delay3/t04
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.570 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.466    87.036    M/cm/cj_b/delay3/t05
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    87.160 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.680    87.840    M/cm/cj_b/delay3/t06
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.150    87.990 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.973    88.963    M/cm/cj_b/delay3/t07
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.354    89.317 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.487    89.804    M/cm/cj_b/LC_out
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.348    90.152 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.147    91.299    M/cm/cj_b/nand3_out
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.124    91.423 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    91.702    M/cm/cj_b/nand2_out
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.124    91.826 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.678    92.504    M/cm/cj_b/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124    92.628 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.651    93.278    M/cm/cj_b/delay2/t00
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124    93.402 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.706    94.109    M/cm/cj_b/delay2/t01
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.233 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    95.078    M/cm/cj_b/delay2/t02
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.202 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.635    M/cm/cj_b/delay2/t03
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.759 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    96.424    M/cm/cj_b/delay2/t04
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.152    96.576 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    97.424    M/cm/cj_b/delay2/t05
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.354    97.778 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    98.044    M/cm/cj_b/delay2/t06
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.328    98.372 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    99.046    M/cm/cj_b/delay2/t07
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.352    99.398 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.741   100.139    M/cm/cj_b/LB_out
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.326   100.465 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.974   101.439    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.326   101.765 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.810   102.575    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   102.699 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676   103.375    M/cm/arb/nand3_out
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124   103.499 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.502   104.001    M/cm/arb/nand6_out
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124   104.125 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.663   104.788    M/cm/cj_a/G
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124   104.912 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.446   105.357    M/cm/cj_a/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   105.481 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.667   106.148    M/cm/cj_a/nand4_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124   106.272 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.326   106.598    M/cm/cj_a/nand5_out
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124   106.722 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          0.596   107.317    M/cm/cp_a
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124   107.441 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.052   108.494    M/AEB
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124   108.618 r  M/PACKET_OUT[32]_INST_0/O
                         net (fo=101, routed)         8.314   116.931    MMCAM/entry_fd_loop[15].ef/COLOR_GEN_DEST_LR[13]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124   117.055 r  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   117.055    MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   117.512 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.341   118.853    MMCAM/entry_fd_loop[15].ef/FIRE11_in
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.329   119.182 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.794   119.976    MMCAM/oam/FIRE[15]
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124   120.100 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.443   120.543    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124   120.667 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.608   121.275    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124   121.399 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.356   121.755    MMCAM/oam/FIRE_OR
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124   121.879 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.716   122.595    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124   122.719 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           1.033   123.752    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.146   123.898 r  MMCAM/oam/EN[11]_INST_0/O
                         net (fo=77, routed)          4.589   128.487    MMCAM/entry_fd_loop[11].ef/EN
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.328   128.815 r  MMCAM/entry_fd_loop[11].ef/ENTRY[5]_C_i_1/O
                         net (fo=1, routed)           0.000   128.815    MMCAM/entry_fd_loop[11].ef/ENTRY[5]_C_i_1_n_0
    SLICE_X7Y9           FDCE                                         r  MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.778ns  (logic 25.171ns (19.546%)  route 103.606ns (80.454%))
  Logic Levels:           153  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        4.650     5.646    c/MR
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.154     5.800 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.278     6.079    c/not1_out
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.327     6.406 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.809    c/nand2_out
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.933 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.754     7.687    c/delay2/din
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.837 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.992     8.829    c/delay2/t00
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.354     9.183 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     9.469    c/delay2/t01
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.341     9.810 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.811    10.620    c/delay2/t02
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.331    10.951 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    11.385    c/delay2/t03
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.509 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    12.384    c/delay2/t04
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.508 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    12.794    c/delay2/t05
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.918 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    13.079    c/delay2/t06
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.203 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    13.669    c/delay2/t07
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.793 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.872    14.666    c/LB_out
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.790 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    15.222    B/cb/CB_Ack_in_b
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.346 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.568    15.914    B/cb/cf/Ack_in
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.038 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.675    16.713    B/cb/cf/nand3_out
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124    16.837 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    17.123    B/cb/cf/nand2_out
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.247 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.109    18.357    B/cb/cf/delay2/din
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.481 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    18.642    B/cb/cf/delay2/t00
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.766 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    19.232    B/cb/cf/delay2/t01
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.356 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.670    20.026    B/cb/cf/delay2/t02
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.152    20.178 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.411    21.588    B/cb/cf/delay2/t03
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.348    21.936 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    22.370    B/cb/cf/delay2/t04
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.494 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    23.159    B/cb/cf/delay2/t05
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.152    23.311 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.848    24.158    B/cb/cf/delay2/t06
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.354    24.512 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    24.779    B/cb/cf/delay2/t07
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.328    25.107 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.268    25.375    B/cb/cf/LB_out
    SLICE_X23Y60         LUT1 (Prop_lut1_I0_O)        0.327    25.702 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.822    26.524    COPY/cx2/Ack_in
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124    26.648 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.747    27.395    COPY/cx2/cf1/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.519 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    27.944    COPY/cx2/cf1/nand3_out
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124    28.068 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    28.562    COPY/cx2/cf1/nand2_out
    SLICE_X21Y56         LUT2 (Prop_lut2_I1_O)        0.124    28.686 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    29.514    COPY/cx2/cf1/delay2/din
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    29.638 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.279    29.917    COPY/cx2/cf1/delay2/t00
    SLICE_X18Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.041 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.652    30.693    COPY/cx2/cf1/delay2/t01
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    30.817 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    30.978    COPY/cx2/cf1/delay2/t02
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.102 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    31.568    COPY/cx2/cf1/delay2/t03
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    31.692 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    32.565    COPY/cx2/cf1/delay2/t04
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    32.689 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    32.954    COPY/cx2/cf1/delay2/t05
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.078 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    33.227    COPY/cx2/cf1/delay2/t06
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.351 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    33.784    COPY/cx2/cf1/delay2/t07
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.908 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    34.783    COPY/cx2/cf1/LB_out
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.907 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.732    35.639    MA/c/Ack_in
    SLICE_X18Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.763 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    36.052    MA/c/nand3_out
    SLICE_X18Y54         LUT3 (Prop_lut3_I2_O)        0.124    36.176 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    36.832    MA/c/nand2_out
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.124    36.956 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.031    37.987    MA/c/delay2/din
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124    38.111 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    38.827    MA/c/delay2/t00
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    38.951 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    39.216    MA/c/delay2/t01
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.340 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    39.489    MA/c/delay2/t02
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    40.046    MA/c/delay2/t03
    SLICE_X17Y52         LUT1 (Prop_lut1_I0_O)        0.124    40.170 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    41.045    MA/c/delay2/t04
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.169 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    41.456    MA/c/delay2/t05
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.580 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    41.740    MA/c/delay2/t06
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    41.864 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    42.330    MA/c/delay2/t07
    SLICE_X16Y52         LUT1 (Prop_lut1_I0_O)        0.124    42.454 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.667    43.122    MA/c/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    43.246 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    43.821    FP/ce/CE_Ack_in
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.124    43.945 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.736    44.681    FP/ce/cf/Ack_in
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124    44.805 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.844    45.648    FP/ce/cf/nand3_out
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    45.772 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    45.926    FP/ce/cf/nand2_out
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    46.050 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.947    46.997    FP/ce/cf/delay2/din
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.121 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    47.386    FP/ce/cf/delay2/t00
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.510 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    47.659    FP/ce/cf/delay2/t01
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    47.783 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    48.216    FP/ce/cf/delay2/t02
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.340 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           1.334    49.674    FP/ce/cf/delay2/t03
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    49.798 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.852    50.651    FP/ce/cf/delay2/t04
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    50.775 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    51.208    FP/ce/cf/delay2/t05
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.124    51.332 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.667    51.999    FP/ce/cf/delay2/t06
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.152    52.151 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.439    FP/ce/cf/delay2/t07
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.328    52.767 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.279    53.046    FP/ce/cf/LB_out
    SLICE_X26Y39         LUT1 (Prop_lut1_I0_O)        0.327    53.373 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.503    53.875    PS/c/Ack_in
    SLICE_X27Y39         LUT4 (Prop_lut4_I3_O)        0.124    53.999 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.413    54.412    PS/c/nand3_out
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    54.536 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    54.800    PS/c/nand2_out
    SLICE_X27Y41         LUT2 (Prop_lut2_I1_O)        0.124    54.924 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.277    56.202    PS/c/delay2/din
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.154    56.356 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.674    57.030    PS/c/delay2/t00
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.352    57.382 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.447    57.829    PS/c/delay2/t01
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.332    58.161 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    58.319    PS/c/delay2/t02
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    58.443 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.876    PS/c/delay2/t03
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.000 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    59.873    PS/c/delay2/t04
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    59.997 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    60.261    PS/c/delay2/t05
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.385 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    60.534    PS/c/delay2/t06
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    60.658 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    61.092    PS/c/delay2/t07
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124    61.216 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.641    61.857    PS/c/LB_out
    SLICE_X27Y37         LUT1 (Prop_lut1_I0_O)        0.153    62.010 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.942    62.951    MMRAM/ce/CE_Ack_in
    SLICE_X26Y37         LUT2 (Prop_lut2_I1_O)        0.327    63.278 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.102    64.381    MMRAM/ce/cf/Ack_in
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124    64.505 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    64.780    MMRAM/ce/cf/nand3_out
    SLICE_X25Y33         LUT3 (Prop_lut3_I2_O)        0.124    64.904 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.053    MMRAM/ce/cf/nand2_out
    SLICE_X25Y33         LUT2 (Prop_lut2_I1_O)        0.124    65.177 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.408    65.586    MMRAM/ce/cf/delay2/din
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.124    65.710 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.716    66.426    MMRAM/ce/cf/delay2/t00
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.124    66.550 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.996    67.546    MMRAM/ce/cf/delay2/t01
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.670 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    67.831    MMRAM/ce/cf/delay2/t02
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    67.955 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    68.421    MMRAM/ce/cf/delay2/t03
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.545 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    69.418    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.542 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    69.806    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    69.930 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    70.079    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.203 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    70.637    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124    70.761 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.875    71.636    MMRAM/ce/cf/LB_out
    SLICE_X28Y37         LUT1 (Prop_lut1_I0_O)        0.124    71.760 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.817    72.577    MMCAM/c/Ack_in
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    72.701 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.414    73.115    MMCAM/c/nand3_out
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124    73.239 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.520    73.759    MMCAM/c/nand2_out
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.124    73.883 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.656    74.539    MMCAM/c/delay2/din
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.663 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845    75.508    MMCAM/c/delay2/t00
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    75.632 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           1.048    76.681    MMCAM/c/delay2/t01
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    76.805 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    77.271    MMCAM/c/delay2/t02
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    77.395 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.670    78.065    MMCAM/c/delay2/t03
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.152    78.217 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.999    79.216    MMCAM/c/delay2/t04
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.348    79.564 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    79.828    MMCAM/c/delay2/t05
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.952 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    80.101    MMCAM/c/delay2/t06
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.225 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    80.658    MMCAM/c/delay2/t07
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    80.782 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.502    81.284    MMCAM/c/LB_out
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    81.408 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.896    82.304    M/cm/cj_b/Ack_in
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124    82.428 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.836    83.264    M/cm/cj_b/delay3/din
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124    83.388 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.806    84.194    M/cm/cj_b/delay3/t00
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.318 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.433    84.752    M/cm/cj_b/delay3/t01
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    84.876 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.875    85.751    M/cm/cj_b/delay3/t02
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    85.875 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.286    86.161    M/cm/cj_b/delay3/t03
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.285 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.161    86.446    M/cm/cj_b/delay3/t04
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    86.570 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.466    87.036    M/cm/cj_b/delay3/t05
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    87.160 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.680    87.840    M/cm/cj_b/delay3/t06
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.150    87.990 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.973    88.963    M/cm/cj_b/delay3/t07
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.354    89.317 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.487    89.804    M/cm/cj_b/LC_out
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.348    90.152 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.147    91.299    M/cm/cj_b/nand3_out
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.124    91.423 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    91.702    M/cm/cj_b/nand2_out
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.124    91.826 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.678    92.504    M/cm/cj_b/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124    92.628 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.651    93.278    M/cm/cj_b/delay2/t00
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124    93.402 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.706    94.109    M/cm/cj_b/delay2/t01
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.233 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    95.078    M/cm/cj_b/delay2/t02
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.202 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.635    M/cm/cj_b/delay2/t03
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    95.759 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    96.424    M/cm/cj_b/delay2/t04
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.152    96.576 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    97.424    M/cm/cj_b/delay2/t05
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.354    97.778 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    98.044    M/cm/cj_b/delay2/t06
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.328    98.372 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    99.046    M/cm/cj_b/delay2/t07
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.352    99.398 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.741   100.139    M/cm/cj_b/LB_out
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.326   100.465 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.974   101.439    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.326   101.765 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.810   102.575    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   102.699 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676   103.375    M/cm/arb/nand3_out
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124   103.499 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.502   104.001    M/cm/arb/nand6_out
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124   104.125 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.663   104.788    M/cm/cj_a/G
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124   104.912 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.446   105.357    M/cm/cj_a/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   105.481 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.667   106.148    M/cm/cj_a/nand4_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124   106.272 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.326   106.598    M/cm/cj_a/nand5_out
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124   106.722 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          0.596   107.317    M/cm/cp_a
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124   107.441 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.052   108.494    M/AEB
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124   108.618 r  M/PACKET_OUT[32]_INST_0/O
                         net (fo=101, routed)         8.314   116.931    MMCAM/entry_fd_loop[15].ef/COLOR_GEN_DEST_LR[13]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124   117.055 r  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   117.055    MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   117.512 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.341   118.853    MMCAM/entry_fd_loop[15].ef/FIRE11_in
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.329   119.182 f  MMCAM/entry_fd_loop[15].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.794   119.976    MMCAM/oam/FIRE[15]
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124   120.100 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.443   120.543    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124   120.667 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.608   121.275    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124   121.399 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.356   121.755    MMCAM/oam/FIRE_OR
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124   121.879 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.716   122.595    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.124   122.719 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           1.033   123.752    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I0_O)        0.124   123.876 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.847   124.723    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I5_O)        0.124   124.847 r  MMCAM/oam/EN[17]_INST_0/O
                         net (fo=77, routed)          3.807   128.654    MMCAM/entry_fd_loop[17].ef/EN
    SLICE_X9Y2           LUT3 (Prop_lut3_I1_O)        0.124   128.778 r  MMCAM/entry_fd_loop[17].ef/ENTRY[7]_C_i_1/O
                         net (fo=1, routed)           0.000   128.778    MMCAM/entry_fd_loop[17].ef/ENTRY[7]_C_i_1_n_0
    SLICE_X9Y2           FDCE                                         r  MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS/DL_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE                         0.000     0.000 r  PS/DL_reg[15]/C
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/DL_reg[15]/Q
                         net (fo=1, routed)           0.087     0.228    FP/PACKET_IN[15]
    SLICE_X34Y49         FDCE                                         r  FP/DL_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  COPY/DL_reg[35]/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[35]/Q
                         net (fo=1, routed)           0.104     0.245    B/PACKET_IN[33]
    SLICE_X42Y51         FDCE                                         r  B/DL_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  COPY/DL_reg[31]/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[31]/Q
                         net (fo=1, routed)           0.105     0.246    B/PACKET_IN[29]
    SLICE_X42Y50         FDCE                                         r  B/DL_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDCE                         0.000     0.000 r  MMCAM/DL_reg[25]/C
    SLICE_X27Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[25]/Q
                         net (fo=1, routed)           0.112     0.253    MMRAM/dest[5]
    SLICE_X27Y34         FDCE                                         r  MMRAM/DL_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS/PSData_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE                         0.000     0.000 r  PS/PSData_reg[10]/C
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/PSData_reg[10]/Q
                         net (fo=1, routed)           0.113     0.254    FP/PACKET_IN[44]
    SLICE_X34Y52         FDCE                                         r  FP/DL_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS/DL_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE                         0.000     0.000 r  PS/DL_reg[17]/C
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/DL_reg[17]/Q
                         net (fo=1, routed)           0.115     0.256    FP/PACKET_IN[17]
    SLICE_X26Y48         FDCE                                         r  FP/DL_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE                         0.000     0.000 r  MMCAM/DL_reg[32]/C
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[32]/Q
                         net (fo=1, routed)           0.116     0.257    MMRAM/PACKET_IN[32]
    SLICE_X34Y39         FDCE                                         r  MMRAM/DL_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDCE                         0.000     0.000 r  MMCAM/DL_reg[27]/C
    SLICE_X29Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[27]/Q
                         net (fo=1, routed)           0.116     0.257    MMRAM/PACKET_IN[27]
    SLICE_X29Y39         FDCE                                         r  MMRAM/DL_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.554%)  route 0.117ns (45.446%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE                         0.000     0.000 r  B/DL_reg[27]/C
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B/DL_reg[27]/Q
                         net (fo=2, routed)           0.117     0.258    B_PACKET_OUT[27]
    SLICE_X43Y54         FDCE                                         r  DL_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE                         0.000     0.000 r  COPY/DL_reg[10]/C
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[10]/Q
                         net (fo=1, routed)           0.119     0.260    B/PACKET_IN[10]
    SLICE_X40Y53         FDCE                                         r  B/DL_reg[10]/D
  -------------------------------------------------------------------    -------------------





