// Seed: 1272914087
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_2 = id_1;
  wire id_3;
  assign module_1.id_1 = 0;
  wire id_5;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input wor id_2,
    output wire id_3,
    input tri id_4,
    input tri id_5,
    output wor id_6
);
  assign id_6 = 1 % 1;
  wire id_8;
  module_0 modCall_1 (id_8);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_4;
  wire id_5;
  assign id_2 = id_1;
  assign id_2 = (id_3 == 1);
  tri id_6 = 1;
  assign id_6 = 1 - id_4;
endmodule
