
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.390418                       # Number of seconds simulated
sim_ticks                                390418365500                       # Number of ticks simulated
final_tick                               1003642511500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146618                       # Simulator instruction rate (inst/s)
host_op_rate                                   154923                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28621233                       # Simulator tick rate (ticks/s)
host_mem_usage                                2238948                       # Number of bytes of host memory used
host_seconds                                 13640.86                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2113278526                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     40712704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40717888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     29766592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29766592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       636136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              636217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        465103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             465103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        13278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    104279685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104292963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        13278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        76242807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76242807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        76242807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        13278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    104279685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180535769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      636217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     465103                       # Number of write requests accepted
system.mem_ctrls.readBursts                    636217                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   465103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               40690112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29764800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40717888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29766592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    434                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             40389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29584                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  390405646500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                636217                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               465103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  497397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   96440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       463216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.097268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.635015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.234111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       292830     63.22%     63.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       102301     22.08%     85.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26482      5.72%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11942      2.58%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7335      1.58%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4217      0.91%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2946      0.64%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2645      0.57%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12518      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       463216                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.254170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.004577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    164.520321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        27319     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           10      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27340                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.010790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.975353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.107285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14203     51.95%     51.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              625      2.29%     54.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10886     39.82%     94.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1321      4.83%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              257      0.94%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               44      0.16%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27340                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18032341750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             29953273000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3178915000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28362.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47112.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       104.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   379191                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  258448                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     354488.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1705431840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                906458520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2289947940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1235406960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         15456966720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          12374465730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            702610080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     48477112620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14705723040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      53737594275                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           151594999335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            388.288594                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         361043868250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1019953000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6557542000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 216838751000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  38296367500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   21396098000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 106309654000                       # Time in different power states
system.mem_ctrls_1.actEnergy               1601951820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                851446200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2249542680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1192284540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15608168160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          12373635240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            719692320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     48060314370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     15020534400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      53900349585                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           151581552765                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            388.254153                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         361400255250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1074588250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6623044000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 216889469750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  39115730000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   21320390250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 105395143250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1003642511500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6439473                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           417020381                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6440497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.749721                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.721305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.278695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         858173275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        858173275                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    277451526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       277451526                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    136450018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      136450018                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        19518                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19518                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    413901544                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        413901544                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    413921062                       # number of overall hits
system.cpu.dcache.overall_hits::total       413921062                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      8798241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8798241                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3084807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3084807                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        62791                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        62791                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11883048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11883048                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11945839                       # number of overall misses
system.cpu.dcache.overall_misses::total      11945839                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 155854030000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 155854030000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 127174761446                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 127174761446                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 283028791446                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 283028791446                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 283028791446                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 283028791446                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    286249767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    286249767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    139534825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    139534825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data        82309                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        82309                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    425784592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    425784592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    425866901                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    425866901                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.030736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030736                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.022108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022108                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.762869                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.762869                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.027909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027909                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.028051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028051                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 17714.226060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17714.226060                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 41226.164699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41226.164699                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23817.861499                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23817.861499                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23692.667501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23692.667501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7115666                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            753794                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.439802                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3670562                       # number of writebacks
system.cpu.dcache.writebacks::total           3670562                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4183381                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4183381                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1291578                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1291578                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5474959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5474959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5474959                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5474959                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4614860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4614860                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1793229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1793229                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        31384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        31384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6408089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6408089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6439473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6439473                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  74271288500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  74271288500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  53157587695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  53157587695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data   2841799000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2841799000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 127428876195                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 127428876195                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 130270675195                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 130270675195                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.016122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.012851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.381295                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.381295                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.015050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.015121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015121                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 16093.941853                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16093.941853                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 29643.502138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29643.502138                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 90549.292633                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90549.292633                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 19885.628336                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19885.628336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 20230.021183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20230.021183                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               103                       # number of replacements
system.cpu.icache.tags.tagsinuse           462.958647                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1219796703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               566                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2155117.849823                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   430.329580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    32.629067                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.840487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.063729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.904216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         370363426                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        370363426                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    185181540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       185181540                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    185181540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        185181540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    185181540                       # number of overall hits
system.cpu.icache.overall_hits::total       185181540                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          120                       # number of overall misses
system.cpu.icache.overall_misses::total           120                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     18682500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18682500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     18682500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18682500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     18682500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18682500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    185181660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    185181660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    185181660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    185181660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    185181660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    185181660                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 155687.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 155687.500000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 155687.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 155687.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 155687.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 155687.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          103                       # number of writebacks
system.cpu.icache.writebacks::total               103                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          106                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          106                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          106                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          106                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          106                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     14743500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14743500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     14743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     14743500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14743500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 139089.622642                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 139089.622642                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 139089.622642                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 139089.622642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 139089.622642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 139089.622642                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    636323                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    13526341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    669091                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.215996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        3.654320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.182117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        689.146699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     2.842316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32072.174548                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.021031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.978765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9630                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22433                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 103656395                       # Number of tag accesses
system.l2.tags.data_accesses                103656395                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3670562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3670562                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              103                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1412202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1412202                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst           25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 25                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      4391135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4391135                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst            25                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5803337                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5803362                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           25                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5803337                       # number of overall hits
system.l2.overall_hits::total                 5803362                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       381101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              381101                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               81                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       255035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          255035                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           81                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       636136                       # number of demand (read+write) misses
system.l2.demand_misses::total                 636217                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           81                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       636136                       # number of overall misses
system.l2.overall_misses::total                636217                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  35316677000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35316677000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     14318500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14318500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  23694509000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23694509000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     14318500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  59011186000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59025504500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     14318500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  59011186000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59025504500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3670562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3670562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          103                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1793303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1793303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst          106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      4646170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4646170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6439473                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6439579                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6439473                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6439579                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.212513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.212513                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.764151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.764151                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.054891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054891                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.764151                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.098787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098798                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.764151                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.098787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098798                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92670.124193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92670.124193                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 176771.604938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 176771.604938                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 92906.891211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92906.891211                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 176771.604938                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92765.047097                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92775.742396                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 176771.604938                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92765.047097                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92775.742396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               465103                       # number of writebacks
system.l2.writebacks::total                    465103                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus.data       381101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         381101                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           81                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           81                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       255035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       255035                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       636136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            636217                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       636136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           636217                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  31505667000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31505667000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     13508500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     13508500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  21144159000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21144159000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     13508500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  52649826000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52663334500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     13508500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  52649826000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52663334500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.212513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.212513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.764151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.764151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.054891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054891                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.764151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.098787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098798                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.764151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.098787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098798                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82670.124193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82670.124193                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 166771.604938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 166771.604938                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 82906.891211                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82906.891211                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 166771.604938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 82765.047097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82775.742396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 166771.604938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 82765.047097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82775.742396                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1272383                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       636194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             255116                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       465103                       # Transaction distribution
system.membus.trans_dist::CleanEvict           171063                       # Transaction distribution
system.membus.trans_dist::ReadExReq            381101                       # Transaction distribution
system.membus.trans_dist::ReadExResp           381101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        255116                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1908600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1908600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70484480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70484480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            636217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  636217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              636217                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1566397500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1714745500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       148277809                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    138232258                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      3923411                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     85076984                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        85044173                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.961434                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          674814                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         1576                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         1542                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           34                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1003642511500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                780836731                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    187837032                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1105474450                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           148277809                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     85720529                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             589036875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         7895494                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         185181660                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1011127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    780821668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.497354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.349811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        301300878     38.59%     38.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        102298564     13.10%     51.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         64798888      8.30%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        312423338     40.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    780821668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.189896                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.415756                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        170770877                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     147396802                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         440631380                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      18075229                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3947376                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     82818441                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           389                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1141441455                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      11888979                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3947376                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        186930687                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        54904048                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           22                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         441349724                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      93689808                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1128452446                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       6199809                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       7249639                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          95816                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       38254509                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       42475170                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          417                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1446519928                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5274546208                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1436157383                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups           10                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1359734360                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         86785512                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          38276058                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    310725954                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    148616375                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     16514699                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4747623                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1122533570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1100019040                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1657920                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     64809268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    145595392                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    780821668                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.408797                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.090029                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    213244974     27.31%     27.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    184652052     23.65%     50.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    240160697     30.76%     81.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    136010186     17.42%     99.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      6753759      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    780821668                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        95781601     43.23%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     43.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      106971224     48.28%     91.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      18822935      8.50%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     647328673     58.85%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           38      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            21      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            2      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    307184214     27.93%     86.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    145506066     13.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           19      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            6      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1100019040                       # Type of FU issued
system.switch_cpus.iq.rate                   1.408770                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           221575760                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.201429                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3204093369                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1187368456                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1089408621                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads           56                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes           41                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1321594772                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              28                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13684530                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     19035293                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        62830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        25838                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      7110981                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       101357                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       794228                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3947376                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         6960826                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      16447192                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1122533591                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     310725954                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    148616375                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          11254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      16422772                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        25838                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2029132                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2075741                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4104873                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1093136488                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     304254826                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6882549                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    17                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            448278986                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        136798739                       # Number of branches executed
system.switch_cpus.iew.exec_stores          144024160                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.399955                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1089794769                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1089408637                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         645742579                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         987139550                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.395181                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.654155                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     58641765                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      3923040                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    771479144                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.371034                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.858676                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    348741971     45.20%     45.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    182984723     23.72%     68.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     76173640      9.87%     78.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     66109578      8.57%     87.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     41937976      5.44%     92.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     15438919      2.00%     94.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     17077545      2.21%     97.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7466578      0.97%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     15548214      2.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    771479144                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1057724264                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              433196039                       # Number of memory references committed
system.switch_cpus.commit.loads             291690649                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          133341156                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                 15                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         914703447                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       543239                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    624528179     59.04%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           28      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           18      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    291690640     27.58%     86.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    141505384     13.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            6      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1057724264                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      15548214                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1872296959                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2242082500                       # The number of ROB writes
system.switch_cpus.timesIdled                      99                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   15063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1057724264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.780837                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.780837                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.280677                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.280677                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1387172663                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       673358008                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                 6                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               13                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4163668440                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        727161031                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       441281167                       # number of misc regfile reads
system.tol2bus.snoop_filter.tot_requests     12879155                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6439575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1646                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            157                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1003642511500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4646276                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4135665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          103                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2940131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1793303                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1793303                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           106                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4646170                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19318419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19318734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    647042240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              647055616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          636323                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29766592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7075902                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7074100     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1802      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7075902                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10110242500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            159000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9659209500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
