// Seed: 4137176830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_6 = 1'd0 - 1;
  wire id_7 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_2,
      id_6
  );
  wire id_8;
  wire id_9;
  assign id_4 = id_8;
  initial begin : LABEL_0
    id_3 <= 1'b0;
  end
endmodule
