// Seed: 2252155101
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri id_8,
    output tri1 id_9,
    input supply0 id_10,
    input wor id_11
);
  wire id_13;
endmodule
macromodule module_1 (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    output wor id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output logic id_7,
    input supply1 id_8,
    input logic id_9,
    output uwire id_10,
    output tri0 id_11,
    output wor id_12
);
  wire id_14;
  always begin
    id_7 <= id_9;
  end
  wire id_15;
  assign id_11 = 1;
  module_0(
      id_8, id_1, id_1, id_5, id_4, id_4, id_0, id_5, id_4, id_12, id_1, id_1
  );
endmodule
