Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 20 13:20:00 2019
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_methodology -file HDMI_CONTROLLER_BD_wrapper_methodology_drc_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_methodology_drc_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_methodology_drc_routed.rpx
| Design       : HDMI_CONTROLLER_BD_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+----------+----------+------------------------------------------------+------------+
| Rule     | Severity | Description                                    | Violations |
+----------+----------+------------------------------------------------+------------+
| LUTAR-1  | Warning  | LUT drives async reset alert                   | 1          |
| TIMING-6 | Warning  | No common primary clock between related clocks | 2          |
+----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/oserdes_m_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/cnt_reg[1]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/cnt_reg[2]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[1]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[4]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[5]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[9]/CLR, HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR (the first 15 of 42 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 and clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0] -to [get_clocks clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 and clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1] -to [get_clocks clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0]
Related violations: <none>


