m255
K4
z2
!s11f vlog 2019.4 2019.10, Oct 15 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/research/ece/lnis/Share/TMP_Samy/uvm_tb_2x2_fpga
T_opt
!s11d bs_pkg /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga 1 bs_if 1 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga 
!s11d clknrst_pkg /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga 1 clknrst_if 1 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga 
!s11d stimuli_pkg /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga 1 bs_if 1 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga 
!s110 1586384425
VC^EX9iL5e6S0OI>;6D>We0
04 11 4 work openfpga_tb fast 0
=1-ac1f6bab8055-5e8e4e28-4c8c8-56a6
o-quiet -auto_acc_if_foreign -work openfpga +acc
Z0 tCvgOpt 0
n@_opt
OL;O;2019.4;69
vADDF_X1N_A9PP84TR_C14
Z1 !s110 1586384416
!i10b 1
!s100 h2n391>FmnNfXZ:kO>lLe2
!s11b SNo=S=bWB6LGf2RWK2eMY0
I:LEhR=YmodiEj;hJe4A622
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga
Z4 w1583958319
Z5 8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/std_cell/Verilog/std_cell_extract.v
Z6 F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/std_cell/Verilog/std_cell_extract.v
!i122 -1
L0 488
Z7 OL;L;2019.4;69
r1
!s85 0
31
Z8 !s108 1586384416.000000
Z9 !s107 /research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/std_cell/Verilog/std_cell_extract.v|
Z10 !s90 -reportprogress|300|-work|openfpga|-vopt|-stats=none|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/std_cell/Verilog/std_cell_extract.v|
!i113 0
Z11 o-work openfpga -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
n@a@d@d@f_@x1@n_@a9@p@p84@t@r_@c14
vbindfile
Z12 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z13 !s110 1586384422
!i10b 1
!s100 `NM[hYN@=g^EL86FLE3fg1
!s11b ;j0;0N@A]al7:^9YGfmBE2
IVXmHVb7Q@5Cn>3WC8VWh51
R2
S1
R3
w1586381236
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/sva/bindfile.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/sva/bindfile.sv
!i122 -1
L0 4
R7
r1
!s85 0
31
!s108 1586384422.000000
!s107 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/sva/bindfile.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/sva/bindfile.sv|
!i113 0
Z14 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
Ybs_if
R12
Z15 !s110 1586384418
!i10b 1
!s100 `[b>8aiG^SkdUAz=GI<Yo3
!s11b >o_i`D7bk>_ZbYBo_CDQK2
Ij[1[3g?Q=K65Gn_<Bdba<0
R2
S1
R3
w1586218896
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_if.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_if.sv
!i122 -1
Z16 L0 23
R7
r1
!s85 0
31
Z17 !s108 1586384418.000000
Z18 !s107 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_agent.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_monitor.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_driver.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/seq_lib/stimuli.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/seq_lib/bitstream.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/seq_lib/bs_base_seq.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_sqr.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_seq_item.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_cov.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_cntxt.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_cfg.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_tdefs.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_constants.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_if.sv|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_pkg.sv|
Z19 !s90 -reportprogress|300|-work|openfpga|-vopt|-sv|-stats=none|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_pkg.sv|
!i113 0
Z20 o-work openfpga -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
Xbs_pkg
Z21 !s115 bs_if
R12
Z22 DXx6 mtiUvm 7 uvm_pkg 0 22 ?T97hDVo[PlekiT?JGSj43
R15
!i10b 1
!s100 CMJ5YdDQWkhFd^OFU^C7H0
!s11b USQzY1Jo]I]UBbIjMkVn52
IlLb]zG=mQdn9T;0?@ZkDA3
VlLb]zG=mQdn9T;0?@ZkDA3
S1
R3
w1586314194
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_pkg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_pkg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_constants.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_tdefs.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_cfg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_cntxt.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_cov.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_seq_item.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_sqr.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/seq_lib/bs_base_seq.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/seq_lib/bitstream.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/seq_lib/stimuli.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_driver.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_monitor.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/bs_agent/bs_agent.sv
!i122 -1
L0 24
R7
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R0
vBUF_X1N_A9PP84TR_C14
R1
!i10b 1
!s100 kggbaR61@Z^AUk2R57R>>3
!s11b QM^Z=]7V_S]lC_M6RoKYm3
IMee>;72PFzYGOFj]iV0jk0
R2
R3
R4
R5
R6
!i122 -1
L0 170
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@b@u@f_@x1@n_@a9@p@p84@t@r_@c14
vBUF_X2N_A9PP84TR_C14
R1
!i10b 1
!s100 G`S4T[f9>NzzW>cToOV_b1
!s11b <JI678OSP<g@QC4IeQ6m81
I@IF<WKefZORTQc@aSg]Wo2
R2
R3
R4
R5
R6
!i122 -1
L0 154
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@b@u@f_@x2@n_@a9@p@p84@t@r_@c14
vBUF_X3N_A9PP84TR_C14
R1
!i10b 1
!s100 HYEHB5b@LHkB0d7H[h8Re3
!s11b AFWgV8KI[1]VQlPNk;WiS1
ILl`^O^oA;aG;20F:0mNYg3
R2
R3
R4
R5
R6
!i122 -1
L0 138
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@b@u@f_@x3@n_@a9@p@p84@t@r_@c14
vBUF_X4N_A9PP84TR_C14
R1
!i10b 1
!s100 ^Ad;]KkbK]lhZSh3Ij;W;3
!s11b ZS@_9:YG^8mLPfNYgUZB[1
IcIo]>CYQj=<CVQ<1IjBg:3
R2
R3
R4
R5
R6
!i122 -1
L0 120
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@b@u@f_@x4@n_@a9@p@p84@t@r_@c14
vcbx_1__0_
Z23 !s110 1586384417
!i10b 1
!s100 [HH<E<13FQi>;I[DSdG0n1
!s11b 2mXjPHkM?LPOdR<OKCoHE3
IBCKnT7FAWWA<K0ZhEH8TW3
R2
R3
Z24 w1583337826
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cbx_1_0.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cbx_1_0.v
!i122 -1
Z25 L0 13
R7
r1
!s85 0
31
Z26 !s108 1586384417.000000
Z27 !s107 /research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cby_2_1.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cby_1_1.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cby_0_1.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cbx_1_2.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cbx_1_1.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cbx_1_0.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_2_2.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_2_1.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_2_0.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_1_2.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_1_1.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_1_0.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_0_2.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_0_1.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/fpga_defines.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_0_0.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/routing.v|
Z28 !s90 -reportprogress|300|-work|openfpga|-vopt|-stats=none|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/routing.v|
!i113 0
R11
R0
vcbx_1__1_
R23
!i10b 1
!s100 Oo1PUf?9@34jn1[;A1C4;3
!s11b PbVm2Ibol[OooA[25Te@A1
I;[G:EIlO6=zK>FI93VfJQ2
R2
R3
w1583777603
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cbx_1_1.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cbx_1_1.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vcbx_1__2_
R23
!i10b 1
!s100 dh@?PF66k[8?]Skc3R=`M1
!s11b hM`=CW_NQWkfaPMb]?_AE1
IPaKNWbinSWV8`IPbLB6Qh1
R2
R3
w1583777615
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cbx_1_2.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cbx_1_2.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vcby_0__1_
R23
!i10b 1
!s100 nhY6V0184S>`^bQ]4gNM41
!s11b JUoKDGU9mXzEY<_7gFRKD1
I[?aVleRL1^ZNm1iK0Li<i2
R2
R3
R24
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cby_0_1.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cby_0_1.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vcby_1__1_
R23
!i10b 1
!s100 Q?G:UPa=4<k?IWo;TczV91
!s11b n1B8TcJNe5`I0QUY?B^S21
I?b3_o58]KdnTnADn;Xj@S2
R2
R3
R24
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cby_1_1.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cby_1_1.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vcby_2__1_
R23
!i10b 1
!s100 4gg]S8n^j?9i3ATb=l8lK0
!s11b [@4ghX<O37_K3CIg3T4H;2
I3RIOn@YDT:kKU>CGfB>ER1
R2
R3
R24
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cby_2_1.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/cby_2_1.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vCCFFX1
R1
!i10b 1
!s100 ABYkRMn9[?hAHH4T=L5zc1
!s11b ]^D?5H_XdGi3i:gnaPjbg0
IR4EMQnoNkYJAg9M@=fJWz3
R2
R3
R4
R5
R6
!i122 -1
L0 289
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@c@c@f@f@x1
Yclknrst_if
R12
R22
Z29 !s110 1586384419
!i10b 1
!s100 kY1T36R;KFjIX=8i<?:mH0
!s11b 5<X_BJDQHe1S4PU`e[E<50
Io1n[`U;L6515[icfc^ZXi0
R2
S1
R3
w1586284319
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_if.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_if.sv
!i122 -1
R16
R7
r1
!s85 0
31
R17
Z30 !s107 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_agent.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_monitor.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_driver.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/seq_lib/reset_after_bs.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/seq_lib/reset_at_start.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/seq_lib/clknrst_base_seq.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_sqr.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_seq_item.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_cntxt.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_cfg.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_tdefs.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_constants.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_if.sv|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_pkg.sv|
Z31 !s90 -reportprogress|300|-work|openfpga|-vopt|-sv|-stats=none|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_pkg.sv|
!i113 0
R20
R0
Xclknrst_pkg
!s115 clknrst_if
R12
R22
R29
!i10b 1
!s100 Z<GRAKD=zTKOankNg>l621
!s11b 709^cIgVH`^S]S5O>iT?g1
Izbo^GL]ZYE5KdnUJOO3ST1
Vzbo^GL]ZYE5KdnUJOO3ST1
S1
R3
w1586271349
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_pkg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_pkg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_constants.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_tdefs.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_cfg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_cntxt.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_seq_item.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_sqr.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/seq_lib/clknrst_base_seq.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/seq_lib/reset_at_start.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/seq_lib/reset_after_bs.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_driver.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_monitor.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/clknrst_agent/clknrst_agent.sv
!i122 -1
Z32 L0 25
R7
r1
!s85 0
31
R17
R30
R31
!i113 0
R20
R0
vconst0
R23
!i10b 1
!s100 O5OUc6lDE`fY9JSG[5PCK2
!s11b deAd[W9V=>Z>fM<478d^h2
IClBnO;ggDVJ1zKVck_L:a1
R2
R3
Z33 w1583337825
Z34 8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/inv_buf_passgate.v
Z35 F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/inv_buf_passgate.v
!i122 -1
R25
R7
r1
!s85 0
31
R8
Z36 !s107 /research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/memories.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/wires.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/luts.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/muxes.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/local_encoder.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/fpga_defines.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/inv_buf_passgate.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/sub_module.v|
Z37 !s90 -reportprogress|300|-work|openfpga|-vopt|-stats=none|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/sub_module.v|
!i113 0
R11
R0
vconst1
R23
!i10b 1
!s100 k<DFL0l`5R8lDVDIQhDY:0
!s11b ?EFhB4]?cV2NL2N>g`@ZJ0
I>;7m?;`bg340FBIb@2WWZ1
R2
R3
R33
R34
R35
!i122 -1
L0 29
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vDFFRPQ_X1N_A9PP84TR_C14
R1
!i10b 1
!s100 MnTMH:dQACZFSH:aZ<I?02
!s11b K4S3M<YfJ0emel9LPkYSW1
IPZCN8^f^h4i<EA7?M5DAj2
R2
R3
R4
R5
R6
!i122 -1
L0 233
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@d@f@f@r@p@q_@x1@n_@a9@p@p84@t@r_@c14
vdirect_interc
R23
!i10b 1
!s100 2?9ZHO=Q8YYIjczB=HMSM2
!s11b QgBmYL>icLI5FFe5PACZ:2
If0gMW?cIA1[ZfM>XN3WAl2
R2
R3
R33
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/wires.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/wires.v
!i122 -1
Z38 L0 14
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vfpga_top
R1
!i10b 1
!s100 lf_Ag?m<SPVPc^RN6OaM03
!s11b ]KHff8JVM[9_HEOVmJYY81
I>PH82=]QzVceJllz<1?0A3
R2
R3
w1584863905
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/fpga_top_rIO.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/fpga_top_rIO.v
!i122 -1
R25
R7
r1
!s85 0
31
R8
!s107 /research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/fpga_defines.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/fpga_top_rIO.v|
!s90 -reportprogress|300|-work|openfpga|-vopt|-stats=none|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/fpga_top_rIO.v|
!i113 0
R11
R0
vfrac_lut6
R23
!i10b 1
!s100 4miK6=T]Ojj?B1Bn<fK8=2
!s11b aa9T6?<O8iHYcg>zij=5Z0
IUJQPm3H<]kOU`WeW=X_3A3
R2
R3
R33
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/luts.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/luts.v
!i122 -1
R25
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vfrac_lut6_CCFFX1_mem
R23
!i10b 1
!s100 eohlJB^7DT7D]KF5QD0fm3
!s11b gYhFcEFJni6:a@YDM[XV_2
IM73MoDIZ@hdZHkZHMKGH42
R2
R3
R33
Z39 8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/memories.v
Z40 F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/memories.v
!i122 -1
L0 951
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
nfrac_lut6_@c@c@f@f@x1_mem
vfrac_lut6_mux
R23
!i10b 1
!s100 iLDzK9jzPz3Zl5==dn?Fz3
!s11b ^G6CcKUQl?N5:kPQcNiG23
Ieb>keekm3zhDQaSC4Oboz1
R2
R3
R33
Z41 8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/muxes.v
Z42 F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/sub_module/muxes.v
!i122 -1
L0 2783
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vGPIO_CCFFX1_mem
R23
!i10b 1
!s100 2?17l_NDBmUc=g96jkg<k0
!s11b 6^E>XH1WZQ7;jQc5gP=mc0
I`CEUD=Um3W6bCW`hDDoMo1
R2
R3
R33
R39
R40
!i122 -1
L0 1453
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
n@g@p@i@o_@c@c@f@f@x1_mem
vGPIO_H
R1
!i10b 1
!s100 856OEnF6<2R9BOSM@`9223
!s11b e@U2CJ[f4=[k>A`T?UDcF0
IZXQSK?bhVbXiF=@fTGGHW1
R2
R3
R4
R5
R6
!i122 -1
L0 945
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@g@p@i@o_@h
vGPIO_V
R1
!i10b 1
!s100 2_mAEE84KOVlBOd=TNPLO0
!s11b ;GL3Yh=bf8[l^E73I>E8H2
IK[>m?AI?iJXH=D]YJB7]]2
R2
R3
R4
R5
R6
!i122 -1
L0 887
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@g@p@i@o_@v
vgrid_bottom_io_mode_io_
R23
!i10b 1
!s100 7iOA[UI^3bYlJ45]k_PL]0
!s11b fZa6eIJYz<Tk0=`3TM34M1
IJ=Z_Aim]f1gAe^04ZC5oY3
R2
R3
Z43 w1583484417
Z44 8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_bottom.v
Z45 F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_bottom.v
!i122 -1
Z46 L0 85
R7
r1
!s85 0
31
R26
Z47 !s107 /research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/clb.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_left.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_bottom.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_right.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/fpga_defines.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_top.v|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/logic_blocks.v|
Z48 !s90 -reportprogress|300|-work|openfpga|-vopt|-stats=none|/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/logic_blocks.v|
!i113 0
R11
R0
vgrid_bottom_io_mode_io_phy__iopad
R23
!i10b 1
!s100 z76D]aAkelk@^:YWG_e053
Z49 !s11b l312`MeohjFiVXa64;fmk2
IHoPJ_`hzTAnR@c<6TfUK<3
R2
R3
R43
R44
R45
!i122 -1
R38
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_clb
R23
!i10b 1
!s100 W5XUzO;<KYj01FSR;3@SZ0
!s11b RJh>3NVlIcNoOI^LnERS^0
Ij]3RzA6a89^<h2N:1?E[P2
R2
R3
R24
Z50 8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/clb.v
Z51 F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/clb.v
!i122 -1
L0 2332
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_clb_mode_clb_
R23
!i10b 1
!s100 n@=fM;4S;nZChf1D=>MG60
!s11b TcM[bzUYHEZieNYI?c6z62
Ia4l?4TY<d`=nGaR:i?FZ^1
R2
R3
R24
R50
R51
!i122 -1
L0 613
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_clb_mode_clb__fle
R23
!i10b 1
!s100 m;93fhAGJ2ae6T3ZT_R0_1
!s11b CYNVH8ZR[2`f5H`zi[;872
IE@k;lgCL;U7V2k=CHfaR_3
R2
R3
R24
R50
R51
!i122 -1
L0 378
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_clb_mode_clb__fle_mode_fle_phy__ff_phy
R23
!i10b 1
!s100 EcbdKPULK0dk><EifGIGo1
!s11b [0;N2X9]6_X9kKaFC[WVg1
I;bGC3EbdEkBTB9N5D;]>53
R2
R3
R24
R50
R51
!i122 -1
L0 323
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_clb_mode_clb__fle_mode_fle_phy__frac_logic
R23
!i10b 1
!s100 YLgHOWZ9OlFd:565E;_DY3
!s11b VYko`iJnJfTNOJNGf_I5]1
IaD<_7RSL?9=RYlYZG6AEJ3
R2
R3
R24
R50
R51
!i122 -1
L0 136
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_clb_mode_clb__fle_mode_fle_phy__frac_logic_mode_frac_logic__adder_phy
R23
!i10b 1
!s100 5b=hh<:h^7;D8nAOo<z190
!s11b 12Q2kc3YK1Bn9a>jXRmM<2
Ij4?XHH7@TQjMA9U[YXe:z1
R2
R3
R24
R50
R51
!i122 -1
L0 87
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_clb_mode_clb__fle_mode_fle_phy__frac_logic_mode_frac_logic__frac_lut6
R23
!i10b 1
!s100 <i56YJd67]3]kfVLIFER51
!s11b OoSMO]0H;GT3GozBKT=];0
IN2>`lJD_^071La9?fXHjA2
R2
R3
R24
R50
R51
!i122 -1
R38
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_io_bottom
R23
!i10b 1
!s100 jn8jnVZ@]56MO@3RPWVQ12
!s11b 0^j1H_<WB:^^9QQMkDmi>1
I46W:>5]fhAbk^jPIShe?c0
R2
R3
R43
R44
R45
!i122 -1
Z52 L0 161
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_io_left
R23
!i10b 1
!s100 06ljz^<j>Yi00Tdh[B`2a0
!s11b :9A5_e`HYF96G=1okFzF?3
ISnSnX]g>hdk6G^A6DWOce1
R2
R3
Z53 w1583484475
Z54 8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_left.v
Z55 F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_left.v
!i122 -1
R52
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_io_right
R23
!i10b 1
!s100 kBT;3M^h2[M]lWf=2jLHE0
!s11b ?1UDoRb?MI8f:8TkQbU9a2
I8FOZ365@5FM[5`hUU?4Ck0
R2
R3
Z56 w1583484453
Z57 8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_right.v
Z58 F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_right.v
!i122 -1
R52
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_io_top
R23
!i10b 1
!s100 n7?C@7Ff6UJ5CLK`0RP0C0
!s11b cdF1<7;cZY8HiFUnP5Q6=1
Ij=h2]kElM<Z_NVG4jB:S;0
R2
R3
Z59 w1583484443
Z60 8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_top.v
Z61 F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/lb/io_top.v
!i122 -1
R52
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_left_io_mode_io_
R23
!i10b 1
!s100 jZFfk:F5ZPE@cX<ZVQYj`2
!s11b hK1O4ZIDAmk@kZVlF5^gL0
IbzFP8=Bh?2WDmO_naDb7i1
R2
R3
R53
R54
R55
!i122 -1
R46
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_left_io_mode_io_phy__iopad
R23
!i10b 1
!s100 Cl:oB9;lihc^Nl]a9IXoQ0
Z62 !s11b GgBKh>g[GPVd6bnWBB=T:1
IzXYL=D:>lW=23lGM>ESnI1
R2
R3
R53
R54
R55
!i122 -1
R38
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_right_io_mode_io_
R23
!i10b 1
!s100 IB>7=AaKioQ>mR3@8LUL03
!s11b Yo78o<K7U<DH6^9UdMKba1
IDaid25PiXWGkZbZ7OiF<33
R2
R3
R56
R57
R58
!i122 -1
R46
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_right_io_mode_io_phy__iopad
R23
!i10b 1
!s100 gQ=iiK`^2Chi]fKY_8ib<3
R62
ID;k`4f850<[aNXV572Ej91
R2
R3
R56
R57
R58
!i122 -1
R38
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_top_io_mode_io_
R23
!i10b 1
!s100 S5iQ?h02KhKB:Va9UXU`12
!s11b Y1m0YWKKZ;WIgA7j?bd;j0
IIcgV6D3DQfoJVEHXVWJgW3
R2
R3
R59
R60
R61
!i122 -1
R46
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
vgrid_top_io_mode_io_phy__iopad
R23
!i10b 1
!s100 DLeALKD1mMHmaVG:zL8812
R49
InjAP__jIahdLQ@KNP5`lm0
R2
R3
R59
R60
R61
!i122 -1
R38
R7
r1
!s85 0
31
R26
R47
R48
!i113 0
R11
R0
Xinv
R12
!s110 1586231418
!i10b 1
!s100 EVRK5]?VL7>o8X];Q?mbJ2
!s11b nPkVkmLTJYX4JNL7U0zg62
I:ndo3[DLXYHVm77Lc;0a53
V:ndo3[DLXYHVm77Lc;0a53
S1
R3
w1586231409
8inv.v
Finv.v
!i122 -1
L0 1
R7
r1
!s85 0
31
!s108 1586231418.000000
!s107 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/my_scoreboard.svh|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/reference_model.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_cntxt.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_cfg.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/ral/openfpga_ral.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_tdefs.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_constants.sv|inv.v|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_pkg.sv|
Z63 !s90 -reportprogress|300|-work|openfpga|-vopt|-sv|-stats=none|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_pkg.sv|
!i113 0
R20
R0
vinv_checker
R12
Z64 !s110 1586384421
!i10b 1
!s100 If;bFTQhLbaf]L:NQ<MUN1
!s11b jjg5@a?[[Z:eXF2:3o6^M3
I>nM=>O=OV0C]@F<J3b>NQ1
R2
S1
R3
w1586384412
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/sva/sva_checker.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/sva/sva_checker.sv
!i122 -1
L0 10
R7
r1
!s85 0
31
Z65 !s108 1586384421.000000
!s107 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/sva/sva_checker.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/sva/sva_checker.sv|
!i113 0
R14
R0
Xinv_pkg
R12
R23
!i10b 1
!s100 =UZce9hIGI^0n<^oBD[1F0
!s11b Gz;d<jAHOHIzAo5L>]IAi2
IQkCX;8czmOD]h635SLT:Y0
VQkCX;8czmOD]h635SLT:Y0
S1
R3
w1586314090
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/inv.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/inv.sv
!i122 -1
L0 1
R7
r1
!s85 0
31
R26
!s107 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/inv.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/inv.sv|
!i113 0
R14
R0
vINV_X1N_A9PP84TR_C14
R1
!i10b 1
!s100 6=58F1TbG^l>[0aEY=2c;3
Z66 !s11b ^nNn8OnR=jKABnEPz>fO31
IWgGSiWUZY_OdWXKbgN2961
R2
R3
R4
R5
R6
!i122 -1
L0 56
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@i@n@v_@x1@n_@a9@p@p84@t@r_@c14
vINV_X2N_A9PP84TR_C14
R1
!i10b 1
!s100 A2XDFCk2gdBSG<LzKR:Sk2
R66
Ii9[8a0eS4dCU>k;@oQI@f1
R2
R3
R4
R5
R6
!i122 -1
L0 104
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@i@n@v_@x2@n_@a9@p@p84@t@r_@c14
vINV_X3N_A9PP84TR_C14
R1
!i10b 1
!s100 fl;:e_IG2]YITJ5M:3S<C1
R66
IeIT9b;D_8F4XWFRPVZCDz3
R2
R3
R4
R5
R6
!i122 -1
L0 88
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@i@n@v_@x3@n_@a9@p@p84@t@r_@c14
vINV_X4N_A9PP84TR_C14
R1
!i10b 1
!s100 A]<P7TGCb<d^6Zzf?H@V10
R66
IT3F=M67Qg3=]n<[TNJ;[61
R2
R3
R4
R5
R6
!i122 -1
L0 72
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@i@n@v_@x4@n_@a9@p@p84@t@r_@c14
vmux_tree_like_size22
R23
!i10b 1
!s100 P@E_>ZBIIDT65Kek@S2O=1
!s11b 9^@f=NS;:E2T>P]_K^V]J2
IFo?kH7oPZR@9Vi_@1R8mD2
R2
R3
R33
R41
R42
!i122 -1
L0 2478
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_size22_mem
R23
!i10b 1
!s100 d?M4;eOdVcQ_?gU=QIa8;1
!s11b AGY@mhfmjW`l78?Km^P1m2
IC=NFB>e5IIL?^`D<Sd_:a0
R2
R3
R33
R39
R40
!i122 -1
L0 876
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_size40
R23
!i10b 1
!s100 EzR9C2eiO5MlFRc4TkB5C1
!s11b YeMPLdbj?HV60MzB0XN<l1
IeIIAGzj8S3>KkX7S0mhNE2
R2
R3
R33
R41
R42
!i122 -1
L0 1957
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_size40_mem
R23
!i10b 1
!s100 Hk`Y1Q4]4[QNiR@M=h=Ha0
Z67 !s11b BSo0EQeA4;QhVoBFN9c2@1
IB[Wkl>AJ7EnM9ImGT4Cfm3
R2
R3
R33
R39
R40
!i122 -1
L0 794
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size10
R23
!i10b 1
!s100 F8^?H97_VV^KnUO8VHi7?0
!s11b JR`^^FjaV>KjG1]eO`I0D3
IOXk@Ccm<oFef>H2YYzL3_3
R2
R3
R33
R41
R42
!i122 -1
L0 539
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size10_mem
R23
!i10b 1
!s100 aO_;5;Vf6BLAljP1A7f>P1
Z68 !s11b 6K16?6_KBGE51RECA5mo>1
IKPbe15OjoBlo:7XPaL]7N0
R2
R3
R33
R39
R40
!i122 -1
L0 149
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size12
R23
!i10b 1
!s100 HW0<1YgI@bJR8z?U?6Go31
!s11b 90gaU8i=DRoV26R6M^73f0
IaFFiID97:JXi1<Od3V@V02
R2
R3
R33
R41
R42
!i122 -1
L0 1647
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size12_mem
R23
!i10b 1
!s100 DYeJT:5K;HKH7@OLf87eI2
R68
IehC21On]DfEZ``>EbE;3T1
R2
R3
R33
R39
R40
!i122 -1
L0 665
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size13
R23
!i10b 1
!s100 i=CLCSF?=oIM=OAJ5^N_V1
!s11b [oV@c2>]Cm7bCUFd1[]K?1
IQEPhMWRZ`S7mYNO^Vg]bV3
R2
R3
R33
R41
R42
!i122 -1
L0 1450
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size13_mem
R23
!i10b 1
!s100 ^DnkgdXf@b^KC0g117J550
R68
IfNN`bcKe>G=NRcZl_EPSa3
R2
R3
R33
R39
R40
!i122 -1
L0 597
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size14
R23
!i10b 1
!s100 EC=EA2UDccVDj3giRgo8M0
!s11b 6PcFio=53WIFS3Q9SASY]0
IiV7[aPH9]Sn_HVFJDm:2V0
R2
R3
R33
R41
R42
!i122 -1
L0 1140
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size14_mem
R23
!i10b 1
!s100 _a1JIiNoQeUHN2d52;m8L3
R68
Io]^URTaR^2[`KdgPEf:bK1
R2
R3
R33
R39
R40
!i122 -1
L0 468
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size2
R23
!i10b 1
!s100 2cH@mKzoL5Fb12h<WMGoc3
!s11b denb@7II@bHXHz9NGelcX3
IN0gB>?BF8dnAd17XHhLDM3
R2
R3
R33
R41
R42
!i122 -1
L0 700
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size2_mem
R23
!i10b 1
!s100 i3KgdbIBPb`<MGfFH?=B^0
Z69 !s11b nY]P_3:m1V6SM>d]YE4<a0
ICcW][nBbPz@i;D`z5GF=K3
R2
R3
R33
R39
R40
!i122 -1
L0 217
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size3
R23
!i10b 1
!s100 kbeU8Xz3GEZUdNm=Y7aD81
!s11b @j`hNb`V@zR4d1G9DRED?0
IXH38a3Se^i0kced>1<oPG3
R2
R3
R33
R41
R42
!i122 -1
L0 462
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size34
R23
!i10b 1
!s100 zkj<TU3CVFGI5LCJ08M0z0
!s11b WKib7^lRdi<`P8OaY]X5[0
I`4IiAkZI0LoY^2fe69nKV0
R2
R3
R33
R41
R42
!i122 -1
R25
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size34_mem
R23
!i10b 1
!s100 dWz9@c@[Io]@CeH=A503Y2
R67
INc]e_<^hAKT<TbeWHN[9f3
R2
R3
R33
R39
R40
!i122 -1
R25
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size3_mem
R23
!i10b 1
!s100 agY2lH>A^<38YhV9Qh0kk3
R69
IQ:@;KH9fGH17ea1N>P_DE3
R2
R3
R33
R39
R40
!i122 -1
L0 95
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size4
R23
!i10b 1
!s100 mke^<CdVBb_2>dUIfS9on3
!s11b NDh=I292XCR8lH5eiJV:T0
IJ6jWHA7zG>I^l?<gO7WCD3
R2
R3
R33
R41
R42
!i122 -1
L0 1051
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size4_mem
R23
!i10b 1
!s100 O1RYDX8HH?H;HCBLKmXhW3
Z70 !s11b b2`_K`D=OS64TCFJm:Io:3
I]2n9_YTO>kgUzO7kWEj9B0
R2
R3
R33
R39
R40
!i122 -1
L0 407
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size5
R23
!i10b 1
!s100 _QCVkW:`0^k1U8kcnc?jW2
!s11b O@AifPFok3neR@Y5j956P2
IJg4i?`gQoE@;j^8CF;mci1
R2
R3
R33
R41
R42
!i122 -1
L0 1349
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size5_mem
R23
!i10b 1
!s100 ;mi[DzkaKCF?d`Rz2bdN92
R70
In^3c>AzD^Fc<i>aUoZe_h3
R2
R3
R33
R39
R40
!i122 -1
L0 536
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size7
R23
!i10b 1
!s100 dG6R_j3DF>^>6CJLQSom81
!s11b [YB6cS:YLoozd]AAEZMTh3
IMnGAEeh@QG1=Q8[E_iET51
R2
R3
R33
R41
R42
!i122 -1
L0 1832
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size7_mem
R23
!i10b 1
!s100 hj?e`bMnUoz8zz2lzhdH90
R70
Ig4AZ7D1fHb@1dImo`RSZ[2
R2
R3
R33
R39
R40
!i122 -1
L0 733
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size8
R23
!i10b 1
!s100 jF?]`bV5Kbk]^8hIjlLcm1
!s11b kbKhM2<AYLSnB[LiAA1SR3
IJFkH<6EX;K8UUjkP8PPBW2
R2
R3
R33
R41
R42
!i122 -1
L0 914
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size8_mem
R23
!i10b 1
!s100 g9CHWF0MFW1cALaaG6l1H2
R68
IgdXUbWQ^n>L[F_KAJCaZ30
R2
R3
R33
R39
R40
!i122 -1
L0 339
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size9
R23
!i10b 1
!s100 jOUJCJY?cdW70i@NK[lIj3
!s11b JoFiB]Y:lB=W7D5BQeoXX0
I0fG`dJh^A>TAFgK_aLIoi1
R2
R3
R33
R41
R42
!i122 -1
L0 765
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vmux_tree_like_tapbuf_size9_mem
R23
!i10b 1
!s100 E86ZU5Ed?X^Ae=Q5CCckK0
R68
I1H:QK@H2iHL8OBRDO3RCH3
R2
R3
R33
R39
R40
!i122 -1
L0 271
R7
r1
!s85 0
31
R8
R36
R37
!i113 0
R11
R0
vMX2_X1N_A9PP84TR_C14
R1
!i10b 1
!s100 3mL7Sja]b_9MG0odYgm571
!s11b Bz0>MfH2VI8lRPc3N@m991
I0<eM;T3U?BN1>zZ_gWWVL0
R2
R3
R4
R5
R6
!i122 -1
L0 187
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@m@x2_@x1@n_@a9@p@p84@t@r_@c14
Xopenfpga_env_pkg
R12
R22
Z71 DXx4 work 11 clknrst_pkg 0 22 zbo^GL]ZYE5KdnUJOO3ST1
Z72 DXx4 work 6 bs_pkg 0 22 lLb]zG=mQdn9T;0?@ZkDA3
Z73 DXx4 work 11 stimuli_pkg 0 22 h55caBCD>eLH;d<]VM=AD2
Z74 DXx4 work 7 inv_pkg 0 22 QkCX;8czmOD]h635SLT:Y0
!s110 1586384420
!i10b 1
!s100 H^=f5zDD>0gJ@d_AYjo0n3
!s11b F^nP_lcXY3EbQM5ggoVWX1
IdCJFK_4UchZPI0?oI4QDS3
VdCJFK_4UchZPI0?oI4QDS3
S1
R3
w1586380699
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_pkg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_pkg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_constants.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_tdefs.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/ral/openfpga_ral.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_cfg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_cntxt.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/reference_model.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/my_scoreboard.svh
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env.sv
!i122 -1
L0 33
R7
r1
!s85 0
31
Z75 !s108 1586384420.000000
!s107 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/my_scoreboard.svh|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/reference_model.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_cntxt.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_cfg.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/ral/openfpga_ral.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_tdefs.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_constants.sv|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_env/openfpga_env_pkg.sv|
R63
!i113 0
R20
R0
vopenfpga_tb
R12
R22
R72
R71
R73
R74
Z76 DXx4 work 16 openfpga_env_pkg 0 22 dCJFK_4UchZPI0?oI4QDS3
DXx4 work 15 openfpga_tb_pkg 0 22 kkQdfXIGaH]WKB1<<[8I]3
R13
!i10b 1
!s100 DLQ=i8;]ERRNc0iMUec>b2
!s11b FQ@^WU;aiK::IG7R_Qehn3
IX:iimzVW3dXJLM;2:8FE;0
R2
S1
R3
w1586384269
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb.sv
!i122 -1
R16
R7
r1
!s85 0
31
R65
!s107 /uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb.sv|
!s90 -reportprogress|300|-work|openfpga|-vopt|-sv|-stats=none|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb.sv|
!i113 0
R20
R0
Xopenfpga_tb_pkg
R12
R22
R72
R71
R73
R74
R76
R64
!i10b 1
!s100 7TY32Cl;[@YIZ4?iKW>6G3
!s11b O;:<XH^e[o1B@e]8k^e3z1
IkkQdfXIGaH]WKB1<<[8I]3
VkkQdfXIGaH]WKB1<<[8I]3
S1
R3
w1586380741
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb_pkg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb_pkg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb_constants.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb_tdefs.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_test/test_cfg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_test/openfpga_base_test.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_test/openfpga_standard_test.sv
!i122 -1
L0 37
R7
r1
!s85 0
31
R75
!s107 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_test/openfpga_standard_test.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_test/openfpga_base_test.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_test/test_cfg.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb_tdefs.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb_constants.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb_ifs.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb_macros.sv|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb_pkg.sv|
!s90 -reportprogress|300|-work|openfpga|-vopt|-sv|-stats=none|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/openfpga_tb/openfpga_tb_pkg.sv|
!i113 0
R20
R0
vOR2_X1N_A9PP84TR_C14
R1
!i10b 1
!s100 BZZPkcUP6TXIUIV>S4L=Q2
!s11b RBV[NKM7^=Tk:6Pkm76oi3
IDGSJLVlAAQbo[6FGoGEHn1
R2
R3
R4
R5
R6
!i122 -1
L0 214
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@o@r2_@x1@n_@a9@p@p84@t@r_@c14
vPBIDIR_18_18_NT_DR_H
R1
!i10b 1
!s100 T<MF;n@Td[]_b_glRebUC3
Z77 !s11b ^ihl7<:b0ljK2c]SL8ddC3
IDCm;bAZL5Fj4:9P>2?VFm0
R2
R3
R4
R5
R6
!i122 -1
L0 716
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@b@i@d@i@r_18_18_@n@t_@d@r_@h
vPBIDIR_18_18_NT_DR_V
R1
!i10b 1
!s100 XW?<VhDB;CRA_kmPeSFcm3
R77
Id>U2GaKNL?02XEQ21Dk790
R2
R3
R4
R5
R6
!i122 -1
L0 544
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@b@i@d@i@r_18_18_@n@t_@d@r_@v
vPBP50_18_18_NT_DR
R1
!i10b 1
!s100 ToCz[SLRFD42IA;nBa0QP3
!s11b BXo?0BfWUT[``G@6DzY9N0
IAocFO]YNlbHBJTgkh[9230
R2
R3
R4
R5
R6
!i122 -1
L0 1609
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@b@p50_18_18_@n@t_@d@r
vPCORNER_18_18_NT_DR
R1
!i10b 1
!s100 76V]8_NTce0DiXBZT`W4N0
Z78 !s11b JWUN@FTO7[R14:]>dDJ3S1
I>;S1bODAN`IcJ8DElzihd0
R2
R3
R4
R5
R6
!i122 -1
L0 1017
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@c@o@r@n@e@r_18_18_@n@t_@d@r
vPDCAP10_18_18_NT_DR_H
R1
!i10b 1
!s100 697o17bcEFOCP=TXM<BBD0
R78
IMF=JLFJ93E6J>PCn=Zm0n2
R2
R3
R4
R5
R6
!i122 -1
L0 1254
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@d@c@a@p10_18_18_@n@t_@d@r_@h
vPDCAP10_18_18_NT_DR_V
R1
!i10b 1
!s100 GRFmT0oCJ1GkJg1DIzMKA3
R78
I_;:=inC50H5=I;a9?3FYL2
R2
R3
R4
R5
R6
!i122 -1
L0 1282
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@d@c@a@p10_18_18_@n@t_@d@r_@v
vPDVDD_18_18_NT_DR_H
R1
!i10b 1
!s100 Xc7RF9:C^F9?a=12_n@m[3
R78
Ie@91fnDdV;O<IVTk[c5]j3
R2
R3
R4
R5
R6
!i122 -1
L0 1126
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@d@v@d@d_18_18_@n@t_@d@r_@h
vPDVDD_18_18_NT_DR_V
R1
!i10b 1
!s100 2EARO_<^kP@>lCIKn^E>;1
R78
I0I:CeWZY7i3PUMLifJYOj1
R2
R3
R4
R5
R6
!i122 -1
L0 1190
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@d@v@d@d_18_18_@n@t_@d@r_@v
vPDVDDTIE_18_18_NT_DR_H
R1
!i10b 1
!s100 Uc`KMLaEhLgUKF=YhkNjA1
Z79 !s11b SRZTf3X1@DbeJ<7YH[W6V2
IV4f`W1iIRHX@IF;?bZN1?2
R2
R3
R4
R5
R6
!i122 -1
L0 1047
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@d@v@d@d@t@i@e_18_18_@n@t_@d@r_@h
vPDVDDTIE_18_18_NT_DR_V
R1
!i10b 1
!s100 XMFfME3?NVU87d`g28zi30
R79
IWEL<8nN?_cM0Z?4B>EOE`2
R2
R3
R4
R5
R6
!i122 -1
L0 1086
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@d@v@d@d@t@i@e_18_18_@n@t_@d@r_@v
vPDVSS_18_18_NT_DR_H
R1
!i10b 1
!s100 _NL_AH1g@?@2;<j6V9_O23
R78
I]EeEXeLhlD;kS5H4<g7PU1
R2
R3
R4
R5
R6
!i122 -1
L0 1158
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@d@v@s@s_18_18_@n@t_@d@r_@h
vPDVSS_18_18_NT_DR_V
R1
!i10b 1
!s100 KU@T:OLALz2S8Ze;WkTKC1
R78
I5g@U0843H>]9B@7ZSL7o>2
R2
R3
R4
R5
R6
!i122 -1
L0 1222
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@d@v@s@s_18_18_@n@t_@d@r_@v
vPINCNP_18_18_NT_DR_H
R1
!i10b 1
!s100 5>VSJGj6Mmd]Fn=zW17UU0
Z80 !s11b P_HN@CSg=0:85PJEc@BEC0
IWULIQTClhc;Ag9aBn26[70
R2
R3
R4
R5
R6
!i122 -1
L0 1319
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@i@n@c@n@p_18_18_@n@t_@d@r_@h
vPINCNP_18_18_NT_DR_V
R1
!i10b 1
!s100 i7C73EO_AmF:H::I;>l<h3
R80
IOT>M[n6M?DnVCNDo;ki<R3
R2
R3
R4
R5
R6
!i122 -1
L0 1411
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@i@n@c@n@p_18_18_@n@t_@d@r_@v
vPVDD_08_08_NT_DR_H
R1
!i10b 1
!s100 PUZIDG4dM3^HGI8H_>;V61
R78
IBz6[9M?]AA=lOeDKTV[=O0
R2
R3
R4
R5
R6
!i122 -1
L0 1500
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@v@d@d_08_08_@n@t_@d@r_@h
vPVDD_08_08_NT_DR_V
R1
!i10b 1
!s100 g[_K3WJTIi<hJS8ORNUaG1
R78
I<LlYCT1n:cNZS12]0gZY40
R2
R3
R4
R5
R6
!i122 -1
L0 1529
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@v@d@d_08_08_@n@t_@d@r_@v
vPVSS_08_08_NT_DR_H
R1
!i10b 1
!s100 ORKSiOclV0jFKR56mV=Gd2
R78
IXaAN;>MdWGI5_?cC5[Q8l2
R2
R3
R4
R5
R6
!i122 -1
L0 1561
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@v@s@s_08_08_@n@t_@d@r_@h
vPVSS_08_08_NT_DR_V
R1
!i10b 1
!s100 _Vd[09iEMVM^RijA`CI^O2
R78
IUC]L`;dze_JYi8f<UXBDj2
R2
R3
R4
R5
R6
!i122 -1
L0 1590
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@p@v@s@s_08_08_@n@t_@d@r_@v
vsb_0__0_
R23
!i10b 1
!s100 We645RB4[WoDzHBDVZA^l0
!s11b ARMT9SIDXUA8G;<<WRG2`2
ICW=K`eVe:0SdNM173Lfg`3
R2
R3
R33
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_0_0.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_0_0.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vsb_0__1_
R23
!i10b 1
!s100 YN:64dV6?cg24TQRK[A@h2
!s11b =hbTN`=2Yh6IWIG[?3zD>1
I7]mBO5HLi0IJCWBGGDbe93
R2
R3
R33
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_0_1.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_0_1.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vsb_0__2_
R23
!i10b 1
!s100 FNYJ9B=723`0zFAR[_]B33
!s11b N6Vm0KDY=CoGe]dJR;Y;a2
ISMY]fOE_PVf2M8eV[bf[a2
R2
R3
R33
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_0_2.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_0_2.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vsb_1__0_
R23
!i10b 1
!s100 FT9`JlQ4EoYl73fIHj`en3
!s11b n8X?15P<8fA@MN9LZO3Ga2
IWb0FizffWoemh^Djgb?0C1
R2
R3
R33
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_1_0.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_1_0.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vsb_1__1_
R23
!i10b 1
!s100 _1HOj4YYM^JIX2Ic_3KIb2
!s11b SAgj4XW0P9]<aVQ[g=TnG0
IVgX=IX:J;PlQo?>L5JSGZ2
R2
R3
R33
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_1_1.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_1_1.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vsb_1__2_
R23
!i10b 1
!s100 T46OS8Kk?QkW1G^<GV^jT3
!s11b e1clWd9hCCn>2<OnKUiC31
ICK`f]bVETLdcjAz83UjeF1
R2
R3
R33
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_1_2.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_1_2.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vsb_2__0_
R23
!i10b 1
!s100 <Z1n_4kM3MY82FTj8Um@c3
!s11b 8me92`oAFd=iNZ1YZUho73
IZfkV?Xa9jY41HNW2ihln]1
R2
R3
R24
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_2_0.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_2_0.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vsb_2__1_
R23
!i10b 1
!s100 VkLMN`<iD[XZPl0XofTKP1
!s11b QIDPel?JRP8[GG=TGhfo?2
IH4hKUEWLDGk?Ga=MWfl2?3
R2
R3
R24
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_2_1.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_2_1.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vsb_2__2_
R23
!i10b 1
!s100 ZFV_UWo7B1[4OUN8D0?b41
!s11b GTbcGIfYmY9]0KCdc9^[d1
Igh;z@7jzbba:[FKIPdFoA1
R2
R3
R24
8/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_2_2.v
F/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/2020_March_Final_rush/2x2_homogeneous_FPGA/SRC/routing/sb_2_2.v
!i122 -1
R25
R7
r1
!s85 0
31
R26
R27
R28
!i113 0
R11
R0
vSDFFRPQ_X1N_A9PP84TR_C14
R1
!i10b 1
!s100 ;]M^zgf=Mk]B02cAHDDei3
!s11b Q=W7Vd6]B[2X>_ICU<O[d3
Il8<Qi5=7C;Fc6D=hUoL^z1
R2
R3
R4
R5
R6
!i122 -1
L0 308
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@s@d@f@f@r@p@q_@x1@n_@a9@p@p84@t@r_@c14
Ystimuli_if
R12
R29
!i10b 1
!s100 MI`Ll>3Yl5JOQ;LW0SlEo0
!s11b Xc[BXi0R=L2o5kCXc0<5<0
I3S`SPIgOoi_=z=`LjX[Ll0
R2
S1
R3
w1586314380
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_if.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_if.sv
!i122 -1
L0 6
R7
r1
!s85 0
31
Z81 !s108 1586384419.000000
Z82 !s107 /research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_agent.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_monitor.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_driver.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/seq_lib/stimuli_standard_seq.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/seq_lib/stimuli_base_seq.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_sqr.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_seq_item.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_cntxt.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_cfg.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_tdefs.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_constants.sv|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_if.sv|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh|/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_pkg.sv|
Z83 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_pkg.sv|
!i113 0
R14
R0
Xstimuli_pkg
R21
R12
R22
R29
!i10b 1
!s100 2hK9odf:7kaG?@CL:LFQ91
!s11b [_Y4b>[@o=2`JIa83h2h=3
Ih55caBCD>eLH;d<]VM=AD2
Vh55caBCD>eLH;d<]VM=AD2
S1
R3
w1586314443
8/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_pkg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_pkg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_constants.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_tdefs.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_cfg.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_cntxt.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_seq_item.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_sqr.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/seq_lib/stimuli_base_seq.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/seq_lib/stimuli_standard_seq.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_driver.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_monitor.sv
F/research/ece/lnis/Share/TMP_Samy/openfpga_tb/uvm_tb_2x2_fpga/stimuli_agent/stimuli_agent.sv
!i122 -1
R32
R7
r1
!s85 0
31
R81
R82
R83
!i113 0
R14
R0
vTIEHI_X1N_A9PP84TR_C14
R1
!i10b 1
!s100 1Uo9oi3J8iHl;LX0^7b?g3
!s11b e[68c[BWdVXEbRa_i1MV^1
IbeE4H]cSQfXIR@DYb@^Lz3
R2
R3
R4
R5
R6
!i122 -1
L0 27
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@t@i@e@h@i_@x1@n_@a9@p@p84@t@r_@c14
vTIELO_X1N_A9PP84TR_C14
R1
!i10b 1
!s100 <_kjO=1[cfZCQH=@:`hiT1
!s11b `J:61?9iQTao6G873^4;i3
IYGdf3d>J^>La89MG6AWoZ1
R2
R3
R4
R5
R6
!i122 -1
L0 42
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
n@t@i@e@l@o_@x1@n_@a9@p@p84@t@r_@c14
Uudp_dff_PWR_sc9mcpp84_14lppxl_base_rvt_c14
R1
!i10b 1
!s100 KN^;@3Y7n49cod_YBCg8=0
!s11b =mYQ0gmY?^7HD5=]JWOg32
IYG?nYeGzQKk;lR1=Likbz1
R2
R3
R4
R5
R6
!i122 -1
L0 1665
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
nudp_dff_@p@w@r_sc9mcpp84_14lppxl_base_rvt_c14
Uudp_lat_rto_io_gppr_14lppxl_t18_mv10_mv18_fs18_rvt_dr
R1
!i10b 1
!s100 =dF^8ZCbK_Bc3ISIfC?L>3
!s11b :IWF`;eEbBo9T`<h4dV<Q2
Iek8F[^;m6Se:<TKlBg4=82
R2
R3
R4
R5
R6
!i122 -1
L0 1644
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
Uudp_mux2_sc9mcpp84_14lppxl_base_rvt_c14
R1
!i10b 1
!s100 >SCLoD]VZDkzZCDmneDoN3
!s11b f5ROI>`OcD;lGL1P?IK<H1
I]=nCTa0>1cX7>fi;Do[fM2
R2
R3
R4
R5
R6
!i122 -1
L0 1624
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
