$date
	Tue Oct 01 00:25:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! light $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! light $end
$var wire 1 % nA $end
$var wire 1 & nB $end
$var wire 1 ' nC $end
$var wire 1 ( term1 $end
$var wire 1 ) term2 $end
$var wire 1 * term3 $end
$var wire 1 + term4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
1(
1'
1&
1%
0$
0#
0"
1!
$end
#10
0!
0(
0'
1$
#20
1'
0&
0$
1#
#30
1!
0'
1)
1$
#40
0!
1'
0)
1&
0%
0$
0#
1"
#50
1!
0'
1*
1$
#60
1+
1'
0*
0&
0$
1#
#70
0!
0+
0'
1$
#80
1!
1(
1'
1&
1%
0$
0#
0"
#90
