************************************
Synthesis example
Checking dot... PASS
Checking vhdl... PASS
Simulating example
Checking results...FAIL
Checking if simulations run...FAIL
************************************
Synthesis example_optimized
Checking dot... FAIL
Checking vhdl... FAIL
Simulating example
Checking results...FAIL
Checking if simulations run...FAIL
