;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SLT @300, @2
	SLT 721, -10
	SLT 721, -10
	SUB @127, 106
	SUB #172, @-300
	CMP #172, @-300
	CMP 10, @0
	SUB @121, 146
	SLT 721, -10
	SLT 721, -10
	SUB #101, <-1
	CMP 10, @0
	SUB 10, @0
	MOV -7, <-20
	SLT 721, -10
	MOV -7, <-20
	SUB #101, <-1
	SPL <121, 146
	SUB -712, @-10
	MOV -1, <-20
	SLT 721, -10
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @30, @2
	CMP 12, @14
	SPL @12, #201
	SPL @12, #201
	SPL @12, #201
	CMP 721, -10
	SUB #101, <-1
	SPL 0, <332
	SPL 0, <332
	SUB #101, <-1
	MOV 20, @12
	SLT 721, -10
	SPL 160, 209
	SLT <300, 92
	MOV -7, <-20
	SLT <300, 92
	SLT <300, 92
	SPL 160, 209
	ADD 210, 460
	MOV -7, <-20
