
SubGHz_Phy_PingPong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e928  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000024f8  0800ea68  0800ea68  0000fa68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010f60  08010f60  000122c0  2**0
                  CONTENTS
  4 .ARM          00000008  08010f60  08010f60  00011f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010f68  08010f68  000122c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08010f68  08010f68  00011f68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08010f70  08010f70  00011f70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c0  20000000  08010f78  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005bb0  200002c0  08011238  000122c0  2**2
                  ALLOC
 10 RAM1_region   00000000  20005e70  20005e70  000122c0  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  000122c0  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  20005e70  20005e70  00012e70  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  000122c0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003cc19  00000000  00000000  000122ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008049  00000000  00000000  0004ef03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 00014ee8  00000000  00000000  00056f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000021f8  00000000  00000000  0006be38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001b07  00000000  00000000  0006e030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00026d54  00000000  00000000  0006fb37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000377b8  00000000  00000000  0009688b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000d657c  00000000  00000000  000ce043  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001a45bf  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00006e48  00000000  00000000  001a4604  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 000000cb  00000000  00000000  001ab44c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200002c0 	.word	0x200002c0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800ea50 	.word	0x0800ea50

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200002c4 	.word	0x200002c4
 800017c:	0800ea50 	.word	0x0800ea50

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	3a01      	subs	r2, #1
 8000c12:	bf28      	it	cs
 8000c14:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c18:	d2ed      	bcs.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <__aeabi_fmul>:
 8000d74:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d78:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d7c:	bf1e      	ittt	ne
 8000d7e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d82:	ea92 0f0c 	teqne	r2, ip
 8000d86:	ea93 0f0c 	teqne	r3, ip
 8000d8a:	d06f      	beq.n	8000e6c <__aeabi_fmul+0xf8>
 8000d8c:	441a      	add	r2, r3
 8000d8e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d92:	0240      	lsls	r0, r0, #9
 8000d94:	bf18      	it	ne
 8000d96:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d9a:	d01e      	beq.n	8000dda <__aeabi_fmul+0x66>
 8000d9c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000da0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000da4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000da8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dac:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000db0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000db4:	bf3e      	ittt	cc
 8000db6:	0049      	lslcc	r1, r1, #1
 8000db8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dbc:	005b      	lslcc	r3, r3, #1
 8000dbe:	ea40 0001 	orr.w	r0, r0, r1
 8000dc2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dc6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dc8:	d81d      	bhi.n	8000e06 <__aeabi_fmul+0x92>
 8000dca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dd2:	bf08      	it	eq
 8000dd4:	f020 0001 	biceq.w	r0, r0, #1
 8000dd8:	4770      	bx	lr
 8000dda:	f090 0f00 	teq	r0, #0
 8000dde:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000de2:	bf08      	it	eq
 8000de4:	0249      	lsleq	r1, r1, #9
 8000de6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dee:	3a7f      	subs	r2, #127	@ 0x7f
 8000df0:	bfc2      	ittt	gt
 8000df2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000df6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dfa:	4770      	bxgt	lr
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	f04f 0300 	mov.w	r3, #0
 8000e04:	3a01      	subs	r2, #1
 8000e06:	dc5d      	bgt.n	8000ec4 <__aeabi_fmul+0x150>
 8000e08:	f112 0f19 	cmn.w	r2, #25
 8000e0c:	bfdc      	itt	le
 8000e0e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e12:	4770      	bxle	lr
 8000e14:	f1c2 0200 	rsb	r2, r2, #0
 8000e18:	0041      	lsls	r1, r0, #1
 8000e1a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e1e:	f1c2 0220 	rsb	r2, r2, #32
 8000e22:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e26:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e2a:	f140 0000 	adc.w	r0, r0, #0
 8000e2e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e32:	bf08      	it	eq
 8000e34:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e38:	4770      	bx	lr
 8000e3a:	f092 0f00 	teq	r2, #0
 8000e3e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e42:	bf02      	ittt	eq
 8000e44:	0040      	lsleq	r0, r0, #1
 8000e46:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e4a:	3a01      	subeq	r2, #1
 8000e4c:	d0f9      	beq.n	8000e42 <__aeabi_fmul+0xce>
 8000e4e:	ea40 000c 	orr.w	r0, r0, ip
 8000e52:	f093 0f00 	teq	r3, #0
 8000e56:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e5a:	bf02      	ittt	eq
 8000e5c:	0049      	lsleq	r1, r1, #1
 8000e5e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e62:	3b01      	subeq	r3, #1
 8000e64:	d0f9      	beq.n	8000e5a <__aeabi_fmul+0xe6>
 8000e66:	ea41 010c 	orr.w	r1, r1, ip
 8000e6a:	e78f      	b.n	8000d8c <__aeabi_fmul+0x18>
 8000e6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	bf18      	it	ne
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d00a      	beq.n	8000e92 <__aeabi_fmul+0x11e>
 8000e7c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e80:	bf18      	it	ne
 8000e82:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e86:	d1d8      	bne.n	8000e3a <__aeabi_fmul+0xc6>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e90:	4770      	bx	lr
 8000e92:	f090 0f00 	teq	r0, #0
 8000e96:	bf17      	itett	ne
 8000e98:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e9c:	4608      	moveq	r0, r1
 8000e9e:	f091 0f00 	teqne	r1, #0
 8000ea2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000ea6:	d014      	beq.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ea8:	ea92 0f0c 	teq	r2, ip
 8000eac:	d101      	bne.n	8000eb2 <__aeabi_fmul+0x13e>
 8000eae:	0242      	lsls	r2, r0, #9
 8000eb0:	d10f      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000eb2:	ea93 0f0c 	teq	r3, ip
 8000eb6:	d103      	bne.n	8000ec0 <__aeabi_fmul+0x14c>
 8000eb8:	024b      	lsls	r3, r1, #9
 8000eba:	bf18      	it	ne
 8000ebc:	4608      	movne	r0, r1
 8000ebe:	d108      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ec0:	ea80 0001 	eor.w	r0, r0, r1
 8000ec4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ec8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ecc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed0:	4770      	bx	lr
 8000ed2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ed6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eda:	4770      	bx	lr

08000edc <__aeabi_fdiv>:
 8000edc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ee0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ee4:	bf1e      	ittt	ne
 8000ee6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eea:	ea92 0f0c 	teqne	r2, ip
 8000eee:	ea93 0f0c 	teqne	r3, ip
 8000ef2:	d069      	beq.n	8000fc8 <__aeabi_fdiv+0xec>
 8000ef4:	eba2 0203 	sub.w	r2, r2, r3
 8000ef8:	ea80 0c01 	eor.w	ip, r0, r1
 8000efc:	0249      	lsls	r1, r1, #9
 8000efe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f02:	d037      	beq.n	8000f74 <__aeabi_fdiv+0x98>
 8000f04:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f08:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f0c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f10:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f14:	428b      	cmp	r3, r1
 8000f16:	bf38      	it	cc
 8000f18:	005b      	lslcc	r3, r3, #1
 8000f1a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f1e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f22:	428b      	cmp	r3, r1
 8000f24:	bf24      	itt	cs
 8000f26:	1a5b      	subcs	r3, r3, r1
 8000f28:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f2c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f36:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f3a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f3e:	bf24      	itt	cs
 8000f40:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f48:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f4c:	bf24      	itt	cs
 8000f4e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f52:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f56:	011b      	lsls	r3, r3, #4
 8000f58:	bf18      	it	ne
 8000f5a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f5e:	d1e0      	bne.n	8000f22 <__aeabi_fdiv+0x46>
 8000f60:	2afd      	cmp	r2, #253	@ 0xfd
 8000f62:	f63f af50 	bhi.w	8000e06 <__aeabi_fmul+0x92>
 8000f66:	428b      	cmp	r3, r1
 8000f68:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f6c:	bf08      	it	eq
 8000f6e:	f020 0001 	biceq.w	r0, r0, #1
 8000f72:	4770      	bx	lr
 8000f74:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f78:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f7c:	327f      	adds	r2, #127	@ 0x7f
 8000f7e:	bfc2      	ittt	gt
 8000f80:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f84:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f88:	4770      	bxgt	lr
 8000f8a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	3a01      	subs	r2, #1
 8000f94:	e737      	b.n	8000e06 <__aeabi_fmul+0x92>
 8000f96:	f092 0f00 	teq	r2, #0
 8000f9a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f9e:	bf02      	ittt	eq
 8000fa0:	0040      	lsleq	r0, r0, #1
 8000fa2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fa6:	3a01      	subeq	r2, #1
 8000fa8:	d0f9      	beq.n	8000f9e <__aeabi_fdiv+0xc2>
 8000faa:	ea40 000c 	orr.w	r0, r0, ip
 8000fae:	f093 0f00 	teq	r3, #0
 8000fb2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fb6:	bf02      	ittt	eq
 8000fb8:	0049      	lsleq	r1, r1, #1
 8000fba:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fbe:	3b01      	subeq	r3, #1
 8000fc0:	d0f9      	beq.n	8000fb6 <__aeabi_fdiv+0xda>
 8000fc2:	ea41 010c 	orr.w	r1, r1, ip
 8000fc6:	e795      	b.n	8000ef4 <__aeabi_fdiv+0x18>
 8000fc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fcc:	ea92 0f0c 	teq	r2, ip
 8000fd0:	d108      	bne.n	8000fe4 <__aeabi_fdiv+0x108>
 8000fd2:	0242      	lsls	r2, r0, #9
 8000fd4:	f47f af7d 	bne.w	8000ed2 <__aeabi_fmul+0x15e>
 8000fd8:	ea93 0f0c 	teq	r3, ip
 8000fdc:	f47f af70 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	e776      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000fe4:	ea93 0f0c 	teq	r3, ip
 8000fe8:	d104      	bne.n	8000ff4 <__aeabi_fdiv+0x118>
 8000fea:	024b      	lsls	r3, r1, #9
 8000fec:	f43f af4c 	beq.w	8000e88 <__aeabi_fmul+0x114>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e76e      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ff4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ff8:	bf18      	it	ne
 8000ffa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ffe:	d1ca      	bne.n	8000f96 <__aeabi_fdiv+0xba>
 8001000:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001004:	f47f af5c 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8001008:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800100c:	f47f af3c 	bne.w	8000e88 <__aeabi_fmul+0x114>
 8001010:	e75f      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8001012:	bf00      	nop

08001014 <__aeabi_uldivmod>:
 8001014:	b953      	cbnz	r3, 800102c <__aeabi_uldivmod+0x18>
 8001016:	b94a      	cbnz	r2, 800102c <__aeabi_uldivmod+0x18>
 8001018:	2900      	cmp	r1, #0
 800101a:	bf08      	it	eq
 800101c:	2800      	cmpeq	r0, #0
 800101e:	bf1c      	itt	ne
 8001020:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8001024:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8001028:	f000 b988 	b.w	800133c <__aeabi_idiv0>
 800102c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001030:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001034:	f000 f806 	bl	8001044 <__udivmoddi4>
 8001038:	f8dd e004 	ldr.w	lr, [sp, #4]
 800103c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001040:	b004      	add	sp, #16
 8001042:	4770      	bx	lr

08001044 <__udivmoddi4>:
 8001044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001048:	9d08      	ldr	r5, [sp, #32]
 800104a:	468e      	mov	lr, r1
 800104c:	4604      	mov	r4, r0
 800104e:	4688      	mov	r8, r1
 8001050:	2b00      	cmp	r3, #0
 8001052:	d14a      	bne.n	80010ea <__udivmoddi4+0xa6>
 8001054:	428a      	cmp	r2, r1
 8001056:	4617      	mov	r7, r2
 8001058:	d962      	bls.n	8001120 <__udivmoddi4+0xdc>
 800105a:	fab2 f682 	clz	r6, r2
 800105e:	b14e      	cbz	r6, 8001074 <__udivmoddi4+0x30>
 8001060:	f1c6 0320 	rsb	r3, r6, #32
 8001064:	fa01 f806 	lsl.w	r8, r1, r6
 8001068:	fa20 f303 	lsr.w	r3, r0, r3
 800106c:	40b7      	lsls	r7, r6
 800106e:	ea43 0808 	orr.w	r8, r3, r8
 8001072:	40b4      	lsls	r4, r6
 8001074:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001078:	fa1f fc87 	uxth.w	ip, r7
 800107c:	fbb8 f1fe 	udiv	r1, r8, lr
 8001080:	0c23      	lsrs	r3, r4, #16
 8001082:	fb0e 8811 	mls	r8, lr, r1, r8
 8001086:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800108a:	fb01 f20c 	mul.w	r2, r1, ip
 800108e:	429a      	cmp	r2, r3
 8001090:	d909      	bls.n	80010a6 <__udivmoddi4+0x62>
 8001092:	18fb      	adds	r3, r7, r3
 8001094:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8001098:	f080 80ea 	bcs.w	8001270 <__udivmoddi4+0x22c>
 800109c:	429a      	cmp	r2, r3
 800109e:	f240 80e7 	bls.w	8001270 <__udivmoddi4+0x22c>
 80010a2:	3902      	subs	r1, #2
 80010a4:	443b      	add	r3, r7
 80010a6:	1a9a      	subs	r2, r3, r2
 80010a8:	b2a3      	uxth	r3, r4
 80010aa:	fbb2 f0fe 	udiv	r0, r2, lr
 80010ae:	fb0e 2210 	mls	r2, lr, r0, r2
 80010b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010b6:	fb00 fc0c 	mul.w	ip, r0, ip
 80010ba:	459c      	cmp	ip, r3
 80010bc:	d909      	bls.n	80010d2 <__udivmoddi4+0x8e>
 80010be:	18fb      	adds	r3, r7, r3
 80010c0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80010c4:	f080 80d6 	bcs.w	8001274 <__udivmoddi4+0x230>
 80010c8:	459c      	cmp	ip, r3
 80010ca:	f240 80d3 	bls.w	8001274 <__udivmoddi4+0x230>
 80010ce:	443b      	add	r3, r7
 80010d0:	3802      	subs	r0, #2
 80010d2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010d6:	eba3 030c 	sub.w	r3, r3, ip
 80010da:	2100      	movs	r1, #0
 80010dc:	b11d      	cbz	r5, 80010e6 <__udivmoddi4+0xa2>
 80010de:	40f3      	lsrs	r3, r6
 80010e0:	2200      	movs	r2, #0
 80010e2:	e9c5 3200 	strd	r3, r2, [r5]
 80010e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ea:	428b      	cmp	r3, r1
 80010ec:	d905      	bls.n	80010fa <__udivmoddi4+0xb6>
 80010ee:	b10d      	cbz	r5, 80010f4 <__udivmoddi4+0xb0>
 80010f0:	e9c5 0100 	strd	r0, r1, [r5]
 80010f4:	2100      	movs	r1, #0
 80010f6:	4608      	mov	r0, r1
 80010f8:	e7f5      	b.n	80010e6 <__udivmoddi4+0xa2>
 80010fa:	fab3 f183 	clz	r1, r3
 80010fe:	2900      	cmp	r1, #0
 8001100:	d146      	bne.n	8001190 <__udivmoddi4+0x14c>
 8001102:	4573      	cmp	r3, lr
 8001104:	d302      	bcc.n	800110c <__udivmoddi4+0xc8>
 8001106:	4282      	cmp	r2, r0
 8001108:	f200 8105 	bhi.w	8001316 <__udivmoddi4+0x2d2>
 800110c:	1a84      	subs	r4, r0, r2
 800110e:	eb6e 0203 	sbc.w	r2, lr, r3
 8001112:	2001      	movs	r0, #1
 8001114:	4690      	mov	r8, r2
 8001116:	2d00      	cmp	r5, #0
 8001118:	d0e5      	beq.n	80010e6 <__udivmoddi4+0xa2>
 800111a:	e9c5 4800 	strd	r4, r8, [r5]
 800111e:	e7e2      	b.n	80010e6 <__udivmoddi4+0xa2>
 8001120:	2a00      	cmp	r2, #0
 8001122:	f000 8090 	beq.w	8001246 <__udivmoddi4+0x202>
 8001126:	fab2 f682 	clz	r6, r2
 800112a:	2e00      	cmp	r6, #0
 800112c:	f040 80a4 	bne.w	8001278 <__udivmoddi4+0x234>
 8001130:	1a8a      	subs	r2, r1, r2
 8001132:	0c03      	lsrs	r3, r0, #16
 8001134:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001138:	b280      	uxth	r0, r0
 800113a:	b2bc      	uxth	r4, r7
 800113c:	2101      	movs	r1, #1
 800113e:	fbb2 fcfe 	udiv	ip, r2, lr
 8001142:	fb0e 221c 	mls	r2, lr, ip, r2
 8001146:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800114a:	fb04 f20c 	mul.w	r2, r4, ip
 800114e:	429a      	cmp	r2, r3
 8001150:	d907      	bls.n	8001162 <__udivmoddi4+0x11e>
 8001152:	18fb      	adds	r3, r7, r3
 8001154:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8001158:	d202      	bcs.n	8001160 <__udivmoddi4+0x11c>
 800115a:	429a      	cmp	r2, r3
 800115c:	f200 80e0 	bhi.w	8001320 <__udivmoddi4+0x2dc>
 8001160:	46c4      	mov	ip, r8
 8001162:	1a9b      	subs	r3, r3, r2
 8001164:	fbb3 f2fe 	udiv	r2, r3, lr
 8001168:	fb0e 3312 	mls	r3, lr, r2, r3
 800116c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001170:	fb02 f404 	mul.w	r4, r2, r4
 8001174:	429c      	cmp	r4, r3
 8001176:	d907      	bls.n	8001188 <__udivmoddi4+0x144>
 8001178:	18fb      	adds	r3, r7, r3
 800117a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800117e:	d202      	bcs.n	8001186 <__udivmoddi4+0x142>
 8001180:	429c      	cmp	r4, r3
 8001182:	f200 80ca 	bhi.w	800131a <__udivmoddi4+0x2d6>
 8001186:	4602      	mov	r2, r0
 8001188:	1b1b      	subs	r3, r3, r4
 800118a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800118e:	e7a5      	b.n	80010dc <__udivmoddi4+0x98>
 8001190:	f1c1 0620 	rsb	r6, r1, #32
 8001194:	408b      	lsls	r3, r1
 8001196:	fa22 f706 	lsr.w	r7, r2, r6
 800119a:	431f      	orrs	r7, r3
 800119c:	fa0e f401 	lsl.w	r4, lr, r1
 80011a0:	fa20 f306 	lsr.w	r3, r0, r6
 80011a4:	fa2e fe06 	lsr.w	lr, lr, r6
 80011a8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80011ac:	4323      	orrs	r3, r4
 80011ae:	fa00 f801 	lsl.w	r8, r0, r1
 80011b2:	fa1f fc87 	uxth.w	ip, r7
 80011b6:	fbbe f0f9 	udiv	r0, lr, r9
 80011ba:	0c1c      	lsrs	r4, r3, #16
 80011bc:	fb09 ee10 	mls	lr, r9, r0, lr
 80011c0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80011c4:	fb00 fe0c 	mul.w	lr, r0, ip
 80011c8:	45a6      	cmp	lr, r4
 80011ca:	fa02 f201 	lsl.w	r2, r2, r1
 80011ce:	d909      	bls.n	80011e4 <__udivmoddi4+0x1a0>
 80011d0:	193c      	adds	r4, r7, r4
 80011d2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80011d6:	f080 809c 	bcs.w	8001312 <__udivmoddi4+0x2ce>
 80011da:	45a6      	cmp	lr, r4
 80011dc:	f240 8099 	bls.w	8001312 <__udivmoddi4+0x2ce>
 80011e0:	3802      	subs	r0, #2
 80011e2:	443c      	add	r4, r7
 80011e4:	eba4 040e 	sub.w	r4, r4, lr
 80011e8:	fa1f fe83 	uxth.w	lr, r3
 80011ec:	fbb4 f3f9 	udiv	r3, r4, r9
 80011f0:	fb09 4413 	mls	r4, r9, r3, r4
 80011f4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80011f8:	fb03 fc0c 	mul.w	ip, r3, ip
 80011fc:	45a4      	cmp	ip, r4
 80011fe:	d908      	bls.n	8001212 <__udivmoddi4+0x1ce>
 8001200:	193c      	adds	r4, r7, r4
 8001202:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8001206:	f080 8082 	bcs.w	800130e <__udivmoddi4+0x2ca>
 800120a:	45a4      	cmp	ip, r4
 800120c:	d97f      	bls.n	800130e <__udivmoddi4+0x2ca>
 800120e:	3b02      	subs	r3, #2
 8001210:	443c      	add	r4, r7
 8001212:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001216:	eba4 040c 	sub.w	r4, r4, ip
 800121a:	fba0 ec02 	umull	lr, ip, r0, r2
 800121e:	4564      	cmp	r4, ip
 8001220:	4673      	mov	r3, lr
 8001222:	46e1      	mov	r9, ip
 8001224:	d362      	bcc.n	80012ec <__udivmoddi4+0x2a8>
 8001226:	d05f      	beq.n	80012e8 <__udivmoddi4+0x2a4>
 8001228:	b15d      	cbz	r5, 8001242 <__udivmoddi4+0x1fe>
 800122a:	ebb8 0203 	subs.w	r2, r8, r3
 800122e:	eb64 0409 	sbc.w	r4, r4, r9
 8001232:	fa04 f606 	lsl.w	r6, r4, r6
 8001236:	fa22 f301 	lsr.w	r3, r2, r1
 800123a:	431e      	orrs	r6, r3
 800123c:	40cc      	lsrs	r4, r1
 800123e:	e9c5 6400 	strd	r6, r4, [r5]
 8001242:	2100      	movs	r1, #0
 8001244:	e74f      	b.n	80010e6 <__udivmoddi4+0xa2>
 8001246:	fbb1 fcf2 	udiv	ip, r1, r2
 800124a:	0c01      	lsrs	r1, r0, #16
 800124c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001250:	b280      	uxth	r0, r0
 8001252:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001256:	463b      	mov	r3, r7
 8001258:	4638      	mov	r0, r7
 800125a:	463c      	mov	r4, r7
 800125c:	46b8      	mov	r8, r7
 800125e:	46be      	mov	lr, r7
 8001260:	2620      	movs	r6, #32
 8001262:	fbb1 f1f7 	udiv	r1, r1, r7
 8001266:	eba2 0208 	sub.w	r2, r2, r8
 800126a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800126e:	e766      	b.n	800113e <__udivmoddi4+0xfa>
 8001270:	4601      	mov	r1, r0
 8001272:	e718      	b.n	80010a6 <__udivmoddi4+0x62>
 8001274:	4610      	mov	r0, r2
 8001276:	e72c      	b.n	80010d2 <__udivmoddi4+0x8e>
 8001278:	f1c6 0220 	rsb	r2, r6, #32
 800127c:	fa2e f302 	lsr.w	r3, lr, r2
 8001280:	40b7      	lsls	r7, r6
 8001282:	40b1      	lsls	r1, r6
 8001284:	fa20 f202 	lsr.w	r2, r0, r2
 8001288:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800128c:	430a      	orrs	r2, r1
 800128e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001292:	b2bc      	uxth	r4, r7
 8001294:	fb0e 3318 	mls	r3, lr, r8, r3
 8001298:	0c11      	lsrs	r1, r2, #16
 800129a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800129e:	fb08 f904 	mul.w	r9, r8, r4
 80012a2:	40b0      	lsls	r0, r6
 80012a4:	4589      	cmp	r9, r1
 80012a6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80012aa:	b280      	uxth	r0, r0
 80012ac:	d93e      	bls.n	800132c <__udivmoddi4+0x2e8>
 80012ae:	1879      	adds	r1, r7, r1
 80012b0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80012b4:	d201      	bcs.n	80012ba <__udivmoddi4+0x276>
 80012b6:	4589      	cmp	r9, r1
 80012b8:	d81f      	bhi.n	80012fa <__udivmoddi4+0x2b6>
 80012ba:	eba1 0109 	sub.w	r1, r1, r9
 80012be:	fbb1 f9fe 	udiv	r9, r1, lr
 80012c2:	fb09 f804 	mul.w	r8, r9, r4
 80012c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80012ca:	b292      	uxth	r2, r2
 80012cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012d0:	4542      	cmp	r2, r8
 80012d2:	d229      	bcs.n	8001328 <__udivmoddi4+0x2e4>
 80012d4:	18ba      	adds	r2, r7, r2
 80012d6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80012da:	d2c4      	bcs.n	8001266 <__udivmoddi4+0x222>
 80012dc:	4542      	cmp	r2, r8
 80012de:	d2c2      	bcs.n	8001266 <__udivmoddi4+0x222>
 80012e0:	f1a9 0102 	sub.w	r1, r9, #2
 80012e4:	443a      	add	r2, r7
 80012e6:	e7be      	b.n	8001266 <__udivmoddi4+0x222>
 80012e8:	45f0      	cmp	r8, lr
 80012ea:	d29d      	bcs.n	8001228 <__udivmoddi4+0x1e4>
 80012ec:	ebbe 0302 	subs.w	r3, lr, r2
 80012f0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80012f4:	3801      	subs	r0, #1
 80012f6:	46e1      	mov	r9, ip
 80012f8:	e796      	b.n	8001228 <__udivmoddi4+0x1e4>
 80012fa:	eba7 0909 	sub.w	r9, r7, r9
 80012fe:	4449      	add	r1, r9
 8001300:	f1a8 0c02 	sub.w	ip, r8, #2
 8001304:	fbb1 f9fe 	udiv	r9, r1, lr
 8001308:	fb09 f804 	mul.w	r8, r9, r4
 800130c:	e7db      	b.n	80012c6 <__udivmoddi4+0x282>
 800130e:	4673      	mov	r3, lr
 8001310:	e77f      	b.n	8001212 <__udivmoddi4+0x1ce>
 8001312:	4650      	mov	r0, sl
 8001314:	e766      	b.n	80011e4 <__udivmoddi4+0x1a0>
 8001316:	4608      	mov	r0, r1
 8001318:	e6fd      	b.n	8001116 <__udivmoddi4+0xd2>
 800131a:	443b      	add	r3, r7
 800131c:	3a02      	subs	r2, #2
 800131e:	e733      	b.n	8001188 <__udivmoddi4+0x144>
 8001320:	f1ac 0c02 	sub.w	ip, ip, #2
 8001324:	443b      	add	r3, r7
 8001326:	e71c      	b.n	8001162 <__udivmoddi4+0x11e>
 8001328:	4649      	mov	r1, r9
 800132a:	e79c      	b.n	8001266 <__udivmoddi4+0x222>
 800132c:	eba1 0109 	sub.w	r1, r1, r9
 8001330:	46c4      	mov	ip, r8
 8001332:	fbb1 f9fe 	udiv	r9, r1, lr
 8001336:	fb09 f804 	mul.w	r8, r9, r4
 800133a:	e7c4      	b.n	80012c6 <__udivmoddi4+0x282>

0800133c <__aeabi_idiv0>:
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop

08001340 <MQTT_DebugPrint>:
#include <string.h>

// LPUART1 Debug Helper (ESP32 UART - Logic Analyzer iin)
extern UART_HandleTypeDef hlpuart1;
static void MQTT_DebugPrint(const char* msg) {
    if (msg) {
 8001340:	b1c8      	cbz	r0, 8001376 <MQTT_DebugPrint+0x36>
static void MQTT_DebugPrint(const char* msg) {
 8001342:	b538      	push	{r3, r4, r5, lr}
 8001344:	4605      	mov	r5, r0
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)"[MQTT]", 6, 100);
 8001346:	4c0c      	ldr	r4, [pc, #48]	@ (8001378 <MQTT_DebugPrint+0x38>)
 8001348:	2364      	movs	r3, #100	@ 0x64
 800134a:	2206      	movs	r2, #6
 800134c:	490b      	ldr	r1, [pc, #44]	@ (800137c <MQTT_DebugPrint+0x3c>)
 800134e:	4620      	mov	r0, r4
 8001350:	f007 f8df 	bl	8008512 <HAL_UART_Transmit>
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), 1000);
 8001354:	4628      	mov	r0, r5
 8001356:	f7fe ff63 	bl	8000220 <strlen>
 800135a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800135e:	b282      	uxth	r2, r0
 8001360:	4629      	mov	r1, r5
 8001362:	4620      	mov	r0, r4
 8001364:	f007 f8d5 	bl	8008512 <HAL_UART_Transmit>
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n", 2, 100);
 8001368:	2364      	movs	r3, #100	@ 0x64
 800136a:	2202      	movs	r2, #2
 800136c:	4904      	ldr	r1, [pc, #16]	@ (8001380 <MQTT_DebugPrint+0x40>)
 800136e:	4620      	mov	r0, r4
 8001370:	f007 f8cf 	bl	8008512 <HAL_UART_Transmit>
    }
}
 8001374:	bd38      	pop	{r3, r4, r5, pc}
 8001376:	4770      	bx	lr
 8001378:	2000111c 	.word	0x2000111c
 800137c:	0800ea94 	.word	0x0800ea94
 8001380:	0800efcc 	.word	0x0800efcc

08001384 <HandleConfigMessage>:
	.subtopic = "devices/GW-001/cmd/config",      // Config commands from cloud
	.pubtopic = "devices/GW-001/tele/data_batch"  // Batch data to cloud
};

// Config message handler function
void HandleConfigMessage(const char* message) {
 8001384:	b530      	push	{r4, r5, lr}
 8001386:	b08f      	sub	sp, #60	@ 0x3c
 8001388:	4604      	mov	r4, r0
	MQTT_DebugPrint("HNDL_CFG");
 800138a:	4825      	ldr	r0, [pc, #148]	@ (8001420 <HandleConfigMessage+0x9c>)
 800138c:	f7ff ffd8 	bl	8001340 <MQTT_DebugPrint>
	if (!message) {
 8001390:	b18c      	cbz	r4, 80013b6 <HandleConfigMessage+0x32>
		MQTT_DebugPrint("ERR_NULL");
		return;
	}

	/* OTA Update format: {"type":150,"version":1} */
	if (strstr(message, "\"type\"") && strstr(message, "150")) {
 8001392:	4924      	ldr	r1, [pc, #144]	@ (8001424 <HandleConfigMessage+0xa0>)
 8001394:	4620      	mov	r0, r4
 8001396:	f00b fb19 	bl	800c9cc <strstr>
 800139a:	4605      	mov	r5, r0
 800139c:	b318      	cbz	r0, 80013e6 <HandleConfigMessage+0x62>
 800139e:	4922      	ldr	r1, [pc, #136]	@ (8001428 <HandleConfigMessage+0xa4>)
 80013a0:	4620      	mov	r0, r4
 80013a2:	f00b fb13 	bl	800c9cc <strstr>
 80013a6:	b1f0      	cbz	r0, 80013e6 <HandleConfigMessage+0x62>
		// Parse version
		uint8_t version = 0;
		char* version_ptr = strstr(message, "\"version\":");
 80013a8:	4920      	ldr	r1, [pc, #128]	@ (800142c <HandleConfigMessage+0xa8>)
 80013aa:	4620      	mov	r0, r4
 80013ac:	f00b fb0e 	bl	800c9cc <strstr>
		if (version_ptr) {
 80013b0:	b1b8      	cbz	r0, 80013e2 <HandleConfigMessage+0x5e>
			version_ptr += 10; // Skip "version":
 80013b2:	300a      	adds	r0, #10
			while (*version_ptr == ' ' || *version_ptr == ':') version_ptr++;
 80013b4:	e004      	b.n	80013c0 <HandleConfigMessage+0x3c>
		MQTT_DebugPrint("ERR_NULL");
 80013b6:	481e      	ldr	r0, [pc, #120]	@ (8001430 <HandleConfigMessage+0xac>)
 80013b8:	f7ff ffc2 	bl	8001340 <MQTT_DebugPrint>
		return;
 80013bc:	e024      	b.n	8001408 <HandleConfigMessage+0x84>
			while (*version_ptr == ' ' || *version_ptr == ':') version_ptr++;
 80013be:	3001      	adds	r0, #1
 80013c0:	7803      	ldrb	r3, [r0, #0]
 80013c2:	2b20      	cmp	r3, #32
 80013c4:	d0fb      	beq.n	80013be <HandleConfigMessage+0x3a>
 80013c6:	2b3a      	cmp	r3, #58	@ 0x3a
 80013c8:	d0f9      	beq.n	80013be <HandleConfigMessage+0x3a>
			version = (uint8_t)atoi(version_ptr);
 80013ca:	f00a fb81 	bl	800bad0 <atoi>
 80013ce:	b2c3      	uxtb	r3, r0
		}
		
		// Debug: OTA Request with version number
		char ota_msg[50];
		snprintf(ota_msg, sizeof(ota_msg), "[INFO] OTA Request Version %d", version);
 80013d0:	4a18      	ldr	r2, [pc, #96]	@ (8001434 <HandleConfigMessage+0xb0>)
 80013d2:	2132      	movs	r1, #50	@ 0x32
 80013d4:	a801      	add	r0, sp, #4
 80013d6:	f00b f98b 	bl	800c6f0 <sniprintf>
		MQTT_DebugPrint(ota_msg);
 80013da:	a801      	add	r0, sp, #4
 80013dc:	f7ff ffb0 	bl	8001340 <MQTT_DebugPrint>
		
		// TODO: Call OTA start function here when implemented
		// Example: OTA_StartUpdate(version);
		return;
 80013e0:	e012      	b.n	8001408 <HandleConfigMessage+0x84>
		uint8_t version = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	e7f4      	b.n	80013d0 <HandleConfigMessage+0x4c>
	}

	/* Legacy numeric config format: {"type":161,"version":X,"period":Y} */
	if (strstr(message, "\"type\"") && (strstr(message, "161")||strstr(message, "162")||strstr(message, "163"))) {
 80013e6:	b1bd      	cbz	r5, 8001418 <HandleConfigMessage+0x94>
 80013e8:	4913      	ldr	r1, [pc, #76]	@ (8001438 <HandleConfigMessage+0xb4>)
 80013ea:	4620      	mov	r0, r4
 80013ec:	f00b faee 	bl	800c9cc <strstr>
 80013f0:	b920      	cbnz	r0, 80013fc <HandleConfigMessage+0x78>
 80013f2:	4912      	ldr	r1, [pc, #72]	@ (800143c <HandleConfigMessage+0xb8>)
 80013f4:	4620      	mov	r0, r4
 80013f6:	f00b fae9 	bl	800c9cc <strstr>
 80013fa:	b138      	cbz	r0, 800140c <HandleConfigMessage+0x88>
		MQTT_DebugPrint("TYPE161");
 80013fc:	4810      	ldr	r0, [pc, #64]	@ (8001440 <HandleConfigMessage+0xbc>)
 80013fe:	f7ff ff9f 	bl	8001340 <MQTT_DebugPrint>
		ParseConfigMessage(message); // Bu fonksiyon broadcast'i tetiklemeyecek ekilde ayarland
 8001402:	4620      	mov	r0, r4
 8001404:	f003 f8c6 	bl	8004594 <ParseConfigMessage>
		return;
	}

	MQTT_DebugPrint("UNKNW_TYPE");
}
 8001408:	b00f      	add	sp, #60	@ 0x3c
 800140a:	bd30      	pop	{r4, r5, pc}
	if (strstr(message, "\"type\"") && (strstr(message, "161")||strstr(message, "162")||strstr(message, "163"))) {
 800140c:	490d      	ldr	r1, [pc, #52]	@ (8001444 <HandleConfigMessage+0xc0>)
 800140e:	4620      	mov	r0, r4
 8001410:	f00b fadc 	bl	800c9cc <strstr>
 8001414:	2800      	cmp	r0, #0
 8001416:	d1f1      	bne.n	80013fc <HandleConfigMessage+0x78>
	MQTT_DebugPrint("UNKNW_TYPE");
 8001418:	480b      	ldr	r0, [pc, #44]	@ (8001448 <HandleConfigMessage+0xc4>)
 800141a:	f7ff ff91 	bl	8001340 <MQTT_DebugPrint>
 800141e:	e7f3      	b.n	8001408 <HandleConfigMessage+0x84>
 8001420:	0800ea9c 	.word	0x0800ea9c
 8001424:	0800eab4 	.word	0x0800eab4
 8001428:	0800eabc 	.word	0x0800eabc
 800142c:	0800eac0 	.word	0x0800eac0
 8001430:	0800eaa8 	.word	0x0800eaa8
 8001434:	0800eacc 	.word	0x0800eacc
 8001438:	0800eaf8 	.word	0x0800eaf8
 800143c:	0800eaec 	.word	0x0800eaec
 8001440:	0800eaf4 	.word	0x0800eaf4
 8001444:	0800eaf0 	.word	0x0800eaf0
 8001448:	0800eafc 	.word	0x0800eafc

0800144c <MY_MqttAwsProcess>:

void MY_MqttAwsProcess(void)
{
 800144c:	b538      	push	{r3, r4, r5, lr}
	EMPA_Section = EMPA_SECTION_MQTT;
 800144e:	4b65      	ldr	r3, [pc, #404]	@ (80015e4 <MY_MqttAwsProcess+0x198>)
 8001450:	2202      	movs	r2, #2
 8001452:	701a      	strb	r2, [r3, #0]

	// Task yapsna uyarland - her arda bir state ile
	switch (mainState)
 8001454:	4b64      	ldr	r3, [pc, #400]	@ (80015e8 <MY_MqttAwsProcess+0x19c>)
 8001456:	781c      	ldrb	r4, [r3, #0]
 8001458:	2c05      	cmp	r4, #5
 800145a:	d85b      	bhi.n	8001514 <MY_MqttAwsProcess+0xc8>
 800145c:	e8df f004 	tbb	[pc, r4]
 8001460:	b5601c5b 	.word	0xb5601c5b
 8001464:	03b9      	.short	0x03b9
	{
	case STATE_MQTT_COLLECT:
		flag_waitMqttData = SET;
 8001466:	4b61      	ldr	r3, [pc, #388]	@ (80015ec <MY_MqttAwsProcess+0x1a0>)
 8001468:	2201      	movs	r2, #1
 800146a:	701a      	strb	r2, [r3, #0]

		// KRITIK: Her COLLECT state'inde UART interrupt'i balat
		Wifi_WaitMqttData();
 800146c:	f001 fc1c 	bl	8002ca8 <Wifi_WaitMqttData>

		if (flag_mqtt_rx_done == 1)
 8001470:	4b5f      	ldr	r3, [pc, #380]	@ (80015f0 <MY_MqttAwsProcess+0x1a4>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b01      	cmp	r3, #1
 8001478:	d007      	beq.n	800148a <MY_MqttAwsProcess+0x3e>
			// Only retrigger when we have work to do
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
		}
		else
		{
			mainState = STATE_MQTT_PUB_TX_MSG;
 800147a:	4b5b      	ldr	r3, [pc, #364]	@ (80015e8 <MY_MqttAwsProcess+0x19c>)
 800147c:	2203      	movs	r2, #3
 800147e:	701a      	strb	r2, [r3, #0]
			// Only retrigger when we have work to do
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
 8001480:	2100      	movs	r1, #0
 8001482:	2002      	movs	r0, #2
 8001484:	f009 ff3c 	bl	800b300 <UTIL_SEQ_SetTask>
 8001488:	e044      	b.n	8001514 <MY_MqttAwsProcess+0xc8>
			mainState = STATE_MQTT_SUB_RX_MSG;
 800148a:	2002      	movs	r0, #2
 800148c:	4b56      	ldr	r3, [pc, #344]	@ (80015e8 <MY_MqttAwsProcess+0x19c>)
 800148e:	7018      	strb	r0, [r3, #0]
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
 8001490:	2100      	movs	r1, #0
 8001492:	f009 ff35 	bl	800b300 <UTIL_SEQ_SetTask>
 8001496:	e03d      	b.n	8001514 <MY_MqttAwsProcess+0xc8>
		}
		break;
	case STATE_MQTT_INIT:
		printf("[DEBUG] *** ENTERED STATE_MQTT_INIT - Starting MQTT initialization ***\n");
 8001498:	4856      	ldr	r0, [pc, #344]	@ (80015f4 <MY_MqttAwsProcess+0x1a8>)
 800149a:	f00b f921 	bl	800c6e0 <puts>
		if (MQTT_Init(&mqttConfig) == FUNC_SUCCESSFUL)
 800149e:	4856      	ldr	r0, [pc, #344]	@ (80015f8 <MY_MqttAwsProcess+0x1ac>)
 80014a0:	f000 fe78 	bl	8002194 <MQTT_Init>
 80014a4:	bb60      	cbnz	r0, 8001500 <MY_MqttAwsProcess+0xb4>
		{
			printf("[DEBUG] MQTT_Init SUCCESSFUL!\n");
 80014a6:	4855      	ldr	r0, [pc, #340]	@ (80015fc <MY_MqttAwsProcess+0x1b0>)
 80014a8:	f00b f91a 	bl	800c6e0 <puts>
			flag_mqtt_connected = SET;  // MQTT connection established
 80014ac:	4b54      	ldr	r3, [pc, #336]	@ (8001600 <MY_MqttAwsProcess+0x1b4>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	701a      	strb	r2, [r3, #0]
			if (Wifi_MqttSubInit(mqttPacketBuffer, mqttConfig.subtopic, QOS_0) == FUNC_OK)
 80014b2:	2200      	movs	r2, #0
 80014b4:	4953      	ldr	r1, [pc, #332]	@ (8001604 <MY_MqttAwsProcess+0x1b8>)
 80014b6:	4854      	ldr	r0, [pc, #336]	@ (8001608 <MY_MqttAwsProcess+0x1bc>)
 80014b8:	f001 faa4 	bl	8002a04 <Wifi_MqttSubInit>
 80014bc:	b988      	cbnz	r0, 80014e2 <MY_MqttAwsProcess+0x96>
			{
				printf("[DEBUG] Wifi_MqttSubInit SUCCESSFUL!\n");
 80014be:	4853      	ldr	r0, [pc, #332]	@ (800160c <MY_MqttAwsProcess+0x1c0>)
 80014c0:	f00b f90e 	bl	800c6e0 <puts>
				cntTryFunc = 0;
 80014c4:	4b52      	ldr	r3, [pc, #328]	@ (8001610 <MY_MqttAwsProcess+0x1c4>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	701a      	strb	r2, [r3, #0]

				// KRITIK: UART interrupt'i balat - subscription mesajlarn dinlemeye bala
				printf("[DEBUG] MQTT subscription successful - starting UART interrupt...\n");
 80014ca:	4852      	ldr	r0, [pc, #328]	@ (8001614 <MY_MqttAwsProcess+0x1c8>)
 80014cc:	f00b f908 	bl	800c6e0 <puts>
				Wifi_WaitMqttData();
 80014d0:	f001 fbea 	bl	8002ca8 <Wifi_WaitMqttData>
				printf("[DEBUG] Wifi_WaitMqttData called - switching to COLLECT state\n");
 80014d4:	4850      	ldr	r0, [pc, #320]	@ (8001618 <MY_MqttAwsProcess+0x1cc>)
 80014d6:	f00b f903 	bl	800c6e0 <puts>

				mainState = STATE_MQTT_COLLECT; //buraya kadar geliyor
 80014da:	4b43      	ldr	r3, [pc, #268]	@ (80015e8 <MY_MqttAwsProcess+0x19c>)
 80014dc:	2205      	movs	r2, #5
 80014de:	701a      	strb	r2, [r3, #0]
 80014e0:	e014      	b.n	800150c <MY_MqttAwsProcess+0xc0>
			}
			else
			{
				printf("[DEBUG] Wifi_MqttSubInit FAILED!\n");
 80014e2:	484e      	ldr	r0, [pc, #312]	@ (800161c <MY_MqttAwsProcess+0x1d0>)
 80014e4:	f00b f8fc 	bl	800c6e0 <puts>
				cntTryFunc++;
 80014e8:	4a49      	ldr	r2, [pc, #292]	@ (8001610 <MY_MqttAwsProcess+0x1c4>)
 80014ea:	7813      	ldrb	r3, [r2, #0]
 80014ec:	3301      	adds	r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	7013      	strb	r3, [r2, #0]
				mainState =
					(cntTryFunc == MAX_TRY_FUNC) ? STATE_MQTT_ERROR : STATE_MQTT_INIT;
 80014f2:	2b03      	cmp	r3, #3
 80014f4:	d002      	beq.n	80014fc <MY_MqttAwsProcess+0xb0>
				mainState =
 80014f6:	4b3c      	ldr	r3, [pc, #240]	@ (80015e8 <MY_MqttAwsProcess+0x19c>)
 80014f8:	701c      	strb	r4, [r3, #0]
 80014fa:	e007      	b.n	800150c <MY_MqttAwsProcess+0xc0>
					(cntTryFunc == MAX_TRY_FUNC) ? STATE_MQTT_ERROR : STATE_MQTT_INIT;
 80014fc:	2404      	movs	r4, #4
 80014fe:	e7fa      	b.n	80014f6 <MY_MqttAwsProcess+0xaa>
			}
		}
		else
		{
			printf("[DEBUG] MQTT_Init FAILED! Retrying...\n");
 8001500:	4847      	ldr	r0, [pc, #284]	@ (8001620 <MY_MqttAwsProcess+0x1d4>)
 8001502:	f00b f8ed 	bl	800c6e0 <puts>
			mainState = STATE_MQTT_INIT;
 8001506:	4b38      	ldr	r3, [pc, #224]	@ (80015e8 <MY_MqttAwsProcess+0x19c>)
 8001508:	2201      	movs	r2, #1
 800150a:	701a      	strb	r2, [r3, #0]
		}
		// Retry task for next state
		UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
 800150c:	2100      	movs	r1, #0
 800150e:	2002      	movs	r0, #2
 8001510:	f009 fef6 	bl	800b300 <UTIL_SEQ_SetTask>
		mainState = STATE_MQTT_IDLE;
		// Continue processing
		UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
		break;
	}
}
 8001514:	bd38      	pop	{r3, r4, r5, pc}
		UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
 8001516:	2100      	movs	r1, #0
 8001518:	2002      	movs	r0, #2
 800151a:	f009 fef1 	bl	800b300 <UTIL_SEQ_SetTask>
		break;
 800151e:	e7f9      	b.n	8001514 <MY_MqttAwsProcess+0xc8>
		if (flag_waitMqttData)
 8001520:	4b32      	ldr	r3, [pc, #200]	@ (80015ec <MY_MqttAwsProcess+0x1a0>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	b9c3      	cbnz	r3, 8001558 <MY_MqttAwsProcess+0x10c>
		if (flag_mqtt_rx_done == SET)
 8001526:	4b32      	ldr	r3, [pc, #200]	@ (80015f0 <MY_MqttAwsProcess+0x1a4>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b01      	cmp	r3, #1
 800152e:	d019      	beq.n	8001564 <MY_MqttAwsProcess+0x118>
		counter_mqtt--;
 8001530:	4a3c      	ldr	r2, [pc, #240]	@ (8001624 <MY_MqttAwsProcess+0x1d8>)
 8001532:	6813      	ldr	r3, [r2, #0]
 8001534:	3b01      	subs	r3, #1
 8001536:	6013      	str	r3, [r2, #0]
		if (counter_mqtt == 0)
 8001538:	b913      	cbnz	r3, 8001540 <MY_MqttAwsProcess+0xf4>
			mainState = STATE_MQTT_COLLECT;
 800153a:	4a2b      	ldr	r2, [pc, #172]	@ (80015e8 <MY_MqttAwsProcess+0x19c>)
 800153c:	2105      	movs	r1, #5
 800153e:	7011      	strb	r1, [r2, #0]
		if (flag_mqtt_rx_done == SET || counter_mqtt > 0) {
 8001540:	4a2b      	ldr	r2, [pc, #172]	@ (80015f0 <MY_MqttAwsProcess+0x1a4>)
 8001542:	7812      	ldrb	r2, [r2, #0]
 8001544:	b2d2      	uxtb	r2, r2
 8001546:	2a01      	cmp	r2, #1
 8001548:	d001      	beq.n	800154e <MY_MqttAwsProcess+0x102>
 800154a:	2b00      	cmp	r3, #0
 800154c:	dde2      	ble.n	8001514 <MY_MqttAwsProcess+0xc8>
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
 800154e:	2100      	movs	r1, #0
 8001550:	2002      	movs	r0, #2
 8001552:	f009 fed5 	bl	800b300 <UTIL_SEQ_SetTask>
 8001556:	e7dd      	b.n	8001514 <MY_MqttAwsProcess+0xc8>
			Wifi_WaitMqttData();
 8001558:	f001 fba6 	bl	8002ca8 <Wifi_WaitMqttData>
			flag_waitMqttData = RESET;
 800155c:	4b23      	ldr	r3, [pc, #140]	@ (80015ec <MY_MqttAwsProcess+0x1a0>)
 800155e:	2200      	movs	r2, #0
 8001560:	701a      	strb	r2, [r3, #0]
 8001562:	e7e0      	b.n	8001526 <MY_MqttAwsProcess+0xda>
			flag_mqtt_rx_done = RESET;
 8001564:	2100      	movs	r1, #0
 8001566:	4b22      	ldr	r3, [pc, #136]	@ (80015f0 <MY_MqttAwsProcess+0x1a4>)
 8001568:	7019      	strb	r1, [r3, #0]
			mqttPacketBuffer[MQTT_DATA_PACKET_BUFF_SIZE-1] = '\0';
 800156a:	4d27      	ldr	r5, [pc, #156]	@ (8001608 <MY_MqttAwsProcess+0x1bc>)
 800156c:	f885 1257 	strb.w	r1, [r5, #599]	@ 0x257
			memset(mqttMsgData.data, 0, sizeof(mqttMsgData.data));
 8001570:	4c2d      	ldr	r4, [pc, #180]	@ (8001628 <MY_MqttAwsProcess+0x1dc>)
 8001572:	f240 2263 	movw	r2, #611	@ 0x263
 8001576:	4620      	mov	r0, r4
 8001578:	f00b f9ea 	bl	800c950 <memset>
			uint16_t rawLen = (uint16_t)strlen(mqttPacketBuffer);
 800157c:	4628      	mov	r0, r5
 800157e:	f7fe fe4f 	bl	8000220 <strlen>
			UART_MqttPacketParser(&mqttMsgData, mqttPacketBuffer, rawLen);
 8001582:	b282      	uxth	r2, r0
 8001584:	4629      	mov	r1, r5
 8001586:	f1a4 0065 	sub.w	r0, r4, #101	@ 0x65
 800158a:	f001 fb5b 	bl	8002c44 <UART_MqttPacketParser>
			MQTT_DebugPrint("PKT_PARSED");
 800158e:	4827      	ldr	r0, [pc, #156]	@ (800162c <MY_MqttAwsProcess+0x1e0>)
 8001590:	f7ff fed6 	bl	8001340 <MQTT_DebugPrint>
			if (strstr(mqttMsgData.data, "\"type\"") && strstr(mqttMsgData.data, "161")) {
 8001594:	4926      	ldr	r1, [pc, #152]	@ (8001630 <MY_MqttAwsProcess+0x1e4>)
 8001596:	4620      	mov	r0, r4
 8001598:	f00b fa18 	bl	800c9cc <strstr>
 800159c:	b158      	cbz	r0, 80015b6 <MY_MqttAwsProcess+0x16a>
 800159e:	4925      	ldr	r1, [pc, #148]	@ (8001634 <MY_MqttAwsProcess+0x1e8>)
 80015a0:	4620      	mov	r0, r4
 80015a2:	f00b fa13 	bl	800c9cc <strstr>
 80015a6:	b130      	cbz	r0, 80015b6 <MY_MqttAwsProcess+0x16a>
				MQTT_DebugPrint("CALL_PARSE");
 80015a8:	4823      	ldr	r0, [pc, #140]	@ (8001638 <MY_MqttAwsProcess+0x1ec>)
 80015aa:	f7ff fec9 	bl	8001340 <MQTT_DebugPrint>
				ParseConfigMessage(mqttMsgData.data);
 80015ae:	4620      	mov	r0, r4
 80015b0:	f002 fff0 	bl	8004594 <ParseConfigMessage>
			if (strstr(mqttMsgData.data, "\"type\"") && strstr(mqttMsgData.data, "161")) {
 80015b4:	e005      	b.n	80015c2 <MY_MqttAwsProcess+0x176>
				MQTT_DebugPrint("CALL_HANDLE");
 80015b6:	4821      	ldr	r0, [pc, #132]	@ (800163c <MY_MqttAwsProcess+0x1f0>)
 80015b8:	f7ff fec2 	bl	8001340 <MQTT_DebugPrint>
				HandleConfigMessage(mqttMsgData.data);
 80015bc:	481a      	ldr	r0, [pc, #104]	@ (8001628 <MY_MqttAwsProcess+0x1dc>)
 80015be:	f7ff fee1 	bl	8001384 <HandleConfigMessage>
			mainState = STATE_MQTT_SUB_RX_MSG;
 80015c2:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <MY_MqttAwsProcess+0x19c>)
 80015c4:	2202      	movs	r2, #2
 80015c6:	701a      	strb	r2, [r3, #0]
 80015c8:	e7b2      	b.n	8001530 <MY_MqttAwsProcess+0xe4>
		mainState = STATE_MQTT_COLLECT;
 80015ca:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <MY_MqttAwsProcess+0x19c>)
 80015cc:	2205      	movs	r2, #5
 80015ce:	701a      	strb	r2, [r3, #0]
		break;
 80015d0:	e7a0      	b.n	8001514 <MY_MqttAwsProcess+0xc8>
		cntTryFunc = 0;
 80015d2:	2100      	movs	r1, #0
 80015d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <MY_MqttAwsProcess+0x1c4>)
 80015d6:	7019      	strb	r1, [r3, #0]
		mainState = STATE_MQTT_IDLE;
 80015d8:	4b03      	ldr	r3, [pc, #12]	@ (80015e8 <MY_MqttAwsProcess+0x19c>)
 80015da:	7019      	strb	r1, [r3, #0]
		UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
 80015dc:	2002      	movs	r0, #2
 80015de:	f009 fe8f 	bl	800b300 <UTIL_SEQ_SetTask>
}
 80015e2:	e797      	b.n	8001514 <MY_MqttAwsProcess+0xc8>
 80015e4:	20000d13 	.word	0x20000d13
 80015e8:	200000a0 	.word	0x200000a0
 80015ec:	200005aa 	.word	0x200005aa
 80015f0:	20000d22 	.word	0x20000d22
 80015f4:	0800eb08 	.word	0x0800eb08
 80015f8:	20000000 	.word	0x20000000
 80015fc:	0800eb50 	.word	0x0800eb50
 8001600:	200005a9 	.word	0x200005a9
 8001604:	2000003c 	.word	0x2000003c
 8001608:	200005ac 	.word	0x200005ac
 800160c:	0800eb70 	.word	0x0800eb70
 8001610:	200005a8 	.word	0x200005a8
 8001614:	0800eb98 	.word	0x0800eb98
 8001618:	0800ebdc 	.word	0x0800ebdc
 800161c:	0800ec1c 	.word	0x0800ec1c
 8001620:	0800ec40 	.word	0x0800ec40
 8001624:	200002dc 	.word	0x200002dc
 8001628:	20000345 	.word	0x20000345
 800162c:	0800ec68 	.word	0x0800ec68
 8001630:	0800eab4 	.word	0x0800eab4
 8001634:	0800eaf8 	.word	0x0800eaf8
 8001638:	0800ec74 	.word	0x0800ec74
 800163c:	0800ec80 	.word	0x0800ec80

08001640 <UART_DebugPrint>:
static char debugBuffer[1024];
static uint16_t debugBufferLen = 0;

// LPUART1 Debug Helper
static void UART_DebugPrint(const char* msg) {
    if (msg) {
 8001640:	b1c8      	cbz	r0, 8001676 <UART_DebugPrint+0x36>
static void UART_DebugPrint(const char* msg) {
 8001642:	b538      	push	{r3, r4, r5, lr}
 8001644:	4605      	mov	r5, r0
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)"[UART]", 6, 100);
 8001646:	4c0c      	ldr	r4, [pc, #48]	@ (8001678 <UART_DebugPrint+0x38>)
 8001648:	2364      	movs	r3, #100	@ 0x64
 800164a:	2206      	movs	r2, #6
 800164c:	490b      	ldr	r1, [pc, #44]	@ (800167c <UART_DebugPrint+0x3c>)
 800164e:	4620      	mov	r0, r4
 8001650:	f006 ff5f 	bl	8008512 <HAL_UART_Transmit>
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), 1000);
 8001654:	4628      	mov	r0, r5
 8001656:	f7fe fde3 	bl	8000220 <strlen>
 800165a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800165e:	b282      	uxth	r2, r0
 8001660:	4629      	mov	r1, r5
 8001662:	4620      	mov	r0, r4
 8001664:	f006 ff55 	bl	8008512 <HAL_UART_Transmit>
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n", 2, 100);
 8001668:	2364      	movs	r3, #100	@ 0x64
 800166a:	2202      	movs	r2, #2
 800166c:	4904      	ldr	r1, [pc, #16]	@ (8001680 <UART_DebugPrint+0x40>)
 800166e:	4620      	mov	r0, r4
 8001670:	f006 ff4f 	bl	8008512 <HAL_UART_Transmit>
    }
}
 8001674:	bd38      	pop	{r3, r4, r5, pc}
 8001676:	4770      	bx	lr
 8001678:	2000111c 	.word	0x2000111c
 800167c:	0800ed00 	.word	0x0800ed00
 8001680:	0800efcc 	.word	0x0800efcc

08001684 <MQTT_LineAssembler_Byte>:
}

void MQTT_LineAssembler_Byte(uint8_t ch)
{
    // Debug buffer'a ekle (overflow kontrol ile)
    if(debugBufferLen < sizeof(debugBuffer) - 1) {
 8001684:	4b52      	ldr	r3, [pc, #328]	@ (80017d0 <MQTT_LineAssembler_Byte+0x14c>)
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 800168c:	4293      	cmp	r3, r2
 800168e:	d804      	bhi.n	800169a <MQTT_LineAssembler_Byte+0x16>
        debugBuffer[debugBufferLen++] = ch;
 8001690:	1c59      	adds	r1, r3, #1
 8001692:	4a4f      	ldr	r2, [pc, #316]	@ (80017d0 <MQTT_LineAssembler_Byte+0x14c>)
 8001694:	8011      	strh	r1, [r2, #0]
 8001696:	4a4f      	ldr	r2, [pc, #316]	@ (80017d4 <MQTT_LineAssembler_Byte+0x150>)
 8001698:	54d0      	strb	r0, [r2, r3]
    }

    if(mqttLineLen < sizeof(mqttLineBuf)-1) {
 800169a:	4b4f      	ldr	r3, [pc, #316]	@ (80017d8 <MQTT_LineAssembler_Byte+0x154>)
 800169c:	881b      	ldrh	r3, [r3, #0]
 800169e:	2bfe      	cmp	r3, #254	@ 0xfe
 80016a0:	f200 808e 	bhi.w	80017c0 <MQTT_LineAssembler_Byte+0x13c>
        if(ch != '\r' && ch != '\n') {
 80016a4:	280d      	cmp	r0, #13
 80016a6:	d007      	beq.n	80016b8 <MQTT_LineAssembler_Byte+0x34>
 80016a8:	280a      	cmp	r0, #10
 80016aa:	d005      	beq.n	80016b8 <MQTT_LineAssembler_Byte+0x34>
            mqttLineBuf[mqttLineLen++] = (char)ch;
 80016ac:	1c59      	adds	r1, r3, #1
 80016ae:	4a4a      	ldr	r2, [pc, #296]	@ (80017d8 <MQTT_LineAssembler_Byte+0x154>)
 80016b0:	8011      	strh	r1, [r2, #0]
 80016b2:	4a4a      	ldr	r2, [pc, #296]	@ (80017dc <MQTT_LineAssembler_Byte+0x158>)
 80016b4:	54d0      	strb	r0, [r2, r3]
 80016b6:	4770      	bx	lr
        } else {
            if(mqttLineLen > 0) {
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	f000 8085 	beq.w	80017c8 <MQTT_LineAssembler_Byte+0x144>
{
 80016be:	b530      	push	{r4, r5, lr}
 80016c0:	b0e5      	sub	sp, #404	@ 0x194
                mqttLineBuf[mqttLineLen] = 0;
 80016c2:	4846      	ldr	r0, [pc, #280]	@ (80017dc <MQTT_LineAssembler_Byte+0x158>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	54c2      	strb	r2, [r0, r3]

                // MQTTSUBRECV kontrol - banda + olmasa da kabul et, JSON varsa ile
                if(strstr(mqttLineBuf, "MQTTSUBRECV") && strchr(mqttLineBuf,'{') && strrchr(mqttLineBuf,'}')) {
 80016c8:	4945      	ldr	r1, [pc, #276]	@ (80017e0 <MQTT_LineAssembler_Byte+0x15c>)
 80016ca:	f00b f97f 	bl	800c9cc <strstr>
 80016ce:	b388      	cbz	r0, 8001734 <MQTT_LineAssembler_Byte+0xb0>
 80016d0:	217b      	movs	r1, #123	@ 0x7b
 80016d2:	4842      	ldr	r0, [pc, #264]	@ (80017dc <MQTT_LineAssembler_Byte+0x158>)
 80016d4:	f00b f944 	bl	800c960 <strchr>
 80016d8:	b360      	cbz	r0, 8001734 <MQTT_LineAssembler_Byte+0xb0>
 80016da:	217d      	movs	r1, #125	@ 0x7d
 80016dc:	483f      	ldr	r0, [pc, #252]	@ (80017dc <MQTT_LineAssembler_Byte+0x158>)
 80016de:	f00b f95f 	bl	800c9a0 <strrchr>
 80016e2:	b338      	cbz	r0, 8001734 <MQTT_LineAssembler_Byte+0xb0>
                    UART_DebugPrint("MQTTSUBRECV_DETECT");
 80016e4:	483f      	ldr	r0, [pc, #252]	@ (80017e4 <MQTT_LineAssembler_Byte+0x160>)
 80016e6:	f7ff ffab 	bl	8001640 <UART_DebugPrint>
                    memset(mqttPacketBuffer,0,MQTT_DATA_PACKET_BUFF_SIZE);
 80016ea:	4c3f      	ldr	r4, [pc, #252]	@ (80017e8 <MQTT_LineAssembler_Byte+0x164>)
 80016ec:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80016f0:	2100      	movs	r1, #0
 80016f2:	4620      	mov	r0, r4
 80016f4:	f00b f92c 	bl	800c950 <memset>
                    strncpy(mqttPacketBuffer, mqttLineBuf, MQTT_DATA_PACKET_BUFF_SIZE-1);
 80016f8:	4d38      	ldr	r5, [pc, #224]	@ (80017dc <MQTT_LineAssembler_Byte+0x158>)
 80016fa:	f240 128f 	movw	r2, #399	@ 0x18f
 80016fe:	4629      	mov	r1, r5
 8001700:	4620      	mov	r0, r4
 8001702:	f00b f93a 	bl	800c97a <strncpy>
                    flag_mqtt_rx_done = SET;
 8001706:	4b39      	ldr	r3, [pc, #228]	@ (80017ec <MQTT_LineAssembler_Byte+0x168>)
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]

                    // JSON'u kar ve direkt parse et
                    char *json_start = strchr(mqttLineBuf, '{');
 800170c:	217b      	movs	r1, #123	@ 0x7b
 800170e:	4628      	mov	r0, r5
 8001710:	f00b f926 	bl	800c960 <strchr>
 8001714:	4604      	mov	r4, r0
                    char *json_end = strrchr(mqttLineBuf, '}');
 8001716:	217d      	movs	r1, #125	@ 0x7d
 8001718:	4628      	mov	r0, r5
 800171a:	f00b f941 	bl	800c9a0 <strrchr>
                    if(json_start && json_end && json_end > json_start) {
 800171e:	b134      	cbz	r4, 800172e <MQTT_LineAssembler_Byte+0xaa>
 8001720:	b128      	cbz	r0, 800172e <MQTT_LineAssembler_Byte+0xaa>
 8001722:	4284      	cmp	r4, r0
 8001724:	d203      	bcs.n	800172e <MQTT_LineAssembler_Byte+0xaa>
                        size_t len = (size_t)(json_end - json_start + 1);
 8001726:	1b05      	subs	r5, r0, r4
 8001728:	3501      	adds	r5, #1
                        if(len < 200) {
 800172a:	2dc7      	cmp	r5, #199	@ 0xc7
 800172c:	d907      	bls.n	800173e <MQTT_LineAssembler_Byte+0xba>
                        }
                    }

                    // Debug buffer' yazdr ve temizle
                    MQTT_PrintDebugBuffer();
                    debugBufferLen = 0;
 800172e:	4b28      	ldr	r3, [pc, #160]	@ (80017d0 <MQTT_LineAssembler_Byte+0x14c>)
 8001730:	2200      	movs	r2, #0
 8001732:	801a      	strh	r2, [r3, #0]
                }
            }
            mqttLineLen = 0;
 8001734:	4b28      	ldr	r3, [pc, #160]	@ (80017d8 <MQTT_LineAssembler_Byte+0x154>)
 8001736:	2200      	movs	r2, #0
 8001738:	801a      	strh	r2, [r3, #0]
        }
    } else {
        mqttLineLen = 0; // overflow reset
    }
}// Callback sadece yeniden silahlamak iin minimal brakld (u an IRQ dorudan RDR okuyacak)
 800173a:	b065      	add	sp, #404	@ 0x194
 800173c:	bd30      	pop	{r4, r5, pc}
                            memset(json_clean, 0, sizeof(json_clean));
 800173e:	22c8      	movs	r2, #200	@ 0xc8
 8001740:	2100      	movs	r1, #0
 8001742:	4668      	mov	r0, sp
 8001744:	f00b f904 	bl	800c950 <memset>
                            memcpy(json_clean, json_start, len);
 8001748:	462a      	mov	r2, r5
 800174a:	4621      	mov	r1, r4
 800174c:	4668      	mov	r0, sp
 800174e:	f00b f9ca 	bl	800cae6 <memcpy>
                            json_clean[len] = 0;
 8001752:	2400      	movs	r4, #0
 8001754:	f80d 4005 	strb.w	r4, [sp, r5]
                            UART_DebugPrint("JSON_EXTRACT");
 8001758:	4825      	ldr	r0, [pc, #148]	@ (80017f0 <MQTT_LineAssembler_Byte+0x16c>)
 800175a:	f7ff ff71 	bl	8001640 <UART_DebugPrint>
                            for(int i = 0; i < len && j < sizeof(json_final)-1; i++) {
 800175e:	4623      	mov	r3, r4
                            int j = 0;
 8001760:	4622      	mov	r2, r4
                            for(int i = 0; i < len && j < sizeof(json_final)-1; i++) {
 8001762:	e006      	b.n	8001772 <MQTT_LineAssembler_Byte+0xee>
                                    json_final[j++] = json_clean[i];
 8001764:	f502 70c8 	add.w	r0, r2, #400	@ 0x190
 8001768:	4468      	add	r0, sp
 800176a:	f800 1cc8 	strb.w	r1, [r0, #-200]
 800176e:	3201      	adds	r2, #1
                            for(int i = 0; i < len && j < sizeof(json_final)-1; i++) {
 8001770:	3301      	adds	r3, #1
 8001772:	42ab      	cmp	r3, r5
 8001774:	d213      	bcs.n	800179e <MQTT_LineAssembler_Byte+0x11a>
 8001776:	2ac6      	cmp	r2, #198	@ 0xc6
 8001778:	d811      	bhi.n	800179e <MQTT_LineAssembler_Byte+0x11a>
                                if(json_clean[i] == '\\' && json_clean[i+1] == '"') {
 800177a:	f81d 1003 	ldrb.w	r1, [sp, r3]
 800177e:	295c      	cmp	r1, #92	@ 0x5c
 8001780:	d1f0      	bne.n	8001764 <MQTT_LineAssembler_Byte+0xe0>
 8001782:	1c58      	adds	r0, r3, #1
 8001784:	f81d 4000 	ldrb.w	r4, [sp, r0]
 8001788:	2c22      	cmp	r4, #34	@ 0x22
 800178a:	d1eb      	bne.n	8001764 <MQTT_LineAssembler_Byte+0xe0>
                                    json_final[j++] = '"';
 800178c:	f502 73c8 	add.w	r3, r2, #400	@ 0x190
 8001790:	446b      	add	r3, sp
 8001792:	2122      	movs	r1, #34	@ 0x22
 8001794:	f803 1cc8 	strb.w	r1, [r3, #-200]
                                    i++; // skip next char
 8001798:	4603      	mov	r3, r0
                                    json_final[j++] = '"';
 800179a:	3201      	adds	r2, #1
                                    i++; // skip next char
 800179c:	e7e8      	b.n	8001770 <MQTT_LineAssembler_Byte+0xec>
                            json_final[j] = 0;
 800179e:	f502 73c8 	add.w	r3, r2, #400	@ 0x190
 80017a2:	eb0d 0203 	add.w	r2, sp, r3
 80017a6:	2300      	movs	r3, #0
 80017a8:	f802 3cc8 	strb.w	r3, [r2, #-200]
                            UART_DebugPrint(json_final); // JSON ieriini bas
 80017ac:	a832      	add	r0, sp, #200	@ 0xc8
 80017ae:	f7ff ff47 	bl	8001640 <UART_DebugPrint>
                            UART_DebugPrint("CALL_PARSE_FROM_UART");
 80017b2:	4810      	ldr	r0, [pc, #64]	@ (80017f4 <MQTT_LineAssembler_Byte+0x170>)
 80017b4:	f7ff ff44 	bl	8001640 <UART_DebugPrint>
                            ParseConfigMessage(json_final);
 80017b8:	a832      	add	r0, sp, #200	@ 0xc8
 80017ba:	f002 feeb 	bl	8004594 <ParseConfigMessage>
 80017be:	e7b6      	b.n	800172e <MQTT_LineAssembler_Byte+0xaa>
        mqttLineLen = 0; // overflow reset
 80017c0:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <MQTT_LineAssembler_Byte+0x154>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	801a      	strh	r2, [r3, #0]
}// Callback sadece yeniden silahlamak iin minimal brakld (u an IRQ dorudan RDR okuyacak)
 80017c6:	4770      	bx	lr
            mqttLineLen = 0;
 80017c8:	4b03      	ldr	r3, [pc, #12]	@ (80017d8 <MQTT_LineAssembler_Byte+0x154>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	801a      	strh	r2, [r3, #0]
 80017ce:	4770      	bx	lr
 80017d0:	20000804 	.word	0x20000804
 80017d4:	20000808 	.word	0x20000808
 80017d8:	20000c08 	.word	0x20000c08
 80017dc:	20000c0c 	.word	0x20000c0c
 80017e0:	0800ed08 	.word	0x0800ed08
 80017e4:	0800ed14 	.word	0x0800ed14
 80017e8:	200005ac 	.word	0x200005ac
 80017ec:	20000d22 	.word	0x20000d22
 80017f0:	0800ed28 	.word	0x0800ed28
 80017f4:	0800ed38 	.word	0x0800ed38

080017f8 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  cnt_callback++;
 80017f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001828 <HAL_UART_RxCpltCallback+0x30>)
 80017fa:	6813      	ldr	r3, [r2, #0]
 80017fc:	3301      	adds	r3, #1
 80017fe:	6013      	str	r3, [r2, #0]
  if(huart->Instance == LPUART1) {
 8001800:	6802      	ldr	r2, [r0, #0]
 8001802:	4b0a      	ldr	r3, [pc, #40]	@ (800182c <HAL_UART_RxCpltCallback+0x34>)
 8001804:	429a      	cmp	r2, r3
 8001806:	d000      	beq.n	800180a <HAL_UART_RxCpltCallback+0x12>
 8001808:	4770      	bx	lr
{
 800180a:	b510      	push	{r4, lr}
 800180c:	4604      	mov	r4, r0
    // Eer HAL kendi bufferna aldysa (kullanlmyor ama gvenlik)
    if(mqttDataBuffer[0] != 0) {
 800180e:	4b08      	ldr	r3, [pc, #32]	@ (8001830 <HAL_UART_RxCpltCallback+0x38>)
 8001810:	7818      	ldrb	r0, [r3, #0]
 8001812:	b928      	cbnz	r0, 8001820 <HAL_UART_RxCpltCallback+0x28>
      MQTT_LineAssembler_Byte((uint8_t)mqttDataBuffer[0]);
    }
    HAL_UART_Receive_IT(huart, (uint8_t*)mqttDataBuffer, 1);
 8001814:	2201      	movs	r2, #1
 8001816:	4906      	ldr	r1, [pc, #24]	@ (8001830 <HAL_UART_RxCpltCallback+0x38>)
 8001818:	4620      	mov	r0, r4
 800181a:	f007 f871 	bl	8008900 <HAL_UART_Receive_IT>
  }
}
 800181e:	bd10      	pop	{r4, pc}
      MQTT_LineAssembler_Byte((uint8_t)mqttDataBuffer[0]);
 8001820:	f7ff ff30 	bl	8001684 <MQTT_LineAssembler_Byte>
 8001824:	e7f6      	b.n	8001814 <HAL_UART_RxCpltCallback+0x1c>
 8001826:	bf00      	nop
 8001828:	20000d0c 	.word	0x20000d0c
 800182c:	40008000 	.word	0x40008000
 8001830:	20000d10 	.word	0x20000d10

08001834 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001834:	b500      	push	{lr}
 8001836:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001838:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800183c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800183e:	f042 0204 	orr.w	r2, r2, #4
 8001842:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001844:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001846:	f002 0204 	and.w	r2, r2, #4
 800184a:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800184c:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800184e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001850:	f042 0201 	orr.w	r2, r2, #1
 8001854:	649a      	str	r2, [r3, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800185e:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001860:	2200      	movs	r2, #0
 8001862:	4611      	mov	r1, r2
 8001864:	200b      	movs	r0, #11
 8001866:	f003 fb59 	bl	8004f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800186a:	200b      	movs	r0, #11
 800186c:	f003 fb66 	bl	8004f3c <HAL_NVIC_EnableIRQ>

}
 8001870:	b003      	add	sp, #12
 8001872:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001878 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001878:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800187c:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187e:	2400      	movs	r4, #0
 8001880:	9403      	str	r4, [sp, #12]
 8001882:	9404      	str	r4, [sp, #16]
 8001884:	9405      	str	r4, [sp, #20]
 8001886:	9406      	str	r4, [sp, #24]
 8001888:	9407      	str	r4, [sp, #28]
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800188a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800188e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001890:	f042 0202 	orr.w	r2, r2, #2
 8001894:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001896:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001898:	f002 0202 	and.w	r2, r2, #2
 800189c:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800189e:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80018a2:	f042 0204 	orr.w	r2, r2, #4
 80018a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80018aa:	f002 0204 	and.w	r2, r2, #4
 80018ae:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80018b0:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80018b4:	f042 0201 	orr.w	r2, r2, #1
 80018b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018bc:	f003 0301 	and.w	r3, r3, #1
 80018c0:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80018c2:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|PROB2_Pin|PROB1_Pin, GPIO_PIN_RESET);
 80018c4:	4f23      	ldr	r7, [pc, #140]	@ (8001954 <MX_GPIO_Init+0xdc>)
 80018c6:	4622      	mov	r2, r4
 80018c8:	f44f 4132 	mov.w	r1, #45568	@ 0xb200
 80018cc:	4638      	mov	r0, r7
 80018ce:	f003 ff11 	bl	80056f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDY_GPIO_Port, LEDY_Pin, GPIO_PIN_RESET);
 80018d2:	4e21      	ldr	r6, [pc, #132]	@ (8001958 <MX_GPIO_Init+0xe0>)
 80018d4:	4622      	mov	r2, r4
 80018d6:	2108      	movs	r1, #8
 80018d8:	4630      	mov	r0, r6
 80018da:	f003 ff0b 	bl	80056f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 80018de:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 80018e2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e4:	2501      	movs	r5, #1
 80018e6:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018ea:	2302      	movs	r3, #2
 80018ec:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ee:	a903      	add	r1, sp, #12
 80018f0:	4638      	mov	r0, r7
 80018f2:	f003 fdaf 	bl	8005454 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEDY_Pin */
  GPIO_InitStruct.Pin = LEDY_Pin;
 80018f6:	2308      	movs	r3, #8
 80018f8:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fa:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fe:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(LEDY_GPIO_Port, &GPIO_InitStruct);
 8001900:	a903      	add	r1, sp, #12
 8001902:	4630      	mov	r0, r6
 8001904:	f003 fda6 	bl	8005454 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUT1_Pin BUT2_Pin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 8001908:	f04f 0903 	mov.w	r9, #3
 800190c:	f8cd 900c 	str.w	r9, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001910:	f44f 1804 	mov.w	r8, #2162688	@ 0x210000
 8001914:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001918:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191a:	a903      	add	r1, sp, #12
 800191c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001920:	f003 fd98 	bl	8005454 <HAL_GPIO_Init>

  /*Configure GPIO pins : PROB2_Pin PROB1_Pin */
  GPIO_InitStruct.Pin = PROB2_Pin|PROB1_Pin;
 8001924:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001928:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192e:	f8cd 9018 	str.w	r9, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001932:	a903      	add	r1, sp, #12
 8001934:	4638      	mov	r0, r7
 8001936:	f003 fd8d 	bl	8005454 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUT3_Pin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 800193a:	2340      	movs	r3, #64	@ 0x40
 800193c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800193e:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001942:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 8001944:	a903      	add	r1, sp, #12
 8001946:	4630      	mov	r0, r6
 8001948:	f003 fd84 	bl	8005454 <HAL_GPIO_Init>

}
 800194c:	b009      	add	sp, #36	@ 0x24
 800194e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001952:	bf00      	nop
 8001954:	48000400 	.word	0x48000400
 8001958:	48000800 	.word	0x48000800

0800195c <Custom_Delay_ms>:

void Custom_Delay_ms(uint32_t delay_ms) {

	uint32_t cycles_per_ms = 4362;

	for (uint32_t ms = 0; ms < delay_ms; ms++) {
 800195c:	2100      	movs	r1, #0
 800195e:	4281      	cmp	r1, r0
 8001960:	d212      	bcs.n	8001988 <Custom_Delay_ms+0x2c>
void Custom_Delay_ms(uint32_t delay_ms) {
 8001962:	b082      	sub	sp, #8
 8001964:	e00b      	b.n	800197e <Custom_Delay_ms+0x22>
		for (volatile uint32_t i = 0; i < cycles_per_ms; i++) {
			__NOP();
 8001966:	bf00      	nop
		for (volatile uint32_t i = 0; i < cycles_per_ms; i++) {
 8001968:	9b01      	ldr	r3, [sp, #4]
 800196a:	3301      	adds	r3, #1
 800196c:	9301      	str	r3, [sp, #4]
 800196e:	9a01      	ldr	r2, [sp, #4]
 8001970:	f241 1309 	movw	r3, #4361	@ 0x1109
 8001974:	429a      	cmp	r2, r3
 8001976:	d9f6      	bls.n	8001966 <Custom_Delay_ms+0xa>
	for (uint32_t ms = 0; ms < delay_ms; ms++) {
 8001978:	3101      	adds	r1, #1
 800197a:	4281      	cmp	r1, r0
 800197c:	d202      	bcs.n	8001984 <Custom_Delay_ms+0x28>
		for (volatile uint32_t i = 0; i < cycles_per_ms; i++) {
 800197e:	2300      	movs	r3, #0
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	e7f4      	b.n	800196e <Custom_Delay_ms+0x12>
		}
	}
}
 8001984:	b002      	add	sp, #8
 8001986:	4770      	bx	lr
 8001988:	4770      	bx	lr

0800198a <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800198a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800198c:	e7fe      	b.n	800198c <Error_Handler+0x2>

0800198e <SystemClock_Config>:
{
 800198e:	b510      	push	{r4, lr}
 8001990:	b09a      	sub	sp, #104	@ 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001992:	2248      	movs	r2, #72	@ 0x48
 8001994:	2100      	movs	r1, #0
 8001996:	a808      	add	r0, sp, #32
 8001998:	f00a ffda 	bl	800c950 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800199c:	2400      	movs	r4, #0
 800199e:	9401      	str	r4, [sp, #4]
 80019a0:	9402      	str	r4, [sp, #8]
 80019a2:	9403      	str	r4, [sp, #12]
 80019a4:	9404      	str	r4, [sp, #16]
 80019a6:	9405      	str	r4, [sp, #20]
 80019a8:	9406      	str	r4, [sp, #24]
 80019aa:	9407      	str	r4, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 80019ac:	f003 feb0 	bl	8005710 <HAL_PWR_EnableBkUpAccess>
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80019b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019b4:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80019b8:	f023 0318 	bic.w	r3, r3, #24
 80019bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019c4:	6813      	ldr	r3, [r2, #0]
 80019c6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80019ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019ce:	6013      	str	r3, [r2, #0]
 80019d0:	6813      	ldr	r3, [r2, #0]
 80019d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80019da:	2324      	movs	r3, #36	@ 0x24
 80019dc:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80019de:	2381      	movs	r3, #129	@ 0x81
 80019e0:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019e2:	2301      	movs	r3, #1
 80019e4:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80019e6:	9411      	str	r4, [sp, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80019e8:	23b0      	movs	r3, #176	@ 0xb0
 80019ea:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019ec:	9413      	str	r4, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019ee:	a808      	add	r0, sp, #32
 80019f0:	f004 f828 	bl	8005a44 <HAL_RCC_OscConfig>
 80019f4:	b970      	cbnz	r0, 8001a14 <SystemClock_Config+0x86>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80019f6:	234f      	movs	r3, #79	@ 0x4f
 80019f8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80019fa:	2300      	movs	r3, #0
 80019fc:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019fe:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a00:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a02:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001a04:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a06:	2102      	movs	r1, #2
 8001a08:	a801      	add	r0, sp, #4
 8001a0a:	f004 fb4d 	bl	80060a8 <HAL_RCC_ClockConfig>
 8001a0e:	b918      	cbnz	r0, 8001a18 <SystemClock_Config+0x8a>
}
 8001a10:	b01a      	add	sp, #104	@ 0x68
 8001a12:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001a14:	f7ff ffb9 	bl	800198a <Error_Handler>
    Error_Handler();
 8001a18:	f7ff ffb7 	bl	800198a <Error_Handler>

08001a1c <main>:
{
 8001a1c:	b500      	push	{lr}
 8001a1e:	b0a5      	sub	sp, #148	@ 0x94
  HAL_Init();
 8001a20:	f003 f9da 	bl	8004dd8 <HAL_Init>
  SystemClock_Config();
 8001a24:	f7ff ffb3 	bl	800198e <SystemClock_Config>
  MX_GPIO_Init();
 8001a28:	f7ff ff26 	bl	8001878 <MX_GPIO_Init>
  MX_SubGHz_Phy_Init();
 8001a2c:	f001 ff45 	bl	80038ba <MX_SubGHz_Phy_Init>
  MX_LPUART1_UART_Init();
 8001a30:	f001 fd50 	bl	80034d4 <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 8001a34:	f001 fbe0 	bl	80031f8 <MX_TIM1_Init>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_MQTT_Process), UTIL_SEQ_RFU, MY_MqttAwsProcess);
 8001a38:	4a2a      	ldr	r2, [pc, #168]	@ (8001ae4 <main+0xc8>)
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	2002      	movs	r0, #2
 8001a3e:	f009 fd29 	bl	800b494 <UTIL_SEQ_RegTask>
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
 8001a42:	2100      	movs	r1, #0
 8001a44:	2002      	movs	r0, #2
 8001a46:	f009 fc5b 	bl	800b300 <UTIL_SEQ_SetTask>
 8001a4a:	e020      	b.n	8001a8e <main+0x72>
				printf("*** MQTT test message failed ***\n\r");
 8001a4c:	4826      	ldr	r0, [pc, #152]	@ (8001ae8 <main+0xcc>)
 8001a4e:	f00a fddf 	bl	800c610 <iprintf>
			StartLoRaGateway();
 8001a52:	f002 fd33 	bl	80044bc <StartLoRaGateway>
			lora_started = 1;
 8001a56:	4b25      	ldr	r3, [pc, #148]	@ (8001aec <main+0xd0>)
 8001a58:	2201      	movs	r2, #1
 8001a5a:	701a      	strb	r2, [r3, #0]
			printf("*** LoRa Gateway Started Successfully ***\n\r");
 8001a5c:	4824      	ldr	r0, [pc, #144]	@ (8001af0 <main+0xd4>)
 8001a5e:	f00a fdd7 	bl	800c610 <iprintf>
		if (lora_started) {
 8001a62:	4b22      	ldr	r3, [pc, #136]	@ (8001aec <main+0xd0>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d138      	bne.n	8001adc <main+0xc0>
		mqtt_periodic_trigger++;
 8001a6a:	4a22      	ldr	r2, [pc, #136]	@ (8001af4 <main+0xd8>)
 8001a6c:	6813      	ldr	r3, [r2, #0]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	6013      	str	r3, [r2, #0]
		if (mqtt_periodic_trigger > 5000) {
 8001a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d905      	bls.n	8001a86 <main+0x6a>
			mqtt_periodic_trigger = 0;
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001af4 <main+0xd8>)
 8001a7e:	6019      	str	r1, [r3, #0]
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
 8001a80:	2002      	movs	r0, #2
 8001a82:	f009 fc3d 	bl	800b300 <UTIL_SEQ_SetTask>
		UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001a86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a8a:	f009 fc6d 	bl	800b368 <UTIL_SEQ_Run>
		if (flag_mqtt_connected == SET && lora_started == 0) {
 8001a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001af8 <main+0xdc>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d1e4      	bne.n	8001a62 <main+0x46>
 8001a98:	4b14      	ldr	r3, [pc, #80]	@ (8001aec <main+0xd0>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1e0      	bne.n	8001a62 <main+0x46>
			printf("*** MQTT Connected - Starting LoRa Gateway ***\n\r");
 8001aa0:	4816      	ldr	r0, [pc, #88]	@ (8001afc <main+0xe0>)
 8001aa2:	f00a fdb5 	bl	800c610 <iprintf>
			char test_message[] = "{\"type\":\"gateway_status\",\"status\":\"connected\",\"gw\":\"GW-001\",\"timestamp\":0,\"message\":\"Gateway MQTT connection successful\"}";
 8001aa6:	227a      	movs	r2, #122	@ 0x7a
 8001aa8:	4915      	ldr	r1, [pc, #84]	@ (8001b00 <main+0xe4>)
 8001aaa:	a805      	add	r0, sp, #20
 8001aac:	f00b f81b 	bl	800cae6 <memcpy>
			printf("*** Sending MQTT test message ***\n\r");
 8001ab0:	4814      	ldr	r0, [pc, #80]	@ (8001b04 <main+0xe8>)
 8001ab2:	f00a fdad 	bl	800c610 <iprintf>
			if (Wifi_MqttPubRaw2(mqttPacketBuffer, mqttConfig.pubtopic, strlen(test_message), test_message, QOS_0, RTN_0, POLLING_MODE) == FUNC_OK) {
 8001ab6:	a805      	add	r0, sp, #20
 8001ab8:	f7fe fbb2 	bl	8000220 <strlen>
 8001abc:	2300      	movs	r3, #0
 8001abe:	9302      	str	r3, [sp, #8]
 8001ac0:	9301      	str	r3, [sp, #4]
 8001ac2:	9300      	str	r3, [sp, #0]
 8001ac4:	ab05      	add	r3, sp, #20
 8001ac6:	b282      	uxth	r2, r0
 8001ac8:	490f      	ldr	r1, [pc, #60]	@ (8001b08 <main+0xec>)
 8001aca:	4810      	ldr	r0, [pc, #64]	@ (8001b0c <main+0xf0>)
 8001acc:	f000 fee0 	bl	8002890 <Wifi_MqttPubRaw2>
 8001ad0:	2800      	cmp	r0, #0
 8001ad2:	d1bb      	bne.n	8001a4c <main+0x30>
				printf("*** MQTT test message sent successfully ***\n\r");
 8001ad4:	480e      	ldr	r0, [pc, #56]	@ (8001b10 <main+0xf4>)
 8001ad6:	f00a fd9b 	bl	800c610 <iprintf>
 8001ada:	e7ba      	b.n	8001a52 <main+0x36>
			MX_SubGHz_Phy_Process();
 8001adc:	f001 fef3 	bl	80038c6 <MX_SubGHz_Phy_Process>
 8001ae0:	e7c3      	b.n	8001a6a <main+0x4e>
 8001ae2:	bf00      	nop
 8001ae4:	0800144d 	.word	0x0800144d
 8001ae8:	0800edd8 	.word	0x0800edd8
 8001aec:	20000d18 	.word	0x20000d18
 8001af0:	0800edfc 	.word	0x0800edfc
 8001af4:	20000d14 	.word	0x20000d14
 8001af8:	200005a9 	.word	0x200005a9
 8001afc:	0800ed50 	.word	0x0800ed50
 8001b00:	0800ee28 	.word	0x0800ee28
 8001b04:	0800ed84 	.word	0x0800ed84
 8001b08:	2000006e 	.word	0x2000006e
 8001b0c:	200005ac 	.word	0x200005ac
 8001b10:	0800eda8 	.word	0x0800eda8

08001b14 <Wifi_CheckResponse>:
  return halStatusCheck;
}


WIFI_RespMsgTypeDef Wifi_CheckResponse(char *buffer, char *response)
{
 8001b14:	b510      	push	{r4, lr}
 8001b16:	4604      	mov	r4, r0
  WIFI_RespMsgTypeDef checkResponse;

  if(strstr(buffer, response) != NULL)
 8001b18:	f00a ff58 	bl	800c9cc <strstr>
 8001b1c:	b108      	cbz	r0, 8001b22 <Wifi_CheckResponse+0xe>
    checkResponse = RESP_MSG_OK;
 8001b1e:	2000      	movs	r0, #0
    else
      checkResponse = RESP_MSG_NONE;
  }

  return checkResponse;
}
 8001b20:	bd10      	pop	{r4, pc}
    if(strstr(buffer, RESP_BUSY))
 8001b22:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <Wifi_CheckResponse+0x50>)
 8001b24:	6819      	ldr	r1, [r3, #0]
 8001b26:	4620      	mov	r0, r4
 8001b28:	f00a ff50 	bl	800c9cc <strstr>
 8001b2c:	b108      	cbz	r0, 8001b32 <Wifi_CheckResponse+0x1e>
      checkResponse = RESP_MSG_BUSY;
 8001b2e:	2001      	movs	r0, #1
 8001b30:	e7f6      	b.n	8001b20 <Wifi_CheckResponse+0xc>
    else if(strstr(buffer, RESP_ERROR))
 8001b32:	4b0d      	ldr	r3, [pc, #52]	@ (8001b68 <Wifi_CheckResponse+0x54>)
 8001b34:	6819      	ldr	r1, [r3, #0]
 8001b36:	4620      	mov	r0, r4
 8001b38:	f00a ff48 	bl	800c9cc <strstr>
 8001b3c:	b108      	cbz	r0, 8001b42 <Wifi_CheckResponse+0x2e>
      checkResponse = RESP_MSG_ERROR;
 8001b3e:	2002      	movs	r0, #2
 8001b40:	e7ee      	b.n	8001b20 <Wifi_CheckResponse+0xc>
    else if(strstr(buffer, "+"))
 8001b42:	212b      	movs	r1, #43	@ 0x2b
 8001b44:	4620      	mov	r0, r4
 8001b46:	f00a ff0b 	bl	800c960 <strchr>
 8001b4a:	b108      	cbz	r0, 8001b50 <Wifi_CheckResponse+0x3c>
      checkResponse = RESP_MSG_CMD;
 8001b4c:	2003      	movs	r0, #3
 8001b4e:	e7e7      	b.n	8001b20 <Wifi_CheckResponse+0xc>
    else if(strstr(buffer, RESP_FAIL))
 8001b50:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <Wifi_CheckResponse+0x58>)
 8001b52:	6819      	ldr	r1, [r3, #0]
 8001b54:	4620      	mov	r0, r4
 8001b56:	f00a ff39 	bl	800c9cc <strstr>
 8001b5a:	b108      	cbz	r0, 8001b60 <Wifi_CheckResponse+0x4c>
      checkResponse = RESP_MSG_FAIL;
 8001b5c:	2004      	movs	r0, #4
 8001b5e:	e7df      	b.n	8001b20 <Wifi_CheckResponse+0xc>
      checkResponse = RESP_MSG_NONE;
 8001b60:	2005      	movs	r0, #5
 8001b62:	e7dd      	b.n	8001b20 <Wifi_CheckResponse+0xc>
 8001b64:	200000b4 	.word	0x200000b4
 8001b68:	200000bc 	.word	0x200000bc
 8001b6c:	200000a4 	.word	0x200000a4

08001b70 <parse_wifi_info>:

void parse_wifi_info(char *buffer, char *ssid, char *password) {
 8001b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b74:	4681      	mov	r9, r0
 8001b76:	460f      	mov	r7, r1
 8001b78:	4616      	mov	r6, r2
  char *ssid_start = strstr(buffer, "ssid:") + 5;
 8001b7a:	4913      	ldr	r1, [pc, #76]	@ (8001bc8 <parse_wifi_info+0x58>)
 8001b7c:	f00a ff26 	bl	800c9cc <strstr>
 8001b80:	1d44      	adds	r4, r0, #5
  char *ssid_end = strstr(ssid_start, "\n");
 8001b82:	210a      	movs	r1, #10
 8001b84:	4620      	mov	r0, r4
 8001b86:	f00a feeb 	bl	800c960 <strchr>
  strncpy(ssid, ssid_start, ssid_end - ssid_start);
 8001b8a:	1b05      	subs	r5, r0, r4
 8001b8c:	462a      	mov	r2, r5
 8001b8e:	4621      	mov	r1, r4
 8001b90:	4638      	mov	r0, r7
 8001b92:	f00a fef2 	bl	800c97a <strncpy>
  ssid[ssid_end - ssid_start] = '\0';
 8001b96:	f04f 0800 	mov.w	r8, #0
 8001b9a:	f807 8005 	strb.w	r8, [r7, r5]

  char *password_start = strstr(buffer, "password:") + 9;
 8001b9e:	490b      	ldr	r1, [pc, #44]	@ (8001bcc <parse_wifi_info+0x5c>)
 8001ba0:	4648      	mov	r0, r9
 8001ba2:	f00a ff13 	bl	800c9cc <strstr>
 8001ba6:	f100 0409 	add.w	r4, r0, #9
  char *password_end = strstr(password_start, "\n");
 8001baa:	210a      	movs	r1, #10
 8001bac:	4620      	mov	r0, r4
 8001bae:	f00a fed7 	bl	800c960 <strchr>
  strncpy(password, password_start, password_end - password_start);
 8001bb2:	1b05      	subs	r5, r0, r4
 8001bb4:	462a      	mov	r2, r5
 8001bb6:	4621      	mov	r1, r4
 8001bb8:	4630      	mov	r0, r6
 8001bba:	f00a fede 	bl	800c97a <strncpy>
  password[password_end - password_start] = '\0';
 8001bbe:	f806 8005 	strb.w	r8, [r6, r5]
}
 8001bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001bc6:	bf00      	nop
 8001bc8:	0800eea4 	.word	0x0800eea4
 8001bcc:	0800eeac 	.word	0x0800eeac

08001bd0 <Wifi_SendCommand>:

  return FUNC_OK;
}

HAL_StatusTypeDef Wifi_SendCommand(const char* cmd)
{
 8001bd0:	b510      	push	{r4, lr}
 8001bd2:	4604      	mov	r4, r0
  HAL_StatusTypeDef checkStatus;
  //while(UART_CheckResponse() != TX_READY);

  checkStatus = HAL_UART_Transmit(&UART_WIFI, (uint8_t*) cmd, strlen (cmd), 300);
 8001bd4:	f7fe fb24 	bl	8000220 <strlen>
 8001bd8:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001bdc:	b282      	uxth	r2, r0
 8001bde:	4621      	mov	r1, r4
 8001be0:	4801      	ldr	r0, [pc, #4]	@ (8001be8 <Wifi_SendCommand+0x18>)
 8001be2:	f006 fc96 	bl	8008512 <HAL_UART_Transmit>

  return checkStatus;
}
 8001be6:	bd10      	pop	{r4, pc}
 8001be8:	2000111c 	.word	0x2000111c

08001bec <UART_CheckResponse>:

UART_RespMsgTypeDef UART_CheckResponse()
{
  UART_RespMsgTypeDef checkUART;

  if(__HAL_UART_GET_FLAG(&UART_WIFI, UART_FLAG_TXE) && !__HAL_UART_GET_FLAG(&UART_WIFI, UART_FLAG_RXNE))
 8001bec:	4b0c      	ldr	r3, [pc, #48]	@ (8001c20 <UART_CheckResponse+0x34>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	69da      	ldr	r2, [r3, #28]
 8001bf2:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8001bf6:	d003      	beq.n	8001c00 <UART_CheckResponse+0x14>
 8001bf8:	69da      	ldr	r2, [r3, #28]
 8001bfa:	f012 0f20 	tst.w	r2, #32
 8001bfe:	d008      	beq.n	8001c12 <UART_CheckResponse+0x26>
  {
      checkUART = TX_READY;
  }
  else if(!__HAL_UART_GET_FLAG(&UART_WIFI, UART_FLAG_TXE))
 8001c00:	69da      	ldr	r2, [r3, #28]
 8001c02:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8001c06:	d006      	beq.n	8001c16 <UART_CheckResponse+0x2a>
  {
      checkUART = TX_BUSY;
  }
  else if (__HAL_UART_GET_FLAG(&UART_WIFI, UART_FLAG_RXNE))
 8001c08:	69db      	ldr	r3, [r3, #28]
 8001c0a:	f013 0f20 	tst.w	r3, #32
 8001c0e:	d104      	bne.n	8001c1a <UART_CheckResponse+0x2e>
  {
      checkUART = RX_BUSY;
  }

  return checkUART;
}
 8001c10:	4770      	bx	lr
      checkUART = TX_READY;
 8001c12:	2000      	movs	r0, #0
 8001c14:	4770      	bx	lr
      checkUART = TX_BUSY;
 8001c16:	2001      	movs	r0, #1
 8001c18:	4770      	bx	lr
      checkUART = RX_BUSY;
 8001c1a:	2002      	movs	r0, #2
 8001c1c:	e7f8      	b.n	8001c10 <UART_CheckResponse+0x24>
 8001c1e:	bf00      	nop
 8001c20:	2000111c 	.word	0x2000111c

08001c24 <Wifi_Receive>:
{
 8001c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c28:	4605      	mov	r5, r0
 8001c2a:	460e      	mov	r6, r1
 8001c2c:	4690      	mov	r8, r2
 8001c2e:	461c      	mov	r4, r3
  memset(mqttPacketBuffer, 0, sizeof(mqttPacketBuffer));
 8001c30:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001c34:	2100      	movs	r1, #0
 8001c36:	480d      	ldr	r0, [pc, #52]	@ (8001c6c <Wifi_Receive+0x48>)
 8001c38:	f00a fe8a 	bl	800c950 <memset>
  while(UART_CheckResponse() == TX_BUSY);
 8001c3c:	f7ff ffd6 	bl	8001bec <UART_CheckResponse>
 8001c40:	2801      	cmp	r0, #1
 8001c42:	d0fb      	beq.n	8001c3c <Wifi_Receive+0x18>
  switch(mode)
 8001c44:	b144      	cbz	r4, 8001c58 <Wifi_Receive+0x34>
 8001c46:	2c01      	cmp	r4, #1
 8001c48:	d10d      	bne.n	8001c66 <Wifi_Receive+0x42>
    halStatusCheck = HAL_UART_Receive_IT(&UART_WIFI , (uint8_t*)buffer, len);
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	4629      	mov	r1, r5
 8001c4e:	4808      	ldr	r0, [pc, #32]	@ (8001c70 <Wifi_Receive+0x4c>)
 8001c50:	f006 fe56 	bl	8008900 <HAL_UART_Receive_IT>
 8001c54:	4607      	mov	r7, r0
    break;
 8001c56:	e006      	b.n	8001c66 <Wifi_Receive+0x42>
    halStatusCheck = HAL_UART_Receive(&UART_WIFI , (uint8_t*)buffer, len, timeout);
 8001c58:	4643      	mov	r3, r8
 8001c5a:	4632      	mov	r2, r6
 8001c5c:	4629      	mov	r1, r5
 8001c5e:	4804      	ldr	r0, [pc, #16]	@ (8001c70 <Wifi_Receive+0x4c>)
 8001c60:	f006 fcb9 	bl	80085d6 <HAL_UART_Receive>
 8001c64:	4607      	mov	r7, r0
}
 8001c66:	4638      	mov	r0, r7
 8001c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c6c:	200005ac 	.word	0x200005ac
 8001c70:	2000111c 	.word	0x2000111c

08001c74 <Wifi_Reset2>:
{
 8001c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c78:	4604      	mov	r4, r0
 8001c7a:	460d      	mov	r5, r1
  checkCmd = Wifi_SendCommand("AT+RST\r\n");
 8001c7c:	4818      	ldr	r0, [pc, #96]	@ (8001ce0 <Wifi_Reset2+0x6c>)
 8001c7e:	f7ff ffa7 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 8001c82:	bb28      	cbnz	r0, 8001cd0 <Wifi_Reset2+0x5c>
 8001c84:	4606      	mov	r6, r0
    checkRcv = Wifi_Receive(buffer, WIFI_FUNCS_STD_BUFF_SIZE, 4000, mode);
 8001c86:	462b      	mov	r3, r5
 8001c88:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001c8c:	215a      	movs	r1, #90	@ 0x5a
 8001c8e:	4620      	mov	r0, r4
 8001c90:	f7ff ffc8 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 8001c94:	4607      	mov	r7, r0
 8001c96:	b108      	cbz	r0, 8001c9c <Wifi_Reset2+0x28>
 8001c98:	2803      	cmp	r0, #3
 8001c9a:	d11d      	bne.n	8001cd8 <Wifi_Reset2+0x64>
      checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <Wifi_Reset2+0x70>)
 8001c9e:	6819      	ldr	r1, [r3, #0]
 8001ca0:	4620      	mov	r0, r4
 8001ca2:	f7ff ff37 	bl	8001b14 <Wifi_CheckResponse>
      if(checkResp == RESP_MSG_OK)
 8001ca6:	4680      	mov	r8, r0
 8001ca8:	b148      	cbz	r0, 8001cbe <Wifi_Reset2+0x4a>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 8001caa:	1e83      	subs	r3, r0, #2
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d914      	bls.n	8001cdc <Wifi_Reset2+0x68>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8001cb2:	2805      	cmp	r0, #5
 8001cb4:	d10d      	bne.n	8001cd2 <Wifi_Reset2+0x5e>
 8001cb6:	2f03      	cmp	r7, #3
 8001cb8:	d10b      	bne.n	8001cd2 <Wifi_Reset2+0x5e>
        return FUNC_TIMEOUT;
 8001cba:	463e      	mov	r6, r7
 8001cbc:	e009      	b.n	8001cd2 <Wifi_Reset2+0x5e>
    	  Wifi_Receive(buffer, WIFI_FUNCS_STD_BUFF_SIZE, 4000, mode);
 8001cbe:	462b      	mov	r3, r5
 8001cc0:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001cc4:	215a      	movs	r1, #90	@ 0x5a
 8001cc6:	4620      	mov	r0, r4
 8001cc8:	f7ff ffac 	bl	8001c24 <Wifi_Receive>
    	  return FUNC_OK;
 8001ccc:	4646      	mov	r6, r8
 8001cce:	e000      	b.n	8001cd2 <Wifi_Reset2+0x5e>
    return FUNC_TX_ERROR;
 8001cd0:	2604      	movs	r6, #4
}
 8001cd2:	4630      	mov	r0, r6
 8001cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 8001cd8:	4606      	mov	r6, r0
 8001cda:	e7fa      	b.n	8001cd2 <Wifi_Reset2+0x5e>
        return FUNC_RX_ERROR;
 8001cdc:	2601      	movs	r6, #1
 8001cde:	e7f8      	b.n	8001cd2 <Wifi_Reset2+0x5e>
 8001ce0:	0800eeb8 	.word	0x0800eeb8
 8001ce4:	200000c4 	.word	0x200000c4

08001ce8 <Wifi_SetWifiMode2>:
{
 8001ce8:	b570      	push	{r4, r5, r6, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	4605      	mov	r5, r0
 8001cee:	4616      	mov	r6, r2
  char cmd[14] = {0};
 8001cf0:	2400      	movs	r4, #0
 8001cf2:	9400      	str	r4, [sp, #0]
 8001cf4:	9401      	str	r4, [sp, #4]
 8001cf6:	9402      	str	r4, [sp, #8]
 8001cf8:	f8ad 400c 	strh.w	r4, [sp, #12]
  sprintf(cmd, "AT+CWMODE=%d\r\n", mode);
 8001cfc:	460a      	mov	r2, r1
 8001cfe:	4917      	ldr	r1, [pc, #92]	@ (8001d5c <Wifi_SetWifiMode2+0x74>)
 8001d00:	4668      	mov	r0, sp
 8001d02:	f00a fd2b 	bl	800c75c <siprintf>
  checkCmd = Wifi_SendCommand(cmd);
 8001d06:	4668      	mov	r0, sp
 8001d08:	f7ff ff62 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 8001d0c:	b9d8      	cbnz	r0, 8001d46 <Wifi_SetWifiMode2+0x5e>
 8001d0e:	4604      	mov	r4, r0
    checkRcv = Wifi_Receive(buffer, WIFI_FUNCS_STD_BUFF_SIZE, WIFI_FUNCS_STD_TIMEOUT, recvMode);
 8001d10:	4633      	mov	r3, r6
 8001d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d16:	215a      	movs	r1, #90	@ 0x5a
 8001d18:	4628      	mov	r0, r5
 8001d1a:	f7ff ff83 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 8001d1e:	4606      	mov	r6, r0
 8001d20:	b108      	cbz	r0, 8001d26 <Wifi_SetWifiMode2+0x3e>
 8001d22:	2803      	cmp	r0, #3
 8001d24:	d113      	bne.n	8001d4e <Wifi_SetWifiMode2+0x66>
      checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 8001d26:	4b0e      	ldr	r3, [pc, #56]	@ (8001d60 <Wifi_SetWifiMode2+0x78>)
 8001d28:	6819      	ldr	r1, [r3, #0]
 8001d2a:	4628      	mov	r0, r5
 8001d2c:	f7ff fef2 	bl	8001b14 <Wifi_CheckResponse>
      if(checkResp == RESP_MSG_OK)
 8001d30:	b178      	cbz	r0, 8001d52 <Wifi_SetWifiMode2+0x6a>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 8001d32:	1e83      	subs	r3, r0, #2
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d90d      	bls.n	8001d56 <Wifi_SetWifiMode2+0x6e>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8001d3a:	2805      	cmp	r0, #5
 8001d3c:	d104      	bne.n	8001d48 <Wifi_SetWifiMode2+0x60>
 8001d3e:	2e03      	cmp	r6, #3
 8001d40:	d102      	bne.n	8001d48 <Wifi_SetWifiMode2+0x60>
        return FUNC_TIMEOUT;
 8001d42:	4634      	mov	r4, r6
 8001d44:	e000      	b.n	8001d48 <Wifi_SetWifiMode2+0x60>
    return FUNC_TX_ERROR;
 8001d46:	2404      	movs	r4, #4
}
 8001d48:	4620      	mov	r0, r4
 8001d4a:	b004      	add	sp, #16
 8001d4c:	bd70      	pop	{r4, r5, r6, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 8001d4e:	4604      	mov	r4, r0
 8001d50:	e7fa      	b.n	8001d48 <Wifi_SetWifiMode2+0x60>
        return FUNC_OK;
 8001d52:	4604      	mov	r4, r0
 8001d54:	e7f8      	b.n	8001d48 <Wifi_SetWifiMode2+0x60>
        return FUNC_RX_ERROR;
 8001d56:	2401      	movs	r4, #1
 8001d58:	e7f6      	b.n	8001d48 <Wifi_SetWifiMode2+0x60>
 8001d5a:	bf00      	nop
 8001d5c:	0800eec4 	.word	0x0800eec4
 8001d60:	200000c4 	.word	0x200000c4

08001d64 <Wifi_StartSmartConfig2>:
{
 8001d64:	b570      	push	{r4, r5, r6, lr}
 8001d66:	4604      	mov	r4, r0
 8001d68:	460d      	mov	r5, r1
  checkCmd = Wifi_SendCommand("AT+CWSTARTSMART\r\n");
 8001d6a:	4814      	ldr	r0, [pc, #80]	@ (8001dbc <Wifi_StartSmartConfig2+0x58>)
 8001d6c:	f7ff ff30 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 8001d70:	b9d8      	cbnz	r0, 8001daa <Wifi_StartSmartConfig2+0x46>
 8001d72:	4606      	mov	r6, r0
    checkRcv = Wifi_Receive(buffer, WIFI_FUNCS_STD_BUFF_SIZE, WIFI_FUNCS_STD_TIMEOUT, mode);
 8001d74:	462b      	mov	r3, r5
 8001d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d7a:	215a      	movs	r1, #90	@ 0x5a
 8001d7c:	4620      	mov	r0, r4
 8001d7e:	f7ff ff51 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 8001d82:	4605      	mov	r5, r0
 8001d84:	b108      	cbz	r0, 8001d8a <Wifi_StartSmartConfig2+0x26>
 8001d86:	2803      	cmp	r0, #3
 8001d88:	d112      	bne.n	8001db0 <Wifi_StartSmartConfig2+0x4c>
      checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <Wifi_StartSmartConfig2+0x5c>)
 8001d8c:	6819      	ldr	r1, [r3, #0]
 8001d8e:	4620      	mov	r0, r4
 8001d90:	f7ff fec0 	bl	8001b14 <Wifi_CheckResponse>
      if(checkResp == RESP_MSG_OK)
 8001d94:	b170      	cbz	r0, 8001db4 <Wifi_StartSmartConfig2+0x50>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 8001d96:	1e83      	subs	r3, r0, #2
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d90c      	bls.n	8001db8 <Wifi_StartSmartConfig2+0x54>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8001d9e:	2805      	cmp	r0, #5
 8001da0:	d104      	bne.n	8001dac <Wifi_StartSmartConfig2+0x48>
 8001da2:	2d03      	cmp	r5, #3
 8001da4:	d102      	bne.n	8001dac <Wifi_StartSmartConfig2+0x48>
        return FUNC_TIMEOUT;
 8001da6:	462e      	mov	r6, r5
 8001da8:	e000      	b.n	8001dac <Wifi_StartSmartConfig2+0x48>
    return FUNC_TX_ERROR;
 8001daa:	2604      	movs	r6, #4
}
 8001dac:	4630      	mov	r0, r6
 8001dae:	bd70      	pop	{r4, r5, r6, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 8001db0:	4606      	mov	r6, r0
 8001db2:	e7fb      	b.n	8001dac <Wifi_StartSmartConfig2+0x48>
        return FUNC_OK;
 8001db4:	4606      	mov	r6, r0
 8001db6:	e7f9      	b.n	8001dac <Wifi_StartSmartConfig2+0x48>
        return FUNC_RX_ERROR;
 8001db8:	2601      	movs	r6, #1
 8001dba:	e7f7      	b.n	8001dac <Wifi_StartSmartConfig2+0x48>
 8001dbc:	0800eed4 	.word	0x0800eed4
 8001dc0:	200000c4 	.word	0x200000c4

08001dc4 <Wifi_StopSmartConfig2>:
{
 8001dc4:	b570      	push	{r4, r5, r6, lr}
 8001dc6:	4604      	mov	r4, r0
 8001dc8:	460d      	mov	r5, r1
  checkCmd = Wifi_SendCommand("AT+CWSTOPSMART\r\n");
 8001dca:	4814      	ldr	r0, [pc, #80]	@ (8001e1c <Wifi_StopSmartConfig2+0x58>)
 8001dcc:	f7ff ff00 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 8001dd0:	b9d8      	cbnz	r0, 8001e0a <Wifi_StopSmartConfig2+0x46>
 8001dd2:	4606      	mov	r6, r0
    checkRcv = Wifi_Receive(buffer, WIFI_FUNCS_STD_BUFF_SIZE, WIFI_FUNCS_STD_TIMEOUT, mode);
 8001dd4:	462b      	mov	r3, r5
 8001dd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dda:	215a      	movs	r1, #90	@ 0x5a
 8001ddc:	4620      	mov	r0, r4
 8001dde:	f7ff ff21 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 8001de2:	4605      	mov	r5, r0
 8001de4:	b108      	cbz	r0, 8001dea <Wifi_StopSmartConfig2+0x26>
 8001de6:	2803      	cmp	r0, #3
 8001de8:	d112      	bne.n	8001e10 <Wifi_StopSmartConfig2+0x4c>
      checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 8001dea:	4b0d      	ldr	r3, [pc, #52]	@ (8001e20 <Wifi_StopSmartConfig2+0x5c>)
 8001dec:	6819      	ldr	r1, [r3, #0]
 8001dee:	4620      	mov	r0, r4
 8001df0:	f7ff fe90 	bl	8001b14 <Wifi_CheckResponse>
      if(checkResp == RESP_MSG_OK)
 8001df4:	b170      	cbz	r0, 8001e14 <Wifi_StopSmartConfig2+0x50>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 8001df6:	1e83      	subs	r3, r0, #2
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d90c      	bls.n	8001e18 <Wifi_StopSmartConfig2+0x54>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8001dfe:	2805      	cmp	r0, #5
 8001e00:	d104      	bne.n	8001e0c <Wifi_StopSmartConfig2+0x48>
 8001e02:	2d03      	cmp	r5, #3
 8001e04:	d102      	bne.n	8001e0c <Wifi_StopSmartConfig2+0x48>
        return FUNC_TIMEOUT;
 8001e06:	462e      	mov	r6, r5
 8001e08:	e000      	b.n	8001e0c <Wifi_StopSmartConfig2+0x48>
    return  FUNC_TX_ERROR;
 8001e0a:	2604      	movs	r6, #4
}
 8001e0c:	4630      	mov	r0, r6
 8001e0e:	bd70      	pop	{r4, r5, r6, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 8001e10:	4606      	mov	r6, r0
 8001e12:	e7fb      	b.n	8001e0c <Wifi_StopSmartConfig2+0x48>
        return FUNC_OK;
 8001e14:	4606      	mov	r6, r0
 8001e16:	e7f9      	b.n	8001e0c <Wifi_StopSmartConfig2+0x48>
        return FUNC_RX_ERROR;
 8001e18:	2601      	movs	r6, #1
 8001e1a:	e7f7      	b.n	8001e0c <Wifi_StopSmartConfig2+0x48>
 8001e1c:	0800eee8 	.word	0x0800eee8
 8001e20:	200000c4 	.word	0x200000c4

08001e24 <Wifi_QAP2>:
{
 8001e24:	b570      	push	{r4, r5, r6, lr}
 8001e26:	4604      	mov	r4, r0
 8001e28:	460d      	mov	r5, r1
  checkCmd = Wifi_SendCommand("AT+CWQAP\r\n");
 8001e2a:	4814      	ldr	r0, [pc, #80]	@ (8001e7c <Wifi_QAP2+0x58>)
 8001e2c:	f7ff fed0 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 8001e30:	b9d8      	cbnz	r0, 8001e6a <Wifi_QAP2+0x46>
 8001e32:	4606      	mov	r6, r0
    checkRcv = Wifi_Receive(buffer, 120, WIFI_FUNCS_STD_TIMEOUT, mode);
 8001e34:	462b      	mov	r3, r5
 8001e36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e3a:	2178      	movs	r1, #120	@ 0x78
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	f7ff fef1 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 8001e42:	4605      	mov	r5, r0
 8001e44:	b108      	cbz	r0, 8001e4a <Wifi_QAP2+0x26>
 8001e46:	2803      	cmp	r0, #3
 8001e48:	d112      	bne.n	8001e70 <Wifi_QAP2+0x4c>
      checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 8001e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e80 <Wifi_QAP2+0x5c>)
 8001e4c:	6819      	ldr	r1, [r3, #0]
 8001e4e:	4620      	mov	r0, r4
 8001e50:	f7ff fe60 	bl	8001b14 <Wifi_CheckResponse>
      if(checkResp == RESP_MSG_OK)
 8001e54:	b170      	cbz	r0, 8001e74 <Wifi_QAP2+0x50>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 8001e56:	1e83      	subs	r3, r0, #2
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d90c      	bls.n	8001e78 <Wifi_QAP2+0x54>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8001e5e:	2805      	cmp	r0, #5
 8001e60:	d104      	bne.n	8001e6c <Wifi_QAP2+0x48>
 8001e62:	2d03      	cmp	r5, #3
 8001e64:	d102      	bne.n	8001e6c <Wifi_QAP2+0x48>
        return FUNC_TIMEOUT;
 8001e66:	462e      	mov	r6, r5
 8001e68:	e000      	b.n	8001e6c <Wifi_QAP2+0x48>
    return FUNC_TX_ERROR;
 8001e6a:	2604      	movs	r6, #4
}
 8001e6c:	4630      	mov	r0, r6
 8001e6e:	bd70      	pop	{r4, r5, r6, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 8001e70:	4606      	mov	r6, r0
 8001e72:	e7fb      	b.n	8001e6c <Wifi_QAP2+0x48>
        return FUNC_OK;
 8001e74:	4606      	mov	r6, r0
 8001e76:	e7f9      	b.n	8001e6c <Wifi_QAP2+0x48>
        return FUNC_RX_ERROR;
 8001e78:	2601      	movs	r6, #1
 8001e7a:	e7f7      	b.n	8001e6c <Wifi_QAP2+0x48>
 8001e7c:	0800eefc 	.word	0x0800eefc
 8001e80:	200000c4 	.word	0x200000c4

08001e84 <Wifi_SetAP2>:
{
 8001e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e86:	b08f      	sub	sp, #60	@ 0x3c
 8001e88:	4605      	mov	r5, r0
 8001e8a:	460c      	mov	r4, r1
 8001e8c:	4616      	mov	r6, r2
 8001e8e:	461f      	mov	r7, r3
  char cmd[50] = {0};
 8001e90:	2232      	movs	r2, #50	@ 0x32
 8001e92:	2100      	movs	r1, #0
 8001e94:	a801      	add	r0, sp, #4
 8001e96:	f00a fd5b 	bl	800c950 <memset>
  sprintf(cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password);
 8001e9a:	4633      	mov	r3, r6
 8001e9c:	4622      	mov	r2, r4
 8001e9e:	4919      	ldr	r1, [pc, #100]	@ (8001f04 <Wifi_SetAP2+0x80>)
 8001ea0:	a801      	add	r0, sp, #4
 8001ea2:	f00a fc5b 	bl	800c75c <siprintf>
  checkCmd = Wifi_SendCommand(cmd);
 8001ea6:	a801      	add	r0, sp, #4
 8001ea8:	f7ff fe92 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 8001eac:	bb28      	cbnz	r0, 8001efa <Wifi_SetAP2+0x76>
    checkRcv = Wifi_Receive(buffer, 100, 6000, mode);
 8001eae:	463b      	mov	r3, r7
 8001eb0:	f241 7270 	movw	r2, #6000	@ 0x1770
 8001eb4:	2164      	movs	r1, #100	@ 0x64
 8001eb6:	4628      	mov	r0, r5
 8001eb8:	f7ff feb4 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 8001ebc:	4606      	mov	r6, r0
 8001ebe:	b108      	cbz	r0, 8001ec4 <Wifi_SetAP2+0x40>
 8001ec0:	2803      	cmp	r0, #3
 8001ec2:	d11b      	bne.n	8001efc <Wifi_SetAP2+0x78>
      checkResp = (WIFI_RespMsgTypeDef)(Wifi_CheckResponse(buffer, RESP_WIFICONNECT) | Wifi_CheckResponse(buffer, RESP_OK));
 8001ec4:	4b10      	ldr	r3, [pc, #64]	@ (8001f08 <Wifi_SetAP2+0x84>)
 8001ec6:	6819      	ldr	r1, [r3, #0]
 8001ec8:	4628      	mov	r0, r5
 8001eca:	f7ff fe23 	bl	8001b14 <Wifi_CheckResponse>
 8001ece:	4604      	mov	r4, r0
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f0c <Wifi_SetAP2+0x88>)
 8001ed2:	6819      	ldr	r1, [r3, #0]
 8001ed4:	4628      	mov	r0, r5
 8001ed6:	f7ff fe1d 	bl	8001b14 <Wifi_CheckResponse>
 8001eda:	4320      	orrs	r0, r4
      if(checkResp == RESP_MSG_OK)
 8001edc:	f010 00ff 	ands.w	r0, r0, #255	@ 0xff
 8001ee0:	d00c      	beq.n	8001efc <Wifi_SetAP2+0x78>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 8001ee2:	1e83      	subs	r3, r0, #2
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d90a      	bls.n	8001f00 <Wifi_SetAP2+0x7c>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8001eea:	2805      	cmp	r0, #5
 8001eec:	d001      	beq.n	8001ef2 <Wifi_SetAP2+0x6e>
  return FUNC_FAIL;
 8001eee:	2005      	movs	r0, #5
 8001ef0:	e004      	b.n	8001efc <Wifi_SetAP2+0x78>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8001ef2:	2e03      	cmp	r6, #3
 8001ef4:	d102      	bne.n	8001efc <Wifi_SetAP2+0x78>
        return FUNC_TIMEOUT;
 8001ef6:	4630      	mov	r0, r6
 8001ef8:	e000      	b.n	8001efc <Wifi_SetAP2+0x78>
    return FUNC_TX_ERROR;
 8001efa:	2004      	movs	r0, #4
}
 8001efc:	b00f      	add	sp, #60	@ 0x3c
 8001efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return FUNC_RX_ERROR;
 8001f00:	2001      	movs	r0, #1
 8001f02:	e7fb      	b.n	8001efc <Wifi_SetAP2+0x78>
 8001f04:	0800ef08 	.word	0x0800ef08
 8001f08:	200000c0 	.word	0x200000c0
 8001f0c:	200000c4 	.word	0x200000c4

08001f10 <Wifi_SetTime2>:
{
 8001f10:	b570      	push	{r4, r5, r6, lr}
 8001f12:	b08e      	sub	sp, #56	@ 0x38
 8001f14:	4604      	mov	r4, r0
 8001f16:	460d      	mov	r5, r1
 8001f18:	4616      	mov	r6, r2
  char cmd[50] = {0};
 8001f1a:	2232      	movs	r2, #50	@ 0x32
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	a801      	add	r0, sp, #4
 8001f20:	f00a fd16 	bl	800c950 <memset>
  sprintf(cmd, "AT+CIPSNTPCFG=1,%d,\"pool.ntp.org\"\r\n", timezone);
 8001f24:	462a      	mov	r2, r5
 8001f26:	4917      	ldr	r1, [pc, #92]	@ (8001f84 <Wifi_SetTime2+0x74>)
 8001f28:	a801      	add	r0, sp, #4
 8001f2a:	f00a fc17 	bl	800c75c <siprintf>
  checkCmd = Wifi_SendCommand(cmd);
 8001f2e:	a801      	add	r0, sp, #4
 8001f30:	f7ff fe4e 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 8001f34:	b9d8      	cbnz	r0, 8001f6e <Wifi_SetTime2+0x5e>
 8001f36:	4605      	mov	r5, r0
    checkRcv = Wifi_Receive(buffer, WIFI_FUNCS_STD_BUFF_SIZE, WIFI_FUNCS_STD_TIMEOUT, mode);
 8001f38:	4633      	mov	r3, r6
 8001f3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f3e:	215a      	movs	r1, #90	@ 0x5a
 8001f40:	4620      	mov	r0, r4
 8001f42:	f7ff fe6f 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 8001f46:	4606      	mov	r6, r0
 8001f48:	b108      	cbz	r0, 8001f4e <Wifi_SetTime2+0x3e>
 8001f4a:	2803      	cmp	r0, #3
 8001f4c:	d113      	bne.n	8001f76 <Wifi_SetTime2+0x66>
      checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <Wifi_SetTime2+0x78>)
 8001f50:	6819      	ldr	r1, [r3, #0]
 8001f52:	4620      	mov	r0, r4
 8001f54:	f7ff fdde 	bl	8001b14 <Wifi_CheckResponse>
      if(checkResp == RESP_MSG_OK)
 8001f58:	b178      	cbz	r0, 8001f7a <Wifi_SetTime2+0x6a>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 8001f5a:	1e83      	subs	r3, r0, #2
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d90d      	bls.n	8001f7e <Wifi_SetTime2+0x6e>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8001f62:	2805      	cmp	r0, #5
 8001f64:	d104      	bne.n	8001f70 <Wifi_SetTime2+0x60>
 8001f66:	2e03      	cmp	r6, #3
 8001f68:	d102      	bne.n	8001f70 <Wifi_SetTime2+0x60>
        return FUNC_TIMEOUT;
 8001f6a:	4635      	mov	r5, r6
 8001f6c:	e000      	b.n	8001f70 <Wifi_SetTime2+0x60>
    return FUNC_TX_ERROR;
 8001f6e:	2504      	movs	r5, #4
}
 8001f70:	4628      	mov	r0, r5
 8001f72:	b00e      	add	sp, #56	@ 0x38
 8001f74:	bd70      	pop	{r4, r5, r6, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 8001f76:	4605      	mov	r5, r0
 8001f78:	e7fa      	b.n	8001f70 <Wifi_SetTime2+0x60>
        return FUNC_OK;
 8001f7a:	4605      	mov	r5, r0
 8001f7c:	e7f8      	b.n	8001f70 <Wifi_SetTime2+0x60>
        return FUNC_RX_ERROR;
 8001f7e:	2501      	movs	r5, #1
 8001f80:	e7f6      	b.n	8001f70 <Wifi_SetTime2+0x60>
 8001f82:	bf00      	nop
 8001f84:	0800ef20 	.word	0x0800ef20
 8001f88:	200000c4 	.word	0x200000c4

08001f8c <Wifi_MqttUserConfig2>:
{
 8001f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f8e:	b095      	sub	sp, #84	@ 0x54
 8001f90:	4604      	mov	r4, r0
 8001f92:	460d      	mov	r5, r1
 8001f94:	4616      	mov	r6, r2
 8001f96:	461f      	mov	r7, r3
  char cmd[70] = {0};
 8001f98:	2246      	movs	r2, #70	@ 0x46
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	a802      	add	r0, sp, #8
 8001f9e:	f00a fcd7 	bl	800c950 <memset>
  sprintf(cmd, "AT+MQTTUSERCFG=0,%d,\"%s\",\"%s\",\"%s\",0,0,\"\"\r\n", mode, clientID, username, password);
 8001fa2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8001fa4:	9301      	str	r3, [sp, #4]
 8001fa6:	9700      	str	r7, [sp, #0]
 8001fa8:	4633      	mov	r3, r6
 8001faa:	462a      	mov	r2, r5
 8001fac:	4917      	ldr	r1, [pc, #92]	@ (800200c <Wifi_MqttUserConfig2+0x80>)
 8001fae:	a802      	add	r0, sp, #8
 8001fb0:	f00a fbd4 	bl	800c75c <siprintf>
  checkCmd = Wifi_SendCommand(cmd);
 8001fb4:	a802      	add	r0, sp, #8
 8001fb6:	f7ff fe0b 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 8001fba:	b9e0      	cbnz	r0, 8001ff6 <Wifi_MqttUserConfig2+0x6a>
 8001fbc:	4605      	mov	r5, r0
    checkRcv = Wifi_Receive(buffer, 120, WIFI_FUNCS_STD_TIMEOUT, recvMode);
 8001fbe:	f89d 306c 	ldrb.w	r3, [sp, #108]	@ 0x6c
 8001fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fc6:	2178      	movs	r1, #120	@ 0x78
 8001fc8:	4620      	mov	r0, r4
 8001fca:	f7ff fe2b 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 8001fce:	4606      	mov	r6, r0
 8001fd0:	b108      	cbz	r0, 8001fd6 <Wifi_MqttUserConfig2+0x4a>
 8001fd2:	2803      	cmp	r0, #3
 8001fd4:	d113      	bne.n	8001ffe <Wifi_MqttUserConfig2+0x72>
      checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 8001fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <Wifi_MqttUserConfig2+0x84>)
 8001fd8:	6819      	ldr	r1, [r3, #0]
 8001fda:	4620      	mov	r0, r4
 8001fdc:	f7ff fd9a 	bl	8001b14 <Wifi_CheckResponse>
      if(checkResp == RESP_MSG_OK)
 8001fe0:	b178      	cbz	r0, 8002002 <Wifi_MqttUserConfig2+0x76>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 8001fe2:	1e83      	subs	r3, r0, #2
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d90d      	bls.n	8002006 <Wifi_MqttUserConfig2+0x7a>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8001fea:	2805      	cmp	r0, #5
 8001fec:	d104      	bne.n	8001ff8 <Wifi_MqttUserConfig2+0x6c>
 8001fee:	2e03      	cmp	r6, #3
 8001ff0:	d102      	bne.n	8001ff8 <Wifi_MqttUserConfig2+0x6c>
        return FUNC_TIMEOUT;
 8001ff2:	4635      	mov	r5, r6
 8001ff4:	e000      	b.n	8001ff8 <Wifi_MqttUserConfig2+0x6c>
    return FUNC_TX_ERROR;
 8001ff6:	2504      	movs	r5, #4
}
 8001ff8:	4628      	mov	r0, r5
 8001ffa:	b015      	add	sp, #84	@ 0x54
 8001ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 8001ffe:	4605      	mov	r5, r0
 8002000:	e7fa      	b.n	8001ff8 <Wifi_MqttUserConfig2+0x6c>
        return FUNC_OK;
 8002002:	4605      	mov	r5, r0
 8002004:	e7f8      	b.n	8001ff8 <Wifi_MqttUserConfig2+0x6c>
        return FUNC_RX_ERROR;
 8002006:	2501      	movs	r5, #1
 8002008:	e7f6      	b.n	8001ff8 <Wifi_MqttUserConfig2+0x6c>
 800200a:	bf00      	nop
 800200c:	0800ef44 	.word	0x0800ef44
 8002010:	200000c4 	.word	0x200000c4

08002014 <Wifi_MqttConnConfig2>:
{
 8002014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002016:	b095      	sub	sp, #84	@ 0x54
 8002018:	4604      	mov	r4, r0
 800201a:	460d      	mov	r5, r1
 800201c:	4616      	mov	r6, r2
 800201e:	461f      	mov	r7, r3
  char cmd[70] = {0};
 8002020:	2246      	movs	r2, #70	@ 0x46
 8002022:	2100      	movs	r1, #0
 8002024:	a802      	add	r0, sp, #8
 8002026:	f00a fc93 	bl	800c950 <memset>
  sprintf(cmd, "AT+MQTTCONNCFG=0,%d,%d,\"lwtt\",\"lwtt\",%d,%d\r\n", keepAlive, cleanSession, qos, retain);
 800202a:	f89d 3068 	ldrb.w	r3, [sp, #104]	@ 0x68
 800202e:	9301      	str	r3, [sp, #4]
 8002030:	9700      	str	r7, [sp, #0]
 8002032:	4633      	mov	r3, r6
 8002034:	462a      	mov	r2, r5
 8002036:	4917      	ldr	r1, [pc, #92]	@ (8002094 <Wifi_MqttConnConfig2+0x80>)
 8002038:	a802      	add	r0, sp, #8
 800203a:	f00a fb8f 	bl	800c75c <siprintf>
  checkCmd = Wifi_SendCommand(cmd);
 800203e:	a802      	add	r0, sp, #8
 8002040:	f7ff fdc6 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 8002044:	b9e0      	cbnz	r0, 8002080 <Wifi_MqttConnConfig2+0x6c>
 8002046:	4605      	mov	r5, r0
    checkRcv = Wifi_Receive(buffer, WIFI_FUNCS_STD_BUFF_SIZE, WIFI_FUNCS_STD_TIMEOUT, mode);
 8002048:	f89d 306c 	ldrb.w	r3, [sp, #108]	@ 0x6c
 800204c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002050:	215a      	movs	r1, #90	@ 0x5a
 8002052:	4620      	mov	r0, r4
 8002054:	f7ff fde6 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 8002058:	4606      	mov	r6, r0
 800205a:	b108      	cbz	r0, 8002060 <Wifi_MqttConnConfig2+0x4c>
 800205c:	2803      	cmp	r0, #3
 800205e:	d113      	bne.n	8002088 <Wifi_MqttConnConfig2+0x74>
      checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 8002060:	4b0d      	ldr	r3, [pc, #52]	@ (8002098 <Wifi_MqttConnConfig2+0x84>)
 8002062:	6819      	ldr	r1, [r3, #0]
 8002064:	4620      	mov	r0, r4
 8002066:	f7ff fd55 	bl	8001b14 <Wifi_CheckResponse>
      if(checkResp == RESP_MSG_OK)
 800206a:	b178      	cbz	r0, 800208c <Wifi_MqttConnConfig2+0x78>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 800206c:	1e83      	subs	r3, r0, #2
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b01      	cmp	r3, #1
 8002072:	d90d      	bls.n	8002090 <Wifi_MqttConnConfig2+0x7c>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8002074:	2805      	cmp	r0, #5
 8002076:	d104      	bne.n	8002082 <Wifi_MqttConnConfig2+0x6e>
 8002078:	2e03      	cmp	r6, #3
 800207a:	d102      	bne.n	8002082 <Wifi_MqttConnConfig2+0x6e>
        return FUNC_TIMEOUT;
 800207c:	4635      	mov	r5, r6
 800207e:	e000      	b.n	8002082 <Wifi_MqttConnConfig2+0x6e>
    return FUNC_TX_ERROR;
 8002080:	2504      	movs	r5, #4
}
 8002082:	4628      	mov	r0, r5
 8002084:	b015      	add	sp, #84	@ 0x54
 8002086:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 8002088:	4605      	mov	r5, r0
 800208a:	e7fa      	b.n	8002082 <Wifi_MqttConnConfig2+0x6e>
        return FUNC_OK;
 800208c:	4605      	mov	r5, r0
 800208e:	e7f8      	b.n	8002082 <Wifi_MqttConnConfig2+0x6e>
        return FUNC_RX_ERROR;
 8002090:	2501      	movs	r5, #1
 8002092:	e7f6      	b.n	8002082 <Wifi_MqttConnConfig2+0x6e>
 8002094:	0800ef70 	.word	0x0800ef70
 8002098:	200000c4 	.word	0x200000c4

0800209c <Wifi_MqttConn2>:
{
 800209c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800209e:	b09b      	sub	sp, #108	@ 0x6c
 80020a0:	4604      	mov	r4, r0
 80020a2:	460d      	mov	r5, r1
 80020a4:	4616      	mov	r6, r2
 80020a6:	461f      	mov	r7, r3
  char cmd[100] = {0};
 80020a8:	2264      	movs	r2, #100	@ 0x64
 80020aa:	2100      	movs	r1, #0
 80020ac:	a801      	add	r0, sp, #4
 80020ae:	f00a fc4f 	bl	800c950 <memset>
  sprintf(cmd, "AT+MQTTCONN=0,\"%s\",8883,%d\r\n", brokerAddress, reconnect);
 80020b2:	4633      	mov	r3, r6
 80020b4:	462a      	mov	r2, r5
 80020b6:	4917      	ldr	r1, [pc, #92]	@ (8002114 <Wifi_MqttConn2+0x78>)
 80020b8:	a801      	add	r0, sp, #4
 80020ba:	f00a fb4f 	bl	800c75c <siprintf>
  checkCmd = Wifi_SendCommand(cmd);
 80020be:	a801      	add	r0, sp, #4
 80020c0:	f7ff fd86 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 80020c4:	b9d8      	cbnz	r0, 80020fe <Wifi_MqttConn2+0x62>
 80020c6:	4605      	mov	r5, r0
    checkRcv = Wifi_Receive(buffer, 200, WIFI_FUNCS_STD_TIMEOUT, mode);
 80020c8:	463b      	mov	r3, r7
 80020ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ce:	21c8      	movs	r1, #200	@ 0xc8
 80020d0:	4620      	mov	r0, r4
 80020d2:	f7ff fda7 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 80020d6:	4606      	mov	r6, r0
 80020d8:	b108      	cbz	r0, 80020de <Wifi_MqttConn2+0x42>
 80020da:	2803      	cmp	r0, #3
 80020dc:	d113      	bne.n	8002106 <Wifi_MqttConn2+0x6a>
      checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 80020de:	4b0e      	ldr	r3, [pc, #56]	@ (8002118 <Wifi_MqttConn2+0x7c>)
 80020e0:	6819      	ldr	r1, [r3, #0]
 80020e2:	4620      	mov	r0, r4
 80020e4:	f7ff fd16 	bl	8001b14 <Wifi_CheckResponse>
      if(checkResp == RESP_MSG_OK)
 80020e8:	b178      	cbz	r0, 800210a <Wifi_MqttConn2+0x6e>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 80020ea:	1e83      	subs	r3, r0, #2
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d90d      	bls.n	800210e <Wifi_MqttConn2+0x72>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 80020f2:	2805      	cmp	r0, #5
 80020f4:	d104      	bne.n	8002100 <Wifi_MqttConn2+0x64>
 80020f6:	2e03      	cmp	r6, #3
 80020f8:	d102      	bne.n	8002100 <Wifi_MqttConn2+0x64>
        return FUNC_TIMEOUT;
 80020fa:	4635      	mov	r5, r6
 80020fc:	e000      	b.n	8002100 <Wifi_MqttConn2+0x64>
    return FUNC_TX_ERROR;
 80020fe:	2504      	movs	r5, #4
}
 8002100:	4628      	mov	r0, r5
 8002102:	b01b      	add	sp, #108	@ 0x6c
 8002104:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 8002106:	4605      	mov	r5, r0
 8002108:	e7fa      	b.n	8002100 <Wifi_MqttConn2+0x64>
        return FUNC_OK;
 800210a:	4605      	mov	r5, r0
 800210c:	e7f8      	b.n	8002100 <Wifi_MqttConn2+0x64>
        return FUNC_RX_ERROR;
 800210e:	2501      	movs	r5, #1
 8002110:	e7f6      	b.n	8002100 <Wifi_MqttConn2+0x64>
 8002112:	bf00      	nop
 8002114:	0800efa0 	.word	0x0800efa0
 8002118:	200000c4 	.word	0x200000c4

0800211c <Wifi_GetMqttConn2>:
{
 800211c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800211e:	4604      	mov	r4, r0
 8002120:	460d      	mov	r5, r1
  checkCmd = Wifi_SendCommand("AT+MQTTCONN?\r\n");
 8002122:	4819      	ldr	r0, [pc, #100]	@ (8002188 <Wifi_GetMqttConn2+0x6c>)
 8002124:	f7ff fd54 	bl	8001bd0 <Wifi_SendCommand>
  if(checkCmd == HAL_OK)
 8002128:	bb20      	cbnz	r0, 8002174 <Wifi_GetMqttConn2+0x58>
 800212a:	4606      	mov	r6, r0
    checkRcv = Wifi_Receive(buffer, 199, WIFI_FUNCS_STD_TIMEOUT, mode);
 800212c:	462b      	mov	r3, r5
 800212e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002132:	21c7      	movs	r1, #199	@ 0xc7
 8002134:	4620      	mov	r0, r4
 8002136:	f7ff fd75 	bl	8001c24 <Wifi_Receive>
    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 800213a:	4607      	mov	r7, r0
 800213c:	b108      	cbz	r0, 8002142 <Wifi_GetMqttConn2+0x26>
 800213e:	2803      	cmp	r0, #3
 8002140:	d11b      	bne.n	800217a <Wifi_GetMqttConn2+0x5e>
      checkResp = (WIFI_RespMsgTypeDef)(Wifi_CheckResponse(buffer, mqttConfig.brokerAddress) | Wifi_CheckResponse(buffer, RESP_OK));
 8002142:	4b12      	ldr	r3, [pc, #72]	@ (800218c <Wifi_GetMqttConn2+0x70>)
 8002144:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002146:	4620      	mov	r0, r4
 8002148:	f7ff fce4 	bl	8001b14 <Wifi_CheckResponse>
 800214c:	4605      	mov	r5, r0
 800214e:	4b10      	ldr	r3, [pc, #64]	@ (8002190 <Wifi_GetMqttConn2+0x74>)
 8002150:	6819      	ldr	r1, [r3, #0]
 8002152:	4620      	mov	r0, r4
 8002154:	f7ff fcde 	bl	8001b14 <Wifi_CheckResponse>
 8002158:	4328      	orrs	r0, r5
      if(checkResp == RESP_MSG_OK)
 800215a:	f010 00ff 	ands.w	r0, r0, #255	@ 0xff
 800215e:	d00e      	beq.n	800217e <Wifi_GetMqttConn2+0x62>
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 8002160:	1e83      	subs	r3, r0, #2
 8002162:	b2db      	uxtb	r3, r3
 8002164:	2b01      	cmp	r3, #1
 8002166:	d90c      	bls.n	8002182 <Wifi_GetMqttConn2+0x66>
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8002168:	2805      	cmp	r0, #5
 800216a:	d104      	bne.n	8002176 <Wifi_GetMqttConn2+0x5a>
 800216c:	2f03      	cmp	r7, #3
 800216e:	d102      	bne.n	8002176 <Wifi_GetMqttConn2+0x5a>
        return FUNC_TIMEOUT;
 8002170:	463e      	mov	r6, r7
 8002172:	e000      	b.n	8002176 <Wifi_GetMqttConn2+0x5a>
    return FUNC_TX_ERROR;
 8002174:	2604      	movs	r6, #4
}
 8002176:	4630      	mov	r0, r6
 8002178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 800217a:	4606      	mov	r6, r0
 800217c:	e7fb      	b.n	8002176 <Wifi_GetMqttConn2+0x5a>
        return FUNC_OK;
 800217e:	4606      	mov	r6, r0
 8002180:	e7f9      	b.n	8002176 <Wifi_GetMqttConn2+0x5a>
        return FUNC_RX_ERROR;
 8002182:	2601      	movs	r6, #1
 8002184:	e7f7      	b.n	8002176 <Wifi_GetMqttConn2+0x5a>
 8002186:	bf00      	nop
 8002188:	0800efc0 	.word	0x0800efc0
 800218c:	20000000 	.word	0x20000000
 8002190:	200000c4 	.word	0x200000c4

08002194 <MQTT_Init>:
FUNC_InitTypeDef MQTT_Init(MQTT_Config *config){
 8002194:	b570      	push	{r4, r5, r6, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	4604      	mov	r4, r0
  MQTTInitCase = MQTT_INIT_STATE_WIFI_RESET;
 800219a:	2500      	movs	r5, #0
 800219c:	4ba4      	ldr	r3, [pc, #656]	@ (8002430 <MQTT_Init+0x29c>)
 800219e:	701d      	strb	r5, [r3, #0]
  while(MQTTInitCase != MQTT_INIT_STATE_END_CASE){
 80021a0:	e2cc      	b.n	800273c <MQTT_Init+0x5a8>
      mqtt_timer_en = SET;
 80021a2:	4ba4      	ldr	r3, [pc, #656]	@ (8002434 <MQTT_Init+0x2a0>)
 80021a4:	2201      	movs	r2, #1
 80021a6:	701a      	strb	r2, [r3, #0]
      flag_mqtt_error = RESET;
 80021a8:	2100      	movs	r1, #0
 80021aa:	4ba3      	ldr	r3, [pc, #652]	@ (8002438 <MQTT_Init+0x2a4>)
 80021ac:	7019      	strb	r1, [r3, #0]
      checkFunc = Wifi_Reset2((char*)config->mqttPacketBuffer, POLLING_MODE);
 80021ae:	6820      	ldr	r0, [r4, #0]
 80021b0:	f7ff fd60 	bl	8001c74 <Wifi_Reset2>
      if(checkFunc == FUNC_OK)
 80021b4:	2804      	cmp	r0, #4
 80021b6:	d80a      	bhi.n	80021ce <MQTT_Init+0x3a>
 80021b8:	e8df f000 	tbb	[pc, r0]
 80021bc:	27092003 	.word	0x27092003
 80021c0:	19          	.byte	0x19
 80021c1:	00          	.byte	0x00
        mqtt_timer = 0;
 80021c2:	4b9e      	ldr	r3, [pc, #632]	@ (800243c <MQTT_Init+0x2a8>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_MODE;
 80021c8:	4b99      	ldr	r3, [pc, #612]	@ (8002430 <MQTT_Init+0x29c>)
 80021ca:	2201      	movs	r2, #1
 80021cc:	701a      	strb	r2, [r3, #0]
      if(mqtt_timer > 20)
 80021ce:	4b9b      	ldr	r3, [pc, #620]	@ (800243c <MQTT_Init+0x2a8>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b14      	cmp	r3, #20
 80021d6:	f240 82b1 	bls.w	800273c <MQTT_Init+0x5a8>
        mqtt_timer = 0;
 80021da:	4b98      	ldr	r3, [pc, #608]	@ (800243c <MQTT_Init+0x2a8>)
 80021dc:	2200      	movs	r2, #0
 80021de:	701a      	strb	r2, [r3, #0]
        mqttErrorData.errorCode = MQTT_INIT_ERROR_WIFI_RESET;
 80021e0:	4b97      	ldr	r3, [pc, #604]	@ (8002440 <MQTT_Init+0x2ac>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 80021e6:	4b92      	ldr	r3, [pc, #584]	@ (8002430 <MQTT_Init+0x29c>)
 80021e8:	220a      	movs	r2, #10
 80021ea:	701a      	strb	r2, [r3, #0]
 80021ec:	e2a6      	b.n	800273c <MQTT_Init+0x5a8>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TX;              // Fire an error message on OLED and save log error
 80021ee:	4b94      	ldr	r3, [pc, #592]	@ (8002440 <MQTT_Init+0x2ac>)
 80021f0:	220b      	movs	r2, #11
 80021f2:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_RESET;
 80021f4:	4b8e      	ldr	r3, [pc, #568]	@ (8002430 <MQTT_Init+0x29c>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	701a      	strb	r2, [r3, #0]
 80021fa:	e7e8      	b.n	80021ce <MQTT_Init+0x3a>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_RX;              // Fire an error message on OLED and save log error
 80021fc:	4b90      	ldr	r3, [pc, #576]	@ (8002440 <MQTT_Init+0x2ac>)
 80021fe:	220c      	movs	r2, #12
 8002200:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_RESET;
 8002202:	4b8b      	ldr	r3, [pc, #556]	@ (8002430 <MQTT_Init+0x29c>)
 8002204:	2200      	movs	r2, #0
 8002206:	701a      	strb	r2, [r3, #0]
 8002208:	e7e1      	b.n	80021ce <MQTT_Init+0x3a>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TIMEOUT;         // Fire an error message on OLED and save log error
 800220a:	4b8d      	ldr	r3, [pc, #564]	@ (8002440 <MQTT_Init+0x2ac>)
 800220c:	220d      	movs	r2, #13
 800220e:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_RESET;
 8002210:	4b87      	ldr	r3, [pc, #540]	@ (8002430 <MQTT_Init+0x29c>)
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
 8002216:	e7da      	b.n	80021ce <MQTT_Init+0x3a>
      checkFunc = Wifi_SetWifiMode2((char*)config->mqttPacketBuffer, STATION_MODE, POLLING_MODE);
 8002218:	2200      	movs	r2, #0
 800221a:	2101      	movs	r1, #1
 800221c:	6820      	ldr	r0, [r4, #0]
 800221e:	f7ff fd63 	bl	8001ce8 <Wifi_SetWifiMode2>
      if(checkFunc == FUNC_OK)
 8002222:	2804      	cmp	r0, #4
 8002224:	d80a      	bhi.n	800223c <MQTT_Init+0xa8>
 8002226:	e8df f000 	tbb	[pc, r0]
 800222a:	2003      	.short	0x2003
 800222c:	2709      	.short	0x2709
 800222e:	19          	.byte	0x19
 800222f:	00          	.byte	0x00
        mqtt_timer = 0;
 8002230:	4b82      	ldr	r3, [pc, #520]	@ (800243c <MQTT_Init+0x2a8>)
 8002232:	2200      	movs	r2, #0
 8002234:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_SMARTCONFIG;
 8002236:	4b7e      	ldr	r3, [pc, #504]	@ (8002430 <MQTT_Init+0x29c>)
 8002238:	2202      	movs	r2, #2
 800223a:	701a      	strb	r2, [r3, #0]
      if(mqtt_timer > 20)
 800223c:	4b7f      	ldr	r3, [pc, #508]	@ (800243c <MQTT_Init+0x2a8>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b14      	cmp	r3, #20
 8002244:	f240 827a 	bls.w	800273c <MQTT_Init+0x5a8>
        mqtt_timer = 0;
 8002248:	4b7c      	ldr	r3, [pc, #496]	@ (800243c <MQTT_Init+0x2a8>)
 800224a:	2200      	movs	r2, #0
 800224c:	701a      	strb	r2, [r3, #0]
        mqttErrorData.errorCode = MQTT_INIT_ERROR_WIFI_MODE;
 800224e:	4b7c      	ldr	r3, [pc, #496]	@ (8002440 <MQTT_Init+0x2ac>)
 8002250:	2202      	movs	r2, #2
 8002252:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 8002254:	4b76      	ldr	r3, [pc, #472]	@ (8002430 <MQTT_Init+0x29c>)
 8002256:	220a      	movs	r2, #10
 8002258:	701a      	strb	r2, [r3, #0]
 800225a:	e26f      	b.n	800273c <MQTT_Init+0x5a8>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TX;              // Fire an error message on OLED and save log error
 800225c:	4b78      	ldr	r3, [pc, #480]	@ (8002440 <MQTT_Init+0x2ac>)
 800225e:	220b      	movs	r2, #11
 8002260:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_MODE;
 8002262:	4b73      	ldr	r3, [pc, #460]	@ (8002430 <MQTT_Init+0x29c>)
 8002264:	2201      	movs	r2, #1
 8002266:	701a      	strb	r2, [r3, #0]
 8002268:	e7e8      	b.n	800223c <MQTT_Init+0xa8>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_RX;              // Fire an error message on OLED and save log error
 800226a:	4b75      	ldr	r3, [pc, #468]	@ (8002440 <MQTT_Init+0x2ac>)
 800226c:	220c      	movs	r2, #12
 800226e:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_MODE;
 8002270:	4b6f      	ldr	r3, [pc, #444]	@ (8002430 <MQTT_Init+0x29c>)
 8002272:	2201      	movs	r2, #1
 8002274:	701a      	strb	r2, [r3, #0]
 8002276:	e7e1      	b.n	800223c <MQTT_Init+0xa8>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TIMEOUT;         // Fire an error message on OLED and save log error
 8002278:	4b71      	ldr	r3, [pc, #452]	@ (8002440 <MQTT_Init+0x2ac>)
 800227a:	220d      	movs	r2, #13
 800227c:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_MODE;
 800227e:	4b6c      	ldr	r3, [pc, #432]	@ (8002430 <MQTT_Init+0x29c>)
 8002280:	2201      	movs	r2, #1
 8002282:	701a      	strb	r2, [r3, #0]
 8002284:	e7da      	b.n	800223c <MQTT_Init+0xa8>
      if (config->OSC_enable == 1)
 8002286:	7963      	ldrb	r3, [r4, #5]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d012      	beq.n	80022b2 <MQTT_Init+0x11e>
        MQTTInitCase = MQTT_INIT_STATE_WIFI_DISC_AP;
 800228c:	4b68      	ldr	r3, [pc, #416]	@ (8002430 <MQTT_Init+0x29c>)
 800228e:	2203      	movs	r2, #3
 8002290:	701a      	strb	r2, [r3, #0]
      if(mqtt_timer > 65)
 8002292:	4b6a      	ldr	r3, [pc, #424]	@ (800243c <MQTT_Init+0x2a8>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b41      	cmp	r3, #65	@ 0x41
 800229a:	f240 824f 	bls.w	800273c <MQTT_Init+0x5a8>
        mqtt_timer = 0;
 800229e:	4b67      	ldr	r3, [pc, #412]	@ (800243c <MQTT_Init+0x2a8>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	701a      	strb	r2, [r3, #0]
        mqttErrorData.errorCode = MQTT_INIT_ERROR_WIFI_SMARTCONFIG;
 80022a4:	4b66      	ldr	r3, [pc, #408]	@ (8002440 <MQTT_Init+0x2ac>)
 80022a6:	2203      	movs	r2, #3
 80022a8:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 80022aa:	4b61      	ldr	r3, [pc, #388]	@ (8002430 <MQTT_Init+0x29c>)
 80022ac:	220a      	movs	r2, #10
 80022ae:	701a      	strb	r2, [r3, #0]
 80022b0:	e244      	b.n	800273c <MQTT_Init+0x5a8>
        if (HAL_TIM_Base_Start_IT(TMR_ONESECOND) != HAL_OK)
 80022b2:	4864      	ldr	r0, [pc, #400]	@ (8002444 <MQTT_Init+0x2b0>)
 80022b4:	f004 ffa0 	bl	80071f8 <HAL_TIM_Base_Start_IT>
 80022b8:	b990      	cbnz	r0, 80022e0 <MQTT_Init+0x14c>
        checkFunc = Wifi_StartSmartConfig2((char*)config->mqttPacketBuffer, POLLING_MODE);
 80022ba:	2100      	movs	r1, #0
 80022bc:	6820      	ldr	r0, [r4, #0]
 80022be:	f7ff fd51 	bl	8001d64 <Wifi_StartSmartConfig2>
        if(checkFunc == FUNC_OK)
 80022c2:	2804      	cmp	r0, #4
 80022c4:	d8e5      	bhi.n	8002292 <MQTT_Init+0xfe>
 80022c6:	a301      	add	r3, pc, #4	@ (adr r3, 80022cc <MQTT_Init+0x138>)
 80022c8:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 80022cc:	080022e7 	.word	0x080022e7
 80022d0:	080023d3 	.word	0x080023d3
 80022d4:	08002293 	.word	0x08002293
 80022d8:	080023e1 	.word	0x080023e1
 80022dc:	080023c5 	.word	0x080023c5
          Error_Handler();
 80022e0:	f7ff fb53 	bl	800198a <Error_Handler>
 80022e4:	e7e9      	b.n	80022ba <MQTT_Init+0x126>
          mqtt_timer = 0;
 80022e6:	4b55      	ldr	r3, [pc, #340]	@ (800243c <MQTT_Init+0x2a8>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]
          while(mqtt_timer < 250 && MQTTInitCase != MQTT_INIT_STATE_WIFI_SET_TIME)
 80022ec:	e007      	b.n	80022fe <MQTT_Init+0x16a>
              mqtt_timer = 0;
 80022ee:	4b53      	ldr	r3, [pc, #332]	@ (800243c <MQTT_Init+0x2a8>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	701a      	strb	r2, [r3, #0]
              parse_wifi_info((char*)config->mqttPacketBuffer, mqtt_osc_ssid, mqtt_osc_password);
 80022f4:	4a54      	ldr	r2, [pc, #336]	@ (8002448 <MQTT_Init+0x2b4>)
 80022f6:	4955      	ldr	r1, [pc, #340]	@ (800244c <MQTT_Init+0x2b8>)
 80022f8:	4630      	mov	r0, r6
 80022fa:	f7ff fc39 	bl	8001b70 <parse_wifi_info>
          while(mqtt_timer < 250 && MQTTInitCase != MQTT_INIT_STATE_WIFI_SET_TIME)
 80022fe:	4b4f      	ldr	r3, [pc, #316]	@ (800243c <MQTT_Init+0x2a8>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2bf9      	cmp	r3, #249	@ 0xf9
 8002306:	d851      	bhi.n	80023ac <MQTT_Init+0x218>
 8002308:	4b49      	ldr	r3, [pc, #292]	@ (8002430 <MQTT_Init+0x29c>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	2b05      	cmp	r3, #5
 800230e:	d04d      	beq.n	80023ac <MQTT_Init+0x218>
            Wifi_Receive((char*)config->mqttPacketBuffer, 200, 5000, POLLING_MODE);
 8002310:	2300      	movs	r3, #0
 8002312:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002316:	21c8      	movs	r1, #200	@ 0xc8
 8002318:	6820      	ldr	r0, [r4, #0]
 800231a:	f7ff fc83 	bl	8001c24 <Wifi_Receive>
            if(Wifi_CheckResponse((char*)config->mqttPacketBuffer, "Smart get wifi info") == RESP_MSG_OK)
 800231e:	6826      	ldr	r6, [r4, #0]
 8002320:	494b      	ldr	r1, [pc, #300]	@ (8002450 <MQTT_Init+0x2bc>)
 8002322:	4630      	mov	r0, r6
 8002324:	f7ff fbf6 	bl	8001b14 <Wifi_CheckResponse>
 8002328:	2800      	cmp	r0, #0
 800232a:	d0e0      	beq.n	80022ee <MQTT_Init+0x15a>
            else if(Wifi_CheckResponse((char*)config->mqttPacketBuffer, "smartconfig connected wifi") == RESP_MSG_OK)
 800232c:	4949      	ldr	r1, [pc, #292]	@ (8002454 <MQTT_Init+0x2c0>)
 800232e:	4630      	mov	r0, r6
 8002330:	f7ff fbf0 	bl	8001b14 <Wifi_CheckResponse>
 8002334:	2800      	cmp	r0, #0
 8002336:	d1e2      	bne.n	80022fe <MQTT_Init+0x16a>
              mqtt_timer = 0;
 8002338:	4b40      	ldr	r3, [pc, #256]	@ (800243c <MQTT_Init+0x2a8>)
 800233a:	2200      	movs	r2, #0
 800233c:	701a      	strb	r2, [r3, #0]
              HAL_Delay(1000);
 800233e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002342:	f000 fea5 	bl	8003090 <HAL_Delay>
              while(MQTTInitCase == MQTT_INIT_STATE_WIFI_SMARTCONFIG)
 8002346:	4b3a      	ldr	r3, [pc, #232]	@ (8002430 <MQTT_Init+0x29c>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b02      	cmp	r3, #2
 800234c:	d1d7      	bne.n	80022fe <MQTT_Init+0x16a>
                checkFunc = Wifi_StopSmartConfig2((char*)config->mqttPacketBuffer, POLLING_MODE);
 800234e:	2100      	movs	r1, #0
 8002350:	6820      	ldr	r0, [r4, #0]
 8002352:	f7ff fd37 	bl	8001dc4 <Wifi_StopSmartConfig2>
                if(checkFunc == FUNC_OK)
 8002356:	2804      	cmp	r0, #4
 8002358:	d8f5      	bhi.n	8002346 <MQTT_Init+0x1b2>
 800235a:	a301      	add	r3, pc, #4	@ (adr r3, 8002360 <MQTT_Init+0x1cc>)
 800235c:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 8002360:	08002375 	.word	0x08002375
 8002364:	08002391 	.word	0x08002391
 8002368:	08002347 	.word	0x08002347
 800236c:	0800239f 	.word	0x0800239f
 8002370:	08002383 	.word	0x08002383
                  mqtt_timer = 0;
 8002374:	4b31      	ldr	r3, [pc, #196]	@ (800243c <MQTT_Init+0x2a8>)
 8002376:	2200      	movs	r2, #0
 8002378:	701a      	strb	r2, [r3, #0]
                  MQTTInitCase = MQTT_INIT_STATE_WIFI_SET_TIME;
 800237a:	4b2d      	ldr	r3, [pc, #180]	@ (8002430 <MQTT_Init+0x29c>)
 800237c:	2205      	movs	r2, #5
 800237e:	701a      	strb	r2, [r3, #0]
                  break;
 8002380:	e7bd      	b.n	80022fe <MQTT_Init+0x16a>
                  mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TX;            // Fire an error message on OLED and save log error
 8002382:	4b2f      	ldr	r3, [pc, #188]	@ (8002440 <MQTT_Init+0x2ac>)
 8002384:	220b      	movs	r2, #11
 8002386:	701a      	strb	r2, [r3, #0]
                  MQTTInitCase = MQTT_INIT_STATE_WIFI_SMARTCONFIG;
 8002388:	4b29      	ldr	r3, [pc, #164]	@ (8002430 <MQTT_Init+0x29c>)
 800238a:	2202      	movs	r2, #2
 800238c:	701a      	strb	r2, [r3, #0]
 800238e:	e7da      	b.n	8002346 <MQTT_Init+0x1b2>
                  mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_RX;            // Fire an error message on OLED and save log error
 8002390:	4b2b      	ldr	r3, [pc, #172]	@ (8002440 <MQTT_Init+0x2ac>)
 8002392:	220c      	movs	r2, #12
 8002394:	701a      	strb	r2, [r3, #0]
                  MQTTInitCase = MQTT_INIT_STATE_WIFI_SMARTCONFIG;
 8002396:	4b26      	ldr	r3, [pc, #152]	@ (8002430 <MQTT_Init+0x29c>)
 8002398:	2202      	movs	r2, #2
 800239a:	701a      	strb	r2, [r3, #0]
 800239c:	e7d3      	b.n	8002346 <MQTT_Init+0x1b2>
                  mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TIMEOUT;       // Fire an error message on OLED and save log error
 800239e:	4b28      	ldr	r3, [pc, #160]	@ (8002440 <MQTT_Init+0x2ac>)
 80023a0:	220d      	movs	r2, #13
 80023a2:	701a      	strb	r2, [r3, #0]
                  MQTTInitCase = MQTT_INIT_STATE_WIFI_SMARTCONFIG;
 80023a4:	4b22      	ldr	r3, [pc, #136]	@ (8002430 <MQTT_Init+0x29c>)
 80023a6:	2202      	movs	r2, #2
 80023a8:	701a      	strb	r2, [r3, #0]
 80023aa:	e7cc      	b.n	8002346 <MQTT_Init+0x1b2>
          HAL_TIM_Base_Stop_IT(TMR_ONESECOND);
 80023ac:	4825      	ldr	r0, [pc, #148]	@ (8002444 <MQTT_Init+0x2b0>)
 80023ae:	f004 ff55 	bl	800725c <HAL_TIM_Base_Stop_IT>
          if(MQTTInitCase != MQTT_INIT_STATE_WIFI_SET_TIME)
 80023b2:	4b1f      	ldr	r3, [pc, #124]	@ (8002430 <MQTT_Init+0x29c>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b05      	cmp	r3, #5
 80023b8:	f43f af6b 	beq.w	8002292 <MQTT_Init+0xfe>
            MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 80023bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002430 <MQTT_Init+0x29c>)
 80023be:	220a      	movs	r2, #10
 80023c0:	701a      	strb	r2, [r3, #0]
 80023c2:	e766      	b.n	8002292 <MQTT_Init+0xfe>
          mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TX;            // Fire an error message on OLED and save log error
 80023c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002440 <MQTT_Init+0x2ac>)
 80023c6:	220b      	movs	r2, #11
 80023c8:	701a      	strb	r2, [r3, #0]
          MQTTInitCase= MQTT_INIT_STATE_WIFI_SMARTCONFIG;
 80023ca:	4b19      	ldr	r3, [pc, #100]	@ (8002430 <MQTT_Init+0x29c>)
 80023cc:	2202      	movs	r2, #2
 80023ce:	701a      	strb	r2, [r3, #0]
 80023d0:	e75f      	b.n	8002292 <MQTT_Init+0xfe>
          mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_RX;            // Fire an error message on OLED and save log error
 80023d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002440 <MQTT_Init+0x2ac>)
 80023d4:	220c      	movs	r2, #12
 80023d6:	701a      	strb	r2, [r3, #0]
          MQTTInitCase= MQTT_INIT_STATE_WIFI_SMARTCONFIG;
 80023d8:	4b15      	ldr	r3, [pc, #84]	@ (8002430 <MQTT_Init+0x29c>)
 80023da:	2202      	movs	r2, #2
 80023dc:	701a      	strb	r2, [r3, #0]
 80023de:	e758      	b.n	8002292 <MQTT_Init+0xfe>
          mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TIMEOUT;       // Fire an error message on OLED and save log error
 80023e0:	4b17      	ldr	r3, [pc, #92]	@ (8002440 <MQTT_Init+0x2ac>)
 80023e2:	220d      	movs	r2, #13
 80023e4:	701a      	strb	r2, [r3, #0]
          MQTTInitCase = MQTT_INIT_STATE_WIFI_SMARTCONFIG;
 80023e6:	4b12      	ldr	r3, [pc, #72]	@ (8002430 <MQTT_Init+0x29c>)
 80023e8:	2202      	movs	r2, #2
 80023ea:	701a      	strb	r2, [r3, #0]
 80023ec:	e751      	b.n	8002292 <MQTT_Init+0xfe>
      checkFunc = Wifi_QAP2((char*)config->mqttPacketBuffer, POLLING_MODE);
 80023ee:	2100      	movs	r1, #0
 80023f0:	6820      	ldr	r0, [r4, #0]
 80023f2:	f7ff fd17 	bl	8001e24 <Wifi_QAP2>
      if(checkFunc == FUNC_OK)
 80023f6:	2804      	cmp	r0, #4
 80023f8:	d80a      	bhi.n	8002410 <MQTT_Init+0x27c>
 80023fa:	e8df f000 	tbb	[pc, r0]
 80023fe:	3403      	.short	0x3403
 8002400:	3b09      	.short	0x3b09
 8002402:	2d          	.byte	0x2d
 8002403:	00          	.byte	0x00
        mqtt_timer = 0;
 8002404:	4b0d      	ldr	r3, [pc, #52]	@ (800243c <MQTT_Init+0x2a8>)
 8002406:	2200      	movs	r2, #0
 8002408:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_SET_AP;
 800240a:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <MQTT_Init+0x29c>)
 800240c:	2204      	movs	r2, #4
 800240e:	701a      	strb	r2, [r3, #0]
      if(mqtt_timer > 20)
 8002410:	4b0a      	ldr	r3, [pc, #40]	@ (800243c <MQTT_Init+0x2a8>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b14      	cmp	r3, #20
 8002418:	f240 8190 	bls.w	800273c <MQTT_Init+0x5a8>
        mqtt_timer = 0;
 800241c:	4b07      	ldr	r3, [pc, #28]	@ (800243c <MQTT_Init+0x2a8>)
 800241e:	2200      	movs	r2, #0
 8002420:	701a      	strb	r2, [r3, #0]
        mqttErrorData.errorCode = MQTT_INIT_ERROR_WIFI_DISC_AP;
 8002422:	4b07      	ldr	r3, [pc, #28]	@ (8002440 <MQTT_Init+0x2ac>)
 8002424:	2204      	movs	r2, #4
 8002426:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 8002428:	4b01      	ldr	r3, [pc, #4]	@ (8002430 <MQTT_Init+0x29c>)
 800242a:	220a      	movs	r2, #10
 800242c:	701a      	strb	r2, [r3, #0]
 800242e:	e185      	b.n	800273c <MQTT_Init+0x5a8>
 8002430:	20000d20 	.word	0x20000d20
 8002434:	20000d12 	.word	0x20000d12
 8002438:	20000d26 	.word	0x20000d26
 800243c:	20000d11 	.word	0x20000d11
 8002440:	20000d24 	.word	0x20000d24
 8002444:	20000fd4 	.word	0x20000fd4
 8002448:	20000d28 	.word	0x20000d28
 800244c:	20000d48 	.word	0x20000d48
 8002450:	0800efd0 	.word	0x0800efd0
 8002454:	0800efe4 	.word	0x0800efe4
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TX;              // Fire an error message on OLED and save log error
 8002458:	4b9b      	ldr	r3, [pc, #620]	@ (80026c8 <MQTT_Init+0x534>)
 800245a:	220b      	movs	r2, #11
 800245c:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_DISC_AP;
 800245e:	4b9b      	ldr	r3, [pc, #620]	@ (80026cc <MQTT_Init+0x538>)
 8002460:	2203      	movs	r2, #3
 8002462:	701a      	strb	r2, [r3, #0]
 8002464:	e7d4      	b.n	8002410 <MQTT_Init+0x27c>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_RX;              // Fire an error message on OLED and save log error
 8002466:	4b98      	ldr	r3, [pc, #608]	@ (80026c8 <MQTT_Init+0x534>)
 8002468:	220c      	movs	r2, #12
 800246a:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_DISC_AP;
 800246c:	4b97      	ldr	r3, [pc, #604]	@ (80026cc <MQTT_Init+0x538>)
 800246e:	2203      	movs	r2, #3
 8002470:	701a      	strb	r2, [r3, #0]
 8002472:	e7cd      	b.n	8002410 <MQTT_Init+0x27c>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TIMEOUT;         // Fire an error message on OLED and save log error
 8002474:	4b94      	ldr	r3, [pc, #592]	@ (80026c8 <MQTT_Init+0x534>)
 8002476:	220d      	movs	r2, #13
 8002478:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_DISC_AP;
 800247a:	4b94      	ldr	r3, [pc, #592]	@ (80026cc <MQTT_Init+0x538>)
 800247c:	2203      	movs	r2, #3
 800247e:	701a      	strb	r2, [r3, #0]
 8002480:	e7c6      	b.n	8002410 <MQTT_Init+0x27c>
      checkFunc = Wifi_SetAP2((char*)config->mqttPacketBuffer, config->wifiID, config->wifiPassword, POLLING_MODE);
 8002482:	2300      	movs	r3, #0
 8002484:	68e2      	ldr	r2, [r4, #12]
 8002486:	68a1      	ldr	r1, [r4, #8]
 8002488:	6820      	ldr	r0, [r4, #0]
 800248a:	f7ff fcfb 	bl	8001e84 <Wifi_SetAP2>
      if(checkFunc == FUNC_OK)
 800248e:	2804      	cmp	r0, #4
 8002490:	d80a      	bhi.n	80024a8 <MQTT_Init+0x314>
 8002492:	e8df f000 	tbb	[pc, r0]
 8002496:	2003      	.short	0x2003
 8002498:	2709      	.short	0x2709
 800249a:	19          	.byte	0x19
 800249b:	00          	.byte	0x00
        mqtt_timer = 0;
 800249c:	4b8c      	ldr	r3, [pc, #560]	@ (80026d0 <MQTT_Init+0x53c>)
 800249e:	2200      	movs	r2, #0
 80024a0:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_SET_TIME;
 80024a2:	4b8a      	ldr	r3, [pc, #552]	@ (80026cc <MQTT_Init+0x538>)
 80024a4:	2205      	movs	r2, #5
 80024a6:	701a      	strb	r2, [r3, #0]
      if(mqtt_timer > 20)
 80024a8:	4b89      	ldr	r3, [pc, #548]	@ (80026d0 <MQTT_Init+0x53c>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b14      	cmp	r3, #20
 80024b0:	f240 8144 	bls.w	800273c <MQTT_Init+0x5a8>
        mqtt_timer = 0;
 80024b4:	4b86      	ldr	r3, [pc, #536]	@ (80026d0 <MQTT_Init+0x53c>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	701a      	strb	r2, [r3, #0]
        mqttErrorData.errorCode = MQTT_INIT_ERROR_WIFI_SET_AP;
 80024ba:	4b83      	ldr	r3, [pc, #524]	@ (80026c8 <MQTT_Init+0x534>)
 80024bc:	2205      	movs	r2, #5
 80024be:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 80024c0:	4b82      	ldr	r3, [pc, #520]	@ (80026cc <MQTT_Init+0x538>)
 80024c2:	220a      	movs	r2, #10
 80024c4:	701a      	strb	r2, [r3, #0]
 80024c6:	e139      	b.n	800273c <MQTT_Init+0x5a8>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TX;              // Fire an error message on OLED and save log error
 80024c8:	4b7f      	ldr	r3, [pc, #508]	@ (80026c8 <MQTT_Init+0x534>)
 80024ca:	220b      	movs	r2, #11
 80024cc:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_SET_AP;
 80024ce:	4b7f      	ldr	r3, [pc, #508]	@ (80026cc <MQTT_Init+0x538>)
 80024d0:	2204      	movs	r2, #4
 80024d2:	701a      	strb	r2, [r3, #0]
 80024d4:	e7e8      	b.n	80024a8 <MQTT_Init+0x314>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_RX;              // Fire an error message on OLED and save log error
 80024d6:	4b7c      	ldr	r3, [pc, #496]	@ (80026c8 <MQTT_Init+0x534>)
 80024d8:	220c      	movs	r2, #12
 80024da:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_SET_AP;
 80024dc:	4b7b      	ldr	r3, [pc, #492]	@ (80026cc <MQTT_Init+0x538>)
 80024de:	2204      	movs	r2, #4
 80024e0:	701a      	strb	r2, [r3, #0]
 80024e2:	e7e1      	b.n	80024a8 <MQTT_Init+0x314>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TIMEOUT;         // Fire an error message on OLED and save log error
 80024e4:	4b78      	ldr	r3, [pc, #480]	@ (80026c8 <MQTT_Init+0x534>)
 80024e6:	220d      	movs	r2, #13
 80024e8:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_SET_AP;
 80024ea:	4b78      	ldr	r3, [pc, #480]	@ (80026cc <MQTT_Init+0x538>)
 80024ec:	2204      	movs	r2, #4
 80024ee:	701a      	strb	r2, [r3, #0]
 80024f0:	e7da      	b.n	80024a8 <MQTT_Init+0x314>
      checkFunc = Wifi_SetTime2((char*)config->mqttPacketBuffer, config->timezone, POLLING_MODE);
 80024f2:	2200      	movs	r2, #0
 80024f4:	7c21      	ldrb	r1, [r4, #16]
 80024f6:	6820      	ldr	r0, [r4, #0]
 80024f8:	f7ff fd0a 	bl	8001f10 <Wifi_SetTime2>
      if(checkFunc == FUNC_OK)
 80024fc:	2804      	cmp	r0, #4
 80024fe:	d80a      	bhi.n	8002516 <MQTT_Init+0x382>
 8002500:	e8df f000 	tbb	[pc, r0]
 8002504:	27092003 	.word	0x27092003
 8002508:	19          	.byte	0x19
 8002509:	00          	.byte	0x00
        mqtt_timer = 0;
 800250a:	4b71      	ldr	r3, [pc, #452]	@ (80026d0 <MQTT_Init+0x53c>)
 800250c:	2200      	movs	r2, #0
 800250e:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_USER_CONFIG;
 8002510:	4b6e      	ldr	r3, [pc, #440]	@ (80026cc <MQTT_Init+0x538>)
 8002512:	2206      	movs	r2, #6
 8002514:	701a      	strb	r2, [r3, #0]
      if(mqtt_timer > 20)
 8002516:	4b6e      	ldr	r3, [pc, #440]	@ (80026d0 <MQTT_Init+0x53c>)
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	b2db      	uxtb	r3, r3
 800251c:	2b14      	cmp	r3, #20
 800251e:	f240 810d 	bls.w	800273c <MQTT_Init+0x5a8>
        mqtt_timer = 0;
 8002522:	4b6b      	ldr	r3, [pc, #428]	@ (80026d0 <MQTT_Init+0x53c>)
 8002524:	2200      	movs	r2, #0
 8002526:	701a      	strb	r2, [r3, #0]
        mqttErrorData.errorCode = MQTT_INIT_ERROR_WIFI_SET_TIME;
 8002528:	4b67      	ldr	r3, [pc, #412]	@ (80026c8 <MQTT_Init+0x534>)
 800252a:	2206      	movs	r2, #6
 800252c:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 800252e:	4b67      	ldr	r3, [pc, #412]	@ (80026cc <MQTT_Init+0x538>)
 8002530:	220a      	movs	r2, #10
 8002532:	701a      	strb	r2, [r3, #0]
 8002534:	e102      	b.n	800273c <MQTT_Init+0x5a8>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TX;              // Fire an error message on OLED and save log error
 8002536:	4b64      	ldr	r3, [pc, #400]	@ (80026c8 <MQTT_Init+0x534>)
 8002538:	220b      	movs	r2, #11
 800253a:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_SET_TIME;
 800253c:	4b63      	ldr	r3, [pc, #396]	@ (80026cc <MQTT_Init+0x538>)
 800253e:	2205      	movs	r2, #5
 8002540:	701a      	strb	r2, [r3, #0]
 8002542:	e7e8      	b.n	8002516 <MQTT_Init+0x382>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_RX;              // Fire an error message on OLED and save log error
 8002544:	4b60      	ldr	r3, [pc, #384]	@ (80026c8 <MQTT_Init+0x534>)
 8002546:	220c      	movs	r2, #12
 8002548:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_SET_TIME;
 800254a:	4b60      	ldr	r3, [pc, #384]	@ (80026cc <MQTT_Init+0x538>)
 800254c:	2205      	movs	r2, #5
 800254e:	701a      	strb	r2, [r3, #0]
 8002550:	e7e1      	b.n	8002516 <MQTT_Init+0x382>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TIMEOUT;         // Fire an error message on OLED and save log error
 8002552:	4b5d      	ldr	r3, [pc, #372]	@ (80026c8 <MQTT_Init+0x534>)
 8002554:	220d      	movs	r2, #13
 8002556:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_WIFI_SET_TIME;
 8002558:	4b5c      	ldr	r3, [pc, #368]	@ (80026cc <MQTT_Init+0x538>)
 800255a:	2205      	movs	r2, #5
 800255c:	701a      	strb	r2, [r3, #0]
 800255e:	e7da      	b.n	8002516 <MQTT_Init+0x382>
      checkFunc = Wifi_MqttUserConfig2((char*)config->mqttPacketBuffer, config->mode_mqtt, config->clientID,
 8002560:	2300      	movs	r3, #0
 8002562:	9301      	str	r3, [sp, #4]
 8002564:	69e3      	ldr	r3, [r4, #28]
 8002566:	9300      	str	r3, [sp, #0]
 8002568:	69a3      	ldr	r3, [r4, #24]
 800256a:	6962      	ldr	r2, [r4, #20]
 800256c:	7c61      	ldrb	r1, [r4, #17]
 800256e:	6820      	ldr	r0, [r4, #0]
 8002570:	f7ff fd0c 	bl	8001f8c <Wifi_MqttUserConfig2>
      if(checkFunc == FUNC_OK)
 8002574:	2804      	cmp	r0, #4
 8002576:	d80d      	bhi.n	8002594 <MQTT_Init+0x400>
 8002578:	e8df f000 	tbb	[pc, r0]
 800257c:	2a0c2303 	.word	0x2a0c2303
 8002580:	1c          	.byte	0x1c
 8002581:	00          	.byte	0x00
        mqtt_timer = 0;
 8002582:	4b53      	ldr	r3, [pc, #332]	@ (80026d0 <MQTT_Init+0x53c>)
 8002584:	2200      	movs	r2, #0
 8002586:	701a      	strb	r2, [r3, #0]
        flag_mqtt_init_done = SET;
 8002588:	4b52      	ldr	r3, [pc, #328]	@ (80026d4 <MQTT_Init+0x540>)
 800258a:	2201      	movs	r2, #1
 800258c:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_CONN;
 800258e:	4b4f      	ldr	r3, [pc, #316]	@ (80026cc <MQTT_Init+0x538>)
 8002590:	2208      	movs	r2, #8
 8002592:	701a      	strb	r2, [r3, #0]
      if(mqtt_timer > 20)
 8002594:	4b4e      	ldr	r3, [pc, #312]	@ (80026d0 <MQTT_Init+0x53c>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	b2db      	uxtb	r3, r3
 800259a:	2b14      	cmp	r3, #20
 800259c:	f240 80ce 	bls.w	800273c <MQTT_Init+0x5a8>
        mqtt_timer = 0;
 80025a0:	4b4b      	ldr	r3, [pc, #300]	@ (80026d0 <MQTT_Init+0x53c>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	701a      	strb	r2, [r3, #0]
        mqttErrorData.errorCode = MQTT_INIT_ERROR_MQTT_USER_CONFIG;
 80025a6:	4b48      	ldr	r3, [pc, #288]	@ (80026c8 <MQTT_Init+0x534>)
 80025a8:	2207      	movs	r2, #7
 80025aa:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 80025ac:	4b47      	ldr	r3, [pc, #284]	@ (80026cc <MQTT_Init+0x538>)
 80025ae:	220a      	movs	r2, #10
 80025b0:	701a      	strb	r2, [r3, #0]
 80025b2:	e0c3      	b.n	800273c <MQTT_Init+0x5a8>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TX;              // Fire an error message on OLED and save log error
 80025b4:	4b44      	ldr	r3, [pc, #272]	@ (80026c8 <MQTT_Init+0x534>)
 80025b6:	220b      	movs	r2, #11
 80025b8:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_USER_CONFIG;
 80025ba:	4b44      	ldr	r3, [pc, #272]	@ (80026cc <MQTT_Init+0x538>)
 80025bc:	2206      	movs	r2, #6
 80025be:	701a      	strb	r2, [r3, #0]
 80025c0:	e7e8      	b.n	8002594 <MQTT_Init+0x400>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_RX;              // Fire an error message on OLED and save log error
 80025c2:	4b41      	ldr	r3, [pc, #260]	@ (80026c8 <MQTT_Init+0x534>)
 80025c4:	220c      	movs	r2, #12
 80025c6:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_USER_CONFIG;
 80025c8:	4b40      	ldr	r3, [pc, #256]	@ (80026cc <MQTT_Init+0x538>)
 80025ca:	2206      	movs	r2, #6
 80025cc:	701a      	strb	r2, [r3, #0]
 80025ce:	e7e1      	b.n	8002594 <MQTT_Init+0x400>
        MQTTInitCase = MQTT_INIT_STATE_MQTT_USER_CONFIG;
 80025d0:	4b3e      	ldr	r3, [pc, #248]	@ (80026cc <MQTT_Init+0x538>)
 80025d2:	2206      	movs	r2, #6
 80025d4:	701a      	strb	r2, [r3, #0]
 80025d6:	e7dd      	b.n	8002594 <MQTT_Init+0x400>
      checkFunc = Wifi_MqttConnConfig2((char*)config->mqttPacketBuffer, config->keepAlive,
 80025d8:	2300      	movs	r3, #0
 80025da:	9301      	str	r3, [sp, #4]
 80025dc:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80025e0:	9300      	str	r3, [sp, #0]
 80025e2:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 80025e6:	f894 2022 	ldrb.w	r2, [r4, #34]	@ 0x22
 80025ea:	8c21      	ldrh	r1, [r4, #32]
 80025ec:	6820      	ldr	r0, [r4, #0]
 80025ee:	f7ff fd11 	bl	8002014 <Wifi_MqttConnConfig2>
      if(checkFunc == FUNC_OK)
 80025f2:	2804      	cmp	r0, #4
 80025f4:	d80a      	bhi.n	800260c <MQTT_Init+0x478>
 80025f6:	e8df f000 	tbb	[pc, r0]
 80025fa:	2003      	.short	0x2003
 80025fc:	2709      	.short	0x2709
 80025fe:	19          	.byte	0x19
 80025ff:	00          	.byte	0x00
        mqtt_timer = 0;
 8002600:	4b33      	ldr	r3, [pc, #204]	@ (80026d0 <MQTT_Init+0x53c>)
 8002602:	2200      	movs	r2, #0
 8002604:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_CONN;
 8002606:	4b31      	ldr	r3, [pc, #196]	@ (80026cc <MQTT_Init+0x538>)
 8002608:	2208      	movs	r2, #8
 800260a:	701a      	strb	r2, [r3, #0]
      if(mqtt_timer > 20)
 800260c:	4b30      	ldr	r3, [pc, #192]	@ (80026d0 <MQTT_Init+0x53c>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b14      	cmp	r3, #20
 8002614:	f240 8092 	bls.w	800273c <MQTT_Init+0x5a8>
        mqtt_timer = 0;
 8002618:	4b2d      	ldr	r3, [pc, #180]	@ (80026d0 <MQTT_Init+0x53c>)
 800261a:	2200      	movs	r2, #0
 800261c:	701a      	strb	r2, [r3, #0]
        mqttErrorData.errorCode = MQTT_INIT_ERROR_MQTT_CONN_CONFIG;
 800261e:	4b2a      	ldr	r3, [pc, #168]	@ (80026c8 <MQTT_Init+0x534>)
 8002620:	2208      	movs	r2, #8
 8002622:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 8002624:	4b29      	ldr	r3, [pc, #164]	@ (80026cc <MQTT_Init+0x538>)
 8002626:	220a      	movs	r2, #10
 8002628:	701a      	strb	r2, [r3, #0]
 800262a:	e087      	b.n	800273c <MQTT_Init+0x5a8>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TX;              // Fire an error message on OLED and save log error
 800262c:	4b26      	ldr	r3, [pc, #152]	@ (80026c8 <MQTT_Init+0x534>)
 800262e:	220b      	movs	r2, #11
 8002630:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_CONN_CONFIG;
 8002632:	4b26      	ldr	r3, [pc, #152]	@ (80026cc <MQTT_Init+0x538>)
 8002634:	2207      	movs	r2, #7
 8002636:	701a      	strb	r2, [r3, #0]
 8002638:	e7e8      	b.n	800260c <MQTT_Init+0x478>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_RX;              // Fire an error message on OLED and save log error
 800263a:	4b23      	ldr	r3, [pc, #140]	@ (80026c8 <MQTT_Init+0x534>)
 800263c:	220c      	movs	r2, #12
 800263e:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_CONN_CONFIG;
 8002640:	4b22      	ldr	r3, [pc, #136]	@ (80026cc <MQTT_Init+0x538>)
 8002642:	2207      	movs	r2, #7
 8002644:	701a      	strb	r2, [r3, #0]
 8002646:	e7e1      	b.n	800260c <MQTT_Init+0x478>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TIMEOUT;         // Fire an error message on OLED and save log error
 8002648:	4b1f      	ldr	r3, [pc, #124]	@ (80026c8 <MQTT_Init+0x534>)
 800264a:	220d      	movs	r2, #13
 800264c:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_CONN_CONFIG;
 800264e:	4b1f      	ldr	r3, [pc, #124]	@ (80026cc <MQTT_Init+0x538>)
 8002650:	2207      	movs	r2, #7
 8002652:	701a      	strb	r2, [r3, #0]
 8002654:	e7da      	b.n	800260c <MQTT_Init+0x478>
      checkFunc = Wifi_MqttConn2((char*)config->mqttPacketBuffer, config->brokerAddress,config->reconnect, POLLING_MODE);
 8002656:	2300      	movs	r3, #0
 8002658:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 800265c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800265e:	6820      	ldr	r0, [r4, #0]
 8002660:	f7ff fd1c 	bl	800209c <Wifi_MqttConn2>
      if(checkFunc == FUNC_OK)
 8002664:	2804      	cmp	r0, #4
 8002666:	d843      	bhi.n	80026f0 <MQTT_Init+0x55c>
 8002668:	e8df f000 	tbb	[pc, r0]
 800266c:	58425108 	.word	0x58425108
 8002670:	3c          	.byte	0x3c
 8002671:	00          	.byte	0x00
          else if(mqtt_timer > 200)
 8002672:	4b17      	ldr	r3, [pc, #92]	@ (80026d0 <MQTT_Init+0x53c>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2bc8      	cmp	r3, #200	@ 0xc8
 800267a:	d81e      	bhi.n	80026ba <MQTT_Init+0x526>
        while (MQTTInitCase == MQTT_INIT_STATE_MQTT_CONN)
 800267c:	4b13      	ldr	r3, [pc, #76]	@ (80026cc <MQTT_Init+0x538>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	2b08      	cmp	r3, #8
 8002682:	d135      	bne.n	80026f0 <MQTT_Init+0x55c>
          checkFunc = Wifi_GetMqttConn2((char*)config->mqttPacketBuffer, POLLING_MODE);
 8002684:	2100      	movs	r1, #0
 8002686:	6820      	ldr	r0, [r4, #0]
 8002688:	f7ff fd48 	bl	800211c <Wifi_GetMqttConn2>
          if(checkFunc == FUNC_OK && config->mqttPacketBuffer[26] == '4')
 800268c:	4603      	mov	r3, r0
 800268e:	2800      	cmp	r0, #0
 8002690:	d1ef      	bne.n	8002672 <MQTT_Init+0x4de>
 8002692:	6822      	ldr	r2, [r4, #0]
 8002694:	7e92      	ldrb	r2, [r2, #26]
 8002696:	2a34      	cmp	r2, #52	@ 0x34
 8002698:	d1eb      	bne.n	8002672 <MQTT_Init+0x4de>
            mqtt_timer = 0;
 800269a:	2200      	movs	r2, #0
 800269c:	490c      	ldr	r1, [pc, #48]	@ (80026d0 <MQTT_Init+0x53c>)
 800269e:	700a      	strb	r2, [r1, #0]
            mqtt_timer_en = RESET;
 80026a0:	490d      	ldr	r1, [pc, #52]	@ (80026d8 <MQTT_Init+0x544>)
 80026a2:	700a      	strb	r2, [r1, #0]
            flag_mqtt_connect = SET;
 80026a4:	2201      	movs	r2, #1
 80026a6:	490d      	ldr	r1, [pc, #52]	@ (80026dc <MQTT_Init+0x548>)
 80026a8:	700a      	strb	r2, [r1, #0]
            flag_mqtt_init_done = SET;
 80026aa:	490a      	ldr	r1, [pc, #40]	@ (80026d4 <MQTT_Init+0x540>)
 80026ac:	700a      	strb	r2, [r1, #0]
            MQTTInitCase = MQTT_INIT_STATE_END_CASE;
 80026ae:	2209      	movs	r2, #9
 80026b0:	4906      	ldr	r1, [pc, #24]	@ (80026cc <MQTT_Init+0x538>)
 80026b2:	700a      	strb	r2, [r1, #0]
            MQTTSubInitCase = MQTT_SUB_INIT;
 80026b4:	490a      	ldr	r1, [pc, #40]	@ (80026e0 <MQTT_Init+0x54c>)
 80026b6:	700a      	strb	r2, [r1, #0]
            return FUNC_SUCCESSFUL;
 80026b8:	e06d      	b.n	8002796 <MQTT_Init+0x602>
            mqtt_timer = 0;
 80026ba:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <MQTT_Init+0x53c>)
 80026bc:	2200      	movs	r2, #0
 80026be:	701a      	strb	r2, [r3, #0]
            MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 80026c0:	4b02      	ldr	r3, [pc, #8]	@ (80026cc <MQTT_Init+0x538>)
 80026c2:	220a      	movs	r2, #10
 80026c4:	701a      	strb	r2, [r3, #0]
 80026c6:	e7d9      	b.n	800267c <MQTT_Init+0x4e8>
 80026c8:	20000d24 	.word	0x20000d24
 80026cc:	20000d20 	.word	0x20000d20
 80026d0:	20000d11 	.word	0x20000d11
 80026d4:	20000d25 	.word	0x20000d25
 80026d8:	20000d12 	.word	0x20000d12
 80026dc:	20000d21 	.word	0x20000d21
 80026e0:	200000c8 	.word	0x200000c8
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TX;              // Fire an error message on OLED and save log error
 80026e4:	4b2d      	ldr	r3, [pc, #180]	@ (800279c <MQTT_Init+0x608>)
 80026e6:	220b      	movs	r2, #11
 80026e8:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_CONN;
 80026ea:	4b2d      	ldr	r3, [pc, #180]	@ (80027a0 <MQTT_Init+0x60c>)
 80026ec:	2208      	movs	r2, #8
 80026ee:	701a      	strb	r2, [r3, #0]
      if(mqtt_timer > 100)
 80026f0:	4b2c      	ldr	r3, [pc, #176]	@ (80027a4 <MQTT_Init+0x610>)
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b64      	cmp	r3, #100	@ 0x64
 80026f8:	d920      	bls.n	800273c <MQTT_Init+0x5a8>
        mqtt_timer = 0;
 80026fa:	4b2a      	ldr	r3, [pc, #168]	@ (80027a4 <MQTT_Init+0x610>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	701a      	strb	r2, [r3, #0]
        mqttErrorData.errorCode = MQTT_INIT_ERROR_MQTT_CONN_FAIL;
 8002700:	4b26      	ldr	r3, [pc, #152]	@ (800279c <MQTT_Init+0x608>)
 8002702:	2209      	movs	r2, #9
 8002704:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_TIMEOUT;
 8002706:	4b26      	ldr	r3, [pc, #152]	@ (80027a0 <MQTT_Init+0x60c>)
 8002708:	220a      	movs	r2, #10
 800270a:	701a      	strb	r2, [r3, #0]
 800270c:	e016      	b.n	800273c <MQTT_Init+0x5a8>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_RX;              // Fire an error message on OLED and save log error
 800270e:	4b23      	ldr	r3, [pc, #140]	@ (800279c <MQTT_Init+0x608>)
 8002710:	220c      	movs	r2, #12
 8002712:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_CONN;
 8002714:	4b22      	ldr	r3, [pc, #136]	@ (80027a0 <MQTT_Init+0x60c>)
 8002716:	2208      	movs	r2, #8
 8002718:	701a      	strb	r2, [r3, #0]
 800271a:	e7e9      	b.n	80026f0 <MQTT_Init+0x55c>
        mqttErrorData.errorCode = MQTT_INIT_ERROR_FUNC_TIMEOUT;         // Fire an error message on OLED and save log error
 800271c:	4b1f      	ldr	r3, [pc, #124]	@ (800279c <MQTT_Init+0x608>)
 800271e:	220d      	movs	r2, #13
 8002720:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_MQTT_CONN;
 8002722:	4b1f      	ldr	r3, [pc, #124]	@ (80027a0 <MQTT_Init+0x60c>)
 8002724:	2208      	movs	r2, #8
 8002726:	701a      	strb	r2, [r3, #0]
 8002728:	e7e2      	b.n	80026f0 <MQTT_Init+0x55c>
      while(mqttConnTryCount < MQTT_CONN_MAX_TRY)
 800272a:	2d02      	cmp	r5, #2
 800272c:	d804      	bhi.n	8002738 <MQTT_Init+0x5a4>
        mqttConnTryCount++;
 800272e:	3501      	adds	r5, #1
 8002730:	b2ed      	uxtb	r5, r5
        MQTTInitCase = MQTT_INIT_STATE_WIFI_RESET;
 8002732:	4b1b      	ldr	r3, [pc, #108]	@ (80027a0 <MQTT_Init+0x60c>)
 8002734:	2200      	movs	r2, #0
 8002736:	701a      	strb	r2, [r3, #0]
      if(mqttConnTryCount == MQTT_CONN_MAX_TRY)
 8002738:	2d03      	cmp	r5, #3
 800273a:	d01f      	beq.n	800277c <MQTT_Init+0x5e8>
  while(MQTTInitCase != MQTT_INIT_STATE_END_CASE){
 800273c:	4b18      	ldr	r3, [pc, #96]	@ (80027a0 <MQTT_Init+0x60c>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2b09      	cmp	r3, #9
 8002742:	d025      	beq.n	8002790 <MQTT_Init+0x5fc>
    switch (MQTTInitCase){
 8002744:	2b0a      	cmp	r3, #10
 8002746:	d8f9      	bhi.n	800273c <MQTT_Init+0x5a8>
 8002748:	a201      	add	r2, pc, #4	@ (adr r2, 8002750 <MQTT_Init+0x5bc>)
 800274a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800274e:	bf00      	nop
 8002750:	080021a3 	.word	0x080021a3
 8002754:	08002219 	.word	0x08002219
 8002758:	08002287 	.word	0x08002287
 800275c:	080023ef 	.word	0x080023ef
 8002760:	08002483 	.word	0x08002483
 8002764:	080024f3 	.word	0x080024f3
 8002768:	08002561 	.word	0x08002561
 800276c:	080025d9 	.word	0x080025d9
 8002770:	08002657 	.word	0x08002657
 8002774:	0800273d 	.word	0x0800273d
 8002778:	0800272b 	.word	0x0800272b
        mqtt_timer_en = RESET;
 800277c:	2500      	movs	r5, #0
 800277e:	4b0a      	ldr	r3, [pc, #40]	@ (80027a8 <MQTT_Init+0x614>)
 8002780:	701d      	strb	r5, [r3, #0]
        flag_mqtt_error = FUNC_ERROR;
 8002782:	4b0a      	ldr	r3, [pc, #40]	@ (80027ac <MQTT_Init+0x618>)
 8002784:	2201      	movs	r2, #1
 8002786:	701a      	strb	r2, [r3, #0]
        MQTTInitCase = MQTT_INIT_STATE_END_CASE;
 8002788:	4b05      	ldr	r3, [pc, #20]	@ (80027a0 <MQTT_Init+0x60c>)
 800278a:	2209      	movs	r2, #9
 800278c:	701a      	strb	r2, [r3, #0]
 800278e:	e7d5      	b.n	800273c <MQTT_Init+0x5a8>
  return flag_mqtt_error;
 8002790:	4b06      	ldr	r3, [pc, #24]	@ (80027ac <MQTT_Init+0x618>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	b2db      	uxtb	r3, r3
}
 8002796:	4618      	mov	r0, r3
 8002798:	b002      	add	sp, #8
 800279a:	bd70      	pop	{r4, r5, r6, pc}
 800279c:	20000d24 	.word	0x20000d24
 80027a0:	20000d20 	.word	0x20000d20
 80027a4:	20000d11 	.word	0x20000d11
 80027a8:	20000d12 	.word	0x20000d12
 80027ac:	20000d26 	.word	0x20000d26

080027b0 <Wifi_MqttSub2>:


FUNC_StatusTypeDef Wifi_MqttSub2(char *buffer, const char *topic , uint8_t qos, MQTT_DataRecvModeTypeDef mode)
{
 80027b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027b2:	b09b      	sub	sp, #108	@ 0x6c
 80027b4:	4604      	mov	r4, r0
 80027b6:	460d      	mov	r5, r1
 80027b8:	4616      	mov	r6, r2
 80027ba:	461f      	mov	r7, r3
  HAL_StatusTypeDef checkCmd;
  HAL_StatusTypeDef checkRcv;
  WIFI_RespMsgTypeDef checkResp;
  char cmd[100] = {0};
 80027bc:	2264      	movs	r2, #100	@ 0x64
 80027be:	2100      	movs	r1, #0
 80027c0:	a801      	add	r0, sp, #4
 80027c2:	f00a f8c5 	bl	800c950 <memset>

  sprintf(cmd, "AT+MQTTSUB=0,\"%s\",%d\r\n", topic, qos);
 80027c6:	4633      	mov	r3, r6
 80027c8:	462a      	mov	r2, r5
 80027ca:	4917      	ldr	r1, [pc, #92]	@ (8002828 <Wifi_MqttSub2+0x78>)
 80027cc:	a801      	add	r0, sp, #4
 80027ce:	f009 ffc5 	bl	800c75c <siprintf>
  checkCmd = Wifi_SendCommand(cmd);
 80027d2:	a801      	add	r0, sp, #4
 80027d4:	f7ff f9fc 	bl	8001bd0 <Wifi_SendCommand>

  if(checkCmd == HAL_OK)
 80027d8:	b9d8      	cbnz	r0, 8002812 <Wifi_MqttSub2+0x62>
 80027da:	4605      	mov	r5, r0
  {
    checkRcv = Wifi_Receive(buffer, 200, WIFI_FUNCS_STD_TIMEOUT, mode);
 80027dc:	463b      	mov	r3, r7
 80027de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027e2:	21c8      	movs	r1, #200	@ 0xc8
 80027e4:	4620      	mov	r0, r4
 80027e6:	f7ff fa1d 	bl	8001c24 <Wifi_Receive>

    if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 80027ea:	4606      	mov	r6, r0
 80027ec:	b108      	cbz	r0, 80027f2 <Wifi_MqttSub2+0x42>
 80027ee:	2803      	cmp	r0, #3
 80027f0:	d113      	bne.n	800281a <Wifi_MqttSub2+0x6a>
    {
      checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 80027f2:	4b0e      	ldr	r3, [pc, #56]	@ (800282c <Wifi_MqttSub2+0x7c>)
 80027f4:	6819      	ldr	r1, [r3, #0]
 80027f6:	4620      	mov	r0, r4
 80027f8:	f7ff f98c 	bl	8001b14 <Wifi_CheckResponse>

      if(checkResp == RESP_MSG_OK)
 80027fc:	b178      	cbz	r0, 800281e <Wifi_MqttSub2+0x6e>
        return FUNC_OK;
      else if(checkResp == RESP_MSG_ERROR || checkResp == RESP_MSG_CMD)
 80027fe:	1e83      	subs	r3, r0, #2
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b01      	cmp	r3, #1
 8002804:	d90d      	bls.n	8002822 <Wifi_MqttSub2+0x72>
        return FUNC_RX_ERROR;
      else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 8002806:	2805      	cmp	r0, #5
 8002808:	d104      	bne.n	8002814 <Wifi_MqttSub2+0x64>
 800280a:	2e03      	cmp	r6, #3
 800280c:	d102      	bne.n	8002814 <Wifi_MqttSub2+0x64>
        return FUNC_TIMEOUT;
 800280e:	4635      	mov	r5, r6
 8002810:	e000      	b.n	8002814 <Wifi_MqttSub2+0x64>
    }
    else
      return (FUNC_StatusTypeDef)checkRcv;
  }
  else
    return FUNC_TX_ERROR;
 8002812:	2504      	movs	r5, #4

  return FUNC_OK;
}
 8002814:	4628      	mov	r0, r5
 8002816:	b01b      	add	sp, #108	@ 0x6c
 8002818:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return (FUNC_StatusTypeDef)checkRcv;
 800281a:	4605      	mov	r5, r0
 800281c:	e7fa      	b.n	8002814 <Wifi_MqttSub2+0x64>
        return FUNC_OK;
 800281e:	4605      	mov	r5, r0
 8002820:	e7f8      	b.n	8002814 <Wifi_MqttSub2+0x64>
        return FUNC_RX_ERROR;
 8002822:	2501      	movs	r5, #1
 8002824:	e7f6      	b.n	8002814 <Wifi_MqttSub2+0x64>
 8002826:	bf00      	nop
 8002828:	0800f000 	.word	0x0800f000
 800282c:	200000c4 	.word	0x200000c4

08002830 <Wifi_SendCommand2>:

  return FUNC_OK;
}

HAL_StatusTypeDef Wifi_SendCommand2(const char* cmd)
{
 8002830:	b570      	push	{r4, r5, r6, lr}
 8002832:	4606      	mov	r6, r0
  HAL_StatusTypeDef checkStatus;
  uint32_t dataSize = strlen(cmd);
 8002834:	f7fd fcf4 	bl	8000220 <strlen>
 8002838:	4604      	mov	r4, r0
  uint32_t timeout = 500; // Base timeout
  if (dataSize > 1000) {
 800283a:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800283e:	d80d      	bhi.n	800285c <Wifi_SendCommand2+0x2c>
  uint32_t timeout = 500; // Base timeout
 8002840:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
    timeout = (dataSize / 100) * 100 + 2000;
    printf("*** Large data send: %lu bytes, timeout: %lu ms ***\n", dataSize, timeout);
  }
  checkStatus = HAL_UART_Transmit(&UART_WIFI, (uint8_t*) cmd, dataSize, timeout);
 8002844:	462b      	mov	r3, r5
 8002846:	b2a2      	uxth	r2, r4
 8002848:	4631      	mov	r1, r6
 800284a:	480e      	ldr	r0, [pc, #56]	@ (8002884 <Wifi_SendCommand2+0x54>)
 800284c:	f005 fe61 	bl	8008512 <HAL_UART_Transmit>
 8002850:	4605      	mov	r5, r0
  // Add delay after large transmissions
  if (dataSize > 1000) {
 8002852:	f5b4 7f7a 	cmp.w	r4, #1000	@ 0x3e8
 8002856:	d810      	bhi.n	800287a <Wifi_SendCommand2+0x4a>
    HAL_Delay(200);
  }
  return checkStatus;
}
 8002858:	4628      	mov	r0, r5
 800285a:	bd70      	pop	{r4, r5, r6, pc}
    timeout = (dataSize / 100) * 100 + 2000;
 800285c:	4d0a      	ldr	r5, [pc, #40]	@ (8002888 <Wifi_SendCommand2+0x58>)
 800285e:	fba5 3500 	umull	r3, r5, r5, r0
 8002862:	096d      	lsrs	r5, r5, #5
 8002864:	2364      	movs	r3, #100	@ 0x64
 8002866:	fb03 f505 	mul.w	r5, r3, r5
 800286a:	f505 65fa 	add.w	r5, r5, #2000	@ 0x7d0
    printf("*** Large data send: %lu bytes, timeout: %lu ms ***\n", dataSize, timeout);
 800286e:	462a      	mov	r2, r5
 8002870:	4601      	mov	r1, r0
 8002872:	4806      	ldr	r0, [pc, #24]	@ (800288c <Wifi_SendCommand2+0x5c>)
 8002874:	f009 fecc 	bl	800c610 <iprintf>
 8002878:	e7e4      	b.n	8002844 <Wifi_SendCommand2+0x14>
    HAL_Delay(200);
 800287a:	20c8      	movs	r0, #200	@ 0xc8
 800287c:	f000 fc08 	bl	8003090 <HAL_Delay>
 8002880:	e7ea      	b.n	8002858 <Wifi_SendCommand2+0x28>
 8002882:	bf00      	nop
 8002884:	2000111c 	.word	0x2000111c
 8002888:	51eb851f 	.word	0x51eb851f
 800288c:	0800f018 	.word	0x0800f018

08002890 <Wifi_MqttPubRaw2>:

FUNC_StatusTypeDef Wifi_MqttPubRaw2( char *buffer, char *topic, uint16_t dataSize, char *data,
								   MQTT_CC_QosTypeDef qos, MQTT_CC_RtnTypeDef retain, MQTT_DataRecvModeTypeDef mode){
 8002890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002894:	b0bb      	sub	sp, #236	@ 0xec
 8002896:	4606      	mov	r6, r0
 8002898:	9102      	str	r1, [sp, #8]
 800289a:	9203      	str	r2, [sp, #12]
 800289c:	9304      	str	r3, [sp, #16]
 800289e:	f89d b110 	ldrb.w	fp, [sp, #272]	@ 0x110
 80028a2:	f89d a114 	ldrb.w	sl, [sp, #276]	@ 0x114
 80028a6:	f89d 8118 	ldrb.w	r8, [sp, #280]	@ 0x118
 80028aa:	2500      	movs	r5, #0
	WIFI_RespMsgTypeDef checkResp;

	uint8_t atCommandTimeoutCounter = 0;
	uint8_t atCommandBusyCounter = 0;
	uint8_t rawDataBusyCounter = 0;
    uint8_t respSize = strlen(topic) + PUB_RESP_DATA_RMNG_CHAR_COUNT;
 80028ac:	4608      	mov	r0, r1
 80028ae:	f7fd fcb7 	bl	8000220 <strlen>
 80028b2:	b2c7      	uxtb	r7, r0
 80028b4:	3724      	adds	r7, #36	@ 0x24
 80028b6:	b2ff      	uxtb	r7, r7
	char cmd[200] = {0};
 80028b8:	22c8      	movs	r2, #200	@ 0xc8
 80028ba:	4629      	mov	r1, r5
 80028bc:	a808      	add	r0, sp, #32
 80028be:	f00a f847 	bl	800c950 <memset>
	HAL_UART_AbortReceive_IT(&UART_WIFI);
 80028c2:	484c      	ldr	r0, [pc, #304]	@ (80029f4 <Wifi_MqttPubRaw2+0x164>)
 80028c4:	f004 ff1c 	bl	8007700 <HAL_UART_AbortReceive_IT>
	uint8_t rawDataBusyCounter = 0;
 80028c8:	9506      	str	r5, [sp, #24]
	uint8_t atCommandBusyCounter = 0;
 80028ca:	9505      	str	r5, [sp, #20]
	uint8_t atCommandTimeoutCounter = 0;
 80028cc:	9507      	str	r5, [sp, #28]
	MQTT_PubRawDataTypeDef PubRawDataCase = MQTT_PUB_RAW_AT_COMMAND_SEND;
 80028ce:	462c      	mov	r4, r5

	while(PubRawDataCase != MQTT_PUB_RAW_END_CASE)
 80028d0:	e00e      	b.n	80028f0 <Wifi_MqttPubRaw2+0x60>
		{
			switch(PubRawDataCase)
			{
			case MQTT_PUB_RAW_AT_COMMAND_SEND:

				sprintf(cmd, "AT+MQTTPUBRAW=0,\"%s\",%d,%d,%d\r\n", topic, dataSize , qos, retain);
 80028d2:	f8cd a004 	str.w	sl, [sp, #4]
 80028d6:	f8cd b000 	str.w	fp, [sp]
 80028da:	9b03      	ldr	r3, [sp, #12]
 80028dc:	9a02      	ldr	r2, [sp, #8]
 80028de:	4946      	ldr	r1, [pc, #280]	@ (80029f8 <Wifi_MqttPubRaw2+0x168>)
 80028e0:	a808      	add	r0, sp, #32
 80028e2:	f009 ff3b 	bl	800c75c <siprintf>
				checkCmd = Wifi_SendCommand2(cmd);
 80028e6:	a808      	add	r0, sp, #32
 80028e8:	f7ff ffa2 	bl	8002830 <Wifi_SendCommand2>
 80028ec:	4605      	mov	r5, r0

				PubRawDataCase = MQTT_PUB_RAW_AT_COMMAND_RECEIVE;
 80028ee:	2401      	movs	r4, #1
			switch(PubRawDataCase)
 80028f0:	2c03      	cmp	r4, #3
 80028f2:	d8fd      	bhi.n	80028f0 <Wifi_MqttPubRaw2+0x60>
 80028f4:	a301      	add	r3, pc, #4	@ (adr r3, 80028fc <Wifi_MqttPubRaw2+0x6c>)
 80028f6:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
 80028fa:	bf00      	nop
 80028fc:	080028d3 	.word	0x080028d3
 8002900:	0800290d 	.word	0x0800290d
 8002904:	0800296d 	.word	0x0800296d
 8002908:	08002989 	.word	0x08002989

				break;

			case MQTT_PUB_RAW_AT_COMMAND_RECEIVE:

				if(checkCmd == HAL_OK)
 800290c:	2d00      	cmp	r5, #0
 800290e:	d167      	bne.n	80029e0 <Wifi_MqttPubRaw2+0x150>
				{
					checkRcv = Wifi_Receive(buffer, respSize, 500, mode);
 8002910:	4643      	mov	r3, r8
 8002912:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002916:	4639      	mov	r1, r7
 8002918:	4630      	mov	r0, r6
 800291a:	f7ff f983 	bl	8001c24 <Wifi_Receive>

					if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 800291e:	4681      	mov	r9, r0
 8002920:	b108      	cbz	r0, 8002926 <Wifi_MqttPubRaw2+0x96>
 8002922:	2803      	cmp	r0, #3
 8002924:	d1e4      	bne.n	80028f0 <Wifi_MqttPubRaw2+0x60>
					{
						checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 8002926:	4b35      	ldr	r3, [pc, #212]	@ (80029fc <Wifi_MqttPubRaw2+0x16c>)
 8002928:	6819      	ldr	r1, [r3, #0]
 800292a:	4630      	mov	r0, r6
 800292c:	f7ff f8f2 	bl	8001b14 <Wifi_CheckResponse>

						if(checkResp == RESP_MSG_OK)
 8002930:	2805      	cmp	r0, #5
 8002932:	d80f      	bhi.n	8002954 <Wifi_MqttPubRaw2+0xc4>
 8002934:	e8df f000 	tbb	[pc, r0]
 8002938:	0e500350 	.word	0x0e500350
 800293c:	0b0e      	.short	0x0b0e
							PubRawDataCase = MQTT_PUB_RAW_DATA_SEND;

						else if(checkResp == RESP_MSG_BUSY)
						{
							atCommandBusyCounter++;
 800293e:	9b05      	ldr	r3, [sp, #20]
 8002940:	3301      	adds	r3, #1
 8002942:	b2db      	uxtb	r3, r3
 8002944:	9305      	str	r3, [sp, #20]
							if(atCommandBusyCounter <= 3)
 8002946:	2b03      	cmp	r3, #3
 8002948:	d848      	bhi.n	80029dc <Wifi_MqttPubRaw2+0x14c>
								PubRawDataCase = MQTT_PUB_RAW_AT_COMMAND_SEND;
 800294a:	462c      	mov	r4, r5
 800294c:	e7d0      	b.n	80028f0 <Wifi_MqttPubRaw2+0x60>

						else if(checkResp == RESP_MSG_ERROR /*|| checkResp == RESP_MSG_CMD*/)
							PubRawDataCase = MQTT_PUB_RAW_DATA_SEND;


						else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT)
 800294e:	f1b9 0f03 	cmp.w	r9, #3
 8002952:	d003      	beq.n	800295c <Wifi_MqttPubRaw2+0xcc>
								PubRawDataCase = MQTT_PUB_RAW_AT_COMMAND_RECEIVE;
							else
								PubRawDataCase = MQTT_PUB_RAW_DATA_SEND;
						}

            else if(checkResp == RESP_MSG_FAIL){
 8002954:	2804      	cmp	r0, #4
 8002956:	d1cb      	bne.n	80028f0 <Wifi_MqttPubRaw2+0x60>

              PubRawDataCase = MQTT_PUB_RAW_AT_COMMAND_SEND;
 8002958:	462c      	mov	r4, r5
 800295a:	e7c9      	b.n	80028f0 <Wifi_MqttPubRaw2+0x60>
							atCommandTimeoutCounter++;
 800295c:	9b07      	ldr	r3, [sp, #28]
 800295e:	3301      	adds	r3, #1
 8002960:	b2db      	uxtb	r3, r3
 8002962:	9307      	str	r3, [sp, #28]
							if(atCommandTimeoutCounter <= 10)
 8002964:	2b0a      	cmp	r3, #10
 8002966:	d9c3      	bls.n	80028f0 <Wifi_MqttPubRaw2+0x60>
								PubRawDataCase = MQTT_PUB_RAW_DATA_SEND;
 8002968:	2402      	movs	r4, #2
 800296a:	e7c1      	b.n	80028f0 <Wifi_MqttPubRaw2+0x60>
				    return FUNC_TX_ERROR;

				break;

			case MQTT_PUB_RAW_DATA_SEND:
				Wifi_Receive(buffer, 300, 1000, mode);
 800296c:	4643      	mov	r3, r8
 800296e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002972:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8002976:	4630      	mov	r0, r6
 8002978:	f7ff f954 	bl	8001c24 <Wifi_Receive>
				checkCmd = Wifi_SendCommand2(data);
 800297c:	9804      	ldr	r0, [sp, #16]
 800297e:	f7ff ff57 	bl	8002830 <Wifi_SendCommand2>
 8002982:	4605      	mov	r5, r0
				PubRawDataCase = MQTT_PUB_RAW_DATA_RECEIVE;
 8002984:	2403      	movs	r4, #3

				break;
 8002986:	e7b3      	b.n	80028f0 <Wifi_MqttPubRaw2+0x60>

			case MQTT_PUB_RAW_DATA_RECEIVE:

				if(checkCmd == HAL_OK)
 8002988:	bb65      	cbnz	r5, 80029e4 <Wifi_MqttPubRaw2+0x154>
				{
					checkRcv = Wifi_Receive(buffer, 400, 1000, mode);
 800298a:	4643      	mov	r3, r8
 800298c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002990:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002994:	4630      	mov	r0, r6
 8002996:	f7ff f945 	bl	8001c24 <Wifi_Receive>

					if(checkRcv == HAL_OK || checkRcv == HAL_TIMEOUT)
 800299a:	4681      	mov	r9, r0
 800299c:	b108      	cbz	r0, 80029a2 <Wifi_MqttPubRaw2+0x112>
 800299e:	2803      	cmp	r0, #3
 80029a0:	d1a6      	bne.n	80028f0 <Wifi_MqttPubRaw2+0x60>
					{
						checkResp = Wifi_CheckResponse(buffer, RESP_PUB_RAW_OK);
 80029a2:	4b17      	ldr	r3, [pc, #92]	@ (8002a00 <Wifi_MqttPubRaw2+0x170>)
 80029a4:	6819      	ldr	r1, [r3, #0]
 80029a6:	4630      	mov	r0, r6
 80029a8:	f7ff f8b4 	bl	8001b14 <Wifi_CheckResponse>

						if(checkResp == RESP_MSG_OK)
 80029ac:	2805      	cmp	r0, #5
 80029ae:	d80f      	bhi.n	80029d0 <Wifi_MqttPubRaw2+0x140>
 80029b0:	e8df f000 	tbb	[pc, r0]
 80029b4:	0e1a031b 	.word	0x0e1a031b
 80029b8:	0b0e      	.short	0x0b0e
							PubRawDataCase = MQTT_PUB_RAW_END_CASE;

						else if(checkResp == RESP_MSG_BUSY)
						{
							rawDataBusyCounter++;
 80029ba:	9b06      	ldr	r3, [sp, #24]
 80029bc:	3301      	adds	r3, #1
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	9306      	str	r3, [sp, #24]
							if(rawDataBusyCounter <= 3){
 80029c2:	2b03      	cmp	r3, #3
 80029c4:	d994      	bls.n	80028f0 <Wifi_MqttPubRaw2+0x60>
								PubRawDataCase = MQTT_PUB_RAW_DATA_RECEIVE;
							}else{
								PubRawDataCase = MQTT_PUB_RAW_END_CASE;
								return FUNC_BUSY;
 80029c6:	2002      	movs	r0, #2
 80029c8:	e00f      	b.n	80029ea <Wifi_MqttPubRaw2+0x15a>
							}
						}else if(checkResp == RESP_MSG_ERROR /*|| checkResp == RESP_MSG_CMD*/){
							PubRawDataCase = MQTT_PUB_RAW_END_CASE;
							return FUNC_RX_ERROR;

						}else if(checkResp == RESP_MSG_NONE && checkRcv == HAL_TIMEOUT){
 80029ca:	f1b9 0f03 	cmp.w	r9, #3
 80029ce:	d00f      	beq.n	80029f0 <Wifi_MqttPubRaw2+0x160>
							PubRawDataCase = MQTT_PUB_RAW_END_CASE;
							return FUNC_TIMEOUT;

						}
            else if(checkResp == RESP_MSG_FAIL){
 80029d0:	2804      	cmp	r0, #4
 80029d2:	d18d      	bne.n	80028f0 <Wifi_MqttPubRaw2+0x60>
              PubRawDataCase = MQTT_PUB_RAW_DATA_RECEIVE;

              return FUNC_FAIL;
 80029d4:	2005      	movs	r0, #5
 80029d6:	e008      	b.n	80029ea <Wifi_MqttPubRaw2+0x15a>
						checkResp = Wifi_CheckResponse(buffer, RESP_OK);
 80029d8:	2402      	movs	r4, #2
 80029da:	e789      	b.n	80028f0 <Wifi_MqttPubRaw2+0x60>
								PubRawDataCase = MQTT_PUB_RAW_DATA_SEND;
 80029dc:	2402      	movs	r4, #2
 80029de:	e787      	b.n	80028f0 <Wifi_MqttPubRaw2+0x60>
				    return FUNC_TX_ERROR;
 80029e0:	2004      	movs	r0, #4
 80029e2:	e002      	b.n	80029ea <Wifi_MqttPubRaw2+0x15a>
            }
					}
				}  else
				    return FUNC_TX_ERROR;
 80029e4:	2004      	movs	r0, #4
 80029e6:	e000      	b.n	80029ea <Wifi_MqttPubRaw2+0x15a>
							return FUNC_RX_ERROR;
 80029e8:	2001      	movs	r0, #1

				break;
			}
		}
	return FUNC_OK;
}
 80029ea:	b03b      	add	sp, #236	@ 0xec
 80029ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							return FUNC_TIMEOUT;
 80029f0:	4648      	mov	r0, r9
 80029f2:	e7fa      	b.n	80029ea <Wifi_MqttPubRaw2+0x15a>
 80029f4:	2000111c 	.word	0x2000111c
 80029f8:	0800f050 	.word	0x0800f050
 80029fc:	200000c4 	.word	0x200000c4
 8002a00:	200000b0 	.word	0x200000b0

08002a04 <Wifi_MqttSubInit>:




FUNC_StatusTypeDef Wifi_MqttSubInit(char *buffer, const char *topic , uint8_t QoS)
{
 8002a04:	b570      	push	{r4, r5, r6, lr}
 8002a06:	4606      	mov	r6, r0
 8002a08:	460d      	mov	r5, r1
 8002a0a:	4614      	mov	r4, r2
  MQTTSubInitCase = MQTT_SUB_INIT;
 8002a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a4c <Wifi_MqttSubInit+0x48>)
 8002a0e:	2209      	movs	r2, #9
 8002a10:	701a      	strb	r2, [r3, #0]
  while(MQTTSubInitCase != MQTT_SUB_INIT_STATE_END_CASE){
 8002a12:	4b0e      	ldr	r3, [pc, #56]	@ (8002a4c <Wifi_MqttSubInit+0x48>)
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	2b10      	cmp	r3, #16
 8002a18:	d011      	beq.n	8002a3e <Wifi_MqttSubInit+0x3a>
    FUNC_StatusTypeDef checkFunc = FUNC_OK;

    switch(MQTTSubInitCase)
 8002a1a:	2b09      	cmp	r3, #9
 8002a1c:	d1f9      	bne.n	8002a12 <Wifi_MqttSubInit+0xe>
    {
    case MQTT_SUB_INIT:
      checkFunc = Wifi_MqttSub2(buffer, topic, QoS, POLLING_MODE);
 8002a1e:	2300      	movs	r3, #0
 8002a20:	4622      	mov	r2, r4
 8002a22:	4629      	mov	r1, r5
 8002a24:	4630      	mov	r0, r6
 8002a26:	f7ff fec3 	bl	80027b0 <Wifi_MqttSub2>

      if(checkFunc == FUNC_OK)
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	b120      	cbz	r0, 8002a38 <Wifi_MqttSubInit+0x34>
      {
        MQTTSubInitCase = MQTT_SUB_INIT_STATE_END_CASE;
        return FUNC_OK;
      }
      else if(checkFunc == FUNC_RX_ERROR)
 8002a2e:	2801      	cmp	r0, #1
 8002a30:	d007      	beq.n	8002a42 <Wifi_MqttSubInit+0x3e>
      {
        MQTTSubInitCase = MQTT_SUB_INIT;
        return FUNC_RX_ERROR;
      }
      else if(checkFunc == FUNC_TIMEOUT)
 8002a32:	2803      	cmp	r0, #3
 8002a34:	d1ed      	bne.n	8002a12 <Wifi_MqttSubInit+0xe>
 8002a36:	e002      	b.n	8002a3e <Wifi_MqttSubInit+0x3a>
        MQTTSubInitCase = MQTT_SUB_INIT_STATE_END_CASE;
 8002a38:	4a04      	ldr	r2, [pc, #16]	@ (8002a4c <Wifi_MqttSubInit+0x48>)
 8002a3a:	2110      	movs	r1, #16
 8002a3c:	7011      	strb	r1, [r2, #0]
      }

      break;
    }
  }
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	bd70      	pop	{r4, r5, r6, pc}
        MQTTSubInitCase = MQTT_SUB_INIT;
 8002a42:	4a02      	ldr	r2, [pc, #8]	@ (8002a4c <Wifi_MqttSubInit+0x48>)
 8002a44:	2109      	movs	r1, #9
 8002a46:	7011      	strb	r1, [r2, #0]
        return FUNC_RX_ERROR;
 8002a48:	e7f9      	b.n	8002a3e <Wifi_MqttSubInit+0x3a>
 8002a4a:	bf00      	nop
 8002a4c:	200000c8 	.word	0x200000c8

08002a50 <charToInt>:
    }
  }
}

void charToInt(uint8_t *charArray, uint8_t *intNum, uint8_t length)
{
 8002a50:	b500      	push	{lr}
 8002a52:	b083      	sub	sp, #12
  uint8_t tempCharArray[3] = {0};
 8002a54:	2300      	movs	r3, #0
 8002a56:	f8ad 3004 	strh.w	r3, [sp, #4]
 8002a5a:	f88d 3006 	strb.w	r3, [sp, #6]
  uint8_t tempIntArray[3] = {0};
 8002a5e:	f8ad 3000 	strh.w	r3, [sp]
 8002a62:	f88d 3002 	strb.w	r3, [sp, #2]

  for(uint8_t i = 0; i < length; i++)
 8002a66:	e001      	b.n	8002a6c <charToInt+0x1c>
 8002a68:	3301      	adds	r3, #1
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d213      	bcs.n	8002a98 <charToInt+0x48>
  {
    tempCharArray[i] = charArray[i];
 8002a70:	f810 c003 	ldrb.w	ip, [r0, r3]
 8002a74:	f103 0e08 	add.w	lr, r3, #8
 8002a78:	44ee      	add	lr, sp
 8002a7a:	f80e cc04 	strb.w	ip, [lr, #-4]

    if (tempCharArray[i] >= '0' && tempCharArray[i] <= '9') {
 8002a7e:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8002a82:	fa5f fc8c 	uxtb.w	ip, ip
 8002a86:	f1bc 0f09 	cmp.w	ip, #9
 8002a8a:	d8ed      	bhi.n	8002a68 <charToInt+0x18>
      tempIntArray[i] = tempCharArray[i] - '0';
 8002a8c:	f103 0e08 	add.w	lr, r3, #8
 8002a90:	44ee      	add	lr, sp
 8002a92:	f80e cc08 	strb.w	ip, [lr, #-8]
 8002a96:	e7e7      	b.n	8002a68 <charToInt+0x18>
    }
  }

  switch(length)
 8002a98:	2a02      	cmp	r2, #2
 8002a9a:	d009      	beq.n	8002ab0 <charToInt+0x60>
 8002a9c:	2a03      	cmp	r2, #3
 8002a9e:	d011      	beq.n	8002ac4 <charToInt+0x74>
 8002aa0:	2a01      	cmp	r2, #1
 8002aa2:	d102      	bne.n	8002aaa <charToInt+0x5a>
  {
  case 1:
    intNum[0] = tempIntArray[0];
 8002aa4:	f89d 3000 	ldrb.w	r3, [sp]
 8002aa8:	700b      	strb	r3, [r1, #0]

  case 3:
    intNum[0] = 100 * tempIntArray[0] + 10 * tempIntArray[1] + tempIntArray[2];
    break;
  }
}
 8002aaa:	b003      	add	sp, #12
 8002aac:	f85d fb04 	ldr.w	pc, [sp], #4
    intNum[0] = 10 * tempIntArray[0] + tempIntArray[1];
 8002ab0:	f89d 3000 	ldrb.w	r3, [sp]
 8002ab4:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8002ab8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002abc:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8002ac0:	700b      	strb	r3, [r1, #0]
    break;
 8002ac2:	e7f2      	b.n	8002aaa <charToInt+0x5a>
    intNum[0] = 100 * tempIntArray[0] + 10 * tempIntArray[1] + tempIntArray[2];
 8002ac4:	f89d 2000 	ldrb.w	r2, [sp]
 8002ac8:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8002acc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002ad0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002ad4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	700b      	strb	r3, [r1, #0]
}
 8002ae8:	e7df      	b.n	8002aaa <charToInt+0x5a>
	...

08002aec <UART_MqttSubRecvParser>:
{
 8002aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aee:	4607      	mov	r7, r0
 8002af0:	460e      	mov	r6, r1
 8002af2:	4615      	mov	r5, r2
  for(uint16_t i = 0; i < dataBufferSize; i++)
 8002af4:	2400      	movs	r4, #0
 8002af6:	e004      	b.n	8002b02 <UART_MqttSubRecvParser+0x16>
      if(dataBuffer[i] == '+')
 8002af8:	5d33      	ldrb	r3, [r6, r4]
 8002afa:	2b2b      	cmp	r3, #43	@ 0x2b
 8002afc:	d01e      	beq.n	8002b3c <UART_MqttSubRecvParser+0x50>
  for(uint16_t i = 0; i < dataBufferSize; i++)
 8002afe:	3401      	adds	r4, #1
 8002b00:	b2a4      	uxth	r4, r4
 8002b02:	42ac      	cmp	r4, r5
 8002b04:	f080 8095 	bcs.w	8002c32 <UART_MqttSubRecvParser+0x146>
    switch(subRecvParserState)
 8002b08:	4b4a      	ldr	r3, [pc, #296]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b08      	cmp	r3, #8
 8002b0e:	f200 808c 	bhi.w	8002c2a <UART_MqttSubRecvParser+0x13e>
 8002b12:	a201      	add	r2, pc, #4	@ (adr r2, 8002b18 <UART_MqttSubRecvParser+0x2c>)
 8002b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b18:	08002af9 	.word	0x08002af9
 8002b1c:	08002b4d 	.word	0x08002b4d
 8002b20:	08002b6b 	.word	0x08002b6b
 8002b24:	08002b8b 	.word	0x08002b8b
 8002b28:	08002b99 	.word	0x08002b99
 8002b2c:	08002bb9 	.word	0x08002bb9
 8002b30:	08002bc7 	.word	0x08002bc7
 8002b34:	08002bf5 	.word	0x08002bf5
 8002b38:	08002c13 	.word	0x08002c13
        memset(dataLength, 0, 3);
 8002b3c:	4b3e      	ldr	r3, [pc, #248]	@ (8002c38 <UART_MqttSubRecvParser+0x14c>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	801a      	strh	r2, [r3, #0]
 8002b42:	709a      	strb	r2, [r3, #2]
        subRecvParserState = MQTT_CB_SYNC_START2;
 8002b44:	4b3b      	ldr	r3, [pc, #236]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002b46:	2201      	movs	r2, #1
 8002b48:	701a      	strb	r2, [r3, #0]
 8002b4a:	e7d8      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
      if(dataBuffer[i] == 'M')
 8002b4c:	5d33      	ldrb	r3, [r6, r4]
 8002b4e:	2b4d      	cmp	r3, #77	@ 0x4d
 8002b50:	d005      	beq.n	8002b5e <UART_MqttSubRecvParser+0x72>
        rcvDataSize = 0;
 8002b52:	2300      	movs	r3, #0
 8002b54:	4a39      	ldr	r2, [pc, #228]	@ (8002c3c <UART_MqttSubRecvParser+0x150>)
 8002b56:	7013      	strb	r3, [r2, #0]
        subRecvParserState = MQTT_CB_SYNC_START1;
 8002b58:	4a36      	ldr	r2, [pc, #216]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002b5a:	7013      	strb	r3, [r2, #0]
 8002b5c:	e7cf      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
    	index_databuffer = i;
 8002b5e:	4b38      	ldr	r3, [pc, #224]	@ (8002c40 <UART_MqttSubRecvParser+0x154>)
 8002b60:	701c      	strb	r4, [r3, #0]
        subRecvParserState = MQTT_CB_SYNC_START3;
 8002b62:	4b34      	ldr	r3, [pc, #208]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002b64:	2202      	movs	r2, #2
 8002b66:	701a      	strb	r2, [r3, #0]
 8002b68:	e7c9      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
      if(dataBuffer[index_databuffer + 4] == 'S')
 8002b6a:	4b35      	ldr	r3, [pc, #212]	@ (8002c40 <UART_MqttSubRecvParser+0x154>)
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	4433      	add	r3, r6
 8002b70:	791b      	ldrb	r3, [r3, #4]
 8002b72:	2b53      	cmp	r3, #83	@ 0x53
 8002b74:	d005      	beq.n	8002b82 <UART_MqttSubRecvParser+0x96>
        rcvDataSize = 0;
 8002b76:	2300      	movs	r3, #0
 8002b78:	4a30      	ldr	r2, [pc, #192]	@ (8002c3c <UART_MqttSubRecvParser+0x150>)
 8002b7a:	7013      	strb	r3, [r2, #0]
        subRecvParserState = MQTT_CB_SYNC_START1;
 8002b7c:	4a2d      	ldr	r2, [pc, #180]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002b7e:	7013      	strb	r3, [r2, #0]
 8002b80:	e7bd      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
        subRecvParserState = MQTT_CB_TOPIC_CAPTURE_START;
 8002b82:	4b2c      	ldr	r3, [pc, #176]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002b84:	2203      	movs	r2, #3
 8002b86:	701a      	strb	r2, [r3, #0]
 8002b88:	e7b9      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
      if(dataBuffer[i] == '"')
 8002b8a:	5d33      	ldrb	r3, [r6, r4]
 8002b8c:	2b22      	cmp	r3, #34	@ 0x22
 8002b8e:	d1b6      	bne.n	8002afe <UART_MqttSubRecvParser+0x12>
        subRecvParserState = MQTT_CB_TOPIC_CAPTURE;
 8002b90:	4b28      	ldr	r3, [pc, #160]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002b92:	2204      	movs	r2, #4
 8002b94:	701a      	strb	r2, [r3, #0]
 8002b96:	e7b2      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
      if(dataBuffer[i] == '"')
 8002b98:	5d33      	ldrb	r3, [r6, r4]
 8002b9a:	2b22      	cmp	r3, #34	@ 0x22
 8002b9c:	d005      	beq.n	8002baa <UART_MqttSubRecvParser+0xbe>
        messageData->topic_id[rcvDataSize++] = dataBuffer[i];
 8002b9e:	4927      	ldr	r1, [pc, #156]	@ (8002c3c <UART_MqttSubRecvParser+0x150>)
 8002ba0:	780a      	ldrb	r2, [r1, #0]
 8002ba2:	1c50      	adds	r0, r2, #1
 8002ba4:	7008      	strb	r0, [r1, #0]
 8002ba6:	54bb      	strb	r3, [r7, r2]
 8002ba8:	e7a9      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
        rcvDataSize = 0;
 8002baa:	4b24      	ldr	r3, [pc, #144]	@ (8002c3c <UART_MqttSubRecvParser+0x150>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	701a      	strb	r2, [r3, #0]
        subRecvParserState = MQTT_CB_DATASIZE_CAPTURE_START;
 8002bb0:	4b20      	ldr	r3, [pc, #128]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002bb2:	2205      	movs	r2, #5
 8002bb4:	701a      	strb	r2, [r3, #0]
 8002bb6:	e7a2      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
      if(dataBuffer[i] == ',')
 8002bb8:	5d33      	ldrb	r3, [r6, r4]
 8002bba:	2b2c      	cmp	r3, #44	@ 0x2c
 8002bbc:	d19f      	bne.n	8002afe <UART_MqttSubRecvParser+0x12>
        subRecvParserState = MQTT_CB_DATASIZE_CAPTURE;
 8002bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002bc0:	2206      	movs	r2, #6
 8002bc2:	701a      	strb	r2, [r3, #0]
 8002bc4:	e79b      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
      if(dataBuffer[i] == ',')
 8002bc6:	5d33      	ldrb	r3, [r6, r4]
 8002bc8:	2b2c      	cmp	r3, #44	@ 0x2c
 8002bca:	d006      	beq.n	8002bda <UART_MqttSubRecvParser+0xee>
        dataLength[rcvDataSize++] = dataBuffer[i];
 8002bcc:	491b      	ldr	r1, [pc, #108]	@ (8002c3c <UART_MqttSubRecvParser+0x150>)
 8002bce:	780a      	ldrb	r2, [r1, #0]
 8002bd0:	1c50      	adds	r0, r2, #1
 8002bd2:	7008      	strb	r0, [r1, #0]
 8002bd4:	4918      	ldr	r1, [pc, #96]	@ (8002c38 <UART_MqttSubRecvParser+0x14c>)
 8002bd6:	548b      	strb	r3, [r1, r2]
 8002bd8:	e791      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
        rcvDataSize = 0;
 8002bda:	4b18      	ldr	r3, [pc, #96]	@ (8002c3c <UART_MqttSubRecvParser+0x150>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	701a      	strb	r2, [r3, #0]
        charToInt((uint8_t*)dataLength, &messageData->data_length, 3);
 8002be0:	2203      	movs	r2, #3
 8002be2:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 8002be6:	4814      	ldr	r0, [pc, #80]	@ (8002c38 <UART_MqttSubRecvParser+0x14c>)
 8002be8:	f7ff ff32 	bl	8002a50 <charToInt>
        subRecvParserState = MQTT_CB_DATA_CAPTURE;
 8002bec:	4b11      	ldr	r3, [pc, #68]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002bee:	2207      	movs	r2, #7
 8002bf0:	701a      	strb	r2, [r3, #0]
 8002bf2:	e784      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
      if(dataBuffer[i] == '\r')
 8002bf4:	5d32      	ldrb	r2, [r6, r4]
 8002bf6:	2a0d      	cmp	r2, #13
 8002bf8:	d007      	beq.n	8002c0a <UART_MqttSubRecvParser+0x11e>
        messageData->data[rcvDataSize++] = dataBuffer[i];
 8002bfa:	4910      	ldr	r1, [pc, #64]	@ (8002c3c <UART_MqttSubRecvParser+0x150>)
 8002bfc:	780b      	ldrb	r3, [r1, #0]
 8002bfe:	1c58      	adds	r0, r3, #1
 8002c00:	7008      	strb	r0, [r1, #0]
 8002c02:	443b      	add	r3, r7
 8002c04:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
 8002c08:	e779      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
        subRecvParserState = MQTT_CB_SYNC_STOP;
 8002c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002c0c:	2208      	movs	r2, #8
 8002c0e:	701a      	strb	r2, [r3, #0]
 8002c10:	e775      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
      if(dataBuffer[i] == '\n')
 8002c12:	5d33      	ldrb	r3, [r6, r4]
 8002c14:	2b0a      	cmp	r3, #10
 8002c16:	f47f af72 	bne.w	8002afe <UART_MqttSubRecvParser+0x12>
      	index_databuffer = 0;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	4a08      	ldr	r2, [pc, #32]	@ (8002c40 <UART_MqttSubRecvParser+0x154>)
 8002c1e:	7013      	strb	r3, [r2, #0]
        rcvDataSize = 0;
 8002c20:	4a06      	ldr	r2, [pc, #24]	@ (8002c3c <UART_MqttSubRecvParser+0x150>)
 8002c22:	7013      	strb	r3, [r2, #0]
        subRecvParserState = MQTT_CB_SYNC_START1;
 8002c24:	4a03      	ldr	r2, [pc, #12]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002c26:	7013      	strb	r3, [r2, #0]
 8002c28:	e769      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
      subRecvParserState = MQTT_CB_SYNC_START1;
 8002c2a:	4b02      	ldr	r3, [pc, #8]	@ (8002c34 <UART_MqttSubRecvParser+0x148>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	701a      	strb	r2, [r3, #0]
      break;
 8002c30:	e765      	b.n	8002afe <UART_MqttSubRecvParser+0x12>
}
 8002c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c34:	20000d1f 	.word	0x20000d1f
 8002c38:	20000d1c 	.word	0x20000d1c
 8002c3c:	20000d19 	.word	0x20000d19
 8002c40:	20000d23 	.word	0x20000d23

08002c44 <UART_MqttPacketParser>:
{
 8002c44:	b570      	push	{r4, r5, r6, lr}
 8002c46:	4605      	mov	r5, r0
 8002c48:	460c      	mov	r4, r1
 8002c4a:	4616      	mov	r6, r2
  if(strstr(dataPacket, MQTT_SUBRECV) != NULL)
 8002c4c:	4b11      	ldr	r3, [pc, #68]	@ (8002c94 <UART_MqttPacketParser+0x50>)
 8002c4e:	6819      	ldr	r1, [r3, #0]
 8002c50:	4620      	mov	r0, r4
 8002c52:	f009 febb 	bl	800c9cc <strstr>
 8002c56:	b128      	cbz	r0, 8002c64 <UART_MqttPacketParser+0x20>
    UART_MqttSubRecvParser(messageData, dataPacket, dataSize);
 8002c58:	4632      	mov	r2, r6
 8002c5a:	4621      	mov	r1, r4
 8002c5c:	4628      	mov	r0, r5
 8002c5e:	f7ff ff45 	bl	8002aec <UART_MqttSubRecvParser>
}
 8002c62:	bd70      	pop	{r4, r5, r6, pc}
  else if(strstr(dataPacket, MQTTCONNECTED) != NULL)
 8002c64:	4b0c      	ldr	r3, [pc, #48]	@ (8002c98 <UART_MqttPacketParser+0x54>)
 8002c66:	6819      	ldr	r1, [r3, #0]
 8002c68:	4620      	mov	r0, r4
 8002c6a:	f009 feaf 	bl	800c9cc <strstr>
 8002c6e:	b130      	cbz	r0, 8002c7e <UART_MqttPacketParser+0x3a>
    flag_mqtt_connect = SET;
 8002c70:	4b0a      	ldr	r3, [pc, #40]	@ (8002c9c <UART_MqttPacketParser+0x58>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	701a      	strb	r2, [r3, #0]
    flag_mqtt_error = RESET;
 8002c76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <UART_MqttPacketParser+0x5c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	701a      	strb	r2, [r3, #0]
 8002c7c:	e7f1      	b.n	8002c62 <UART_MqttPacketParser+0x1e>
  else if(strstr(dataPacket, MQTTDISCONNECTED) != NULL)
 8002c7e:	4b09      	ldr	r3, [pc, #36]	@ (8002ca4 <UART_MqttPacketParser+0x60>)
 8002c80:	6819      	ldr	r1, [r3, #0]
 8002c82:	4620      	mov	r0, r4
 8002c84:	f009 fea2 	bl	800c9cc <strstr>
 8002c88:	2800      	cmp	r0, #0
 8002c8a:	d0ea      	beq.n	8002c62 <UART_MqttPacketParser+0x1e>
	  flag_mqtt_connect = RESET;
 8002c8c:	4b03      	ldr	r3, [pc, #12]	@ (8002c9c <UART_MqttPacketParser+0x58>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	701a      	strb	r2, [r3, #0]
}
 8002c92:	e7e6      	b.n	8002c62 <UART_MqttPacketParser+0x1e>
 8002c94:	200000b8 	.word	0x200000b8
 8002c98:	200000a8 	.word	0x200000a8
 8002c9c:	20000d21 	.word	0x20000d21
 8002ca0:	20000d26 	.word	0x20000d26
 8002ca4:	200000ac 	.word	0x200000ac

08002ca8 <Wifi_WaitMqttData>:
}



void Wifi_WaitMqttData()
{
 8002ca8:	b508      	push	{r3, lr}
    // BREAKPOINT 13: Wifi_WaitMqttData fonksiyonu arld - bu satra breakpoint koy

    // UART interrupt' enable et
    if (!__HAL_UART_GET_IT_SOURCE(&UART_WIFI, UART_IT_RXNE)) {
 8002caa:	4b16      	ldr	r3, [pc, #88]	@ (8002d04 <Wifi_WaitMqttData+0x5c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	f012 0f20 	tst.w	r2, #32
 8002cb4:	d103      	bne.n	8002cbe <Wifi_WaitMqttData+0x16>
        __HAL_UART_ENABLE_IT(&UART_WIFI, UART_IT_RXNE);
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	f042 0220 	orr.w	r2, r2, #32
 8002cbc:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8002cbe:	4b12      	ldr	r3, [pc, #72]	@ (8002d08 <Wifi_WaitMqttData+0x60>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
    }

    // NVIC interrupt' enable et
    if (!NVIC_GetEnableIRQ(LPUART1_IRQn)) {
 8002cc2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002cc6:	d102      	bne.n	8002cce <Wifi_WaitMqttData+0x26>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d08 <Wifi_WaitMqttData+0x60>)
 8002cca:	2240      	movs	r2, #64	@ 0x40
 8002ccc:	605a      	str	r2, [r3, #4]
        NVIC_EnableIRQ(LPUART1_IRQn);
    }

    // UART RX busy kontrol
    HAL_UART_StateTypeDef uart_state = HAL_UART_GetState(&UART_WIFI);
 8002cce:	480d      	ldr	r0, [pc, #52]	@ (8002d04 <Wifi_WaitMqttData+0x5c>)
 8002cd0:	f005 f9de 	bl	8008090 <HAL_UART_GetState>
    if (uart_state == HAL_UART_STATE_BUSY_RX || uart_state == HAL_UART_STATE_BUSY_TX_RX) {
 8002cd4:	3822      	subs	r0, #34	@ 0x22
 8002cd6:	2801      	cmp	r0, #1
 8002cd8:	d90c      	bls.n	8002cf4 <Wifi_WaitMqttData+0x4c>
        HAL_UART_AbortReceive_IT(&UART_WIFI);
    }

    // flag_mqtt_rx_done'u temizle - yeni mesaj iin hazrlk
    extern volatile FlagStatus flag_mqtt_rx_done;
    flag_mqtt_rx_done = RESET;
 8002cda:	4b0c      	ldr	r3, [pc, #48]	@ (8002d0c <Wifi_WaitMqttData+0x64>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	701a      	strb	r2, [r3, #0]

    // BREAKPOINT 14: HAL_UART_Receive_IT arlacak - bu satra breakpoint koy

    HAL_StatusTypeDef uart_status = HAL_UART_Receive_IT(&UART_WIFI , (uint8_t*)mqttDataBuffer, 1);
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	490b      	ldr	r1, [pc, #44]	@ (8002d10 <Wifi_WaitMqttData+0x68>)
 8002ce4:	4807      	ldr	r0, [pc, #28]	@ (8002d04 <Wifi_WaitMqttData+0x5c>)
 8002ce6:	f005 fe0b 	bl	8008900 <HAL_UART_Receive_IT>

    if (uart_status != HAL_OK) {
 8002cea:	b138      	cbz	r0, 8002cfc <Wifi_WaitMqttData+0x54>
    	printf("BREAKPOINT 15: HAL_UART_Receive_IT baarsz");
 8002cec:	4809      	ldr	r0, [pc, #36]	@ (8002d14 <Wifi_WaitMqttData+0x6c>)
 8002cee:	f009 fc8f 	bl	800c610 <iprintf>
    } else {
    	printf("BREAKPOINT 16: HAL_UART_Receive_IT baarl");

    }
}
 8002cf2:	bd08      	pop	{r3, pc}
        HAL_UART_AbortReceive_IT(&UART_WIFI);
 8002cf4:	4803      	ldr	r0, [pc, #12]	@ (8002d04 <Wifi_WaitMqttData+0x5c>)
 8002cf6:	f004 fd03 	bl	8007700 <HAL_UART_AbortReceive_IT>
 8002cfa:	e7ee      	b.n	8002cda <Wifi_WaitMqttData+0x32>
    	printf("BREAKPOINT 16: HAL_UART_Receive_IT baarl");
 8002cfc:	4806      	ldr	r0, [pc, #24]	@ (8002d18 <Wifi_WaitMqttData+0x70>)
 8002cfe:	f009 fc87 	bl	800c610 <iprintf>
}
 8002d02:	e7f6      	b.n	8002cf2 <Wifi_WaitMqttData+0x4a>
 8002d04:	2000111c 	.word	0x2000111c
 8002d08:	e000e100 	.word	0xe000e100
 8002d0c:	20000d22 	.word	0x20000d22
 8002d10:	20000d10 	.word	0x20000d10
 8002d14:	0800f070 	.word	0x0800f070
 8002d18:	0800f0a0 	.word	0x0800f0a0

08002d1c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002d1c:	b500      	push	{lr}
 8002d1e:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8002d20:	222c      	movs	r2, #44	@ 0x2c
 8002d22:	2100      	movs	r1, #0
 8002d24:	a801      	add	r0, sp, #4
 8002d26:	f009 fe13 	bl	800c950 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002d2a:	4819      	ldr	r0, [pc, #100]	@ (8002d90 <MX_RTC_Init+0x74>)
 8002d2c:	4b19      	ldr	r3, [pc, #100]	@ (8002d94 <MX_RTC_Init+0x78>)
 8002d2e:	6003      	str	r3, [r0, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8002d30:	231f      	movs	r3, #31
 8002d32:	6083      	str	r3, [r0, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002d34:	2300      	movs	r3, #0
 8002d36:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002d38:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002d3a:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002d3c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002d40:	61c2      	str	r2, [r0, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002d42:	6203      	str	r3, [r0, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8002d44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d48:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002d4a:	f003 fcf7 	bl	800673c <HAL_RTC_Init>
 8002d4e:	b9a8      	cbnz	r0, 8002d7c <MX_RTC_Init+0x60>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8002d50:	480f      	ldr	r0, [pc, #60]	@ (8002d90 <MX_RTC_Init+0x74>)
 8002d52:	f003 fe37 	bl	80069c4 <HAL_RTCEx_SetSSRU_IT>
 8002d56:	b9a0      	cbnz	r0, 8002d82 <MX_RTC_Init+0x66>
    Error_Handler();
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002d58:	2200      	movs	r2, #0
 8002d5a:	9208      	str	r2, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002d5c:	9202      	str	r2, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002d5e:	9206      	str	r2, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002d60:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002d64:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8002d66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d6a:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8002d6c:	a901      	add	r1, sp, #4
 8002d6e:	4808      	ldr	r0, [pc, #32]	@ (8002d90 <MX_RTC_Init+0x74>)
 8002d70:	f003 fd4c 	bl	800680c <HAL_RTC_SetAlarm_IT>
 8002d74:	b940      	cbnz	r0, 8002d88 <MX_RTC_Init+0x6c>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002d76:	b00d      	add	sp, #52	@ 0x34
 8002d78:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002d7c:	f7fe fe05 	bl	800198a <Error_Handler>
 8002d80:	e7e6      	b.n	8002d50 <MX_RTC_Init+0x34>
    Error_Handler();
 8002d82:	f7fe fe02 	bl	800198a <Error_Handler>
 8002d86:	e7e7      	b.n	8002d58 <MX_RTC_Init+0x3c>
    Error_Handler();
 8002d88:	f7fe fdff 	bl	800198a <Error_Handler>
}
 8002d8c:	e7f3      	b.n	8002d76 <MX_RTC_Init+0x5a>
 8002d8e:	bf00      	nop
 8002d90:	20000d68 	.word	0x20000d68
 8002d94:	40002800 	.word	0x40002800

08002d98 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002d98:	b510      	push	{r4, lr}
 8002d9a:	b090      	sub	sp, #64	@ 0x40
 8002d9c:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d9e:	2238      	movs	r2, #56	@ 0x38
 8002da0:	2100      	movs	r1, #0
 8002da2:	a802      	add	r0, sp, #8
 8002da4:	f009 fdd4 	bl	800c950 <memset>
  if(rtcHandle->Instance==RTC)
 8002da8:	6822      	ldr	r2, [r4, #0]
 8002daa:	4b1a      	ldr	r3, [pc, #104]	@ (8002e14 <HAL_RTC_MspInit+0x7c>)
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d001      	beq.n	8002db4 <HAL_RTC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002db0:	b010      	add	sp, #64	@ 0x40
 8002db2:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002db4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002db8:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002dba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dbe:	930f      	str	r3, [sp, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dc0:	a802      	add	r0, sp, #8
 8002dc2:	f003 fad5 	bl	8006370 <HAL_RCCEx_PeriphCLKConfig>
 8002dc6:	bb08      	cbnz	r0, 8002e0c <HAL_RTC_MspInit+0x74>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002dc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dcc:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002dd0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002dd8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002dda:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002dde:	659a      	str	r2, [r3, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002de6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002de8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8002dea:	2200      	movs	r2, #0
 8002dec:	4611      	mov	r1, r2
 8002dee:	2002      	movs	r0, #2
 8002df0:	f002 f894 	bl	8004f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8002df4:	2002      	movs	r0, #2
 8002df6:	f002 f8a1 	bl	8004f3c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	4611      	mov	r1, r2
 8002dfe:	202a      	movs	r0, #42	@ 0x2a
 8002e00:	f002 f88c 	bl	8004f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002e04:	202a      	movs	r0, #42	@ 0x2a
 8002e06:	f002 f899 	bl	8004f3c <HAL_NVIC_EnableIRQ>
}
 8002e0a:	e7d1      	b.n	8002db0 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 8002e0c:	f7fe fdbd 	bl	800198a <Error_Handler>
 8002e10:	e7da      	b.n	8002dc8 <HAL_RTC_MspInit+0x30>
 8002e12:	bf00      	nop
 8002e14:	40002800 	.word	0x40002800

08002e18 <PWR_EnterOffMode>:
void PWR_EnterOffMode(void)
{
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8002e18:	4770      	bx	lr

08002e1a <PWR_ExitOffMode>:
void PWR_ExitOffMode(void)
{
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8002e1a:	4770      	bx	lr

08002e1c <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8002e1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8002e1e:	f001 fff1 	bl	8004e04 <HAL_SuspendTick>
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8002e22:	2001      	movs	r0, #1
 8002e24:	4b02      	ldr	r3, [pc, #8]	@ (8002e30 <PWR_EnterStopMode+0x14>)
 8002e26:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  LL_PWR_ClearFlag_C1STOP_C1STB();

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8002e2a:	f002 fcd5 	bl	80057d8 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8002e2e:	bd08      	pop	{r3, pc}
 8002e30:	58000400 	.word	0x58000400

08002e34 <PWR_ExitSleepMode>:

  /* USER CODE END EnterSleepMode_3 */
}

void PWR_ExitSleepMode(void)
{
 8002e34:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8002e36:	f001 ffec 	bl	8004e12 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8002e3a:	bd08      	pop	{r3, pc}

08002e3c <PWR_ExitStopMode>:
{
 8002e3c:	b508      	push	{r3, lr}
  HAL_ResumeTick();
 8002e3e:	f001 ffe8 	bl	8004e12 <HAL_ResumeTick>
  vcom_Resume();
 8002e42:	f000 fced 	bl	8003820 <vcom_Resume>
}
 8002e46:	bd08      	pop	{r3, pc}

08002e48 <PWR_EnterSleepMode>:
{
 8002e48:	b508      	push	{r3, lr}
  HAL_SuspendTick();
 8002e4a:	f001 ffdb 	bl	8004e04 <HAL_SuspendTick>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8002e4e:	2101      	movs	r1, #1
 8002e50:	2000      	movs	r0, #0
 8002e52:	f002 fc65 	bl	8005720 <HAL_PWR_EnterSLEEPMode>
}
 8002e56:	bd08      	pop	{r3, pc}

08002e58 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e58:	4770      	bx	lr

08002e5a <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e5a:	e7fe      	b.n	8002e5a <NMI_Handler>

08002e5c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e5c:	e7fe      	b.n	8002e5c <HardFault_Handler>

08002e5e <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e5e:	e7fe      	b.n	8002e5e <MemManage_Handler>

08002e60 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e60:	e7fe      	b.n	8002e60 <BusFault_Handler>

08002e62 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e62:	e7fe      	b.n	8002e62 <UsageFault_Handler>

08002e64 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e64:	4770      	bx	lr

08002e66 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e66:	4770      	bx	lr

08002e68 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e68:	4770      	bx	lr

08002e6a <SysTick_Handler>:

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e6a:	4770      	bx	lr

08002e6c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8002e6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8002e6e:	4802      	ldr	r0, [pc, #8]	@ (8002e78 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0xc>)
 8002e70:	f003 fdd4 	bl	8006a1c <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8002e74:	bd08      	pop	{r3, pc}
 8002e76:	bf00      	nop
 8002e78:	20000d68 	.word	0x20000d68

08002e7c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002e7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002e7e:	4802      	ldr	r0, [pc, #8]	@ (8002e88 <DMA1_Channel1_IRQHandler+0xc>)
 8002e80:	f002 fa60 	bl	8005344 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002e84:	bd08      	pop	{r3, pc}
 8002e86:	bf00      	nop
 8002e88:	20001028 	.word	0x20001028

08002e8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8002e8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002e8e:	4802      	ldr	r0, [pc, #8]	@ (8002e98 <USART2_IRQHandler+0xc>)
 8002e90:	f004 fcb8 	bl	8007804 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002e94:	bd08      	pop	{r3, pc}
 8002e96:	bf00      	nop
 8002e98:	20001088 	.word	0x20001088

08002e9c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002e9c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LPUART1_IRQn 0 */
  dbg_irq_count++;
 8002e9e:	4a09      	ldr	r2, [pc, #36]	@ (8002ec4 <LPUART1_IRQHandler+0x28>)
 8002ea0:	6813      	ldr	r3, [r2, #0]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	6013      	str	r3, [r2, #0]
  uint32_t isr = hlpuart1.Instance->ISR;
 8002ea6:	4b08      	ldr	r3, [pc, #32]	@ (8002ec8 <LPUART1_IRQHandler+0x2c>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	69da      	ldr	r2, [r3, #28]
  if(isr & USART_ISR_RXNE_RXFNE) {
 8002eac:	f012 0f20 	tst.w	r2, #32
 8002eb0:	d103      	bne.n	8002eba <LPUART1_IRQHandler+0x1e>
    uint8_t b = (uint8_t)(hlpuart1.Instance->RDR & 0xFF);
    extern void MQTT_LineAssembler_Byte(uint8_t ch);
    MQTT_LineAssembler_Byte(b);
  }
  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002eb2:	4805      	ldr	r0, [pc, #20]	@ (8002ec8 <LPUART1_IRQHandler+0x2c>)
 8002eb4:	f004 fca6 	bl	8007804 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */
  // Tm byte ileme ve flag set ilemleri HAL_UART_RxCpltCallback iinde (common.c)
  // Eski ring buffer & dorudan RDR okuma devre d brakld.
  /* USER CODE END LPUART1_IRQn 1 */
}
 8002eb8:	bd08      	pop	{r3, pc}
    uint8_t b = (uint8_t)(hlpuart1.Instance->RDR & 0xFF);
 8002eba:	6a58      	ldr	r0, [r3, #36]	@ 0x24
    MQTT_LineAssembler_Byte(b);
 8002ebc:	b2c0      	uxtb	r0, r0
 8002ebe:	f7fe fbe1 	bl	8001684 <MQTT_LineAssembler_Byte>
 8002ec2:	e7f6      	b.n	8002eb2 <LPUART1_IRQHandler+0x16>
 8002ec4:	20000fbc 	.word	0x20000fbc
 8002ec8:	2000111c 	.word	0x2000111c

08002ecc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002ecc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002ece:	4802      	ldr	r0, [pc, #8]	@ (8002ed8 <RTC_Alarm_IRQHandler+0xc>)
 8002ed0:	f003 fbae 	bl	8006630 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002ed4:	bd08      	pop	{r3, pc}
 8002ed6:	bf00      	nop
 8002ed8:	20000d68 	.word	0x20000d68

08002edc <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8002edc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8002ede:	4802      	ldr	r0, [pc, #8]	@ (8002ee8 <SUBGHZ_Radio_IRQHandler+0xc>)
 8002ee0:	f004 f854 	bl	8006f8c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8002ee4:	bd08      	pop	{r3, pc}
 8002ee6:	bf00      	nop
 8002ee8:	20000fc0 	.word	0x20000fc0

08002eec <MQTT_GetAvailableBytes>:

/* USER CODE BEGIN 1 */

// MQTT Ring Buffer Functions - Access to global ring buffer
uint16_t MQTT_GetAvailableBytes(void) {
    return mqtt_rx_count;
 8002eec:	4b01      	ldr	r3, [pc, #4]	@ (8002ef4 <MQTT_GetAvailableBytes+0x8>)
 8002eee:	8818      	ldrh	r0, [r3, #0]
}
 8002ef0:	b280      	uxth	r0, r0
 8002ef2:	4770      	bx	lr
 8002ef4:	20000da0 	.word	0x20000da0

08002ef8 <MQTT_ReadByte>:

uint8_t MQTT_ReadByte(void) {
    if (mqtt_rx_count > 0) {
 8002ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f38 <MQTT_ReadByte+0x40>)
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	b90b      	cbnz	r3, 8002f04 <MQTT_ReadByte+0xc>
        uint8_t byte = mqtt_rx_ring_buffer[mqtt_rx_tail];
        mqtt_rx_tail = (mqtt_rx_tail + 1) % MQTT_RX_BUFFER_SIZE;
        mqtt_rx_count--;
        return byte;
    }
    return 0;
 8002f00:	2000      	movs	r0, #0
}
 8002f02:	4770      	bx	lr
        uint8_t byte = mqtt_rx_ring_buffer[mqtt_rx_tail];
 8002f04:	4a0d      	ldr	r2, [pc, #52]	@ (8002f3c <MQTT_ReadByte+0x44>)
 8002f06:	8813      	ldrh	r3, [r2, #0]
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	490d      	ldr	r1, [pc, #52]	@ (8002f40 <MQTT_ReadByte+0x48>)
 8002f0c:	5cc8      	ldrb	r0, [r1, r3]
 8002f0e:	b2c0      	uxtb	r0, r0
        mqtt_rx_tail = (mqtt_rx_tail + 1) % MQTT_RX_BUFFER_SIZE;
 8002f10:	8813      	ldrh	r3, [r2, #0]
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	3301      	adds	r3, #1
 8002f16:	4259      	negs	r1, r3
 8002f18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f1c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002f20:	bf58      	it	pl
 8002f22:	424b      	negpl	r3, r1
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	8013      	strh	r3, [r2, #0]
        mqtt_rx_count--;
 8002f28:	4a03      	ldr	r2, [pc, #12]	@ (8002f38 <MQTT_ReadByte+0x40>)
 8002f2a:	8813      	ldrh	r3, [r2, #0]
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	8013      	strh	r3, [r2, #0]
        return byte;
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	20000da0 	.word	0x20000da0
 8002f3c:	20000da2 	.word	0x20000da2
 8002f40:	20000da4 	.word	0x20000da4

08002f44 <MQTT_ReadString>:

uint16_t MQTT_ReadString(char* buffer, uint16_t max_len) {
 8002f44:	b570      	push	{r4, r5, r6, lr}
 8002f46:	4605      	mov	r5, r0
 8002f48:	460e      	mov	r6, r1
    uint16_t i = 0;
 8002f4a:	2400      	movs	r4, #0
    while (i < (max_len - 1) && MQTT_GetAvailableBytes() > 0) {
 8002f4c:	e004      	b.n	8002f58 <MQTT_ReadString+0x14>
        buffer[i] = MQTT_ReadByte();
 8002f4e:	f7ff ffd3 	bl	8002ef8 <MQTT_ReadByte>
 8002f52:	5528      	strb	r0, [r5, r4]
        i++;
 8002f54:	3401      	adds	r4, #1
 8002f56:	b2a4      	uxth	r4, r4
    while (i < (max_len - 1) && MQTT_GetAvailableBytes() > 0) {
 8002f58:	1e73      	subs	r3, r6, #1
 8002f5a:	429c      	cmp	r4, r3
 8002f5c:	da03      	bge.n	8002f66 <MQTT_ReadString+0x22>
 8002f5e:	f7ff ffc5 	bl	8002eec <MQTT_GetAvailableBytes>
 8002f62:	2800      	cmp	r0, #0
 8002f64:	d1f3      	bne.n	8002f4e <MQTT_ReadString+0xa>
    }
    buffer[i] = '\0';
 8002f66:	2300      	movs	r3, #0
 8002f68:	552b      	strb	r3, [r5, r4]
    return i;
}
 8002f6a:	4620      	mov	r0, r4
 8002f6c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002f70 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8002f70:	b508      	push	{r3, lr}
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8002f72:	4805      	ldr	r0, [pc, #20]	@ (8002f88 <MX_SUBGHZ_Init+0x18>)
 8002f74:	2308      	movs	r3, #8
 8002f76:	6003      	str	r3, [r0, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8002f78:	f003 fd86 	bl	8006a88 <HAL_SUBGHZ_Init>
 8002f7c:	b900      	cbnz	r0, 8002f80 <MX_SUBGHZ_Init+0x10>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8002f7e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002f80:	f7fe fd03 	bl	800198a <Error_Handler>
}
 8002f84:	e7fb      	b.n	8002f7e <MX_SUBGHZ_Init+0xe>
 8002f86:	bf00      	nop
 8002f88:	20000fc0 	.word	0x20000fc0

08002f8c <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8002f8c:	b500      	push	{lr}
 8002f8e:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8002f90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f94:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002f96:	f042 0201 	orr.w	r2, r2, #1
 8002f9a:	665a      	str	r2, [r3, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8002f9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002fa4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	4611      	mov	r1, r2
 8002faa:	2032      	movs	r0, #50	@ 0x32
 8002fac:	f001 ffb6 	bl	8004f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8002fb0:	2032      	movs	r0, #50	@ 0x32
 8002fb2:	f001 ffc3 	bl	8004f3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8002fb6:	b003      	add	sp, #12
 8002fb8:	f85d fb04 	ldr.w	pc, [sp], #4

08002fbc <tiny_snprintf_like>:

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8002fbc:	b40c      	push	{r2, r3}
 8002fbe:	b500      	push	{lr}
 8002fc0:	b083      	sub	sp, #12
 8002fc2:	ab04      	add	r3, sp, #16
 8002fc4:	f853 2b04 	ldr.w	r2, [r3], #4
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8002fc8:	9301      	str	r3, [sp, #4]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8002fca:	f008 fcbd 	bl	800b948 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8002fce:	b003      	add	sp, #12
 8002fd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8002fd4:	b002      	add	sp, #8
 8002fd6:	4770      	bx	lr

08002fd8 <TimestampNow>:
{
 8002fd8:	b530      	push	{r4, r5, lr}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	4604      	mov	r4, r0
 8002fde:	460d      	mov	r5, r1
  SysTime_t curtime = SysTimeGet();
 8002fe0:	a802      	add	r0, sp, #8
 8002fe2:	f008 fa87 	bl	800b4f4 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002fe6:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	9b02      	ldr	r3, [sp, #8]
 8002fee:	4a05      	ldr	r2, [pc, #20]	@ (8003004 <TimestampNow+0x2c>)
 8002ff0:	2110      	movs	r1, #16
 8002ff2:	4620      	mov	r0, r4
 8002ff4:	f7ff ffe2 	bl	8002fbc <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8002ff8:	4620      	mov	r0, r4
 8002ffa:	f7fd f911 	bl	8000220 <strlen>
 8002ffe:	8028      	strh	r0, [r5, #0]
}
 8003000:	b005      	add	sp, #20
 8003002:	bd30      	pop	{r4, r5, pc}
 8003004:	0800f218 	.word	0x0800f218

08003008 <SystemApp_Init>:
{
 8003008:	b510      	push	{r4, lr}
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800300a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800300e:	6893      	ldr	r3, [r2, #8]
 8003010:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003014:	6093      	str	r3, [r2, #8]
  UTIL_TIMER_Init();
 8003016:	f008 fa8f 	bl	800b538 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 800301a:	2401      	movs	r4, #1
 800301c:	4b0b      	ldr	r3, [pc, #44]	@ (800304c <SystemApp_Init+0x44>)
 800301e:	701c      	strb	r4, [r3, #0]
  DBG_Init();
 8003020:	f000 f840 	bl	80030a4 <DBG_Init>
  UTIL_ADV_TRACE_Init();
 8003024:	f007 ffce 	bl	800afc4 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8003028:	4809      	ldr	r0, [pc, #36]	@ (8003050 <SystemApp_Init+0x48>)
 800302a:	f007 ffe5 	bl	800aff8 <UTIL_ADV_TRACE_RegisterTimeStampFunction>
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 800302e:	2002      	movs	r0, #2
 8003030:	f007 ffe8 	bl	800b004 <UTIL_ADV_TRACE_SetVerboseLevel>
  UTIL_LPM_Init();
 8003034:	f008 f8f6 	bl	800b224 <UTIL_LPM_Init>
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8003038:	4621      	mov	r1, r4
 800303a:	4620      	mov	r0, r4
 800303c:	f008 f912 	bl	800b264 <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8003040:	4621      	mov	r1, r4
 8003042:	4620      	mov	r0, r4
 8003044:	f008 f8f8 	bl	800b238 <UTIL_LPM_SetStopMode>
}
 8003048:	bd10      	pop	{r4, pc}
 800304a:	bf00      	nop
 800304c:	20000fcc 	.word	0x20000fcc
 8003050:	08002fd9 	.word	0x08002fd9

08003054 <UTIL_SEQ_Idle>:
{
 8003054:	b508      	push	{r3, lr}
  UTIL_LPM_EnterLowPower();
 8003056:	f008 f91b 	bl	800b290 <UTIL_LPM_EnterLowPower>
}
 800305a:	bd08      	pop	{r3, pc}

0800305c <UTIL_ADV_TRACE_PreSendHook>:
{
 800305c:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 800305e:	2101      	movs	r1, #1
 8003060:	2002      	movs	r0, #2
 8003062:	f008 f8e9 	bl	800b238 <UTIL_LPM_SetStopMode>
}
 8003066:	bd08      	pop	{r3, pc}

08003068 <UTIL_ADV_TRACE_PostSendHook>:
{
 8003068:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 800306a:	2100      	movs	r1, #0
 800306c:	2002      	movs	r0, #2
 800306e:	f008 f8e3 	bl	800b238 <UTIL_LPM_SetStopMode>
}
 8003072:	bd08      	pop	{r3, pc}

08003074 <HAL_InitTick>:
  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8003074:	2000      	movs	r0, #0
 8003076:	4770      	bx	lr

08003078 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8003078:	b508      	push	{r3, lr}
  uint32_t ret = 0;
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 800307a:	4b04      	ldr	r3, [pc, #16]	@ (800308c <HAL_GetTick+0x14>)
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	b90b      	cbnz	r3, 8003084 <HAL_GetTick+0xc>
  uint32_t ret = 0;
 8003080:	2000      	movs	r0, #0
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
}
 8003082:	bd08      	pop	{r3, pc}
    ret = TIMER_IF_GetTimerValue();
 8003084:	f000 f934 	bl	80032f0 <TIMER_IF_GetTimerValue>
 8003088:	e7fb      	b.n	8003082 <HAL_GetTick+0xa>
 800308a:	bf00      	nop
 800308c:	20000fcc 	.word	0x20000fcc

08003090 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8003090:	b500      	push	{lr}
 8003092:	b083      	sub	sp, #12
 8003094:	9001      	str	r0, [sp, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */
Custom_Delay_ms(Delay);
 8003096:	9801      	ldr	r0, [sp, #4]
 8003098:	f7fe fc60 	bl	800195c <Custom_Delay_ms>
  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 800309c:	b003      	add	sp, #12
 800309e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080030a4 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 80030a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030a6:	b089      	sub	sp, #36	@ 0x24
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 80030a8:	4a22      	ldr	r2, [pc, #136]	@ (8003134 <DBG_Init+0x90>)
 80030aa:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80030ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 80030b6:	f001 feb3 	bl	8004e20 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 80030ba:	f001 feb9 	bl	8004e30 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 80030be:	f001 febf 	bl	8004e40 <HAL_DBGMCU_EnableDBGStandbyMode>
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 80030c2:	2400      	movs	r4, #0
 80030c4:	9403      	str	r4, [sp, #12]
 80030c6:	9404      	str	r4, [sp, #16]
 80030c8:	9405      	str	r4, [sp, #20]
 80030ca:	9406      	str	r4, [sp, #24]
 80030cc:	9407      	str	r4, [sp, #28]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 80030ce:	2301      	movs	r3, #1
 80030d0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 80030d2:	2303      	movs	r3, #3
 80030d4:	9306      	str	r3, [sp, #24]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80030d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030dc:	f042 0202 	orr.w	r2, r2, #2
 80030e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80030e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030e4:	f002 0202 	and.w	r2, r2, #2
 80030e8:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80030ea:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80030ec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030ee:	f042 0202 	orr.w	r2, r2, #2
 80030f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80030f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80030fc:	9b01      	ldr	r3, [sp, #4]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
  PROBE_LINE2_CLK_ENABLE();

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 80030fe:	f44f 5780 	mov.w	r7, #4096	@ 0x1000
 8003102:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8003104:	4d0c      	ldr	r5, [pc, #48]	@ (8003138 <DBG_Init+0x94>)
 8003106:	a903      	add	r1, sp, #12
 8003108:	4628      	mov	r0, r5
 800310a:	f002 f9a3 	bl	8005454 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 800310e:	f44f 5600 	mov.w	r6, #8192	@ 0x2000
 8003112:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8003114:	a903      	add	r1, sp, #12
 8003116:	4628      	mov	r0, r5
 8003118:	f002 f99c 	bl	8005454 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 800311c:	4622      	mov	r2, r4
 800311e:	4639      	mov	r1, r7
 8003120:	4628      	mov	r0, r5
 8003122:	f002 fae7 	bl	80056f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8003126:	4622      	mov	r2, r4
 8003128:	4631      	mov	r1, r6
 800312a:	4628      	mov	r0, r5
 800312c:	f002 fae2 	bl	80056f4 <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8003130:	b009      	add	sp, #36	@ 0x24
 8003132:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003134:	58000800 	.word	0x58000800
 8003138:	48000400 	.word	0x48000400

0800313c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 800313c:	2001      	movs	r0, #1
 800313e:	4770      	bx	lr

08003140 <_kill>:

int _kill(int pid, int sig)
{
 8003140:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003142:	f009 fca3 	bl	800ca8c <__errno>
 8003146:	2316      	movs	r3, #22
 8003148:	6003      	str	r3, [r0, #0]
  return -1;
}
 800314a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800314e:	bd08      	pop	{r3, pc}

08003150 <_exit>:

void _exit (int status)
{
 8003150:	b508      	push	{r3, lr}
  _kill(status, -1);
 8003152:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003156:	f7ff fff3 	bl	8003140 <_kill>
  while (1) {}    /* Make sure we hang here */
 800315a:	e7fe      	b.n	800315a <_exit+0xa>

0800315c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800315c:	b570      	push	{r4, r5, r6, lr}
 800315e:	460c      	mov	r4, r1
 8003160:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003162:	2500      	movs	r5, #0
 8003164:	e006      	b.n	8003174 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8003166:	f3af 8000 	nop.w
 800316a:	4621      	mov	r1, r4
 800316c:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003170:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8003172:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003174:	42b5      	cmp	r5, r6
 8003176:	dbf6      	blt.n	8003166 <_read+0xa>
  }

  return len;
}
 8003178:	4630      	mov	r0, r6
 800317a:	bd70      	pop	{r4, r5, r6, pc}

0800317c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800317c:	b570      	push	{r4, r5, r6, lr}
 800317e:	460c      	mov	r4, r1
 8003180:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003182:	2500      	movs	r5, #0
 8003184:	e004      	b.n	8003190 <_write+0x14>
  {
    __io_putchar(*ptr++);
 8003186:	f814 0b01 	ldrb.w	r0, [r4], #1
 800318a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800318e:	3501      	adds	r5, #1
 8003190:	42b5      	cmp	r5, r6
 8003192:	dbf8      	blt.n	8003186 <_write+0xa>
  }
  return len;
}
 8003194:	4630      	mov	r0, r6
 8003196:	bd70      	pop	{r4, r5, r6, pc}

08003198 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8003198:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800319c:	4770      	bx	lr

0800319e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800319e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031a2:	604b      	str	r3, [r1, #4]
  return 0;
}
 80031a4:	2000      	movs	r0, #0
 80031a6:	4770      	bx	lr

080031a8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80031a8:	2001      	movs	r0, #1
 80031aa:	4770      	bx	lr

080031ac <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80031ac:	2000      	movs	r0, #0
 80031ae:	4770      	bx	lr

080031b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031b0:	b510      	push	{r4, lr}
 80031b2:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031b4:	4a0c      	ldr	r2, [pc, #48]	@ (80031e8 <_sbrk+0x38>)
 80031b6:	490d      	ldr	r1, [pc, #52]	@ (80031ec <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031b8:	480d      	ldr	r0, [pc, #52]	@ (80031f0 <_sbrk+0x40>)
 80031ba:	6800      	ldr	r0, [r0, #0]
 80031bc:	b140      	cbz	r0, 80031d0 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031be:	480c      	ldr	r0, [pc, #48]	@ (80031f0 <_sbrk+0x40>)
 80031c0:	6800      	ldr	r0, [r0, #0]
 80031c2:	4403      	add	r3, r0
 80031c4:	1a52      	subs	r2, r2, r1
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d806      	bhi.n	80031d8 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80031ca:	4a09      	ldr	r2, [pc, #36]	@ (80031f0 <_sbrk+0x40>)
 80031cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80031ce:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80031d0:	4807      	ldr	r0, [pc, #28]	@ (80031f0 <_sbrk+0x40>)
 80031d2:	4c08      	ldr	r4, [pc, #32]	@ (80031f4 <_sbrk+0x44>)
 80031d4:	6004      	str	r4, [r0, #0]
 80031d6:	e7f2      	b.n	80031be <_sbrk+0xe>
    errno = ENOMEM;
 80031d8:	f009 fc58 	bl	800ca8c <__errno>
 80031dc:	230c      	movs	r3, #12
 80031de:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80031e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031e4:	e7f3      	b.n	80031ce <_sbrk+0x1e>
 80031e6:	bf00      	nop
 80031e8:	20008000 	.word	0x20008000
 80031ec:	00000800 	.word	0x00000800
 80031f0:	20000fd0 	.word	0x20000fd0
 80031f4:	20005e70 	.word	0x20005e70

080031f8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80031f8:	b500      	push	{lr}
 80031fa:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031fc:	2300      	movs	r3, #0
 80031fe:	9304      	str	r3, [sp, #16]
 8003200:	9305      	str	r3, [sp, #20]
 8003202:	9306      	str	r3, [sp, #24]
 8003204:	9307      	str	r3, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003206:	9301      	str	r3, [sp, #4]
 8003208:	9302      	str	r3, [sp, #8]
 800320a:	9303      	str	r3, [sp, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800320c:	4816      	ldr	r0, [pc, #88]	@ (8003268 <MX_TIM1_Init+0x70>)
 800320e:	4a17      	ldr	r2, [pc, #92]	@ (800326c <MX_TIM1_Init+0x74>)
 8003210:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 4800-1;
 8003212:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8003216:	6042      	str	r2, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003218:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 10000-1;
 800321a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800321e:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003220:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8003222:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003224:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003226:	f004 f873 	bl	8007310 <HAL_TIM_Base_Init>
 800322a:	b998      	cbnz	r0, 8003254 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800322c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003230:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003232:	a904      	add	r1, sp, #16
 8003234:	480c      	ldr	r0, [pc, #48]	@ (8003268 <MX_TIM1_Init+0x70>)
 8003236:	f004 f8a7 	bl	8007388 <HAL_TIM_ConfigClockSource>
 800323a:	b970      	cbnz	r0, 800325a <MX_TIM1_Init+0x62>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800323c:	2300      	movs	r3, #0
 800323e:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003240:	9302      	str	r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003242:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003244:	a901      	add	r1, sp, #4
 8003246:	4808      	ldr	r0, [pc, #32]	@ (8003268 <MX_TIM1_Init+0x70>)
 8003248:	f004 f91e 	bl	8007488 <HAL_TIMEx_MasterConfigSynchronization>
 800324c:	b940      	cbnz	r0, 8003260 <MX_TIM1_Init+0x68>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800324e:	b009      	add	sp, #36	@ 0x24
 8003250:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003254:	f7fe fb99 	bl	800198a <Error_Handler>
 8003258:	e7e8      	b.n	800322c <MX_TIM1_Init+0x34>
    Error_Handler();
 800325a:	f7fe fb96 	bl	800198a <Error_Handler>
 800325e:	e7ed      	b.n	800323c <MX_TIM1_Init+0x44>
    Error_Handler();
 8003260:	f7fe fb93 	bl	800198a <Error_Handler>
}
 8003264:	e7f3      	b.n	800324e <MX_TIM1_Init+0x56>
 8003266:	bf00      	nop
 8003268:	20000fd4 	.word	0x20000fd4
 800326c:	40012c00 	.word	0x40012c00

08003270 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8003270:	6802      	ldr	r2, [r0, #0]
 8003272:	4b09      	ldr	r3, [pc, #36]	@ (8003298 <HAL_TIM_Base_MspInit+0x28>)
 8003274:	429a      	cmp	r2, r3
 8003276:	d000      	beq.n	800327a <HAL_TIM_Base_MspInit+0xa>
 8003278:	4770      	bx	lr
{
 800327a:	b082      	sub	sp, #8
  SET_BIT(RCC->APB2ENR, Periphs);
 800327c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003280:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003282:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003286:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800328a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800328e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003290:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003292:	b002      	add	sp, #8
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	40012c00 	.word	0x40012c00

0800329c <TIMER_IF_SetTimerContext>:
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 800329c:	4b06      	ldr	r3, [pc, #24]	@ (80032b8 <TIMER_IF_SetTimerContext+0x1c>)
 800329e:	6898      	ldr	r0, [r3, #8]
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80032a0:	e001      	b.n	80032a6 <TIMER_IF_SetTimerContext+0xa>
 80032a2:	4b05      	ldr	r3, [pc, #20]	@ (80032b8 <TIMER_IF_SetTimerContext+0x1c>)
 80032a4:	6898      	ldr	r0, [r3, #8]
 80032a6:	4b04      	ldr	r3, [pc, #16]	@ (80032b8 <TIMER_IF_SetTimerContext+0x1c>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	4283      	cmp	r3, r0
 80032ac:	d1f9      	bne.n	80032a2 <TIMER_IF_SetTimerContext+0x6>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
  }
  return UINT32_MAX - ssr;
 80032ae:	43c0      	mvns	r0, r0
  RtcTimerContext = GetTimerTicks();
 80032b0:	4b02      	ldr	r3, [pc, #8]	@ (80032bc <TIMER_IF_SetTimerContext+0x20>)
 80032b2:	6018      	str	r0, [r3, #0]
}
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	40002800 	.word	0x40002800
 80032bc:	20001020 	.word	0x20001020

080032c0 <TIMER_IF_GetTimerContext>:
}
 80032c0:	4b01      	ldr	r3, [pc, #4]	@ (80032c8 <TIMER_IF_GetTimerContext+0x8>)
 80032c2:	6818      	ldr	r0, [r3, #0]
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	20001020 	.word	0x20001020

080032cc <TIMER_IF_GetTimerElapsedTime>:
 80032cc:	4b06      	ldr	r3, [pc, #24]	@ (80032e8 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 80032ce:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80032d0:	e001      	b.n	80032d6 <TIMER_IF_GetTimerElapsedTime+0xa>
 80032d2:	4b05      	ldr	r3, [pc, #20]	@ (80032e8 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 80032d4:	6898      	ldr	r0, [r3, #8]
 80032d6:	4b04      	ldr	r3, [pc, #16]	@ (80032e8 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	4283      	cmp	r3, r0
 80032dc:	d1f9      	bne.n	80032d2 <TIMER_IF_GetTimerElapsedTime+0x6>
  return UINT32_MAX - ssr;
 80032de:	43c0      	mvns	r0, r0
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 80032e0:	4b02      	ldr	r3, [pc, #8]	@ (80032ec <TIMER_IF_GetTimerElapsedTime+0x20>)
 80032e2:	681b      	ldr	r3, [r3, #0]
}
 80032e4:	1ac0      	subs	r0, r0, r3
 80032e6:	4770      	bx	lr
 80032e8:	40002800 	.word	0x40002800
 80032ec:	20001020 	.word	0x20001020

080032f0 <TIMER_IF_GetTimerValue>:
  if (RTC_Initialized == true)
 80032f0:	4b07      	ldr	r3, [pc, #28]	@ (8003310 <TIMER_IF_GetTimerValue+0x20>)
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	b153      	cbz	r3, 800330c <TIMER_IF_GetTimerValue+0x1c>
 80032f6:	4b07      	ldr	r3, [pc, #28]	@ (8003314 <TIMER_IF_GetTimerValue+0x24>)
 80032f8:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80032fa:	e001      	b.n	8003300 <TIMER_IF_GetTimerValue+0x10>
 80032fc:	4b05      	ldr	r3, [pc, #20]	@ (8003314 <TIMER_IF_GetTimerValue+0x24>)
 80032fe:	6898      	ldr	r0, [r3, #8]
 8003300:	4b04      	ldr	r3, [pc, #16]	@ (8003314 <TIMER_IF_GetTimerValue+0x24>)
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	4283      	cmp	r3, r0
 8003306:	d1f9      	bne.n	80032fc <TIMER_IF_GetTimerValue+0xc>
  return UINT32_MAX - ssr;
 8003308:	43c0      	mvns	r0, r0
 800330a:	4770      	bx	lr
  uint32_t ret = 0;
 800330c:	2000      	movs	r0, #0
}
 800330e:	4770      	bx	lr
 8003310:	20001024 	.word	0x20001024
 8003314:	40002800 	.word	0x40002800

08003318 <TIMER_IF_GetMinimumTimeout>:
}
 8003318:	2003      	movs	r0, #3
 800331a:	4770      	bx	lr

0800331c <TIMER_IF_Convert_ms2Tick>:
{
 800331c:	b508      	push	{r3, lr}
 800331e:	4601      	mov	r1, r0
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8003320:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003324:	2300      	movs	r3, #0
 8003326:	0280      	lsls	r0, r0, #10
 8003328:	0d89      	lsrs	r1, r1, #22
 800332a:	f7fd fe73 	bl	8001014 <__aeabi_uldivmod>
}
 800332e:	bd08      	pop	{r3, pc}

08003330 <TIMER_IF_Convert_Tick2ms>:
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8003330:	0ec2      	lsrs	r2, r0, #27
 8003332:	0143      	lsls	r3, r0, #5
 8003334:	1a1b      	subs	r3, r3, r0
 8003336:	f162 0200 	sbc.w	r2, r2, #0
 800333a:	0092      	lsls	r2, r2, #2
 800333c:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	181b      	adds	r3, r3, r0
 8003344:	f142 0000 	adc.w	r0, r2, #0
 8003348:	00c0      	lsls	r0, r0, #3
 800334a:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 800334e:	f3c3 13d5 	ubfx	r3, r3, #7, #22
}
 8003352:	ea43 5080 	orr.w	r0, r3, r0, lsl #22
 8003356:	4770      	bx	lr

08003358 <TIMER_IF_StopTimer>:
{
 8003358:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800335a:	4b07      	ldr	r3, [pc, #28]	@ (8003378 <TIMER_IF_StopTimer+0x20>)
 800335c:	2201      	movs	r2, #1
 800335e:	65da      	str	r2, [r3, #92]	@ 0x5c
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8003360:	4c06      	ldr	r4, [pc, #24]	@ (800337c <TIMER_IF_StopTimer+0x24>)
 8003362:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003366:	4620      	mov	r0, r4
 8003368:	f003 f922 	bl	80065b0 <HAL_RTC_DeactivateAlarm>
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800336c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003370:	6323      	str	r3, [r4, #48]	@ 0x30
}
 8003372:	2000      	movs	r0, #0
 8003374:	bd10      	pop	{r4, pc}
 8003376:	bf00      	nop
 8003378:	40002800 	.word	0x40002800
 800337c:	20000d68 	.word	0x20000d68

08003380 <TIMER_IF_BkUp_Write_MSBticks>:
{
 8003380:	b508      	push	{r3, lr}
 8003382:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8003384:	2102      	movs	r1, #2
 8003386:	4802      	ldr	r0, [pc, #8]	@ (8003390 <TIMER_IF_BkUp_Write_MSBticks+0x10>)
 8003388:	f003 fb5d 	bl	8006a46 <HAL_RTCEx_BKUPWrite>
}
 800338c:	bd08      	pop	{r3, pc}
 800338e:	bf00      	nop
 8003390:	20000d68 	.word	0x20000d68

08003394 <TIMER_IF_Init>:
{
 8003394:	b538      	push	{r3, r4, r5, lr}
  if (RTC_Initialized == false)
 8003396:	4b0f      	ldr	r3, [pc, #60]	@ (80033d4 <TIMER_IF_Init+0x40>)
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	b10b      	cbz	r3, 80033a0 <TIMER_IF_Init+0xc>
}
 800339c:	2000      	movs	r0, #0
 800339e:	bd38      	pop	{r3, r4, r5, pc}
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80033a0:	4c0d      	ldr	r4, [pc, #52]	@ (80033d8 <TIMER_IF_Init+0x44>)
 80033a2:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80033a6:	6325      	str	r5, [r4, #48]	@ 0x30
    MX_RTC_Init();
 80033a8:	f7ff fcb8 	bl	8002d1c <MX_RTC_Init>
    TIMER_IF_StopTimer();
 80033ac:	f7ff ffd4 	bl	8003358 <TIMER_IF_StopTimer>
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80033b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80033b4:	4620      	mov	r0, r4
 80033b6:	f003 f8fb 	bl	80065b0 <HAL_RTC_DeactivateAlarm>
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80033ba:	6325      	str	r5, [r4, #48]	@ 0x30
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 80033bc:	4620      	mov	r0, r4
 80033be:	f003 fae1 	bl	8006984 <HAL_RTCEx_EnableBypassShadow>
    TIMER_IF_BkUp_Write_MSBticks(0);
 80033c2:	2000      	movs	r0, #0
 80033c4:	f7ff ffdc 	bl	8003380 <TIMER_IF_BkUp_Write_MSBticks>
    TIMER_IF_SetTimerContext();
 80033c8:	f7ff ff68 	bl	800329c <TIMER_IF_SetTimerContext>
    RTC_Initialized = true;
 80033cc:	4b01      	ldr	r3, [pc, #4]	@ (80033d4 <TIMER_IF_Init+0x40>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	701a      	strb	r2, [r3, #0]
 80033d2:	e7e3      	b.n	800339c <TIMER_IF_Init+0x8>
 80033d4:	20001024 	.word	0x20001024
 80033d8:	20000d68 	.word	0x20000d68

080033dc <TIMER_IF_BkUp_Write_Seconds>:
{
 80033dc:	b508      	push	{r3, lr}
 80033de:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 80033e0:	2100      	movs	r1, #0
 80033e2:	4802      	ldr	r0, [pc, #8]	@ (80033ec <TIMER_IF_BkUp_Write_Seconds+0x10>)
 80033e4:	f003 fb2f 	bl	8006a46 <HAL_RTCEx_BKUPWrite>
}
 80033e8:	bd08      	pop	{r3, pc}
 80033ea:	bf00      	nop
 80033ec:	20000d68 	.word	0x20000d68

080033f0 <TIMER_IF_BkUp_Write_SubSeconds>:
{
 80033f0:	b508      	push	{r3, lr}
 80033f2:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 80033f4:	2101      	movs	r1, #1
 80033f6:	4802      	ldr	r0, [pc, #8]	@ (8003400 <TIMER_IF_BkUp_Write_SubSeconds+0x10>)
 80033f8:	f003 fb25 	bl	8006a46 <HAL_RTCEx_BKUPWrite>
}
 80033fc:	bd08      	pop	{r3, pc}
 80033fe:	bf00      	nop
 8003400:	20000d68 	.word	0x20000d68

08003404 <TIMER_IF_StartTimer>:
{
 8003404:	b510      	push	{r4, lr}
 8003406:	b08c      	sub	sp, #48	@ 0x30
 8003408:	4604      	mov	r4, r0
  RTC_AlarmTypeDef sAlarm = {0};
 800340a:	222c      	movs	r2, #44	@ 0x2c
 800340c:	2100      	movs	r1, #0
 800340e:	a801      	add	r0, sp, #4
 8003410:	f009 fa9e 	bl	800c950 <memset>
  TIMER_IF_StopTimer();
 8003414:	f7ff ffa0 	bl	8003358 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8003418:	4b0c      	ldr	r3, [pc, #48]	@ (800344c <TIMER_IF_StartTimer+0x48>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	441c      	add	r4, r3
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800341e:	2300      	movs	r3, #0
 8003420:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8003422:	43e4      	mvns	r4, r4
 8003424:	9402      	str	r4, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003426:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8003428:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800342c:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 800342e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003432:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003434:	2201      	movs	r2, #1
 8003436:	a901      	add	r1, sp, #4
 8003438:	4805      	ldr	r0, [pc, #20]	@ (8003450 <TIMER_IF_StartTimer+0x4c>)
 800343a:	f003 f9e7 	bl	800680c <HAL_RTC_SetAlarm_IT>
 800343e:	b910      	cbnz	r0, 8003446 <TIMER_IF_StartTimer+0x42>
}
 8003440:	2000      	movs	r0, #0
 8003442:	b00c      	add	sp, #48	@ 0x30
 8003444:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003446:	f7fe faa0 	bl	800198a <Error_Handler>
 800344a:	e7f9      	b.n	8003440 <TIMER_IF_StartTimer+0x3c>
 800344c:	20001020 	.word	0x20001020
 8003450:	20000d68 	.word	0x20000d68

08003454 <TIMER_IF_BkUp_Read_MSBticks>:
{
 8003454:	b508      	push	{r3, lr}
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8003456:	2102      	movs	r1, #2
 8003458:	4801      	ldr	r0, [pc, #4]	@ (8003460 <TIMER_IF_BkUp_Read_MSBticks+0xc>)
 800345a:	f003 fafb 	bl	8006a54 <HAL_RTCEx_BKUPRead>
}
 800345e:	bd08      	pop	{r3, pc}
 8003460:	20000d68 	.word	0x20000d68

08003464 <TIMER_IF_GetTime>:
{
 8003464:	b538      	push	{r3, r4, r5, lr}
 8003466:	4605      	mov	r5, r0
 8003468:	4b0b      	ldr	r3, [pc, #44]	@ (8003498 <TIMER_IF_GetTime+0x34>)
 800346a:	689c      	ldr	r4, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800346c:	e001      	b.n	8003472 <TIMER_IF_GetTime+0xe>
 800346e:	4b0a      	ldr	r3, [pc, #40]	@ (8003498 <TIMER_IF_GetTime+0x34>)
 8003470:	689c      	ldr	r4, [r3, #8]
 8003472:	4a09      	ldr	r2, [pc, #36]	@ (8003498 <TIMER_IF_GetTime+0x34>)
 8003474:	6892      	ldr	r2, [r2, #8]
 8003476:	42a2      	cmp	r2, r4
 8003478:	d1f9      	bne.n	800346e <TIMER_IF_GetTime+0xa>
  return UINT32_MAX - ssr;
 800347a:	43e4      	mvns	r4, r4
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 800347c:	f7ff ffea 	bl	8003454 <TIMER_IF_BkUp_Read_MSBticks>
  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8003480:	4623      	mov	r3, r4
  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8003482:	0aa4      	lsrs	r4, r4, #10
 8003484:	ea44 5480 	orr.w	r4, r4, r0, lsl #22
  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8003488:	f3c3 0009 	ubfx	r0, r3, #0, #10
 800348c:	f7ff ff50 	bl	8003330 <TIMER_IF_Convert_Tick2ms>
 8003490:	8028      	strh	r0, [r5, #0]
}
 8003492:	4620      	mov	r0, r4
 8003494:	bd38      	pop	{r3, r4, r5, pc}
 8003496:	bf00      	nop
 8003498:	40002800 	.word	0x40002800

0800349c <TIMER_IF_BkUp_Read_Seconds>:
{
 800349c:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 800349e:	2100      	movs	r1, #0
 80034a0:	4801      	ldr	r0, [pc, #4]	@ (80034a8 <TIMER_IF_BkUp_Read_Seconds+0xc>)
 80034a2:	f003 fad7 	bl	8006a54 <HAL_RTCEx_BKUPRead>
}
 80034a6:	bd08      	pop	{r3, pc}
 80034a8:	20000d68 	.word	0x20000d68

080034ac <TIMER_IF_BkUp_Read_SubSeconds>:
{
 80034ac:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80034ae:	2101      	movs	r1, #1
 80034b0:	4801      	ldr	r0, [pc, #4]	@ (80034b8 <TIMER_IF_BkUp_Read_SubSeconds+0xc>)
 80034b2:	f003 facf 	bl	8006a54 <HAL_RTCEx_BKUPRead>
}
 80034b6:	bd08      	pop	{r3, pc}
 80034b8:	20000d68 	.word	0x20000d68

080034bc <HAL_RTC_AlarmAEventCallback>:
{
 80034bc:	b508      	push	{r3, lr}
  UTIL_TIMER_IRQ_MAP_PROCESS();
 80034be:	f008 f95f 	bl	800b780 <UTIL_TIMER_IRQ_Handler>
}
 80034c2:	bd08      	pop	{r3, pc}

080034c4 <HAL_RTCEx_SSRUEventCallback>:
{
 80034c4:	b508      	push	{r3, lr}
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 80034c6:	f7ff ffc5 	bl	8003454 <TIMER_IF_BkUp_Read_MSBticks>
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 80034ca:	3001      	adds	r0, #1
 80034cc:	f7ff ff58 	bl	8003380 <TIMER_IF_BkUp_Write_MSBticks>
}
 80034d0:	bd08      	pop	{r3, pc}
	...

080034d4 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80034d4:	b508      	push	{r3, lr}
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80034d6:	4817      	ldr	r0, [pc, #92]	@ (8003534 <MX_LPUART1_UART_Init+0x60>)
 80034d8:	4b17      	ldr	r3, [pc, #92]	@ (8003538 <MX_LPUART1_UART_Init+0x64>)
 80034da:	6003      	str	r3, [r0, #0]
  hlpuart1.Init.BaudRate = 115200;
 80034dc:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80034e0:	6043      	str	r3, [r0, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80034e2:	2300      	movs	r3, #0
 80034e4:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80034e6:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80034e8:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80034ea:	220c      	movs	r2, #12
 80034ec:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034ee:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034f0:	6203      	str	r3, [r0, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80034f2:	6243      	str	r3, [r0, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034f4:	6283      	str	r3, [r0, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80034f6:	6643      	str	r3, [r0, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80034f8:	f005 f930 	bl	800875c <HAL_UART_Init>
 80034fc:	b970      	cbnz	r0, 800351c <MX_LPUART1_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80034fe:	2100      	movs	r1, #0
 8003500:	480c      	ldr	r0, [pc, #48]	@ (8003534 <MX_LPUART1_UART_Init+0x60>)
 8003502:	f005 faff 	bl	8008b04 <HAL_UARTEx_SetTxFifoThreshold>
 8003506:	b960      	cbnz	r0, 8003522 <MX_LPUART1_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003508:	2100      	movs	r1, #0
 800350a:	480a      	ldr	r0, [pc, #40]	@ (8003534 <MX_LPUART1_UART_Init+0x60>)
 800350c:	f005 fb1f 	bl	8008b4e <HAL_UARTEx_SetRxFifoThreshold>
 8003510:	b950      	cbnz	r0, 8003528 <MX_LPUART1_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003512:	4808      	ldr	r0, [pc, #32]	@ (8003534 <MX_LPUART1_UART_Init+0x60>)
 8003514:	f005 fad7 	bl	8008ac6 <HAL_UARTEx_DisableFifoMode>
 8003518:	b948      	cbnz	r0, 800352e <MX_LPUART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800351a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800351c:	f7fe fa35 	bl	800198a <Error_Handler>
 8003520:	e7ed      	b.n	80034fe <MX_LPUART1_UART_Init+0x2a>
    Error_Handler();
 8003522:	f7fe fa32 	bl	800198a <Error_Handler>
 8003526:	e7ef      	b.n	8003508 <MX_LPUART1_UART_Init+0x34>
    Error_Handler();
 8003528:	f7fe fa2f 	bl	800198a <Error_Handler>
 800352c:	e7f1      	b.n	8003512 <MX_LPUART1_UART_Init+0x3e>
    Error_Handler();
 800352e:	f7fe fa2c 	bl	800198a <Error_Handler>
}
 8003532:	e7f2      	b.n	800351a <MX_LPUART1_UART_Init+0x46>
 8003534:	2000111c 	.word	0x2000111c
 8003538:	40008000 	.word	0x40008000

0800353c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800353c:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800353e:	4817      	ldr	r0, [pc, #92]	@ (800359c <MX_USART2_UART_Init+0x60>)
 8003540:	4b17      	ldr	r3, [pc, #92]	@ (80035a0 <MX_USART2_UART_Init+0x64>)
 8003542:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8003544:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003548:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800354a:	2300      	movs	r3, #0
 800354c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800354e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003550:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003552:	220c      	movs	r2, #12
 8003554:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003556:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003558:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800355a:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800355c:	6243      	str	r3, [r0, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800355e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003560:	f005 f8fc 	bl	800875c <HAL_UART_Init>
 8003564:	b970      	cbnz	r0, 8003584 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003566:	2100      	movs	r1, #0
 8003568:	480c      	ldr	r0, [pc, #48]	@ (800359c <MX_USART2_UART_Init+0x60>)
 800356a:	f005 facb 	bl	8008b04 <HAL_UARTEx_SetTxFifoThreshold>
 800356e:	b960      	cbnz	r0, 800358a <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003570:	2100      	movs	r1, #0
 8003572:	480a      	ldr	r0, [pc, #40]	@ (800359c <MX_USART2_UART_Init+0x60>)
 8003574:	f005 faeb 	bl	8008b4e <HAL_UARTEx_SetRxFifoThreshold>
 8003578:	b950      	cbnz	r0, 8003590 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 800357a:	4808      	ldr	r0, [pc, #32]	@ (800359c <MX_USART2_UART_Init+0x60>)
 800357c:	f005 fa7f 	bl	8008a7e <HAL_UARTEx_EnableFifoMode>
 8003580:	b948      	cbnz	r0, 8003596 <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003582:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003584:	f7fe fa01 	bl	800198a <Error_Handler>
 8003588:	e7ed      	b.n	8003566 <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 800358a:	f7fe f9fe 	bl	800198a <Error_Handler>
 800358e:	e7ef      	b.n	8003570 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8003590:	f7fe f9fb 	bl	800198a <Error_Handler>
 8003594:	e7f1      	b.n	800357a <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8003596:	f7fe f9f8 	bl	800198a <Error_Handler>
}
 800359a:	e7f2      	b.n	8003582 <MX_USART2_UART_Init+0x46>
 800359c:	20001088 	.word	0x20001088
 80035a0:	40004400 	.word	0x40004400

080035a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80035a4:	b530      	push	{r4, r5, lr}
 80035a6:	b099      	sub	sp, #100	@ 0x64
 80035a8:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035aa:	2100      	movs	r1, #0
 80035ac:	9113      	str	r1, [sp, #76]	@ 0x4c
 80035ae:	9114      	str	r1, [sp, #80]	@ 0x50
 80035b0:	9115      	str	r1, [sp, #84]	@ 0x54
 80035b2:	9116      	str	r1, [sp, #88]	@ 0x58
 80035b4:	9117      	str	r1, [sp, #92]	@ 0x5c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80035b6:	2238      	movs	r2, #56	@ 0x38
 80035b8:	a805      	add	r0, sp, #20
 80035ba:	f009 f9c9 	bl	800c950 <memset>
  if(uartHandle->Instance==LPUART1)
 80035be:	6823      	ldr	r3, [r4, #0]
 80035c0:	4a48      	ldr	r2, [pc, #288]	@ (80036e4 <HAL_UART_MspInit+0x140>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d004      	beq.n	80035d0 <HAL_UART_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 80035c6:	4a48      	ldr	r2, [pc, #288]	@ (80036e8 <HAL_UART_MspInit+0x144>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d034      	beq.n	8003636 <HAL_UART_MspInit+0x92>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80035cc:	b019      	add	sp, #100	@ 0x64
 80035ce:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80035d0:	2320      	movs	r3, #32
 80035d2:	9305      	str	r3, [sp, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035d4:	a805      	add	r0, sp, #20
 80035d6:	f002 fecb 	bl	8006370 <HAL_RCCEx_PeriphCLKConfig>
 80035da:	bb48      	cbnz	r0, 8003630 <HAL_UART_MspInit+0x8c>
  SET_BIT(RCC->APB1ENR2, Periphs);
 80035dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035e2:	f042 0201 	orr.w	r2, r2, #1
 80035e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80035e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035ea:	f002 0201 	and.w	r2, r2, #1
 80035ee:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80035f0:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80035f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035f4:	f042 0204 	orr.w	r2, r2, #4
 80035f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80035fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035fc:	f003 0304 	and.w	r3, r3, #4
 8003600:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003602:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8003604:	2303      	movs	r3, #3
 8003606:	9313      	str	r3, [sp, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003608:	2402      	movs	r4, #2
 800360a:	9414      	str	r4, [sp, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800360c:	2500      	movs	r5, #0
 800360e:	9515      	str	r5, [sp, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003610:	9316      	str	r3, [sp, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003612:	2308      	movs	r3, #8
 8003614:	9317      	str	r3, [sp, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003616:	a913      	add	r1, sp, #76	@ 0x4c
 8003618:	4834      	ldr	r0, [pc, #208]	@ (80036ec <HAL_UART_MspInit+0x148>)
 800361a:	f001 ff1b 	bl	8005454 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LPUART1_IRQn, 2, 0);
 800361e:	462a      	mov	r2, r5
 8003620:	4621      	mov	r1, r4
 8003622:	2026      	movs	r0, #38	@ 0x26
 8003624:	f001 fc7a 	bl	8004f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003628:	2026      	movs	r0, #38	@ 0x26
 800362a:	f001 fc87 	bl	8004f3c <HAL_NVIC_EnableIRQ>
 800362e:	e7cd      	b.n	80035cc <HAL_UART_MspInit+0x28>
      Error_Handler();
 8003630:	f7fe f9ab 	bl	800198a <Error_Handler>
 8003634:	e7d2      	b.n	80035dc <HAL_UART_MspInit+0x38>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003636:	2302      	movs	r3, #2
 8003638:	9305      	str	r3, [sp, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800363a:	4b2d      	ldr	r3, [pc, #180]	@ (80036f0 <HAL_UART_MspInit+0x14c>)
 800363c:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800363e:	a805      	add	r0, sp, #20
 8003640:	f002 fe96 	bl	8006370 <HAL_RCCEx_PeriphCLKConfig>
 8003644:	2800      	cmp	r0, #0
 8003646:	d144      	bne.n	80036d2 <HAL_UART_MspInit+0x12e>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003648:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800364c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800364e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003652:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003654:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003656:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800365a:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 800365c:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800365e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003660:	f042 0201 	orr.w	r2, r2, #1
 8003664:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 800366e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8003670:	230c      	movs	r3, #12
 8003672:	9313      	str	r3, [sp, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003674:	2302      	movs	r3, #2
 8003676:	9314      	str	r3, [sp, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003678:	2500      	movs	r5, #0
 800367a:	9515      	str	r5, [sp, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800367c:	2303      	movs	r3, #3
 800367e:	9316      	str	r3, [sp, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003680:	2307      	movs	r3, #7
 8003682:	9317      	str	r3, [sp, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003684:	a913      	add	r1, sp, #76	@ 0x4c
 8003686:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800368a:	f001 fee3 	bl	8005454 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel1;
 800368e:	4819      	ldr	r0, [pc, #100]	@ (80036f4 <HAL_UART_MspInit+0x150>)
 8003690:	4b19      	ldr	r3, [pc, #100]	@ (80036f8 <HAL_UART_MspInit+0x154>)
 8003692:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003694:	2314      	movs	r3, #20
 8003696:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003698:	2310      	movs	r3, #16
 800369a:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800369c:	60c5      	str	r5, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800369e:	2380      	movs	r3, #128	@ 0x80
 80036a0:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80036a2:	6145      	str	r5, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80036a4:	6185      	str	r5, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80036a6:	61c5      	str	r5, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80036a8:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80036aa:	f001 fcbf 	bl	800502c <HAL_DMA_Init>
 80036ae:	b998      	cbnz	r0, 80036d8 <HAL_UART_MspInit+0x134>
    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80036b0:	2110      	movs	r1, #16
 80036b2:	4810      	ldr	r0, [pc, #64]	@ (80036f4 <HAL_UART_MspInit+0x150>)
 80036b4:	f001 feba 	bl	800542c <HAL_DMA_ConfigChannelAttributes>
 80036b8:	b988      	cbnz	r0, 80036de <HAL_UART_MspInit+0x13a>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80036ba:	4b0e      	ldr	r3, [pc, #56]	@ (80036f4 <HAL_UART_MspInit+0x150>)
 80036bc:	67e3      	str	r3, [r4, #124]	@ 0x7c
 80036be:	629c      	str	r4, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80036c0:	2200      	movs	r2, #0
 80036c2:	2102      	movs	r1, #2
 80036c4:	2025      	movs	r0, #37	@ 0x25
 80036c6:	f001 fc29 	bl	8004f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80036ca:	2025      	movs	r0, #37	@ 0x25
 80036cc:	f001 fc36 	bl	8004f3c <HAL_NVIC_EnableIRQ>
}
 80036d0:	e77c      	b.n	80035cc <HAL_UART_MspInit+0x28>
      Error_Handler();
 80036d2:	f7fe f95a 	bl	800198a <Error_Handler>
 80036d6:	e7b7      	b.n	8003648 <HAL_UART_MspInit+0xa4>
      Error_Handler();
 80036d8:	f7fe f957 	bl	800198a <Error_Handler>
 80036dc:	e7e8      	b.n	80036b0 <HAL_UART_MspInit+0x10c>
      Error_Handler();
 80036de:	f7fe f954 	bl	800198a <Error_Handler>
 80036e2:	e7ea      	b.n	80036ba <HAL_UART_MspInit+0x116>
 80036e4:	40008000 	.word	0x40008000
 80036e8:	40004400 	.word	0x40004400
 80036ec:	48000800 	.word	0x48000800
 80036f0:	000c0004 	.word	0x000c0004
 80036f4:	20001028 	.word	0x20001028
 80036f8:	40020008 	.word	0x40020008

080036fc <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80036fc:	b510      	push	{r4, lr}

  if(uartHandle->Instance==LPUART1)
 80036fe:	6803      	ldr	r3, [r0, #0]
 8003700:	4a13      	ldr	r2, [pc, #76]	@ (8003750 <HAL_UART_MspDeInit+0x54>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d004      	beq.n	8003710 <HAL_UART_MspDeInit+0x14>
 8003706:	4604      	mov	r4, r0
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
  /* USER CODE BEGIN LPUART1_MspDeInit 1 */

  /* USER CODE END LPUART1_MspDeInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8003708:	4a12      	ldr	r2, [pc, #72]	@ (8003754 <HAL_UART_MspDeInit+0x58>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d00e      	beq.n	800372c <HAL_UART_MspDeInit+0x30>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 800370e:	bd10      	pop	{r4, pc}
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8003710:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003714:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8003716:	f023 0301 	bic.w	r3, r3, #1
 800371a:	65d3      	str	r3, [r2, #92]	@ 0x5c
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_0);
 800371c:	2103      	movs	r1, #3
 800371e:	480e      	ldr	r0, [pc, #56]	@ (8003758 <HAL_UART_MspDeInit+0x5c>)
 8003720:	f001 ff6a 	bl	80055f8 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8003724:	2026      	movs	r0, #38	@ 0x26
 8003726:	f001 fc0d 	bl	8004f44 <HAL_NVIC_DisableIRQ>
 800372a:	e7f0      	b.n	800370e <HAL_UART_MspDeInit+0x12>
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800372c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003730:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003732:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003736:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8003738:	210c      	movs	r1, #12
 800373a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800373e:	f001 ff5b 	bl	80055f8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8003742:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8003744:	f001 fce2 	bl	800510c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003748:	2025      	movs	r0, #37	@ 0x25
 800374a:	f001 fbfb 	bl	8004f44 <HAL_NVIC_DisableIRQ>
}
 800374e:	e7de      	b.n	800370e <HAL_UART_MspDeInit+0x12>
 8003750:	40008000 	.word	0x40008000
 8003754:	40004400 	.word	0x40004400
 8003758:	48000800 	.word	0x48000800

0800375c <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 800375c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 800375e:	4b07      	ldr	r3, [pc, #28]	@ (800377c <vcom_Init+0x20>)
 8003760:	6018      	str	r0, [r3, #0]
  MX_DMA_Init();
 8003762:	f7fe f867 	bl	8001834 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003766:	f7ff fee9 	bl	800353c <MX_USART2_UART_Init>
  SET_BIT(EXTI->IMR1, ExtiLine);
 800376a:	4a05      	ldr	r2, [pc, #20]	@ (8003780 <vcom_Init+0x24>)
 800376c:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8003770:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003774:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8003778:	2000      	movs	r0, #0
 800377a:	bd08      	pop	{r3, pc}
 800377c:	200011b4 	.word	0x200011b4
 8003780:	58000800 	.word	0x58000800

08003784 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8003784:	b508      	push	{r3, lr}
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8003786:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800378a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800378c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003790:	639a      	str	r2, [r3, #56]	@ 0x38
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8003792:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003794:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8003798:	639a      	str	r2, [r3, #56]	@ 0x38
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
  __HAL_RCC_USART2_RELEASE_RESET();

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 800379a:	4804      	ldr	r0, [pc, #16]	@ (80037ac <vcom_DeInit+0x28>)
 800379c:	f7ff ffae 	bl	80036fc <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80037a0:	200f      	movs	r0, #15
 80037a2:	f001 fbcf 	bl	8004f44 <HAL_NVIC_DisableIRQ>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80037a6:	2000      	movs	r0, #0
 80037a8:	bd08      	pop	{r3, pc}
 80037aa:	bf00      	nop
 80037ac:	20001088 	.word	0x20001088

080037b0 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80037b0:	b508      	push	{r3, lr}
 80037b2:	460a      	mov	r2, r1
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 80037b4:	4601      	mov	r1, r0
 80037b6:	4802      	ldr	r0, [pc, #8]	@ (80037c0 <vcom_Trace_DMA+0x10>)
 80037b8:	f003 fede 	bl	8007578 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 80037bc:	2000      	movs	r0, #0
 80037be:	bd08      	pop	{r3, pc}
 80037c0:	20001088 	.word	0x20001088

080037c4 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 80037c4:	b510      	push	{r4, lr}
 80037c6:	b082      	sub	sp, #8

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80037c8:	4b12      	ldr	r3, [pc, #72]	@ (8003814 <vcom_ReceiveInit+0x50>)
 80037ca:	6018      	str	r0, [r3, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80037cc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80037d0:	9300      	str	r3, [sp, #0]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 80037d2:	ab02      	add	r3, sp, #8
 80037d4:	e913 0006 	ldmdb	r3, {r1, r2}
 80037d8:	480f      	ldr	r0, [pc, #60]	@ (8003818 <vcom_ReceiveInit+0x54>)
 80037da:	f005 f8f8 	bl	80089ce <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 80037de:	4b0e      	ldr	r3, [pc, #56]	@ (8003818 <vcom_ReceiveInit+0x54>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	69da      	ldr	r2, [r3, #28]
 80037e4:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 80037e8:	d1f9      	bne.n	80037de <vcom_ReceiveInit+0x1a>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 80037ea:	69da      	ldr	r2, [r3, #28]
 80037ec:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 80037f0:	d0fb      	beq.n	80037ea <vcom_ReceiveInit+0x26>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 80037f2:	689a      	ldr	r2, [r3, #8]
 80037f4:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80037f8:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 80037fa:	4c07      	ldr	r4, [pc, #28]	@ (8003818 <vcom_ReceiveInit+0x54>)
 80037fc:	4620      	mov	r0, r4
 80037fe:	f005 f927 	bl	8008a50 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8003802:	2201      	movs	r2, #1
 8003804:	4905      	ldr	r1, [pc, #20]	@ (800381c <vcom_ReceiveInit+0x58>)
 8003806:	4620      	mov	r0, r4
 8003808:	f005 f87a 	bl	8008900 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 800380c:	2000      	movs	r0, #0
 800380e:	b002      	add	sp, #8
 8003810:	bd10      	pop	{r4, pc}
 8003812:	bf00      	nop
 8003814:	200011b0 	.word	0x200011b0
 8003818:	20001088 	.word	0x20001088
 800381c:	200011b8 	.word	0x200011b8

08003820 <vcom_Resume>:

void vcom_Resume(void)
{
 8003820:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003822:	4807      	ldr	r0, [pc, #28]	@ (8003840 <vcom_Resume+0x20>)
 8003824:	f004 ff9a 	bl	800875c <HAL_UART_Init>
 8003828:	b920      	cbnz	r0, 8003834 <vcom_Resume+0x14>
  {
    Error_Handler();
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800382a:	4806      	ldr	r0, [pc, #24]	@ (8003844 <vcom_Resume+0x24>)
 800382c:	f001 fbfe 	bl	800502c <HAL_DMA_Init>
 8003830:	b918      	cbnz	r0, 800383a <vcom_Resume+0x1a>
    Error_Handler();
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8003832:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003834:	f7fe f8a9 	bl	800198a <Error_Handler>
 8003838:	e7f7      	b.n	800382a <vcom_Resume+0xa>
    Error_Handler();
 800383a:	f7fe f8a6 	bl	800198a <Error_Handler>
}
 800383e:	e7f8      	b.n	8003832 <vcom_Resume+0x12>
 8003840:	20001088 	.word	0x20001088
 8003844:	20001028 	.word	0x20001028

08003848 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003848:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 800384a:	6802      	ldr	r2, [r0, #0]
 800384c:	4b04      	ldr	r3, [pc, #16]	@ (8003860 <HAL_UART_TxCpltCallback+0x18>)
 800384e:	429a      	cmp	r2, r3
 8003850:	d000      	beq.n	8003854 <HAL_UART_TxCpltCallback+0xc>
    TxCpltCallback(NULL);
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8003852:	bd08      	pop	{r3, pc}
    TxCpltCallback(NULL);
 8003854:	4b03      	ldr	r3, [pc, #12]	@ (8003864 <HAL_UART_TxCpltCallback+0x1c>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2000      	movs	r0, #0
 800385a:	4798      	blx	r3
}
 800385c:	e7f9      	b.n	8003852 <HAL_UART_TxCpltCallback+0xa>
 800385e:	bf00      	nop
 8003860:	40004400 	.word	0x40004400
 8003864:	200011b4 	.word	0x200011b4

08003868 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003868:	480d      	ldr	r0, [pc, #52]	@ (80038a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800386a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800386c:	f001 fab3 	bl	8004dd6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003870:	480c      	ldr	r0, [pc, #48]	@ (80038a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003872:	490d      	ldr	r1, [pc, #52]	@ (80038a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003874:	4a0d      	ldr	r2, [pc, #52]	@ (80038ac <LoopForever+0xe>)
  movs r3, #0
 8003876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003878:	e002      	b.n	8003880 <LoopCopyDataInit>

0800387a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800387a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800387c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800387e:	3304      	adds	r3, #4

08003880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003884:	d3f9      	bcc.n	800387a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003886:	4a0a      	ldr	r2, [pc, #40]	@ (80038b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003888:	4c0a      	ldr	r4, [pc, #40]	@ (80038b4 <LoopForever+0x16>)
  movs r3, #0
 800388a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800388c:	e001      	b.n	8003892 <LoopFillZerobss>

0800388e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800388e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003890:	3204      	adds	r2, #4

08003892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003894:	d3fb      	bcc.n	800388e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003896:	f009 f8ff 	bl	800ca98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800389a:	f7fe f8bf 	bl	8001a1c <main>

0800389e <LoopForever>:

LoopForever:
    b LoopForever
 800389e:	e7fe      	b.n	800389e <LoopForever>
  ldr   r0, =_estack
 80038a0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80038a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038a8:	200002c0 	.word	0x200002c0
  ldr r2, =_sidata
 80038ac:	08010f78 	.word	0x08010f78
  ldr r2, =_sbss
 80038b0:	200002c0 	.word	0x200002c0
  ldr r4, =_ebss
 80038b4:	20005e70 	.word	0x20005e70

080038b8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80038b8:	e7fe      	b.n	80038b8 <ADC_IRQHandler>

080038ba <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 80038ba:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 80038bc:	f7ff fba4 	bl	8003008 <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 80038c0:	f000 fd46 	bl	8004350 <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 80038c4:	bd08      	pop	{r3, pc}

080038c6 <MX_SubGHz_Phy_Process>:

void MX_SubGHz_Phy_Process(void)
{
 80038c6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80038c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80038cc:	f007 fd4c 	bl	800b368 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_2 */

  /* USER CODE END MX_SubGHz_Phy_Process_2 */
}
 80038d0:	bd08      	pop	{r3, pc}

080038d2 <CalculateCRC8>:
}

/**
 * @brief Calculate CRC8 for config packet (CRC-8/MAXIM)
 */
static uint8_t CalculateCRC8(uint8_t *data, uint8_t length) {
 80038d2:	b500      	push	{lr}
 80038d4:	4686      	mov	lr, r0
    uint8_t crc = 0x00;
    uint8_t polynomial = 0x31; // CRC-8/MAXIM polynomial

    for (uint8_t i = 0; i < length; i++) {
 80038d6:	f04f 0c00 	mov.w	ip, #0
    uint8_t crc = 0x00;
 80038da:	4660      	mov	r0, ip
    for (uint8_t i = 0; i < length; i++) {
 80038dc:	e011      	b.n	8003902 <CalculateCRC8+0x30>
        crc ^= data[i];
        for (uint8_t j = 0; j < 8; j++) {
            if (crc & 0x80) {
                crc = (crc << 1) ^ polynomial;
            } else {
                crc <<= 1;
 80038de:	0040      	lsls	r0, r0, #1
 80038e0:	b2c0      	uxtb	r0, r0
        for (uint8_t j = 0; j < 8; j++) {
 80038e2:	3301      	adds	r3, #1
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b07      	cmp	r3, #7
 80038e8:	d807      	bhi.n	80038fa <CalculateCRC8+0x28>
            if (crc & 0x80) {
 80038ea:	b242      	sxtb	r2, r0
 80038ec:	2a00      	cmp	r2, #0
 80038ee:	daf6      	bge.n	80038de <CalculateCRC8+0xc>
                crc = (crc << 1) ^ polynomial;
 80038f0:	0052      	lsls	r2, r2, #1
 80038f2:	f082 0231 	eor.w	r2, r2, #49	@ 0x31
 80038f6:	b2d0      	uxtb	r0, r2
 80038f8:	e7f3      	b.n	80038e2 <CalculateCRC8+0x10>
    for (uint8_t i = 0; i < length; i++) {
 80038fa:	f10c 0c01 	add.w	ip, ip, #1
 80038fe:	fa5f fc8c 	uxtb.w	ip, ip
 8003902:	458c      	cmp	ip, r1
 8003904:	d204      	bcs.n	8003910 <CalculateCRC8+0x3e>
        crc ^= data[i];
 8003906:	f81e 300c 	ldrb.w	r3, [lr, ip]
 800390a:	4058      	eors	r0, r3
        for (uint8_t j = 0; j < 8; j++) {
 800390c:	2300      	movs	r3, #0
 800390e:	e7ea      	b.n	80038e6 <CalculateCRC8+0x14>
            }
        }
    }

    return crc;
}
 8003910:	f85d fb04 	ldr.w	pc, [sp], #4

08003914 <PingPong_Process>:
static void PingPong_Process(void) {
 8003914:	b508      	push	{r3, lr}
	switch (LoRaState) {
 8003916:	4b30      	ldr	r3, [pc, #192]	@ (80039d8 <PingPong_Process+0xc4>)
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	2b04      	cmp	r3, #4
 800391c:	d84c      	bhi.n	80039b8 <PingPong_Process+0xa4>
 800391e:	e8df f003 	tbb	[pc, r3]
 8003922:	1e03      	.short	0x1e03
 8003924:	0f2d      	.short	0x0f2d
 8003926:	3c          	.byte	0x3c
 8003927:	00          	.byte	0x00
		APP_LOG(TS_ON, VLEVEL_L, "Gateway: Restart listening...\n\r");
 8003928:	4b2c      	ldr	r3, [pc, #176]	@ (80039dc <PingPong_Process+0xc8>)
 800392a:	2201      	movs	r2, #1
 800392c:	2100      	movs	r1, #0
 800392e:	4610      	mov	r0, r2
 8003930:	f007 fbbc 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
		Radio.Rx(RX_TIMEOUT_VALUE);
 8003934:	4b2a      	ldr	r3, [pc, #168]	@ (80039e0 <PingPong_Process+0xcc>)
 8003936:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003938:	f64e 2060 	movw	r0, #60000	@ 0xea60
 800393c:	4798      	blx	r3
}
 800393e:	bd08      	pop	{r3, pc}
		APP_LOG(TS_ON, VLEVEL_L, "Gateway: Data processed, restart RX\n\r");
 8003940:	4b28      	ldr	r3, [pc, #160]	@ (80039e4 <PingPong_Process+0xd0>)
 8003942:	2201      	movs	r2, #1
 8003944:	2100      	movs	r1, #0
 8003946:	4610      	mov	r0, r2
 8003948:	f007 fbb0 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
		Radio.Rx(RX_TIMEOUT_VALUE);
 800394c:	4b24      	ldr	r3, [pc, #144]	@ (80039e0 <PingPong_Process+0xcc>)
 800394e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003950:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8003954:	4798      	blx	r3
		LoRaState = RX;
 8003956:	4b20      	ldr	r3, [pc, #128]	@ (80039d8 <PingPong_Process+0xc4>)
 8003958:	2200      	movs	r2, #0
 800395a:	701a      	strb	r2, [r3, #0]
		break;
 800395c:	e7ef      	b.n	800393e <PingPong_Process+0x2a>
		APP_LOG(TS_ON, VLEVEL_L, "Gateway: RX timeout, restart listening\n\r");
 800395e:	4b22      	ldr	r3, [pc, #136]	@ (80039e8 <PingPong_Process+0xd4>)
 8003960:	2201      	movs	r2, #1
 8003962:	2100      	movs	r1, #0
 8003964:	4610      	mov	r0, r2
 8003966:	f007 fba1 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
		Radio.Rx(RX_TIMEOUT_VALUE);
 800396a:	4b1d      	ldr	r3, [pc, #116]	@ (80039e0 <PingPong_Process+0xcc>)
 800396c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800396e:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8003972:	4798      	blx	r3
		LoRaState = RX;
 8003974:	4b18      	ldr	r3, [pc, #96]	@ (80039d8 <PingPong_Process+0xc4>)
 8003976:	2200      	movs	r2, #0
 8003978:	701a      	strb	r2, [r3, #0]
		break;
 800397a:	e7e0      	b.n	800393e <PingPong_Process+0x2a>
		APP_LOG(TS_ON, VLEVEL_L, "Gateway: RX error, restart listening\n\r");
 800397c:	4b1b      	ldr	r3, [pc, #108]	@ (80039ec <PingPong_Process+0xd8>)
 800397e:	2201      	movs	r2, #1
 8003980:	2100      	movs	r1, #0
 8003982:	4610      	mov	r0, r2
 8003984:	f007 fb92 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
		Radio.Rx(RX_TIMEOUT_VALUE);
 8003988:	4b15      	ldr	r3, [pc, #84]	@ (80039e0 <PingPong_Process+0xcc>)
 800398a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800398c:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8003990:	4798      	blx	r3
		LoRaState = RX;
 8003992:	4b11      	ldr	r3, [pc, #68]	@ (80039d8 <PingPong_Process+0xc4>)
 8003994:	2200      	movs	r2, #0
 8003996:	701a      	strb	r2, [r3, #0]
		break;
 8003998:	e7d1      	b.n	800393e <PingPong_Process+0x2a>
		APP_LOG(TS_ON, VLEVEL_L, "Gateway: TX timeout (unexpected)\n\r");
 800399a:	4b15      	ldr	r3, [pc, #84]	@ (80039f0 <PingPong_Process+0xdc>)
 800399c:	2201      	movs	r2, #1
 800399e:	2100      	movs	r1, #0
 80039a0:	4610      	mov	r0, r2
 80039a2:	f007 fb83 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
		Radio.Rx(RX_TIMEOUT_VALUE);
 80039a6:	4b0e      	ldr	r3, [pc, #56]	@ (80039e0 <PingPong_Process+0xcc>)
 80039a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039aa:	f64e 2060 	movw	r0, #60000	@ 0xea60
 80039ae:	4798      	blx	r3
		LoRaState = RX;
 80039b0:	4b09      	ldr	r3, [pc, #36]	@ (80039d8 <PingPong_Process+0xc4>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	701a      	strb	r2, [r3, #0]
		break;
 80039b6:	e7c2      	b.n	800393e <PingPong_Process+0x2a>
		APP_LOG(TS_ON, VLEVEL_L, "Gateway: Unknown state, restart RX\n\r");
 80039b8:	4b0e      	ldr	r3, [pc, #56]	@ (80039f4 <PingPong_Process+0xe0>)
 80039ba:	2201      	movs	r2, #1
 80039bc:	2100      	movs	r1, #0
 80039be:	4610      	mov	r0, r2
 80039c0:	f007 fb74 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
		Radio.Rx(RX_TIMEOUT_VALUE);
 80039c4:	4b06      	ldr	r3, [pc, #24]	@ (80039e0 <PingPong_Process+0xcc>)
 80039c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039c8:	f64e 2060 	movw	r0, #60000	@ 0xea60
 80039cc:	4798      	blx	r3
		LoRaState = RX;
 80039ce:	4b02      	ldr	r3, [pc, #8]	@ (80039d8 <PingPong_Process+0xc4>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	701a      	strb	r2, [r3, #0]
}
 80039d4:	e7b3      	b.n	800393e <PingPong_Process+0x2a>
 80039d6:	bf00      	nop
 80039d8:	2000581f 	.word	0x2000581f
 80039dc:	0800f224 	.word	0x0800f224
 80039e0:	08010aa0 	.word	0x08010aa0
 80039e4:	0800f244 	.word	0x0800f244
 80039e8:	0800f26c 	.word	0x0800f26c
 80039ec:	0800f298 	.word	0x0800f298
 80039f0:	0800f2c0 	.word	0x0800f2c0
 80039f4:	0800f2e4 	.word	0x0800f2e4

080039f8 <OnRxError>:
{
 80039f8:	b508      	push	{r3, lr}
	APP_LOG(TS_ON, VLEVEL_L, "OnRxError\n\r");
 80039fa:	4b07      	ldr	r3, [pc, #28]	@ (8003a18 <OnRxError+0x20>)
 80039fc:	2201      	movs	r2, #1
 80039fe:	2100      	movs	r1, #0
 8003a00:	4610      	mov	r0, r2
 8003a02:	f007 fb53 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	LoRaState = RX_ERROR;
 8003a06:	4b05      	ldr	r3, [pc, #20]	@ (8003a1c <OnRxError+0x24>)
 8003a08:	2202      	movs	r2, #2
 8003a0a:	701a      	strb	r2, [r3, #0]
	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process),
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	2001      	movs	r0, #1
 8003a10:	f007 fc76 	bl	800b300 <UTIL_SEQ_SetTask>
}
 8003a14:	bd08      	pop	{r3, pc}
 8003a16:	bf00      	nop
 8003a18:	0800f30c 	.word	0x0800f30c
 8003a1c:	2000581f 	.word	0x2000581f

08003a20 <OnRxTimeout>:
{
 8003a20:	b508      	push	{r3, lr}
	APP_LOG(TS_ON, VLEVEL_L, "OnRxTimeout\n\r");
 8003a22:	4b06      	ldr	r3, [pc, #24]	@ (8003a3c <OnRxTimeout+0x1c>)
 8003a24:	2201      	movs	r2, #1
 8003a26:	2100      	movs	r1, #0
 8003a28:	4610      	mov	r0, r2
 8003a2a:	f007 fb3f 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	LoRaState = RX_TIMEOUT;  // Gateway mode: trigger restart
 8003a2e:	2001      	movs	r0, #1
 8003a30:	4b03      	ldr	r3, [pc, #12]	@ (8003a40 <OnRxTimeout+0x20>)
 8003a32:	7018      	strb	r0, [r3, #0]
	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process),
 8003a34:	2100      	movs	r1, #0
 8003a36:	f007 fc63 	bl	800b300 <UTIL_SEQ_SetTask>
}
 8003a3a:	bd08      	pop	{r3, pc}
 8003a3c:	0800f318 	.word	0x0800f318
 8003a40:	2000581f 	.word	0x2000581f

08003a44 <OnTxTimeout>:
{
 8003a44:	b508      	push	{r3, lr}
	APP_LOG(TS_ON, VLEVEL_L, "OnTxTimeout\n\r");
 8003a46:	4b07      	ldr	r3, [pc, #28]	@ (8003a64 <OnTxTimeout+0x20>)
 8003a48:	2201      	movs	r2, #1
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	4610      	mov	r0, r2
 8003a4e:	f007 fb2d 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	LoRaState = TX_TIMEOUT;
 8003a52:	4b05      	ldr	r3, [pc, #20]	@ (8003a68 <OnTxTimeout+0x24>)
 8003a54:	2204      	movs	r2, #4
 8003a56:	701a      	strb	r2, [r3, #0]
	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process),
 8003a58:	2100      	movs	r1, #0
 8003a5a:	2001      	movs	r0, #1
 8003a5c:	f007 fc50 	bl	800b300 <UTIL_SEQ_SetTask>
}
 8003a60:	bd08      	pop	{r3, pc}
 8003a62:	bf00      	nop
 8003a64:	0800f328 	.word	0x0800f328
 8003a68:	2000581f 	.word	0x2000581f

08003a6c <OnTxDone>:
{
 8003a6c:	b508      	push	{r3, lr}
	APP_LOG(TS_ON, VLEVEL_L, "OnTxDone\n\r");
 8003a6e:	4b07      	ldr	r3, [pc, #28]	@ (8003a8c <OnTxDone+0x20>)
 8003a70:	2201      	movs	r2, #1
 8003a72:	2100      	movs	r1, #0
 8003a74:	4610      	mov	r0, r2
 8003a76:	f007 fb19 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	LoRaState = TX; // Trigger PingPong_Process to restart RX
 8003a7a:	4b05      	ldr	r3, [pc, #20]	@ (8003a90 <OnTxDone+0x24>)
 8003a7c:	2203      	movs	r2, #3
 8003a7e:	701a      	strb	r2, [r3, #0]
	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process),
 8003a80:	2100      	movs	r1, #0
 8003a82:	2001      	movs	r0, #1
 8003a84:	f007 fc3c 	bl	800b300 <UTIL_SEQ_SetTask>
}
 8003a88:	bd08      	pop	{r3, pc}
 8003a8a:	bf00      	nop
 8003a8c:	0800f338 	.word	0x0800f338
 8003a90:	2000581f 	.word	0x2000581f

08003a94 <ProcessNodeConfigVersion>:
}

/**
 * @brief Process node config version from data packets (event-driven)
 */
static void ProcessNodeConfigVersion(uint8_t node_id, uint8_t received_version) {
 8003a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // Only process if config tracking is active
    if (!configTracker.config_update_active) {
 8003a96:	4b15      	ldr	r3, [pc, #84]	@ (8003aec <ProcessNodeConfigVersion+0x58>)
 8003a98:	7d5b      	ldrb	r3, [r3, #21]
 8003a9a:	b903      	cbnz	r3, 8003a9e <ProcessNodeConfigVersion+0xa>
            configTracker.node_config_status[node_index] = 0x00;
            printf("*** WARNING: S-%02d has OLD version %d (0x010x00) ***\n",
                   node_id, received_version);
        }
    }
}
 8003a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a9e:	4604      	mov	r4, r0
 8003aa0:	460d      	mov	r5, r1
    uint8_t node_index = node_id - 1; // Convert to 0-based index
 8003aa2:	1e46      	subs	r6, r0, #1
 8003aa4:	b2f6      	uxtb	r6, r6
           node_id, received_version, configTracker.expected_version);
 8003aa6:	4f11      	ldr	r7, [pc, #68]	@ (8003aec <ProcessNodeConfigVersion+0x58>)
    printf("*** ProcessNodeConfigVersion: S-%02d sent version %d (expected: %d) ***\n",
 8003aa8:	7d3b      	ldrb	r3, [r7, #20]
 8003aaa:	460a      	mov	r2, r1
 8003aac:	4601      	mov	r1, r0
 8003aae:	4810      	ldr	r0, [pc, #64]	@ (8003af0 <ProcessNodeConfigVersion+0x5c>)
 8003ab0:	f008 fdae 	bl	800c610 <iprintf>
    if (received_version == configTracker.expected_version) {
 8003ab4:	7d3b      	ldrb	r3, [r7, #20]
 8003ab6:	42ab      	cmp	r3, r5
 8003ab8:	d00c      	beq.n	8003ad4 <ProcessNodeConfigVersion+0x40>
        if (configTracker.node_config_status[node_index] != 0x00) {
 8003aba:	4b0c      	ldr	r3, [pc, #48]	@ (8003aec <ProcessNodeConfigVersion+0x58>)
 8003abc:	5d9b      	ldrb	r3, [r3, r6]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d0ec      	beq.n	8003a9c <ProcessNodeConfigVersion+0x8>
            configTracker.node_config_status[node_index] = 0x00;
 8003ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8003aec <ProcessNodeConfigVersion+0x58>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	559a      	strb	r2, [r3, r6]
            printf("*** WARNING: S-%02d has OLD version %d (0x010x00) ***\n",
 8003ac8:	462a      	mov	r2, r5
 8003aca:	4621      	mov	r1, r4
 8003acc:	4809      	ldr	r0, [pc, #36]	@ (8003af4 <ProcessNodeConfigVersion+0x60>)
 8003ace:	f008 fd9f 	bl	800c610 <iprintf>
 8003ad2:	e7e3      	b.n	8003a9c <ProcessNodeConfigVersion+0x8>
        if (configTracker.node_config_status[node_index] != 0x01) {
 8003ad4:	5dbb      	ldrb	r3, [r7, r6]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d0e0      	beq.n	8003a9c <ProcessNodeConfigVersion+0x8>
            configTracker.node_config_status[node_index] = 0x01;
 8003ada:	2201      	movs	r2, #1
 8003adc:	55ba      	strb	r2, [r7, r6]
            printf("*** SUCCESS: S-%02d UPDATED to version %d (0x000x01) ***\n",
 8003ade:	462a      	mov	r2, r5
 8003ae0:	4621      	mov	r1, r4
 8003ae2:	4805      	ldr	r0, [pc, #20]	@ (8003af8 <ProcessNodeConfigVersion+0x64>)
 8003ae4:	f008 fd94 	bl	800c610 <iprintf>
 8003ae8:	e7d8      	b.n	8003a9c <ProcessNodeConfigVersion+0x8>
 8003aea:	bf00      	nop
 8003aec:	200011bc 	.word	0x200011bc
 8003af0:	0800f344 	.word	0x0800f344
 8003af4:	0800f3d0 	.word	0x0800f3d0
 8003af8:	0800f390 	.word	0x0800f390

08003afc <UpdateGatewayConfig>:
static void UpdateGatewayConfig(uint8_t version, uint32_t period_ms) {   //timerlerin hepsi duruk burda
 8003afc:	b570      	push	{r4, r5, r6, lr}
 8003afe:	4605      	mov	r5, r0
 8003b00:	460e      	mov	r6, r1
        gatewayConfig.nodes_version, gatewayConfig.period_ms);
 8003b02:	4c10      	ldr	r4, [pc, #64]	@ (8003b44 <UpdateGatewayConfig+0x48>)
    printf("*** UpdateGatewayConfig: Old nodes_version=%d, period=%lu ms ***\n",
 8003b04:	6862      	ldr	r2, [r4, #4]
 8003b06:	7821      	ldrb	r1, [r4, #0]
 8003b08:	480f      	ldr	r0, [pc, #60]	@ (8003b48 <UpdateGatewayConfig+0x4c>)
 8003b0a:	f008 fd81 	bl	800c610 <iprintf>
    gatewayConfig.nodes_version = version;  // Update node version
 8003b0e:	7025      	strb	r5, [r4, #0]
    gatewayConfig.period_ms = period_ms;
 8003b10:	6066      	str	r6, [r4, #4]
    gatewayConfig.updated = 1;  // Enable broadcast to nodes
 8003b12:	2301      	movs	r3, #1
 8003b14:	7323      	strb	r3, [r4, #12]
    printf("*** UpdateGatewayConfig: New nodes_version=%d, period=%lu ms (broadcast ENABLED) ***\n",
 8003b16:	4632      	mov	r2, r6
 8003b18:	4629      	mov	r1, r5
 8003b1a:	480c      	ldr	r0, [pc, #48]	@ (8003b4c <UpdateGatewayConfig+0x50>)
 8003b1c:	f008 fd78 	bl	800c610 <iprintf>
    configTracker.expected_version = gatewayConfig.nodes_version;
 8003b20:	7821      	ldrb	r1, [r4, #0]
 8003b22:	4b0b      	ldr	r3, [pc, #44]	@ (8003b50 <UpdateGatewayConfig+0x54>)
 8003b24:	7519      	strb	r1, [r3, #20]
    for (uint8_t i = 0; i < MAX_SNODES; i++) {
 8003b26:	2300      	movs	r3, #0
 8003b28:	e004      	b.n	8003b34 <UpdateGatewayConfig+0x38>
        configTracker.node_config_status[i] = 0x00;
 8003b2a:	4a09      	ldr	r2, [pc, #36]	@ (8003b50 <UpdateGatewayConfig+0x54>)
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	54d0      	strb	r0, [r2, r3]
    for (uint8_t i = 0; i < MAX_SNODES; i++) {
 8003b30:	3301      	adds	r3, #1
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	4a07      	ldr	r2, [pc, #28]	@ (8003b54 <UpdateGatewayConfig+0x58>)
 8003b36:	7812      	ldrb	r2, [r2, #0]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d8f6      	bhi.n	8003b2a <UpdateGatewayConfig+0x2e>
    printf("*** Config tracking activated for nodes_version %d - all nodes marked as 0x00 ***\n", gatewayConfig.nodes_version);
 8003b3c:	4806      	ldr	r0, [pc, #24]	@ (8003b58 <UpdateGatewayConfig+0x5c>)
 8003b3e:	f008 fd67 	bl	800c610 <iprintf>
}
 8003b42:	bd70      	pop	{r4, r5, r6, pc}
 8003b44:	200000cc 	.word	0x200000cc
 8003b48:	0800f40c 	.word	0x0800f40c
 8003b4c:	0800f450 	.word	0x0800f450
 8003b50:	200011bc 	.word	0x200011bc
 8003b54:	200000e0 	.word	0x200000e0
 8003b58:	0800f4a8 	.word	0x0800f4a8

08003b5c <OnRxDone>:
{
 8003b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b60:	b095      	sub	sp, #84	@ 0x54
 8003b62:	4605      	mov	r5, r0
 8003b64:	460c      	mov	r4, r1
 8003b66:	4616      	mov	r6, r2
 8003b68:	461f      	mov	r7, r3
	APP_LOG(TS_ON, VLEVEL_L, "OnRxDone\n\r");
 8003b6a:	4b9e      	ldr	r3, [pc, #632]	@ (8003de4 <OnRxDone+0x288>)
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	2100      	movs	r1, #0
 8003b70:	4610      	mov	r0, r2
 8003b72:	f007 fa9b 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_ON, VLEVEL_L, "Received : %s\n\r", payload);
 8003b76:	9500      	str	r5, [sp, #0]
 8003b78:	4b9b      	ldr	r3, [pc, #620]	@ (8003de8 <OnRxDone+0x28c>)
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	4610      	mov	r0, r2
 8003b80:	f007 fa94 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_ON, VLEVEL_L, "RssiValue=%d dBm, SnrValue=%ddB\n\r", rssi,
 8003b84:	9701      	str	r7, [sp, #4]
 8003b86:	9600      	str	r6, [sp, #0]
 8003b88:	4b98      	ldr	r3, [pc, #608]	@ (8003dec <OnRxDone+0x290>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	4610      	mov	r0, r2
 8003b90:	f007 fa8c 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	SnrValue = LoraSnr_FskCfo;
 8003b94:	4b96      	ldr	r3, [pc, #600]	@ (8003df0 <OnRxDone+0x294>)
 8003b96:	701f      	strb	r7, [r3, #0]
	if (size >= 17 && payload[0] == SENSOR_DATA_TYPE) { // DATA payload type + BATTERY + CONFIG_VER + CRC (17 bytes minimum)
 8003b98:	2c10      	cmp	r4, #16
 8003b9a:	d902      	bls.n	8003ba2 <OnRxDone+0x46>
 8003b9c:	782b      	ldrb	r3, [r5, #0]
 8003b9e:	2bd1      	cmp	r3, #209	@ 0xd1
 8003ba0:	d017      	beq.n	8003bd2 <OnRxDone+0x76>
	LoRaState = TX;  // Trigger PingPong_Process to restart RX
 8003ba2:	4b94      	ldr	r3, [pc, #592]	@ (8003df4 <OnRxDone+0x298>)
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	701a      	strb	r2, [r3, #0]
	memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 8003ba8:	22ff      	movs	r2, #255	@ 0xff
 8003baa:	2100      	movs	r1, #0
 8003bac:	4892      	ldr	r0, [pc, #584]	@ (8003df8 <OnRxDone+0x29c>)
 8003bae:	f008 fecf 	bl	800c950 <memset>
	RxBufferSize = size;
 8003bb2:	4b92      	ldr	r3, [pc, #584]	@ (8003dfc <OnRxDone+0x2a0>)
 8003bb4:	801c      	strh	r4, [r3, #0]
	if (RxBufferSize <= MAX_APP_BUFFER_SIZE) {
 8003bb6:	2cff      	cmp	r4, #255	@ 0xff
 8003bb8:	f240 80df 	bls.w	8003d7a <OnRxDone+0x21e>
	RssiValue = rssi;
 8003bbc:	4b90      	ldr	r3, [pc, #576]	@ (8003e00 <OnRxDone+0x2a4>)
 8003bbe:	701e      	strb	r6, [r3, #0]
	APP_LOG(TS_ON, VLEVEL_H, "payload. size=%d \n\r", size);
 8003bc0:	9400      	str	r4, [sp, #0]
 8003bc2:	4b90      	ldr	r3, [pc, #576]	@ (8003e04 <OnRxDone+0x2a8>)
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	2003      	movs	r0, #3
 8003bca:	f007 fa6f 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	for (int32_t i = 0; i < PAYLOAD_LEN; i++) {
 8003bce:	2600      	movs	r6, #0
 8003bd0:	e0da      	b.n	8003d88 <OnRxDone+0x22c>
		uint8_t node_id = payload[1];                            // Node ID (S-01=1, S-02=2, etc.)
 8003bd2:	f895 8001 	ldrb.w	r8, [r5, #1]
		int16_t td = (int16_t)(payload[2] | (payload[3] << 8));  // Digital temp (0.01C)
 8003bd6:	78aa      	ldrb	r2, [r5, #2]
 8003bd8:	78eb      	ldrb	r3, [r5, #3]
 8003bda:	021b      	lsls	r3, r3, #8
 8003bdc:	b21b      	sxth	r3, r3
 8003bde:	ea42 0103 	orr.w	r1, r2, r3
 8003be2:	9111      	str	r1, [sp, #68]	@ 0x44
		int16_t ta = (int16_t)(payload[4] | (payload[5] << 8));  // Analog temp (0.01C)
 8003be4:	792a      	ldrb	r2, [r5, #4]
 8003be6:	796b      	ldrb	r3, [r5, #5]
 8003be8:	021b      	lsls	r3, r3, #8
 8003bea:	b21b      	sxth	r3, r3
 8003bec:	ea42 0b03 	orr.w	fp, r2, r3
 8003bf0:	f8cd b048 	str.w	fp, [sp, #72]	@ 0x48
		uint8_t h = payload[6];                                  // Humidity (%)
 8003bf4:	79ab      	ldrb	r3, [r5, #6]
 8003bf6:	930d      	str	r3, [sp, #52]	@ 0x34
		int16_t ax = (int16_t)(payload[7] | (payload[8] << 8));  // Accel X (mg)
 8003bf8:	79ea      	ldrb	r2, [r5, #7]
 8003bfa:	7a2b      	ldrb	r3, [r5, #8]
 8003bfc:	021b      	lsls	r3, r3, #8
 8003bfe:	b21b      	sxth	r3, r3
 8003c00:	431a      	orrs	r2, r3
 8003c02:	920e      	str	r2, [sp, #56]	@ 0x38
		int16_t ay = (int16_t)(payload[9] | (payload[10] << 8)); // Accel Y (mg)
 8003c04:	7a6a      	ldrb	r2, [r5, #9]
 8003c06:	7aab      	ldrb	r3, [r5, #10]
 8003c08:	021b      	lsls	r3, r3, #8
 8003c0a:	b21b      	sxth	r3, r3
 8003c0c:	ea42 0003 	orr.w	r0, r2, r3
 8003c10:	900f      	str	r0, [sp, #60]	@ 0x3c
		int16_t az = (int16_t)(payload[11] | (payload[12] << 8)); // Accel Z (mg)
 8003c12:	7aea      	ldrb	r2, [r5, #11]
 8003c14:	7b2b      	ldrb	r3, [r5, #12]
 8003c16:	021b      	lsls	r3, r3, #8
 8003c18:	b21b      	sxth	r3, r3
 8003c1a:	ea42 0c03 	orr.w	ip, r2, r3
 8003c1e:	f8cd c040 	str.w	ip, [sp, #64]	@ 0x40
		uint16_t battery_voltage = (uint16_t)(payload[13] | (payload[14] << 8)); // Battery voltage (mV)
 8003c22:	7b6b      	ldrb	r3, [r5, #13]
 8003c24:	7baa      	ldrb	r2, [r5, #14]
 8003c26:	ea43 2e02 	orr.w	lr, r3, r2, lsl #8
 8003c2a:	f8cd e030 	str.w	lr, [sp, #48]	@ 0x30
		uint8_t config_version = payload[15];                    // Node's config version
 8003c2e:	f895 a00f 	ldrb.w	sl, [r5, #15]
		APP_LOG(TS_ON, VLEVEL_L, "DATA from S-%02d: TD=%.2fC TA=%.2fC H=%d%% AX=%dmg AY=%dmg AZ=%dmg BAT=%dmV ConfigV%d\n\r",
 8003c32:	4608      	mov	r0, r1
 8003c34:	f7fd f84a 	bl	8000ccc <__aeabi_i2f>
 8003c38:	4973      	ldr	r1, [pc, #460]	@ (8003e08 <OnRxDone+0x2ac>)
 8003c3a:	f7fd f94f 	bl	8000edc <__aeabi_fdiv>
 8003c3e:	4681      	mov	r9, r0
 8003c40:	4658      	mov	r0, fp
 8003c42:	f7fd f843 	bl	8000ccc <__aeabi_i2f>
 8003c46:	4970      	ldr	r1, [pc, #448]	@ (8003e08 <OnRxDone+0x2ac>)
 8003c48:	f7fd f948 	bl	8000edc <__aeabi_fdiv>
 8003c4c:	f8cd a02c 	str.w	sl, [sp, #44]	@ 0x2c
 8003c50:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
 8003c54:	f8cd e028 	str.w	lr, [sp, #40]	@ 0x28
 8003c58:	f8dd c040 	ldr.w	ip, [sp, #64]	@ 0x40
 8003c5c:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 8003c60:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003c62:	9108      	str	r1, [sp, #32]
 8003c64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003c66:	9207      	str	r2, [sp, #28]
 8003c68:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c6a:	9306      	str	r3, [sp, #24]
 8003c6c:	f7fc fc44 	bl	80004f8 <__aeabi_f2d>
 8003c70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003c74:	4648      	mov	r0, r9
 8003c76:	f7fc fc3f 	bl	80004f8 <__aeabi_f2d>
 8003c7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c7e:	f8cd 8000 	str.w	r8, [sp]
 8003c82:	4b62      	ldr	r3, [pc, #392]	@ (8003e0c <OnRxDone+0x2b0>)
 8003c84:	2201      	movs	r2, #1
 8003c86:	2100      	movs	r1, #0
 8003c88:	4610      	mov	r0, r2
 8003c8a:	f007 fa0f 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
		ProcessNodeConfigVersion(node_id, config_version);
 8003c8e:	4651      	mov	r1, sl
 8003c90:	4640      	mov	r0, r8
 8003c92:	f7ff feff 	bl	8003a94 <ProcessNodeConfigVersion>
		if (node_id >= 1 && node_id <= MAX_SNODES && packetCount < MAX_PACKETS_IN_BATCH) {
 8003c96:	f1b8 0f00 	cmp.w	r8, #0
 8003c9a:	d008      	beq.n	8003cae <OnRxDone+0x152>
 8003c9c:	4b5c      	ldr	r3, [pc, #368]	@ (8003e10 <OnRxDone+0x2b4>)
 8003c9e:	781b      	ldrb	r3, [r3, #0]
 8003ca0:	4543      	cmp	r3, r8
 8003ca2:	d304      	bcc.n	8003cae <OnRxDone+0x152>
 8003ca4:	4b5b      	ldr	r3, [pc, #364]	@ (8003e14 <OnRxDone+0x2b8>)
 8003ca6:	8819      	ldrh	r1, [r3, #0]
 8003ca8:	f5b1 7f96 	cmp.w	r1, #300	@ 0x12c
 8003cac:	d311      	bcc.n	8003cd2 <OnRxDone+0x176>
		} else if (packetCount >= MAX_PACKETS_IN_BATCH) {
 8003cae:	4b59      	ldr	r3, [pc, #356]	@ (8003e14 <OnRxDone+0x2b8>)
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003cb6:	d35b      	bcc.n	8003d70 <OnRxDone+0x214>
			printf("*** WARNING: Packet buffer full! Dropping packet from S-%02d ***\n\r", node_id);
 8003cb8:	4641      	mov	r1, r8
 8003cba:	4857      	ldr	r0, [pc, #348]	@ (8003e18 <OnRxDone+0x2bc>)
 8003cbc:	f008 fca8 	bl	800c610 <iprintf>
			APP_LOG(TS_ON, VLEVEL_L, "WARNING: Packet buffer full! Dropping packet from S-%02d\n\r", node_id);
 8003cc0:	f8cd 8000 	str.w	r8, [sp]
 8003cc4:	4b55      	ldr	r3, [pc, #340]	@ (8003e1c <OnRxDone+0x2c0>)
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	2100      	movs	r1, #0
 8003cca:	4610      	mov	r0, r2
 8003ccc:	f007 f9ee 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
 8003cd0:	e767      	b.n	8003ba2 <OnRxDone+0x46>
			printf("*** DEBUG: Adding packet %d from S-%02d ***\n\r", packetCount + 1, node_id);
 8003cd2:	4642      	mov	r2, r8
 8003cd4:	3101      	adds	r1, #1
 8003cd6:	4852      	ldr	r0, [pc, #328]	@ (8003e20 <OnRxDone+0x2c4>)
 8003cd8:	f008 fc9a 	bl	800c610 <iprintf>
			packetBuffer[packetCount].node_id = node_id;
 8003cdc:	484d      	ldr	r0, [pc, #308]	@ (8003e14 <OnRxDone+0x2b8>)
 8003cde:	f8b0 b000 	ldrh.w	fp, [r0]
 8003ce2:	f8df 9140 	ldr.w	r9, [pc, #320]	@ 8003e24 <OnRxDone+0x2c8>
 8003ce6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003cea:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003cec:	ebcb 02cb 	rsb	r2, fp, fp, lsl #3
 8003cf0:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 8003cf4:	f809 8022 	strb.w	r8, [r9, r2, lsl #2]
			packetBuffer[packetCount].td = td;
 8003cf8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003cfa:	805a      	strh	r2, [r3, #2]
			packetBuffer[packetCount].ta = ta;
 8003cfc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003cfe:	809a      	strh	r2, [r3, #4]
			packetBuffer[packetCount].h = h;
 8003d00:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003d02:	719a      	strb	r2, [r3, #6]
			packetBuffer[packetCount].ax = ax;
 8003d04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003d06:	811a      	strh	r2, [r3, #8]
			packetBuffer[packetCount].ay = ay;
 8003d08:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8003d0a:	815a      	strh	r2, [r3, #10]
			packetBuffer[packetCount].az = az;
 8003d0c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8003d0e:	819a      	strh	r2, [r3, #12]
			packetBuffer[packetCount].battery_voltage = battery_voltage;
 8003d10:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003d12:	81da      	strh	r2, [r3, #14]
			packetBuffer[packetCount].config_version = config_version;
 8003d14:	f883 a010 	strb.w	sl, [r3, #16]
			packetBuffer[packetCount].timestamp = HAL_GetTick();
 8003d18:	f7ff f9ae 	bl	8003078 <HAL_GetTick>
 8003d1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003d1e:	eba3 030b 	sub.w	r3, r3, fp
 8003d22:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8003d26:	6158      	str	r0, [r3, #20]
			packetBuffer[packetCount].rssi = rssi;
 8003d28:	483a      	ldr	r0, [pc, #232]	@ (8003e14 <OnRxDone+0x2b8>)
 8003d2a:	8803      	ldrh	r3, [r0, #0]
 8003d2c:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8003d30:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8003d34:	8316      	strh	r6, [r2, #24]
			packetBuffer[packetCount].snr = LoraSnr_FskCfo;
 8003d36:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8003d3a:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 8003d3e:	f889 701a 	strb.w	r7, [r9, #26]
			packetCount++;
 8003d42:	3301      	adds	r3, #1
 8003d44:	b299      	uxth	r1, r3
 8003d46:	4607      	mov	r7, r0
 8003d48:	8001      	strh	r1, [r0, #0]
			printf("*** DEBUG: Packet stored! Total packets in buffer: %d ***\n\r", packetCount);
 8003d4a:	4837      	ldr	r0, [pc, #220]	@ (8003e28 <OnRxDone+0x2cc>)
 8003d4c:	f008 fc60 	bl	800c610 <iprintf>
			APP_LOG(TS_ON, VLEVEL_L, "Packet %d stored from S-%02d BAT=%dmV ConfigV%d (Total: %d packets)\n\r",
 8003d50:	883b      	ldrh	r3, [r7, #0]
 8003d52:	9304      	str	r3, [sp, #16]
 8003d54:	f8cd a00c 	str.w	sl, [sp, #12]
 8003d58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003d5a:	9202      	str	r2, [sp, #8]
 8003d5c:	f8cd 8004 	str.w	r8, [sp, #4]
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	4b32      	ldr	r3, [pc, #200]	@ (8003e2c <OnRxDone+0x2d0>)
 8003d64:	2201      	movs	r2, #1
 8003d66:	2100      	movs	r1, #0
 8003d68:	4610      	mov	r0, r2
 8003d6a:	f007 f99f 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
 8003d6e:	e718      	b.n	8003ba2 <OnRxDone+0x46>
			printf("*** ERROR: Invalid node_id %d or other error ***\n\r", node_id);
 8003d70:	4641      	mov	r1, r8
 8003d72:	482f      	ldr	r0, [pc, #188]	@ (8003e30 <OnRxDone+0x2d4>)
 8003d74:	f008 fc4c 	bl	800c610 <iprintf>
 8003d78:	e713      	b.n	8003ba2 <OnRxDone+0x46>
		memcpy(BufferRx, payload, RxBufferSize);
 8003d7a:	4622      	mov	r2, r4
 8003d7c:	4629      	mov	r1, r5
 8003d7e:	481e      	ldr	r0, [pc, #120]	@ (8003df8 <OnRxDone+0x29c>)
 8003d80:	f008 feb1 	bl	800cae6 <memcpy>
 8003d84:	e71a      	b.n	8003bbc <OnRxDone+0x60>
	for (int32_t i = 0; i < PAYLOAD_LEN; i++) {
 8003d86:	3601      	adds	r6, #1
 8003d88:	2e3f      	cmp	r6, #63	@ 0x3f
 8003d8a:	dc18      	bgt.n	8003dbe <OnRxDone+0x262>
		APP_LOG(TS_ON, VLEVEL_H, "%02X", BufferRx[i]);
 8003d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8003df8 <OnRxDone+0x29c>)
 8003d8e:	5d9b      	ldrb	r3, [r3, r6]
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	4b28      	ldr	r3, [pc, #160]	@ (8003e34 <OnRxDone+0x2d8>)
 8003d94:	2201      	movs	r2, #1
 8003d96:	2100      	movs	r1, #0
 8003d98:	2003      	movs	r0, #3
 8003d9a:	f007 f987 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
		if (i % 16 == 15) {
 8003d9e:	4272      	negs	r2, r6
 8003da0:	f006 030f 	and.w	r3, r6, #15
 8003da4:	f002 020f 	and.w	r2, r2, #15
 8003da8:	bf58      	it	pl
 8003daa:	4253      	negpl	r3, r2
 8003dac:	2b0f      	cmp	r3, #15
 8003dae:	d1ea      	bne.n	8003d86 <OnRxDone+0x22a>
			APP_LOG(TS_ON, VLEVEL_H, "\n\r");
 8003db0:	4b21      	ldr	r3, [pc, #132]	@ (8003e38 <OnRxDone+0x2dc>)
 8003db2:	2201      	movs	r2, #1
 8003db4:	2100      	movs	r1, #0
 8003db6:	2003      	movs	r0, #3
 8003db8:	f007 f978 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
 8003dbc:	e7e3      	b.n	8003d86 <OnRxDone+0x22a>
	APP_LOG(TS_OFF, VLEVEL_H, "\n\r");
 8003dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003e38 <OnRxDone+0x2dc>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	4611      	mov	r1, r2
 8003dc4:	2003      	movs	r0, #3
 8003dc6:	f007 f971 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process),
 8003dca:	2100      	movs	r1, #0
 8003dcc:	2001      	movs	r0, #1
 8003dce:	f007 fa97 	bl	800b300 <UTIL_SEQ_SetTask>
	memset(payload,0,size);
 8003dd2:	4622      	mov	r2, r4
 8003dd4:	2100      	movs	r1, #0
 8003dd6:	4628      	mov	r0, r5
 8003dd8:	f008 fdba 	bl	800c950 <memset>
}
 8003ddc:	b015      	add	sp, #84	@ 0x54
 8003dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003de2:	bf00      	nop
 8003de4:	0800f4fc 	.word	0x0800f4fc
 8003de8:	0800f508 	.word	0x0800f508
 8003dec:	0800f518 	.word	0x0800f518
 8003df0:	2000561c 	.word	0x2000561c
 8003df4:	2000581f 	.word	0x2000581f
 8003df8:	20005720 	.word	0x20005720
 8003dfc:	2000561e 	.word	0x2000561e
 8003e00:	2000561d 	.word	0x2000561d
 8003e04:	0800f700 	.word	0x0800f700
 8003e08:	42c80000 	.word	0x42c80000
 8003e0c:	0800f53c 	.word	0x0800f53c
 8003e10:	200000e0 	.word	0x200000e0
 8003e14:	20003530 	.word	0x20003530
 8003e18:	0800f64c 	.word	0x0800f64c
 8003e1c:	0800f690 	.word	0x0800f690
 8003e20:	0800f598 	.word	0x0800f598
 8003e24:	20003534 	.word	0x20003534
 8003e28:	0800f5c8 	.word	0x0800f5c8
 8003e2c:	0800f604 	.word	0x0800f604
 8003e30:	0800f6cc 	.word	0x0800f6cc
 8003e34:	0800f714 	.word	0x0800f714
 8003e38:	0800f2e0 	.word	0x0800f2e0

08003e3c <OnledEvent>:
static void OnledEvent(void *context) {
 8003e3c:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin); /* LED_GREEN */
 8003e3e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e42:	4803      	ldr	r0, [pc, #12]	@ (8003e50 <OnledEvent+0x14>)
 8003e44:	f001 fc5b 	bl	80056fe <HAL_GPIO_TogglePin>
	UTIL_TIMER_Start(&timerLed);
 8003e48:	4802      	ldr	r0, [pc, #8]	@ (8003e54 <OnledEvent+0x18>)
 8003e4a:	f007 fc39 	bl	800b6c0 <UTIL_TIMER_Start>
}
 8003e4e:	bd08      	pop	{r3, pc}
 8003e50:	48000400 	.word	0x48000400
 8003e54:	20005604 	.word	0x20005604

08003e58 <SendConfigToNodes>:
static void SendConfigToNodes(void) {
 8003e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e5a:	b085      	sub	sp, #20
    configPacket[0] = CONFIG_MSG_TYPE;  // TYPE
 8003e5c:	26a1      	movs	r6, #161	@ 0xa1
 8003e5e:	f88d 6008 	strb.w	r6, [sp, #8]
    configPacket[1] = gatewayConfig.nodes_version;  // NODE VERSION (not gateway version)
 8003e62:	4b18      	ldr	r3, [pc, #96]	@ (8003ec4 <SendConfigToNodes+0x6c>)
 8003e64:	781f      	ldrb	r7, [r3, #0]
 8003e66:	f88d 7009 	strb.w	r7, [sp, #9]
    configPacket[2] = (uint8_t)(gatewayConfig.period_ms & 0xFF);        // PERIOD_MS byte 0
 8003e6a:	685c      	ldr	r4, [r3, #4]
 8003e6c:	f88d 400a 	strb.w	r4, [sp, #10]
    configPacket[3] = (uint8_t)((gatewayConfig.period_ms >> 8) & 0xFF);  // PERIOD_MS byte 1
 8003e70:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8003e74:	f88d 300b 	strb.w	r3, [sp, #11]
    configPacket[4] = (uint8_t)((gatewayConfig.period_ms >> 16) & 0xFF); // PERIOD_MS byte 2
 8003e78:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8003e7c:	f88d 300c 	strb.w	r3, [sp, #12]
    configPacket[5] = (uint8_t)((gatewayConfig.period_ms >> 24) & 0xFF); // PERIOD_MS byte 3
 8003e80:	0e23      	lsrs	r3, r4, #24
 8003e82:	f88d 300d 	strb.w	r3, [sp, #13]
    configPacket[6] = CalculateCRC8(configPacket, 6);  // CRC8
 8003e86:	ad02      	add	r5, sp, #8
 8003e88:	2106      	movs	r1, #6
 8003e8a:	4628      	mov	r0, r5
 8003e8c:	f7ff fd21 	bl	80038d2 <CalculateCRC8>
 8003e90:	f88d 000e 	strb.w	r0, [sp, #14]
    printf("*** Sending config to nodes: TYPE=0x%02X, NODES_VER=%d, PERIOD=%lu ms, CRC=0x%02X ***\n",
 8003e94:	9000      	str	r0, [sp, #0]
 8003e96:	4623      	mov	r3, r4
 8003e98:	463a      	mov	r2, r7
 8003e9a:	4631      	mov	r1, r6
 8003e9c:	480a      	ldr	r0, [pc, #40]	@ (8003ec8 <SendConfigToNodes+0x70>)
 8003e9e:	f008 fbb7 	bl	800c610 <iprintf>
    memcpy(BufferTx, configPacket, 7);
 8003ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ecc <SendConfigToNodes+0x74>)
 8003ea4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003ea8:	6018      	str	r0, [r3, #0]
 8003eaa:	8099      	strh	r1, [r3, #4]
 8003eac:	0c09      	lsrs	r1, r1, #16
 8003eae:	7199      	strb	r1, [r3, #6]
    Radio.Send(BufferTx, 7);
 8003eb0:	4a07      	ldr	r2, [pc, #28]	@ (8003ed0 <SendConfigToNodes+0x78>)
 8003eb2:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003eb4:	2107      	movs	r1, #7
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	4790      	blx	r2
    printf("*** Config packet sent via LoRa ***\n");
 8003eba:	4806      	ldr	r0, [pc, #24]	@ (8003ed4 <SendConfigToNodes+0x7c>)
 8003ebc:	f008 fc10 	bl	800c6e0 <puts>
}
 8003ec0:	b005      	add	sp, #20
 8003ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ec4:	200000cc 	.word	0x200000cc
 8003ec8:	0800f71c 	.word	0x0800f71c
 8003ecc:	20005620 	.word	0x20005620
 8003ed0:	08010aa0 	.word	0x08010aa0
 8003ed4:	0800f774 	.word	0x0800f774

08003ed8 <ConfigBroadcastHandler>:
static void ConfigBroadcastHandler(void *context) {
 8003ed8:	b508      	push	{r3, lr}
    if (gatewayConfig.broadcast_active && currentPhase == PHASE_CONFIG_BROADCAST) {
 8003eda:	4b08      	ldr	r3, [pc, #32]	@ (8003efc <ConfigBroadcastHandler+0x24>)
 8003edc:	7b5b      	ldrb	r3, [r3, #13]
 8003ede:	b11b      	cbz	r3, 8003ee8 <ConfigBroadcastHandler+0x10>
 8003ee0:	4b07      	ldr	r3, [pc, #28]	@ (8003f00 <ConfigBroadcastHandler+0x28>)
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	2b03      	cmp	r3, #3
 8003ee6:	d000      	beq.n	8003eea <ConfigBroadcastHandler+0x12>
}
 8003ee8:	bd08      	pop	{r3, pc}
        printf("*** Config broadcast retry - sending to nodes ***\n");
 8003eea:	4806      	ldr	r0, [pc, #24]	@ (8003f04 <ConfigBroadcastHandler+0x2c>)
 8003eec:	f008 fbf8 	bl	800c6e0 <puts>
        SendConfigToNodes();
 8003ef0:	f7ff ffb2 	bl	8003e58 <SendConfigToNodes>
        UTIL_TIMER_Start(&configBroadcastTimer);
 8003ef4:	4804      	ldr	r0, [pc, #16]	@ (8003f08 <ConfigBroadcastHandler+0x30>)
 8003ef6:	f007 fbe3 	bl	800b6c0 <UTIL_TIMER_Start>
}
 8003efa:	e7f5      	b.n	8003ee8 <ConfigBroadcastHandler+0x10>
 8003efc:	200000cc 	.word	0x200000cc
 8003f00:	200011ba 	.word	0x200011ba
 8003f04:	0800f798 	.word	0x0800f798
 8003f08:	20003500 	.word	0x20003500

08003f0c <CheckAllNodesUpdated>:

/**
 * @brief Check if all nodes have updated to new config version
 */
static uint8_t CheckAllNodesUpdated(void) {
 8003f0c:	b570      	push	{r4, r5, r6, lr}
    if (!configTracker.config_update_active) {
 8003f0e:	4b17      	ldr	r3, [pc, #92]	@ (8003f6c <CheckAllNodesUpdated+0x60>)
 8003f10:	7d5e      	ldrb	r6, [r3, #21]
 8003f12:	b90e      	cbnz	r6, 8003f18 <CheckAllNodesUpdated+0xc>
    } else {
        printf("*** INCOMPLETE: Some nodes still have old config - continue broadcast ***\n");
    }

    return all_updated;
}
 8003f14:	4630      	mov	r0, r6
 8003f16:	bd70      	pop	{r4, r5, r6, pc}
    printf("\n*** CheckAllNodesUpdated: Checking node config versions ***\n");
 8003f18:	4815      	ldr	r0, [pc, #84]	@ (8003f70 <CheckAllNodesUpdated+0x64>)
 8003f1a:	f008 fbe1 	bl	800c6e0 <puts>
    for (uint8_t i = 0; i < MAX_SNODES; i++) {
 8003f1e:	2400      	movs	r4, #0
    uint8_t all_updated = 1;
 8003f20:	2601      	movs	r6, #1
    for (uint8_t i = 0; i < MAX_SNODES; i++) {
 8003f22:	e003      	b.n	8003f2c <CheckAllNodesUpdated+0x20>
        printf("Node S-%02d: Status=0x%02X (%s)\n",
 8003f24:	4b13      	ldr	r3, [pc, #76]	@ (8003f74 <CheckAllNodesUpdated+0x68>)
 8003f26:	e00c      	b.n	8003f42 <CheckAllNodesUpdated+0x36>
    for (uint8_t i = 0; i < MAX_SNODES; i++) {
 8003f28:	3401      	adds	r4, #1
 8003f2a:	b2e4      	uxtb	r4, r4
 8003f2c:	4b12      	ldr	r3, [pc, #72]	@ (8003f78 <CheckAllNodesUpdated+0x6c>)
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	42a3      	cmp	r3, r4
 8003f32:	d90f      	bls.n	8003f54 <CheckAllNodesUpdated+0x48>
        printf("Node S-%02d: Status=0x%02X (%s)\n",
 8003f34:	4625      	mov	r5, r4
 8003f36:	1c61      	adds	r1, r4, #1
               configTracker.node_config_status[i],
 8003f38:	4b0c      	ldr	r3, [pc, #48]	@ (8003f6c <CheckAllNodesUpdated+0x60>)
 8003f3a:	5d1a      	ldrb	r2, [r3, r4]
        printf("Node S-%02d: Status=0x%02X (%s)\n",
 8003f3c:	2a01      	cmp	r2, #1
 8003f3e:	d0f1      	beq.n	8003f24 <CheckAllNodesUpdated+0x18>
 8003f40:	4b0e      	ldr	r3, [pc, #56]	@ (8003f7c <CheckAllNodesUpdated+0x70>)
 8003f42:	480f      	ldr	r0, [pc, #60]	@ (8003f80 <CheckAllNodesUpdated+0x74>)
 8003f44:	f008 fb64 	bl	800c610 <iprintf>
        if (configTracker.node_config_status[i] == 0x00) {
 8003f48:	4b08      	ldr	r3, [pc, #32]	@ (8003f6c <CheckAllNodesUpdated+0x60>)
 8003f4a:	5d5b      	ldrb	r3, [r3, r5]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d1eb      	bne.n	8003f28 <CheckAllNodesUpdated+0x1c>
            all_updated = 0; // Found at least one outdated node
 8003f50:	461e      	mov	r6, r3
 8003f52:	e7e9      	b.n	8003f28 <CheckAllNodesUpdated+0x1c>
    if (all_updated) {
 8003f54:	b12e      	cbz	r6, 8003f62 <CheckAllNodesUpdated+0x56>
        printf("*** SUCCESS: All nodes have version %d - config update COMPLETE! ***\n",
 8003f56:	4b05      	ldr	r3, [pc, #20]	@ (8003f6c <CheckAllNodesUpdated+0x60>)
 8003f58:	7d19      	ldrb	r1, [r3, #20]
 8003f5a:	480a      	ldr	r0, [pc, #40]	@ (8003f84 <CheckAllNodesUpdated+0x78>)
 8003f5c:	f008 fb58 	bl	800c610 <iprintf>
 8003f60:	e7d8      	b.n	8003f14 <CheckAllNodesUpdated+0x8>
        printf("*** INCOMPLETE: Some nodes still have old config - continue broadcast ***\n");
 8003f62:	4809      	ldr	r0, [pc, #36]	@ (8003f88 <CheckAllNodesUpdated+0x7c>)
 8003f64:	f008 fbbc 	bl	800c6e0 <puts>
 8003f68:	e7d4      	b.n	8003f14 <CheckAllNodesUpdated+0x8>
 8003f6a:	bf00      	nop
 8003f6c:	200011bc 	.word	0x200011bc
 8003f70:	0800f7e0 	.word	0x0800f7e0
 8003f74:	0800f7cc 	.word	0x0800f7cc
 8003f78:	200000e0 	.word	0x200000e0
 8003f7c:	0800f7d4 	.word	0x0800f7d4
 8003f80:	0800f820 	.word	0x0800f820
 8003f84:	0800f844 	.word	0x0800f844
 8003f88:	0800f88c 	.word	0x0800f88c

08003f8c <ResetConfigTracker>:


/**
 * @brief Reset config tracker after config broadcast is complete
 */
static void ResetConfigTracker(void) {
 8003f8c:	b508      	push	{r3, lr}
    printf("*** ResetConfigTracker: Deactivating config tracking ***\n");
 8003f8e:	4807      	ldr	r0, [pc, #28]	@ (8003fac <ResetConfigTracker+0x20>)
 8003f90:	f008 fba6 	bl	800c6e0 <puts>
    currentPhase = PHASE_LISTENING;
 8003f94:	2300      	movs	r3, #0
 8003f96:	4a06      	ldr	r2, [pc, #24]	@ (8003fb0 <ResetConfigTracker+0x24>)
 8003f98:	7013      	strb	r3, [r2, #0]
    configTracker.config_update_active = 0;
 8003f9a:	4a06      	ldr	r2, [pc, #24]	@ (8003fb4 <ResetConfigTracker+0x28>)
 8003f9c:	7553      	strb	r3, [r2, #21]
    gatewayConfig.updated = 0;
 8003f9e:	4a06      	ldr	r2, [pc, #24]	@ (8003fb8 <ResetConfigTracker+0x2c>)
 8003fa0:	7313      	strb	r3, [r2, #12]
    gatewayConfig.broadcast_active = 0;
 8003fa2:	7353      	strb	r3, [r2, #13]

    // Keep node statuses as they are (0x01 for updated nodes)
    printf("*** Config tracking deactivated - returning to normal operation ***\n");
 8003fa4:	4805      	ldr	r0, [pc, #20]	@ (8003fbc <ResetConfigTracker+0x30>)
 8003fa6:	f008 fb9b 	bl	800c6e0 <puts>
}
 8003faa:	bd08      	pop	{r3, pc}
 8003fac:	0800f8d8 	.word	0x0800f8d8
 8003fb0:	200011ba 	.word	0x200011ba
 8003fb4:	200011bc 	.word	0x200011bc
 8003fb8:	200000cc 	.word	0x200000cc
 8003fbc:	0800f914 	.word	0x0800f914

08003fc0 <InitializeNodeConfigTracker>:
static void InitializeNodeConfigTracker(void) {
 8003fc0:	b508      	push	{r3, lr}
    printf("*** InitConfigTracker: Event-driven config tracking system ***\n");
 8003fc2:	480c      	ldr	r0, [pc, #48]	@ (8003ff4 <InitializeNodeConfigTracker+0x34>)
 8003fc4:	f008 fb8c 	bl	800c6e0 <puts>
    for (uint8_t i = 0; i < MAX_SNODES; i++) {
 8003fc8:	2300      	movs	r3, #0
 8003fca:	e004      	b.n	8003fd6 <InitializeNodeConfigTracker+0x16>
        configTracker.node_config_status[i] = 0x00;  // Start with default version
 8003fcc:	4a0a      	ldr	r2, [pc, #40]	@ (8003ff8 <InitializeNodeConfigTracker+0x38>)
 8003fce:	2100      	movs	r1, #0
 8003fd0:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < MAX_SNODES; i++) {
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	4a09      	ldr	r2, [pc, #36]	@ (8003ffc <InitializeNodeConfigTracker+0x3c>)
 8003fd8:	7812      	ldrb	r2, [r2, #0]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d8f6      	bhi.n	8003fcc <InitializeNodeConfigTracker+0xc>
    configTracker.expected_version = gatewayConfig.nodes_version;  // Use nodes_version for expected
 8003fde:	4b08      	ldr	r3, [pc, #32]	@ (8004000 <InitializeNodeConfigTracker+0x40>)
 8003fe0:	7819      	ldrb	r1, [r3, #0]
 8003fe2:	4b05      	ldr	r3, [pc, #20]	@ (8003ff8 <InitializeNodeConfigTracker+0x38>)
 8003fe4:	7519      	strb	r1, [r3, #20]
    configTracker.config_update_active = 0;  // No active config update
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	755a      	strb	r2, [r3, #21]
    printf("*** Config tracker initialized: expected nodes_version %d, all nodes 0x00 ***\n",
 8003fea:	4806      	ldr	r0, [pc, #24]	@ (8004004 <InitializeNodeConfigTracker+0x44>)
 8003fec:	f008 fb10 	bl	800c610 <iprintf>
}
 8003ff0:	bd08      	pop	{r3, pc}
 8003ff2:	bf00      	nop
 8003ff4:	0800f958 	.word	0x0800f958
 8003ff8:	200011bc 	.word	0x200011bc
 8003ffc:	200000e0 	.word	0x200000e0
 8004000:	200000cc 	.word	0x200000cc
 8004004:	0800f998 	.word	0x0800f998

08004008 <UpdateGatewayBatchPeriod>:
static void UpdateGatewayBatchPeriod(uint8_t version, uint32_t batch_period_ms) {
 8004008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800400a:	4607      	mov	r7, r0
 800400c:	460c      	mov	r4, r1
           gatewayConfig.gateway_version, BATCH_PERIOD_MS);
 800400e:	4d0a      	ldr	r5, [pc, #40]	@ (8004038 <UpdateGatewayBatchPeriod+0x30>)
    printf("*** UpdateGatewayBatchPeriod: Old gateway_version=%d, batch_period=%lu ms ***\n",
 8004010:	4e0a      	ldr	r6, [pc, #40]	@ (800403c <UpdateGatewayBatchPeriod+0x34>)
 8004012:	6832      	ldr	r2, [r6, #0]
 8004014:	7869      	ldrb	r1, [r5, #1]
 8004016:	480a      	ldr	r0, [pc, #40]	@ (8004040 <UpdateGatewayBatchPeriod+0x38>)
 8004018:	f008 fafa 	bl	800c610 <iprintf>
    gatewayConfig.gateway_version = version;  // Update gateway version
 800401c:	706f      	strb	r7, [r5, #1]
    BATCH_PERIOD_MS = batch_period_ms;
 800401e:	6034      	str	r4, [r6, #0]
    gatewayConfig.batch_period_ms = batch_period_ms;
 8004020:	60ac      	str	r4, [r5, #8]
    UTIL_TIMER_SetPeriod(&phaseTimer, BATCH_PERIOD_MS);
 8004022:	4621      	mov	r1, r4
 8004024:	4807      	ldr	r0, [pc, #28]	@ (8004044 <UpdateGatewayBatchPeriod+0x3c>)
 8004026:	f007 fb91 	bl	800b74c <UTIL_TIMER_SetPeriod>
    printf("*** Gateway config updated: gateway_version=%d, batch_period=%lu ms ***\n",
 800402a:	6832      	ldr	r2, [r6, #0]
 800402c:	7869      	ldrb	r1, [r5, #1]
 800402e:	4806      	ldr	r0, [pc, #24]	@ (8004048 <UpdateGatewayBatchPeriod+0x40>)
 8004030:	f008 faee 	bl	800c610 <iprintf>
}
 8004034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004036:	bf00      	nop
 8004038:	200000cc 	.word	0x200000cc
 800403c:	200000dc 	.word	0x200000dc
 8004040:	0800f9e8 	.word	0x0800f9e8
 8004044:	20003518 	.word	0x20003518
 8004048:	0800fa38 	.word	0x0800fa38

0800404c <SendDataToBroker>:
static void SendDataToBroker(void) {
 800404c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004050:	b095      	sub	sp, #84	@ 0x54
    printf("*** SendDataToBroker: Sending %d packets to broker ***\n", packetCount);
 8004052:	4c9e      	ldr	r4, [pc, #632]	@ (80042cc <SendDataToBroker+0x280>)
 8004054:	8821      	ldrh	r1, [r4, #0]
 8004056:	489e      	ldr	r0, [pc, #632]	@ (80042d0 <SendDataToBroker+0x284>)
 8004058:	f008 fada 	bl	800c610 <iprintf>
    if (packetCount == 0) {
 800405c:	8823      	ldrh	r3, [r4, #0]
 800405e:	b34b      	cbz	r3, 80040b4 <SendDataToBroker+0x68>
    int batch_index = 0;
 8004060:	2700      	movs	r7, #0
    int packets_sent = 0;
 8004062:	46b8      	mov	r8, r7
    while (packets_sent < packetCount) {
 8004064:	4b99      	ldr	r3, [pc, #612]	@ (80042cc <SendDataToBroker+0x280>)
 8004066:	881b      	ldrh	r3, [r3, #0]
 8004068:	4543      	cmp	r3, r8
 800406a:	f340 812c 	ble.w	80042c6 <SendDataToBroker+0x27a>
        int len = snprintf(jsonBuffer, sizeof(jsonBuffer),
 800406e:	4b99      	ldr	r3, [pc, #612]	@ (80042d4 <SendDataToBroker+0x288>)
 8004070:	681c      	ldr	r4, [r3, #0]
 8004072:	3401      	adds	r4, #1
 8004074:	601c      	str	r4, [r3, #0]
 8004076:	f7fe ffff 	bl	8003078 <HAL_GetTick>
            gatewayConfig.nodes_version,
 800407a:	4b97      	ldr	r3, [pc, #604]	@ (80042d8 <SendDataToBroker+0x28c>)
 800407c:	781a      	ldrb	r2, [r3, #0]
            gatewayConfig.gateway_version,
 800407e:	785e      	ldrb	r6, [r3, #1]
        int len = snprintf(jsonBuffer, sizeof(jsonBuffer),
 8004080:	f107 0a01 	add.w	sl, r7, #1
 8004084:	9705      	str	r7, [sp, #20]
 8004086:	6899      	ldr	r1, [r3, #8]
 8004088:	9104      	str	r1, [sp, #16]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	9303      	str	r3, [sp, #12]
 800408e:	9602      	str	r6, [sp, #8]
 8004090:	9201      	str	r2, [sp, #4]
 8004092:	9000      	str	r0, [sp, #0]
 8004094:	4623      	mov	r3, r4
 8004096:	4a91      	ldr	r2, [pc, #580]	@ (80042dc <SendDataToBroker+0x290>)
 8004098:	f242 3128 	movw	r1, #9000	@ 0x2328
 800409c:	4890      	ldr	r0, [pc, #576]	@ (80042e0 <SendDataToBroker+0x294>)
 800409e:	f008 fb27 	bl	800c6f0 <sniprintf>
 80040a2:	4605      	mov	r5, r0
        for (int i = packets_sent; i < packetCount; i++) {
 80040a4:	4644      	mov	r4, r8
        int first_in_batch = 1;
 80040a6:	2201      	movs	r2, #1
 80040a8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80040ac:	9712      	str	r7, [sp, #72]	@ 0x48
 80040ae:	f8cd a04c 	str.w	sl, [sp, #76]	@ 0x4c
        for (int i = packets_sent; i < packetCount; i++) {
 80040b2:	e0aa      	b.n	800420a <SendDataToBroker+0x1be>
        int len = snprintf(jsonBuffer, sizeof(jsonBuffer),
 80040b4:	4b87      	ldr	r3, [pc, #540]	@ (80042d4 <SendDataToBroker+0x288>)
 80040b6:	681c      	ldr	r4, [r3, #0]
 80040b8:	3401      	adds	r4, #1
 80040ba:	601c      	str	r4, [r3, #0]
 80040bc:	f7fe ffdc 	bl	8003078 <HAL_GetTick>
            gatewayConfig.nodes_version,
 80040c0:	4b85      	ldr	r3, [pc, #532]	@ (80042d8 <SendDataToBroker+0x28c>)
 80040c2:	781a      	ldrb	r2, [r3, #0]
            gatewayConfig.gateway_version,
 80040c4:	7859      	ldrb	r1, [r3, #1]
        int len = snprintf(jsonBuffer, sizeof(jsonBuffer),
 80040c6:	4e86      	ldr	r6, [pc, #536]	@ (80042e0 <SendDataToBroker+0x294>)
 80040c8:	689d      	ldr	r5, [r3, #8]
 80040ca:	9504      	str	r5, [sp, #16]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	9303      	str	r3, [sp, #12]
 80040d0:	9102      	str	r1, [sp, #8]
 80040d2:	9201      	str	r2, [sp, #4]
 80040d4:	9000      	str	r0, [sp, #0]
 80040d6:	4623      	mov	r3, r4
 80040d8:	4a82      	ldr	r2, [pc, #520]	@ (80042e4 <SendDataToBroker+0x298>)
 80040da:	f242 3128 	movw	r1, #9000	@ 0x2328
 80040de:	4630      	mov	r0, r6
 80040e0:	f008 fb06 	bl	800c6f0 <sniprintf>
 80040e4:	4604      	mov	r4, r0
        memset(mqttPacketBuffer, 0, MQTT_DATA_PACKET_BUFF_SIZE);
 80040e6:	4d80      	ldr	r5, [pc, #512]	@ (80042e8 <SendDataToBroker+0x29c>)
 80040e8:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80040ec:	2100      	movs	r1, #0
 80040ee:	4628      	mov	r0, r5
 80040f0:	f008 fc2e 	bl	800c950 <memset>
        Wifi_MqttPubRaw2(mqttPacketBuffer, mqttConfig.pubtopic, len, jsonBuffer, QOS_0, RTN_0, POLLING_MODE);
 80040f4:	2300      	movs	r3, #0
 80040f6:	9302      	str	r3, [sp, #8]
 80040f8:	9301      	str	r3, [sp, #4]
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	4633      	mov	r3, r6
 80040fe:	b2a2      	uxth	r2, r4
 8004100:	497a      	ldr	r1, [pc, #488]	@ (80042ec <SendDataToBroker+0x2a0>)
 8004102:	4628      	mov	r0, r5
 8004104:	f7fe fbc4 	bl	8002890 <Wifi_MqttPubRaw2>
        printf("*** Empty batch sent to broker ***\n");
 8004108:	4879      	ldr	r0, [pc, #484]	@ (80042f0 <SendDataToBroker+0x2a4>)
 800410a:	f008 fae9 	bl	800c6e0 <puts>
        return;
 800410e:	e0da      	b.n	80042c6 <SendDataToBroker+0x27a>
            int estimated_len = snprintf(NULL, 0,
 8004110:	4b78      	ldr	r3, [pc, #480]	@ (80042f4 <SendDataToBroker+0x2a8>)
 8004112:	9310      	str	r3, [sp, #64]	@ 0x40
 8004114:	1c63      	adds	r3, r4, #1
 8004116:	930f      	str	r3, [sp, #60]	@ 0x3c
                packetBuffer[i].node_id,
 8004118:	4a77      	ldr	r2, [pc, #476]	@ (80042f8 <SendDataToBroker+0x2ac>)
 800411a:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 800411e:	eb02 0381 	add.w	r3, r2, r1, lsl #2
 8004122:	f812 2021 	ldrb.w	r2, [r2, r1, lsl #2]
                packetBuffer[i].td,
 8004126:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
                packetBuffer[i].ta,
 800412a:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
                packetBuffer[i].h,
 800412e:	799e      	ldrb	r6, [r3, #6]
                packetBuffer[i].ax,
 8004130:	f9b3 7008 	ldrsh.w	r7, [r3, #8]
                packetBuffer[i].ay,
 8004134:	f9b3 c00a 	ldrsh.w	ip, [r3, #10]
                packetBuffer[i].az,
 8004138:	f9b3 e00c 	ldrsh.w	lr, [r3, #12]
                packetBuffer[i].battery_voltage,
 800413c:	f8b3 800e 	ldrh.w	r8, [r3, #14]
                packetBuffer[i].config_version,
 8004140:	f893 9010 	ldrb.w	r9, [r3, #16]
                packetBuffer[i].rssi,
 8004144:	f9b3 a018 	ldrsh.w	sl, [r3, #24]
                packetBuffer[i].snr);
 8004148:	f993 b01a 	ldrsb.w	fp, [r3, #26]
            int estimated_len = snprintf(NULL, 0,
 800414c:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004150:	f8cd a02c 	str.w	sl, [sp, #44]	@ 0x2c
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	930a      	str	r3, [sp, #40]	@ 0x28
 8004158:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 800415c:	f8cd 8020 	str.w	r8, [sp, #32]
 8004160:	f8cd e01c 	str.w	lr, [sp, #28]
 8004164:	f8cd c018 	str.w	ip, [sp, #24]
 8004168:	9705      	str	r7, [sp, #20]
 800416a:	9604      	str	r6, [sp, #16]
 800416c:	9003      	str	r0, [sp, #12]
 800416e:	9102      	str	r1, [sp, #8]
 8004170:	9201      	str	r2, [sp, #4]
 8004172:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004174:	9300      	str	r3, [sp, #0]
 8004176:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004178:	4a60      	ldr	r2, [pc, #384]	@ (80042fc <SendDataToBroker+0x2b0>)
 800417a:	2100      	movs	r1, #0
 800417c:	4608      	mov	r0, r1
 800417e:	f008 fab7 	bl	800c6f0 <sniprintf>
            if (len + estimated_len + 10 >= sizeof(jsonBuffer)) { // +10 kapan iin pay
 8004182:	4428      	add	r0, r5
 8004184:	300a      	adds	r0, #10
 8004186:	f242 3327 	movw	r3, #8999	@ 0x2327
 800418a:	4298      	cmp	r0, r3
 800418c:	d847      	bhi.n	800421e <SendDataToBroker+0x1d2>
                packetBuffer[i].node_id,
 800418e:	4a5a      	ldr	r2, [pc, #360]	@ (80042f8 <SendDataToBroker+0x2ac>)
 8004190:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 8004194:	eb02 0381 	add.w	r3, r2, r1, lsl #2
 8004198:	f812 1021 	ldrb.w	r1, [r2, r1, lsl #2]
                packetBuffer[i].td,
 800419c:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
                packetBuffer[i].ta,
 80041a0:	f9b3 6004 	ldrsh.w	r6, [r3, #4]
                packetBuffer[i].h,
 80041a4:	799f      	ldrb	r7, [r3, #6]
                packetBuffer[i].ax,
 80041a6:	f9b3 c008 	ldrsh.w	ip, [r3, #8]
                packetBuffer[i].ay,
 80041aa:	f9b3 e00a 	ldrsh.w	lr, [r3, #10]
                packetBuffer[i].az,
 80041ae:	f9b3 800c 	ldrsh.w	r8, [r3, #12]
                packetBuffer[i].battery_voltage,
 80041b2:	f8b3 900e 	ldrh.w	r9, [r3, #14]
                packetBuffer[i].config_version,
 80041b6:	f893 a010 	ldrb.w	sl, [r3, #16]
                packetBuffer[i].rssi,
 80041ba:	f9b3 b018 	ldrsh.w	fp, [r3, #24]
                packetBuffer[i].snr);
 80041be:	f993 301a 	ldrsb.w	r3, [r3, #26]
            len += snprintf(jsonBuffer + len, sizeof(jsonBuffer) - len,
 80041c2:	930c      	str	r3, [sp, #48]	@ 0x30
 80041c4:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 80041c8:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 80041cc:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80041d0:	6953      	ldr	r3, [r2, #20]
 80041d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80041d4:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 80041d8:	f8cd 9020 	str.w	r9, [sp, #32]
 80041dc:	f8cd 801c 	str.w	r8, [sp, #28]
 80041e0:	f8cd e018 	str.w	lr, [sp, #24]
 80041e4:	f8cd c014 	str.w	ip, [sp, #20]
 80041e8:	9704      	str	r7, [sp, #16]
 80041ea:	9603      	str	r6, [sp, #12]
 80041ec:	9002      	str	r0, [sp, #8]
 80041ee:	9101      	str	r1, [sp, #4]
 80041f0:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 80041f2:	9400      	str	r4, [sp, #0]
 80041f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80041f6:	4a41      	ldr	r2, [pc, #260]	@ (80042fc <SendDataToBroker+0x2b0>)
 80041f8:	f5c5 510c 	rsb	r1, r5, #8960	@ 0x2300
 80041fc:	3128      	adds	r1, #40	@ 0x28
 80041fe:	4838      	ldr	r0, [pc, #224]	@ (80042e0 <SendDataToBroker+0x294>)
 8004200:	4428      	add	r0, r5
 8004202:	f008 fa75 	bl	800c6f0 <sniprintf>
 8004206:	4405      	add	r5, r0
            first_in_batch = 0;
 8004208:	2200      	movs	r2, #0
        for (int i = packets_sent; i < packetCount; i++) {
 800420a:	4b30      	ldr	r3, [pc, #192]	@ (80042cc <SendDataToBroker+0x280>)
 800420c:	881b      	ldrh	r3, [r3, #0]
 800420e:	42a3      	cmp	r3, r4
 8004210:	dd33      	ble.n	800427a <SendDataToBroker+0x22e>
            int estimated_len = snprintf(NULL, 0,
 8004212:	2a00      	cmp	r2, #0
 8004214:	f43f af7c 	beq.w	8004110 <SendDataToBroker+0xc4>
 8004218:	4b39      	ldr	r3, [pc, #228]	@ (8004300 <SendDataToBroker+0x2b4>)
 800421a:	9310      	str	r3, [sp, #64]	@ 0x40
 800421c:	e77a      	b.n	8004114 <SendDataToBroker+0xc8>
                len += snprintf(jsonBuffer + len, sizeof(jsonBuffer) - len, "\n  ]\n}");
 800421e:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8004222:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8004224:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004228:	4e2d      	ldr	r6, [pc, #180]	@ (80042e0 <SendDataToBroker+0x294>)
 800422a:	4a36      	ldr	r2, [pc, #216]	@ (8004304 <SendDataToBroker+0x2b8>)
 800422c:	f5c5 510c 	rsb	r1, r5, #8960	@ 0x2300
 8004230:	3128      	adds	r1, #40	@ 0x28
 8004232:	1970      	adds	r0, r6, r5
 8004234:	f008 fa5c 	bl	800c6f0 <sniprintf>
 8004238:	eb05 0900 	add.w	r9, r5, r0
                memset(mqttPacketBuffer, 0, MQTT_DATA_PACKET_BUFF_SIZE);
 800423c:	4d2a      	ldr	r5, [pc, #168]	@ (80042e8 <SendDataToBroker+0x29c>)
 800423e:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8004242:	2100      	movs	r1, #0
 8004244:	4628      	mov	r0, r5
 8004246:	f008 fb83 	bl	800c950 <memset>
                Wifi_MqttPubRaw2(mqttPacketBuffer, mqttConfig.pubtopic, len, jsonBuffer, QOS_0, RTN_0, POLLING_MODE);
 800424a:	2300      	movs	r3, #0
 800424c:	9302      	str	r3, [sp, #8]
 800424e:	9301      	str	r3, [sp, #4]
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	4633      	mov	r3, r6
 8004254:	fa1f f289 	uxth.w	r2, r9
 8004258:	4924      	ldr	r1, [pc, #144]	@ (80042ec <SendDataToBroker+0x2a0>)
 800425a:	4628      	mov	r0, r5
 800425c:	f7fe fb18 	bl	8002890 <Wifi_MqttPubRaw2>
                printf("*** Batch %d sent: %d packets (%d/%d total) ***\n",
 8004260:	4b1a      	ldr	r3, [pc, #104]	@ (80042cc <SendDataToBroker+0x280>)
 8004262:	881b      	ldrh	r3, [r3, #0]
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	4623      	mov	r3, r4
 8004268:	eba4 0208 	sub.w	r2, r4, r8
 800426c:	4639      	mov	r1, r7
 800426e:	4826      	ldr	r0, [pc, #152]	@ (8004308 <SendDataToBroker+0x2bc>)
 8004270:	f008 f9ce 	bl	800c610 <iprintf>
        int len = snprintf(jsonBuffer, sizeof(jsonBuffer),
 8004274:	4657      	mov	r7, sl
                packets_sent = i;
 8004276:	46a0      	mov	r8, r4
 8004278:	e6f4      	b.n	8004064 <SendDataToBroker+0x18>
        len += snprintf(jsonBuffer + len, sizeof(jsonBuffer) - len, "\n  ]\n}");
 800427a:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800427e:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8004280:	4e17      	ldr	r6, [pc, #92]	@ (80042e0 <SendDataToBroker+0x294>)
 8004282:	4a20      	ldr	r2, [pc, #128]	@ (8004304 <SendDataToBroker+0x2b8>)
 8004284:	f5c5 510c 	rsb	r1, r5, #8960	@ 0x2300
 8004288:	3128      	adds	r1, #40	@ 0x28
 800428a:	1970      	adds	r0, r6, r5
 800428c:	f008 fa30 	bl	800c6f0 <sniprintf>
 8004290:	182c      	adds	r4, r5, r0
        memset(mqttPacketBuffer, 0, MQTT_DATA_PACKET_BUFF_SIZE);
 8004292:	4d15      	ldr	r5, [pc, #84]	@ (80042e8 <SendDataToBroker+0x29c>)
 8004294:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8004298:	2100      	movs	r1, #0
 800429a:	4628      	mov	r0, r5
 800429c:	f008 fb58 	bl	800c950 <memset>
        Wifi_MqttPubRaw2(mqttPacketBuffer, mqttConfig.pubtopic, len, jsonBuffer, QOS_0, RTN_0, POLLING_MODE);
 80042a0:	2300      	movs	r3, #0
 80042a2:	9302      	str	r3, [sp, #8]
 80042a4:	9301      	str	r3, [sp, #4]
 80042a6:	9300      	str	r3, [sp, #0]
 80042a8:	4633      	mov	r3, r6
 80042aa:	b2a2      	uxth	r2, r4
 80042ac:	490f      	ldr	r1, [pc, #60]	@ (80042ec <SendDataToBroker+0x2a0>)
 80042ae:	4628      	mov	r0, r5
 80042b0:	f7fe faee 	bl	8002890 <Wifi_MqttPubRaw2>
        printf("*** Batch %d sent: %d packets (%d/%d total) ***\n",
 80042b4:	4b05      	ldr	r3, [pc, #20]	@ (80042cc <SendDataToBroker+0x280>)
 80042b6:	881b      	ldrh	r3, [r3, #0]
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	eba3 0208 	sub.w	r2, r3, r8
 80042be:	4639      	mov	r1, r7
 80042c0:	4811      	ldr	r0, [pc, #68]	@ (8004308 <SendDataToBroker+0x2bc>)
 80042c2:	f008 f9a5 	bl	800c610 <iprintf>
}
 80042c6:	b015      	add	sp, #84	@ 0x54
 80042c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042cc:	20003530 	.word	0x20003530
 80042d0:	0800fa88 	.word	0x0800fa88
 80042d4:	200034fc 	.word	0x200034fc
 80042d8:	200000cc 	.word	0x200000cc
 80042dc:	0800fbac 	.word	0x0800fbac
 80042e0:	200011d4 	.word	0x200011d4
 80042e4:	0800fac0 	.word	0x0800fac0
 80042e8:	200005ac 	.word	0x200005ac
 80042ec:	2000006e 	.word	0x2000006e
 80042f0:	0800fb88 	.word	0x0800fb88
 80042f4:	0800fa84 	.word	0x0800fa84
 80042f8:	20003534 	.word	0x20003534
 80042fc:	0800fc84 	.word	0x0800fc84
 8004300:	0800ef1c 	.word	0x0800ef1c
 8004304:	0800fd38 	.word	0x0800fd38
 8004308:	0800fd40 	.word	0x0800fd40

0800430c <SUBGHZ_DebugPrint>:
    if (msg) {
 800430c:	b1c8      	cbz	r0, 8004342 <SUBGHZ_DebugPrint+0x36>
static void SUBGHZ_DebugPrint(const char* msg) {
 800430e:	b538      	push	{r3, r4, r5, lr}
 8004310:	4605      	mov	r5, r0
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)"[SUBGHZ]", 8, 100);
 8004312:	4c0c      	ldr	r4, [pc, #48]	@ (8004344 <SUBGHZ_DebugPrint+0x38>)
 8004314:	2364      	movs	r3, #100	@ 0x64
 8004316:	2208      	movs	r2, #8
 8004318:	490b      	ldr	r1, [pc, #44]	@ (8004348 <SUBGHZ_DebugPrint+0x3c>)
 800431a:	4620      	mov	r0, r4
 800431c:	f004 f8f9 	bl	8008512 <HAL_UART_Transmit>
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), 1000);
 8004320:	4628      	mov	r0, r5
 8004322:	f7fb ff7d 	bl	8000220 <strlen>
 8004326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800432a:	b282      	uxth	r2, r0
 800432c:	4629      	mov	r1, r5
 800432e:	4620      	mov	r0, r4
 8004330:	f004 f8ef 	bl	8008512 <HAL_UART_Transmit>
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n", 2, 100);
 8004334:	2364      	movs	r3, #100	@ 0x64
 8004336:	2202      	movs	r2, #2
 8004338:	4904      	ldr	r1, [pc, #16]	@ (800434c <SUBGHZ_DebugPrint+0x40>)
 800433a:	4620      	mov	r0, r4
 800433c:	f004 f8e9 	bl	8008512 <HAL_UART_Transmit>
}
 8004340:	bd38      	pop	{r3, r4, r5, pc}
 8004342:	4770      	bx	lr
 8004344:	2000111c 	.word	0x2000111c
 8004348:	0800fd74 	.word	0x0800fd74
 800434c:	0800efcc 	.word	0x0800efcc

08004350 <SubghzApp_Init>:
{
 8004350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004354:	b08a      	sub	sp, #40	@ 0x28
	APP_LOG(TS_OFF, VLEVEL_M, "\n\rLORA GATEWAY\n\r");
 8004356:	4b46      	ldr	r3, [pc, #280]	@ (8004470 <SubghzApp_Init+0x120>)
 8004358:	2200      	movs	r2, #0
 800435a:	4611      	mov	r1, r2
 800435c:	2002      	movs	r0, #2
 800435e:	f006 fea5 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 8004362:	2501      	movs	r5, #1
 8004364:	9502      	str	r5, [sp, #8]
 8004366:	2403      	movs	r4, #3
 8004368:	9401      	str	r4, [sp, #4]
 800436a:	9500      	str	r5, [sp, #0]
 800436c:	4b41      	ldr	r3, [pc, #260]	@ (8004474 <SubghzApp_Init+0x124>)
 800436e:	2200      	movs	r2, #0
 8004370:	4611      	mov	r1, r2
 8004372:	2002      	movs	r0, #2
 8004374:	f006 fe9a 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 8004378:	9502      	str	r5, [sp, #8]
 800437a:	9401      	str	r4, [sp, #4]
 800437c:	9500      	str	r5, [sp, #0]
 800437e:	4b3e      	ldr	r3, [pc, #248]	@ (8004478 <SubghzApp_Init+0x128>)
 8004380:	2200      	movs	r2, #0
 8004382:	4611      	mov	r1, r2
 8004384:	2002      	movs	r0, #2
 8004386:	f006 fe91 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	UTIL_TIMER_Create(&timerLed, LED_PERIOD_MS, UTIL_TIMER_ONESHOT, OnledEvent,
 800438a:	4e3c      	ldr	r6, [pc, #240]	@ (800447c <SubghzApp_Init+0x12c>)
 800438c:	2400      	movs	r4, #0
 800438e:	9400      	str	r4, [sp, #0]
 8004390:	4b3b      	ldr	r3, [pc, #236]	@ (8004480 <SubghzApp_Init+0x130>)
 8004392:	4622      	mov	r2, r4
 8004394:	21c8      	movs	r1, #200	@ 0xc8
 8004396:	4630      	mov	r0, r6
 8004398:	f007 f8da 	bl	800b550 <UTIL_TIMER_Create>
	UTIL_TIMER_Start(&timerLed);
 800439c:	4630      	mov	r0, r6
 800439e:	f007 f98f 	bl	800b6c0 <UTIL_TIMER_Start>
  RadioEvents.TxDone = OnTxDone;
 80043a2:	4838      	ldr	r0, [pc, #224]	@ (8004484 <SubghzApp_Init+0x134>)
 80043a4:	4b38      	ldr	r3, [pc, #224]	@ (8004488 <SubghzApp_Init+0x138>)
 80043a6:	6003      	str	r3, [r0, #0]
  RadioEvents.RxDone = OnRxDone;
 80043a8:	4b38      	ldr	r3, [pc, #224]	@ (800448c <SubghzApp_Init+0x13c>)
 80043aa:	6083      	str	r3, [r0, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 80043ac:	4b38      	ldr	r3, [pc, #224]	@ (8004490 <SubghzApp_Init+0x140>)
 80043ae:	6043      	str	r3, [r0, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 80043b0:	4b38      	ldr	r3, [pc, #224]	@ (8004494 <SubghzApp_Init+0x144>)
 80043b2:	60c3      	str	r3, [r0, #12]
  RadioEvents.RxError = OnRxError;
 80043b4:	4b38      	ldr	r3, [pc, #224]	@ (8004498 <SubghzApp_Init+0x148>)
 80043b6:	6103      	str	r3, [r0, #16]
  Radio.Init(&RadioEvents);
 80043b8:	4e38      	ldr	r6, [pc, #224]	@ (800449c <SubghzApp_Init+0x14c>)
 80043ba:	6833      	ldr	r3, [r6, #0]
 80043bc:	4798      	blx	r3
	Radio.SetChannel(RF_FREQUENCY);
 80043be:	68f3      	ldr	r3, [r6, #12]
 80043c0:	4837      	ldr	r0, [pc, #220]	@ (80044a0 <SubghzApp_Init+0x150>)
 80043c2:	4798      	blx	r3
	APP_LOG(TS_OFF, VLEVEL_M, "---------------\n\r");
 80043c4:	4b37      	ldr	r3, [pc, #220]	@ (80044a4 <SubghzApp_Init+0x154>)
 80043c6:	4622      	mov	r2, r4
 80043c8:	4621      	mov	r1, r4
 80043ca:	2002      	movs	r0, #2
 80043cc:	f006 fe6e 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_OFF, VLEVEL_M, "LORA_MODULATION\n\r");
 80043d0:	4b35      	ldr	r3, [pc, #212]	@ (80044a8 <SubghzApp_Init+0x158>)
 80043d2:	4622      	mov	r2, r4
 80043d4:	4621      	mov	r1, r4
 80043d6:	2002      	movs	r0, #2
 80043d8:	f006 fe68 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_OFF, VLEVEL_M, "LORA_BW=%d kHz\n\r", (1 << LORA_BANDWIDTH) * 125);
 80043dc:	237d      	movs	r3, #125	@ 0x7d
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	4b32      	ldr	r3, [pc, #200]	@ (80044ac <SubghzApp_Init+0x15c>)
 80043e2:	4622      	mov	r2, r4
 80043e4:	4621      	mov	r1, r4
 80043e6:	2002      	movs	r0, #2
 80043e8:	f006 fe60 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_OFF, VLEVEL_M, "LORA_SF=%d\n\r", LORA_SPREADING_FACTOR);
 80043ec:	2707      	movs	r7, #7
 80043ee:	9700      	str	r7, [sp, #0]
 80043f0:	4b2f      	ldr	r3, [pc, #188]	@ (80044b0 <SubghzApp_Init+0x160>)
 80043f2:	4622      	mov	r2, r4
 80043f4:	4621      	mov	r1, r4
 80043f6:	2002      	movs	r0, #2
 80043f8:	f006 fe58 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 80043fc:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004400:	9308      	str	r3, [sp, #32]
 8004402:	9407      	str	r4, [sp, #28]
 8004404:	9406      	str	r4, [sp, #24]
 8004406:	9405      	str	r4, [sp, #20]
 8004408:	9504      	str	r5, [sp, #16]
 800440a:	9403      	str	r4, [sp, #12]
 800440c:	f04f 0808 	mov.w	r8, #8
 8004410:	f8cd 8008 	str.w	r8, [sp, #8]
 8004414:	9501      	str	r5, [sp, #4]
 8004416:	9700      	str	r7, [sp, #0]
 8004418:	4623      	mov	r3, r4
 800441a:	4622      	mov	r2, r4
 800441c:	210e      	movs	r1, #14
 800441e:	4628      	mov	r0, r5
 8004420:	f8d6 c01c 	ldr.w	ip, [r6, #28]
 8004424:	47e0      	blx	ip
	Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 8004426:	9509      	str	r5, [sp, #36]	@ 0x24
 8004428:	9408      	str	r4, [sp, #32]
 800442a:	9407      	str	r4, [sp, #28]
 800442c:	9406      	str	r4, [sp, #24]
 800442e:	9505      	str	r5, [sp, #20]
 8004430:	9404      	str	r4, [sp, #16]
 8004432:	9403      	str	r4, [sp, #12]
 8004434:	2305      	movs	r3, #5
 8004436:	9302      	str	r3, [sp, #8]
 8004438:	f8cd 8004 	str.w	r8, [sp, #4]
 800443c:	9400      	str	r4, [sp, #0]
 800443e:	462b      	mov	r3, r5
 8004440:	463a      	mov	r2, r7
 8004442:	4621      	mov	r1, r4
 8004444:	4628      	mov	r0, r5
 8004446:	69b7      	ldr	r7, [r6, #24]
 8004448:	47b8      	blx	r7
	Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 800444a:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800444c:	21ff      	movs	r1, #255	@ 0xff
 800444e:	4628      	mov	r0, r5
 8004450:	4798      	blx	r3
	memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE);
 8004452:	22ff      	movs	r2, #255	@ 0xff
 8004454:	4621      	mov	r1, r4
 8004456:	4817      	ldr	r0, [pc, #92]	@ (80044b4 <SubghzApp_Init+0x164>)
 8004458:	f008 fa7a 	bl	800c950 <memset>
	APP_LOG(TS_ON, VLEVEL_L, "LoRa Gateway Radio initialized - Waiting for MQTT connection\n\r");
 800445c:	4b16      	ldr	r3, [pc, #88]	@ (80044b8 <SubghzApp_Init+0x168>)
 800445e:	462a      	mov	r2, r5
 8004460:	4621      	mov	r1, r4
 8004462:	4628      	mov	r0, r5
 8004464:	f006 fe22 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
}
 8004468:	b00a      	add	sp, #40	@ 0x28
 800446a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800446e:	bf00      	nop
 8004470:	0800fd80 	.word	0x0800fd80
 8004474:	0800fd94 	.word	0x0800fd94
 8004478:	0800fdb8 	.word	0x0800fdb8
 800447c:	20005604 	.word	0x20005604
 8004480:	08003e3d 	.word	0x08003e3d
 8004484:	20005820 	.word	0x20005820
 8004488:	08003a6d 	.word	0x08003a6d
 800448c:	08003b5d 	.word	0x08003b5d
 8004490:	08003a45 	.word	0x08003a45
 8004494:	08003a21 	.word	0x08003a21
 8004498:	080039f9 	.word	0x080039f9
 800449c:	08010aa0 	.word	0x08010aa0
 80044a0:	33bca100 	.word	0x33bca100
 80044a4:	0800fddc 	.word	0x0800fddc
 80044a8:	0800fdf0 	.word	0x0800fdf0
 80044ac:	0800fe04 	.word	0x0800fe04
 80044b0:	0800fe18 	.word	0x0800fe18
 80044b4:	20005620 	.word	0x20005620
 80044b8:	0800fe28 	.word	0x0800fe28

080044bc <StartLoRaGateway>:
void StartLoRaGateway(void) {
 80044bc:	b530      	push	{r4, r5, lr}
 80044be:	b083      	sub	sp, #12
	APP_LOG(TS_ON, VLEVEL_L, "Starting LoRa Gateway with 4-phase cycle\n\r");
 80044c0:	4b24      	ldr	r3, [pc, #144]	@ (8004554 <StartLoRaGateway+0x98>)
 80044c2:	2201      	movs	r2, #1
 80044c4:	2100      	movs	r1, #0
 80044c6:	4610      	mov	r0, r2
 80044c8:	f006 fdf0 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	packetCount = 0;
 80044cc:	2400      	movs	r4, #0
 80044ce:	4b22      	ldr	r3, [pc, #136]	@ (8004558 <StartLoRaGateway+0x9c>)
 80044d0:	801c      	strh	r4, [r3, #0]
	memset(packetBuffer, 0, sizeof(packetBuffer));
 80044d2:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 80044d6:	4621      	mov	r1, r4
 80044d8:	4820      	ldr	r0, [pc, #128]	@ (800455c <StartLoRaGateway+0xa0>)
 80044da:	f008 fa39 	bl	800c950 <memset>
	printf("*** Packet buffer initialized: packetCount = %d ***\n", packetCount);
 80044de:	4621      	mov	r1, r4
 80044e0:	481f      	ldr	r0, [pc, #124]	@ (8004560 <StartLoRaGateway+0xa4>)
 80044e2:	f008 f895 	bl	800c610 <iprintf>
	currentPhase = PHASE_LISTENING;
 80044e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004564 <StartLoRaGateway+0xa8>)
 80044e8:	701c      	strb	r4, [r3, #0]
	gatewayConfig.broadcast_active = 0;
 80044ea:	4b1f      	ldr	r3, [pc, #124]	@ (8004568 <StartLoRaGateway+0xac>)
 80044ec:	735c      	strb	r4, [r3, #13]
	UTIL_TIMER_Create(&phaseTimer, INITIAL_SEND_DELAY_MS, UTIL_TIMER_ONESHOT, GatewayPhaseHandler, NULL);
 80044ee:	4d1f      	ldr	r5, [pc, #124]	@ (800456c <StartLoRaGateway+0xb0>)
 80044f0:	9400      	str	r4, [sp, #0]
 80044f2:	4b1f      	ldr	r3, [pc, #124]	@ (8004570 <StartLoRaGateway+0xb4>)
 80044f4:	4622      	mov	r2, r4
 80044f6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80044fa:	4628      	mov	r0, r5
 80044fc:	f007 f828 	bl	800b550 <UTIL_TIMER_Create>
	UTIL_TIMER_Create(&configBroadcastTimer, 2000, UTIL_TIMER_ONESHOT, ConfigBroadcastHandler, NULL);
 8004500:	9400      	str	r4, [sp, #0]
 8004502:	4b1c      	ldr	r3, [pc, #112]	@ (8004574 <StartLoRaGateway+0xb8>)
 8004504:	4622      	mov	r2, r4
 8004506:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800450a:	481b      	ldr	r0, [pc, #108]	@ (8004578 <StartLoRaGateway+0xbc>)
 800450c:	f007 f820 	bl	800b550 <UTIL_TIMER_Create>
	InitializeNodeConfigTracker();
 8004510:	f7ff fd56 	bl	8003fc0 <InitializeNodeConfigTracker>
	UTIL_TIMER_Start(&phaseTimer);
 8004514:	4628      	mov	r0, r5
 8004516:	f007 f8d3 	bl	800b6c0 <UTIL_TIMER_Start>
	printf("*** PHASE TIMER STARTED - First send in 5s, then 60s intervals ***\n");
 800451a:	4818      	ldr	r0, [pc, #96]	@ (800457c <StartLoRaGateway+0xc0>)
 800451c:	f008 f8e0 	bl	800c6e0 <puts>
	APP_LOG(TS_ON, VLEVEL_L, "Gateway phase timer started - Phase: LISTENING\n\r");
 8004520:	4b17      	ldr	r3, [pc, #92]	@ (8004580 <StartLoRaGateway+0xc4>)
 8004522:	2201      	movs	r2, #1
 8004524:	4621      	mov	r1, r4
 8004526:	4610      	mov	r0, r2
 8004528:	f006 fdc0 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), UTIL_SEQ_RFU,
 800452c:	4a15      	ldr	r2, [pc, #84]	@ (8004584 <StartLoRaGateway+0xc8>)
 800452e:	4621      	mov	r1, r4
 8004530:	2001      	movs	r0, #1
 8004532:	f006 ffaf 	bl	800b494 <UTIL_SEQ_RegTask>
	APP_LOG(TS_ON, VLEVEL_L, "Starting Gateway RX mode - Phase: LISTENING\n\r");
 8004536:	4b14      	ldr	r3, [pc, #80]	@ (8004588 <StartLoRaGateway+0xcc>)
 8004538:	2201      	movs	r2, #1
 800453a:	4621      	mov	r1, r4
 800453c:	4610      	mov	r0, r2
 800453e:	f006 fdb5 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
	LoRaState = RX;
 8004542:	4b12      	ldr	r3, [pc, #72]	@ (800458c <StartLoRaGateway+0xd0>)
 8004544:	701c      	strb	r4, [r3, #0]
	Radio.Rx(RX_TIMEOUT_VALUE);
 8004546:	4b12      	ldr	r3, [pc, #72]	@ (8004590 <StartLoRaGateway+0xd4>)
 8004548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800454a:	f64e 2060 	movw	r0, #60000	@ 0xea60
 800454e:	4798      	blx	r3
}
 8004550:	b003      	add	sp, #12
 8004552:	bd30      	pop	{r4, r5, pc}
 8004554:	0800fe68 	.word	0x0800fe68
 8004558:	20003530 	.word	0x20003530
 800455c:	20003534 	.word	0x20003534
 8004560:	0800fe94 	.word	0x0800fe94
 8004564:	200011ba 	.word	0x200011ba
 8004568:	200000cc 	.word	0x200000cc
 800456c:	20003518 	.word	0x20003518
 8004570:	08004ab1 	.word	0x08004ab1
 8004574:	08003ed9 	.word	0x08003ed9
 8004578:	20003500 	.word	0x20003500
 800457c:	0800fecc 	.word	0x0800fecc
 8004580:	0800ff10 	.word	0x0800ff10
 8004584:	08003915 	.word	0x08003915
 8004588:	0800ff44 	.word	0x0800ff44
 800458c:	2000581f 	.word	0x2000581f
 8004590:	08010aa0 	.word	0x08010aa0

08004594 <ParseConfigMessage>:
void ParseConfigMessage(const char* message) {
 8004594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004598:	b090      	sub	sp, #64	@ 0x40
 800459a:	4604      	mov	r4, r0
    SUBGHZ_DebugPrint("PARSE_CFG_ENTER");
 800459c:	48a8      	ldr	r0, [pc, #672]	@ (8004840 <ParseConfigMessage+0x2ac>)
 800459e:	f7ff feb5 	bl	800430c <SUBGHZ_DebugPrint>
    printf("*** ENTERED ParseConfigMessage FUNCTION ***\n");
 80045a2:	48a8      	ldr	r0, [pc, #672]	@ (8004844 <ParseConfigMessage+0x2b0>)
 80045a4:	f008 f89c 	bl	800c6e0 <puts>
    if (!message) {
 80045a8:	b1fc      	cbz	r4, 80045ea <ParseConfigMessage+0x56>
    SUBGHZ_DebugPrint(message); // Mesaj bas
 80045aa:	4620      	mov	r0, r4
 80045ac:	f7ff feae 	bl	800430c <SUBGHZ_DebugPrint>
    printf("*** ParseConfigMessage: Processing: [%s] (len=%zu) ***\n", message, strlen(message));
 80045b0:	4620      	mov	r0, r4
 80045b2:	f7fb fe35 	bl	8000220 <strlen>
 80045b6:	4602      	mov	r2, r0
 80045b8:	4621      	mov	r1, r4
 80045ba:	48a3      	ldr	r0, [pc, #652]	@ (8004848 <ParseConfigMessage+0x2b4>)
 80045bc:	f008 f828 	bl	800c610 <iprintf>
    if (strstr(message, "\"type\"")) {
 80045c0:	49a2      	ldr	r1, [pc, #648]	@ (800484c <ParseConfigMessage+0x2b8>)
 80045c2:	4620      	mov	r0, r4
 80045c4:	f008 fa02 	bl	800c9cc <strstr>
 80045c8:	2800      	cmp	r0, #0
 80045ca:	f000 80d4 	beq.w	8004776 <ParseConfigMessage+0x1e2>
        SUBGHZ_DebugPrint("JSON_TYPE_FOUND");
 80045ce:	48a0      	ldr	r0, [pc, #640]	@ (8004850 <ParseConfigMessage+0x2bc>)
 80045d0:	f7ff fe9c 	bl	800430c <SUBGHZ_DebugPrint>
        printf("*** Found JSON type field ***\n");
 80045d4:	489f      	ldr	r0, [pc, #636]	@ (8004854 <ParseConfigMessage+0x2c0>)
 80045d6:	f008 f883 	bl	800c6e0 <puts>
        char* type_ptr = strstr(message, "\"type\":");
 80045da:	499f      	ldr	r1, [pc, #636]	@ (8004858 <ParseConfigMessage+0x2c4>)
 80045dc:	4620      	mov	r0, r4
 80045de:	f008 f9f5 	bl	800c9cc <strstr>
        if (type_ptr) {
 80045e2:	2800      	cmp	r0, #0
 80045e4:	d04c      	beq.n	8004680 <ParseConfigMessage+0xec>
            type_ptr += 7; // Skip "type":
 80045e6:	3007      	adds	r0, #7
            while (*type_ptr == ' ' || *type_ptr == ':') type_ptr++; // Skip whitespace and :
 80045e8:	e007      	b.n	80045fa <ParseConfigMessage+0x66>
        SUBGHZ_DebugPrint("ERR_NULL_MSG");
 80045ea:	489c      	ldr	r0, [pc, #624]	@ (800485c <ParseConfigMessage+0x2c8>)
 80045ec:	f7ff fe8e 	bl	800430c <SUBGHZ_DebugPrint>
        printf("*** ParseConfigMessage: NULL message received ***\n");
 80045f0:	489b      	ldr	r0, [pc, #620]	@ (8004860 <ParseConfigMessage+0x2cc>)
 80045f2:	f008 f875 	bl	800c6e0 <puts>
        return;
 80045f6:	e0ca      	b.n	800478e <ParseConfigMessage+0x1fa>
            while (*type_ptr == ' ' || *type_ptr == ':') type_ptr++; // Skip whitespace and :
 80045f8:	3001      	adds	r0, #1
 80045fa:	7803      	ldrb	r3, [r0, #0]
 80045fc:	2b20      	cmp	r3, #32
 80045fe:	d0fb      	beq.n	80045f8 <ParseConfigMessage+0x64>
 8004600:	2b3a      	cmp	r3, #58	@ 0x3a
 8004602:	d0f9      	beq.n	80045f8 <ParseConfigMessage+0x64>
            config_type = (uint16_t)atoi(type_ptr);
 8004604:	f007 fa64 	bl	800bad0 <atoi>
 8004608:	b287      	uxth	r7, r0
            snprintf(type_msg, sizeof(type_msg), "TYPE=%d", config_type);
 800460a:	463b      	mov	r3, r7
 800460c:	4a95      	ldr	r2, [pc, #596]	@ (8004864 <ParseConfigMessage+0x2d0>)
 800460e:	2132      	movs	r1, #50	@ 0x32
 8004610:	a803      	add	r0, sp, #12
 8004612:	f008 f86d 	bl	800c6f0 <sniprintf>
            SUBGHZ_DebugPrint(type_msg);
 8004616:	a803      	add	r0, sp, #12
 8004618:	f7ff fe78 	bl	800430c <SUBGHZ_DebugPrint>
            printf("*** Type parsed: %d ***\n", config_type);
 800461c:	4639      	mov	r1, r7
 800461e:	4892      	ldr	r0, [pc, #584]	@ (8004868 <ParseConfigMessage+0x2d4>)
 8004620:	f007 fff6 	bl	800c610 <iprintf>
        char* version_ptr = strstr(message, "\"version\":");
 8004624:	4991      	ldr	r1, [pc, #580]	@ (800486c <ParseConfigMessage+0x2d8>)
 8004626:	4620      	mov	r0, r4
 8004628:	f008 f9d0 	bl	800c9cc <strstr>
 800462c:	4606      	mov	r6, r0
        char* period_ptr = strstr(message, "\"period\":");
 800462e:	4990      	ldr	r1, [pc, #576]	@ (8004870 <ParseConfigMessage+0x2dc>)
 8004630:	4620      	mov	r0, r4
 8004632:	f008 f9cb 	bl	800c9cc <strstr>
 8004636:	4605      	mov	r5, r0
        char* node_numbers_ptr = strstr(message, "\"Node_Numbers\":");
 8004638:	498e      	ldr	r1, [pc, #568]	@ (8004874 <ParseConfigMessage+0x2e0>)
 800463a:	4620      	mov	r0, r4
 800463c:	f008 f9c6 	bl	800c9cc <strstr>
 8004640:	4604      	mov	r4, r0
        printf("*** version_ptr found: %s ***\n", version_ptr ? "YES" : "NO");
 8004642:	b1fe      	cbz	r6, 8004684 <ParseConfigMessage+0xf0>
 8004644:	498c      	ldr	r1, [pc, #560]	@ (8004878 <ParseConfigMessage+0x2e4>)
 8004646:	488d      	ldr	r0, [pc, #564]	@ (800487c <ParseConfigMessage+0x2e8>)
 8004648:	f007 ffe2 	bl	800c610 <iprintf>
        printf("*** period_ptr found: %s ***\n", period_ptr ? "YES" : "NO");
 800464c:	b1e5      	cbz	r5, 8004688 <ParseConfigMessage+0xf4>
 800464e:	498a      	ldr	r1, [pc, #552]	@ (8004878 <ParseConfigMessage+0x2e4>)
 8004650:	488b      	ldr	r0, [pc, #556]	@ (8004880 <ParseConfigMessage+0x2ec>)
 8004652:	f007 ffdd 	bl	800c610 <iprintf>
        printf("*** node_numbers_ptr found: %s ***\n", node_numbers_ptr ? "YES" : "NO");
 8004656:	b1cc      	cbz	r4, 800468c <ParseConfigMessage+0xf8>
 8004658:	4987      	ldr	r1, [pc, #540]	@ (8004878 <ParseConfigMessage+0x2e4>)
 800465a:	488a      	ldr	r0, [pc, #552]	@ (8004884 <ParseConfigMessage+0x2f0>)
 800465c:	f007 ffd8 	bl	800c610 <iprintf>
        if (config_type == 163 && node_numbers_ptr) {
 8004660:	2fa3      	cmp	r7, #163	@ 0xa3
 8004662:	d015      	beq.n	8004690 <ParseConfigMessage+0xfc>
        if (version_ptr && period_ptr && (config_type == 161 || config_type == 162)) {
 8004664:	2e00      	cmp	r6, #0
 8004666:	f000 80e8 	beq.w	800483a <ParseConfigMessage+0x2a6>
 800466a:	2d00      	cmp	r5, #0
 800466c:	f000 8130 	beq.w	80048d0 <ParseConfigMessage+0x33c>
 8004670:	f1a7 03a1 	sub.w	r3, r7, #161	@ 0xa1
 8004674:	b29b      	uxth	r3, r3
 8004676:	2b01      	cmp	r3, #1
 8004678:	d935      	bls.n	80046e6 <ParseConfigMessage+0x152>
    uint32_t config_period = 0;
 800467a:	2400      	movs	r4, #0
    uint8_t config_version = 0;
 800467c:	4626      	mov	r6, r4
 800467e:	e083      	b.n	8004788 <ParseConfigMessage+0x1f4>
    uint16_t config_type = 0;
 8004680:	2700      	movs	r7, #0
 8004682:	e7cf      	b.n	8004624 <ParseConfigMessage+0x90>
        printf("*** version_ptr found: %s ***\n", version_ptr ? "YES" : "NO");
 8004684:	4980      	ldr	r1, [pc, #512]	@ (8004888 <ParseConfigMessage+0x2f4>)
 8004686:	e7de      	b.n	8004646 <ParseConfigMessage+0xb2>
        printf("*** period_ptr found: %s ***\n", period_ptr ? "YES" : "NO");
 8004688:	497f      	ldr	r1, [pc, #508]	@ (8004888 <ParseConfigMessage+0x2f4>)
 800468a:	e7e1      	b.n	8004650 <ParseConfigMessage+0xbc>
        printf("*** node_numbers_ptr found: %s ***\n", node_numbers_ptr ? "YES" : "NO");
 800468c:	497e      	ldr	r1, [pc, #504]	@ (8004888 <ParseConfigMessage+0x2f4>)
 800468e:	e7e4      	b.n	800465a <ParseConfigMessage+0xc6>
        if (config_type == 163 && node_numbers_ptr) {
 8004690:	2c00      	cmp	r4, #0
 8004692:	d0e7      	beq.n	8004664 <ParseConfigMessage+0xd0>
            node_numbers_ptr += 15; // Skip "Node_Numbers":
 8004694:	f104 000f 	add.w	r0, r4, #15
            while (*node_numbers_ptr == ' ' || *node_numbers_ptr == ':') node_numbers_ptr++; // Skip whitespace and :
 8004698:	e000      	b.n	800469c <ParseConfigMessage+0x108>
 800469a:	3001      	adds	r0, #1
 800469c:	7803      	ldrb	r3, [r0, #0]
 800469e:	2b20      	cmp	r3, #32
 80046a0:	d0fb      	beq.n	800469a <ParseConfigMessage+0x106>
 80046a2:	2b3a      	cmp	r3, #58	@ 0x3a
 80046a4:	d0f9      	beq.n	800469a <ParseConfigMessage+0x106>
            uint8_t new_max_nodes = (uint8_t)atoi(node_numbers_ptr);
 80046a6:	f007 fa13 	bl	800bad0 <atoi>
 80046aa:	b2c5      	uxtb	r5, r0
            if (new_max_nodes > 0 && new_max_nodes <= 20) { // Reasonable limit
 80046ac:	1e6b      	subs	r3, r5, #1
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b13      	cmp	r3, #19
 80046b2:	d813      	bhi.n	80046dc <ParseConfigMessage+0x148>
                printf("*** Updating MAX_SNODES: %d -> %d ***\n", MAX_SNODES, new_max_nodes);
 80046b4:	4e75      	ldr	r6, [pc, #468]	@ (800488c <ParseConfigMessage+0x2f8>)
 80046b6:	462a      	mov	r2, r5
 80046b8:	7831      	ldrb	r1, [r6, #0]
 80046ba:	4875      	ldr	r0, [pc, #468]	@ (8004890 <ParseConfigMessage+0x2fc>)
 80046bc:	f007 ffa8 	bl	800c610 <iprintf>
                MAX_SNODES = new_max_nodes;
 80046c0:	7035      	strb	r5, [r6, #0]
                memset(&configTracker, 0, sizeof(configTracker));
 80046c2:	4b74      	ldr	r3, [pc, #464]	@ (8004894 <ParseConfigMessage+0x300>)
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]
 80046c8:	605a      	str	r2, [r3, #4]
 80046ca:	609a      	str	r2, [r3, #8]
 80046cc:	60da      	str	r2, [r3, #12]
 80046ce:	611a      	str	r2, [r3, #16]
 80046d0:	829a      	strh	r2, [r3, #20]
                printf("*** MAX_SNODES successfully updated to %d ***\n", MAX_SNODES);
 80046d2:	4629      	mov	r1, r5
 80046d4:	4870      	ldr	r0, [pc, #448]	@ (8004898 <ParseConfigMessage+0x304>)
 80046d6:	f007 ff9b 	bl	800c610 <iprintf>
 80046da:	e058      	b.n	800478e <ParseConfigMessage+0x1fa>
                printf("*** ERROR: Invalid Node_Numbers value: %d (must be 1-20) ***\n", new_max_nodes);
 80046dc:	b2c1      	uxtb	r1, r0
 80046de:	486f      	ldr	r0, [pc, #444]	@ (800489c <ParseConfigMessage+0x308>)
 80046e0:	f007 ff96 	bl	800c610 <iprintf>
            return;
 80046e4:	e053      	b.n	800478e <ParseConfigMessage+0x1fa>
            version_ptr += 10; // Skip "version":
 80046e6:	f106 040a 	add.w	r4, r6, #10
            while (*version_ptr == ' ' || *version_ptr == ':') version_ptr++; // Skip whitespace and :
 80046ea:	e000      	b.n	80046ee <ParseConfigMessage+0x15a>
 80046ec:	3401      	adds	r4, #1
 80046ee:	7823      	ldrb	r3, [r4, #0]
 80046f0:	2b20      	cmp	r3, #32
 80046f2:	d0fb      	beq.n	80046ec <ParseConfigMessage+0x158>
 80046f4:	2b3a      	cmp	r3, #58	@ 0x3a
 80046f6:	d0f9      	beq.n	80046ec <ParseConfigMessage+0x158>
            config_version = (uint8_t)atoi(version_ptr);
 80046f8:	4620      	mov	r0, r4
 80046fa:	f007 f9e9 	bl	800bad0 <atoi>
 80046fe:	b2c6      	uxtb	r6, r0
            printf("*** Version parsed: %d from string: [%.20s] ***\n", config_version, version_ptr);
 8004700:	46b0      	mov	r8, r6
 8004702:	4622      	mov	r2, r4
 8004704:	4631      	mov	r1, r6
 8004706:	4866      	ldr	r0, [pc, #408]	@ (80048a0 <ParseConfigMessage+0x30c>)
 8004708:	f007 ff82 	bl	800c610 <iprintf>
            period_ptr += 9; // Skip "period":
 800470c:	3509      	adds	r5, #9
            while (*period_ptr == ' ' || *period_ptr == ':') period_ptr++; // Skip whitespace and :+
 800470e:	e000      	b.n	8004712 <ParseConfigMessage+0x17e>
 8004710:	3501      	adds	r5, #1
 8004712:	782b      	ldrb	r3, [r5, #0]
 8004714:	2b20      	cmp	r3, #32
 8004716:	d0fb      	beq.n	8004710 <ParseConfigMessage+0x17c>
 8004718:	2b3a      	cmp	r3, #58	@ 0x3a
 800471a:	d0f9      	beq.n	8004710 <ParseConfigMessage+0x17c>
            printf("*** Period pointer at: [%.20s] ***\n", period_ptr);
 800471c:	4629      	mov	r1, r5
 800471e:	4861      	ldr	r0, [pc, #388]	@ (80048a4 <ParseConfigMessage+0x310>)
 8004720:	f007 ff76 	bl	800c610 <iprintf>
            char period_str[16] = {0};
 8004724:	2300      	movs	r3, #0
 8004726:	9303      	str	r3, [sp, #12]
 8004728:	9304      	str	r3, [sp, #16]
 800472a:	9305      	str	r3, [sp, #20]
 800472c:	9306      	str	r3, [sp, #24]
            while (period_ptr[i] >= '0' && period_ptr[i] <= '9' && i < 15) {
 800472e:	e005      	b.n	800473c <ParseConfigMessage+0x1a8>
                period_str[i] = period_ptr[i];
 8004730:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8004734:	446a      	add	r2, sp
 8004736:	f802 1c34 	strb.w	r1, [r2, #-52]
                i++;
 800473a:	3301      	adds	r3, #1
            while (period_ptr[i] >= '0' && period_ptr[i] <= '9' && i < 15) {
 800473c:	5ce9      	ldrb	r1, [r5, r3]
 800473e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8004742:	b2d2      	uxtb	r2, r2
 8004744:	2a09      	cmp	r2, #9
 8004746:	d801      	bhi.n	800474c <ParseConfigMessage+0x1b8>
 8004748:	2b0e      	cmp	r3, #14
 800474a:	ddf1      	ble.n	8004730 <ParseConfigMessage+0x19c>
            period_str[i] = '\0';
 800474c:	3340      	adds	r3, #64	@ 0x40
 800474e:	446b      	add	r3, sp
 8004750:	2200      	movs	r2, #0
 8004752:	f803 2c34 	strb.w	r2, [r3, #-52]
            config_period = (uint32_t)atoi(period_str);
 8004756:	a803      	add	r0, sp, #12
 8004758:	f007 f9ba 	bl	800bad0 <atoi>
 800475c:	4604      	mov	r4, r0
            printf("*** Period extracted: [%s]  parsed as: %lu ***\n", period_str, config_period);
 800475e:	4602      	mov	r2, r0
 8004760:	a903      	add	r1, sp, #12
 8004762:	4851      	ldr	r0, [pc, #324]	@ (80048a8 <ParseConfigMessage+0x314>)
 8004764:	f007 ff54 	bl	800c610 <iprintf>
            printf("*** JSON Config parsed: type=%d, version=%d, period=%lu ms ***\n",
 8004768:	4623      	mov	r3, r4
 800476a:	4642      	mov	r2, r8
 800476c:	4639      	mov	r1, r7
 800476e:	484f      	ldr	r0, [pc, #316]	@ (80048ac <ParseConfigMessage+0x318>)
 8004770:	f007 ff4e 	bl	800c610 <iprintf>
 8004774:	e02a      	b.n	80047cc <ParseConfigMessage+0x238>
    else if ((message[0] == 0xA1 || message[0] == 0xA2) && strlen(message) >= 7) {
 8004776:	7825      	ldrb	r5, [r4, #0]
 8004778:	f105 035f 	add.w	r3, r5, #95	@ 0x5f
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b01      	cmp	r3, #1
 8004780:	d908      	bls.n	8004794 <ParseConfigMessage+0x200>
    uint16_t config_type = 0;
 8004782:	2700      	movs	r7, #0
    uint32_t config_period = 0;
 8004784:	463c      	mov	r4, r7
    uint8_t config_version = 0;
 8004786:	463e      	mov	r6, r7
    } else if (config_type != 163) { // Type 163 is handled above and doesn't need version/period
 8004788:	2fa3      	cmp	r7, #163	@ 0xa3
 800478a:	f040 80a8 	bne.w	80048de <ParseConfigMessage+0x34a>
}
 800478e:	b010      	add	sp, #64	@ 0x40
 8004790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if ((message[0] == 0xA1 || message[0] == 0xA2) && strlen(message) >= 7) {
 8004794:	4620      	mov	r0, r4
 8004796:	f7fb fd43 	bl	8000220 <strlen>
 800479a:	2806      	cmp	r0, #6
 800479c:	f240 809b 	bls.w	80048d6 <ParseConfigMessage+0x342>
        if (message[0] == 0xA1) {
 80047a0:	2da1      	cmp	r5, #161	@ 0xa1
 80047a2:	d02b      	beq.n	80047fc <ParseConfigMessage+0x268>
        } else if (message[0] == 0xA2) {
 80047a4:	2da2      	cmp	r5, #162	@ 0xa2
 80047a6:	d02b      	beq.n	8004800 <ParseConfigMessage+0x26c>
    uint16_t config_type = 0;
 80047a8:	2700      	movs	r7, #0
        config_version = message[1];
 80047aa:	7866      	ldrb	r6, [r4, #1]
        config_period = (uint32_t)(message[2] | (message[3] << 8) | (message[4] << 16) | (message[5] << 24));
 80047ac:	78a3      	ldrb	r3, [r4, #2]
 80047ae:	78e2      	ldrb	r2, [r4, #3]
 80047b0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80047b4:	7922      	ldrb	r2, [r4, #4]
 80047b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047ba:	7962      	ldrb	r2, [r4, #5]
 80047bc:	ea43 6402 	orr.w	r4, r3, r2, lsl #24
        printf("*** Binary Config parsed: type=%d, version=%d, period=%lu ms ***\n", config_type, config_version, config_period);
 80047c0:	4623      	mov	r3, r4
 80047c2:	4632      	mov	r2, r6
 80047c4:	4639      	mov	r1, r7
 80047c6:	483a      	ldr	r0, [pc, #232]	@ (80048b0 <ParseConfigMessage+0x31c>)
 80047c8:	f007 ff22 	bl	800c610 <iprintf>
    if (config_version > 0 && config_period > 0) {
 80047cc:	2e00      	cmp	r6, #0
 80047ce:	d0db      	beq.n	8004788 <ParseConfigMessage+0x1f4>
 80047d0:	2c00      	cmp	r4, #0
 80047d2:	d0d9      	beq.n	8004788 <ParseConfigMessage+0x1f4>
        if (config_type == 161) {
 80047d4:	2fa1      	cmp	r7, #161	@ 0xa1
 80047d6:	d015      	beq.n	8004804 <ParseConfigMessage+0x270>
        } else if (config_type == 162) {
 80047d8:	2fa2      	cmp	r7, #162	@ 0xa2
 80047da:	d1d8      	bne.n	800478e <ParseConfigMessage+0x1fa>
            if (config_version != gatewayConfig.gateway_version) {
 80047dc:	4b35      	ldr	r3, [pc, #212]	@ (80048b4 <ParseConfigMessage+0x320>)
 80047de:	7859      	ldrb	r1, [r3, #1]
 80047e0:	42b1      	cmp	r1, r6
 80047e2:	d025      	beq.n	8004830 <ParseConfigMessage+0x29c>
                printf("*** Updating GATEWAY config: version=%d -> %d, batch_period=%lu -> %lu ms ***\n",
 80047e4:	9400      	str	r4, [sp, #0]
 80047e6:	4b34      	ldr	r3, [pc, #208]	@ (80048b8 <ParseConfigMessage+0x324>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4632      	mov	r2, r6
 80047ec:	4833      	ldr	r0, [pc, #204]	@ (80048bc <ParseConfigMessage+0x328>)
 80047ee:	f007 ff0f 	bl	800c610 <iprintf>
                UpdateGatewayBatchPeriod(config_version, config_period);
 80047f2:	4621      	mov	r1, r4
 80047f4:	4630      	mov	r0, r6
 80047f6:	f7ff fc07 	bl	8004008 <UpdateGatewayBatchPeriod>
 80047fa:	e7c8      	b.n	800478e <ParseConfigMessage+0x1fa>
            config_type = 161; // Node config
 80047fc:	27a1      	movs	r7, #161	@ 0xa1
 80047fe:	e7d4      	b.n	80047aa <ParseConfigMessage+0x216>
            config_type = 162; // Gateway batch config
 8004800:	27a2      	movs	r7, #162	@ 0xa2
 8004802:	e7d2      	b.n	80047aa <ParseConfigMessage+0x216>
            if (config_version != gatewayConfig.nodes_version) {
 8004804:	4b2b      	ldr	r3, [pc, #172]	@ (80048b4 <ParseConfigMessage+0x320>)
 8004806:	7819      	ldrb	r1, [r3, #0]
 8004808:	42b1      	cmp	r1, r6
 800480a:	d00c      	beq.n	8004826 <ParseConfigMessage+0x292>
                printf("*** Updating NODE config: version=%d -> %d, period=%lu -> %lu ***\n",
 800480c:	9400      	str	r4, [sp, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	4632      	mov	r2, r6
 8004812:	482b      	ldr	r0, [pc, #172]	@ (80048c0 <ParseConfigMessage+0x32c>)
 8004814:	f007 fefc 	bl	800c610 <iprintf>
                UpdateGatewayConfig(config_version, config_period);
 8004818:	4621      	mov	r1, r4
 800481a:	4630      	mov	r0, r6
 800481c:	f7ff f96e 	bl	8003afc <UpdateGatewayConfig>
                last_checked_version = config_version;
 8004820:	4b28      	ldr	r3, [pc, #160]	@ (80048c4 <ParseConfigMessage+0x330>)
 8004822:	701e      	strb	r6, [r3, #0]
 8004824:	e7b3      	b.n	800478e <ParseConfigMessage+0x1fa>
                printf("*** NODE Config NOT updated: same version=%d ***\n", config_version);
 8004826:	4631      	mov	r1, r6
 8004828:	4827      	ldr	r0, [pc, #156]	@ (80048c8 <ParseConfigMessage+0x334>)
 800482a:	f007 fef1 	bl	800c610 <iprintf>
 800482e:	e7ae      	b.n	800478e <ParseConfigMessage+0x1fa>
                printf("*** GATEWAY Config NOT updated: same version=%d ***\n", config_version);
 8004830:	4631      	mov	r1, r6
 8004832:	4826      	ldr	r0, [pc, #152]	@ (80048cc <ParseConfigMessage+0x338>)
 8004834:	f007 feec 	bl	800c610 <iprintf>
 8004838:	e7a9      	b.n	800478e <ParseConfigMessage+0x1fa>
    uint32_t config_period = 0;
 800483a:	2400      	movs	r4, #0
    uint8_t config_version = 0;
 800483c:	4626      	mov	r6, r4
 800483e:	e7a3      	b.n	8004788 <ParseConfigMessage+0x1f4>
 8004840:	0800ff7c 	.word	0x0800ff7c
 8004844:	0800ff8c 	.word	0x0800ff8c
 8004848:	0800fffc 	.word	0x0800fffc
 800484c:	0800eab4 	.word	0x0800eab4
 8004850:	08010034 	.word	0x08010034
 8004854:	08010044 	.word	0x08010044
 8004858:	08010064 	.word	0x08010064
 800485c:	0800ffb8 	.word	0x0800ffb8
 8004860:	0800ffc8 	.word	0x0800ffc8
 8004864:	0801006c 	.word	0x0801006c
 8004868:	08010074 	.word	0x08010074
 800486c:	0800eac0 	.word	0x0800eac0
 8004870:	08010090 	.word	0x08010090
 8004874:	0801009c 	.word	0x0801009c
 8004878:	0800ff74 	.word	0x0800ff74
 800487c:	080100ac 	.word	0x080100ac
 8004880:	080100cc 	.word	0x080100cc
 8004884:	080100ec 	.word	0x080100ec
 8004888:	0800ff78 	.word	0x0800ff78
 800488c:	200000e0 	.word	0x200000e0
 8004890:	08010110 	.word	0x08010110
 8004894:	200011bc 	.word	0x200011bc
 8004898:	08010138 	.word	0x08010138
 800489c:	08010168 	.word	0x08010168
 80048a0:	080101a8 	.word	0x080101a8
 80048a4:	080101dc 	.word	0x080101dc
 80048a8:	08010200 	.word	0x08010200
 80048ac:	08010234 	.word	0x08010234
 80048b0:	08010274 	.word	0x08010274
 80048b4:	200000cc 	.word	0x200000cc
 80048b8:	200000dc 	.word	0x200000dc
 80048bc:	08010330 	.word	0x08010330
 80048c0:	080102b8 	.word	0x080102b8
 80048c4:	200011b9 	.word	0x200011b9
 80048c8:	080102fc 	.word	0x080102fc
 80048cc:	08010380 	.word	0x08010380
    uint32_t config_period = 0;
 80048d0:	2400      	movs	r4, #0
    uint8_t config_version = 0;
 80048d2:	4626      	mov	r6, r4
 80048d4:	e758      	b.n	8004788 <ParseConfigMessage+0x1f4>
    uint16_t config_type = 0;
 80048d6:	2700      	movs	r7, #0
    uint32_t config_period = 0;
 80048d8:	463c      	mov	r4, r7
    uint8_t config_version = 0;
 80048da:	463e      	mov	r6, r7
 80048dc:	e754      	b.n	8004788 <ParseConfigMessage+0x1f4>
        printf("*** Config NOT updated: type=%d, version=%d, period=%lu (invalid values) ***\n",
 80048de:	4623      	mov	r3, r4
 80048e0:	4632      	mov	r2, r6
 80048e2:	4639      	mov	r1, r7
 80048e4:	4801      	ldr	r0, [pc, #4]	@ (80048ec <ParseConfigMessage+0x358>)
 80048e6:	f007 fe93 	bl	800c610 <iprintf>
 80048ea:	e750      	b.n	800478e <ParseConfigMessage+0x1fa>
 80048ec:	080103b8 	.word	0x080103b8

080048f0 <CheckBrokerConfig>:
static void CheckBrokerConfig(void) {
 80048f0:	b530      	push	{r4, r5, lr}
 80048f2:	f5ad 7d03 	sub.w	sp, sp, #524	@ 0x20c
    printf("\n=== CheckBrokerConfig: Enhanced MQTT Config Reception ===\n");
 80048f6:	484e      	ldr	r0, [pc, #312]	@ (8004a30 <CheckBrokerConfig+0x140>)
 80048f8:	f007 fef2 	bl	800c6e0 <puts>
    printf("MQTT Status: connected=%d, mainState=%d, flag_rx_done=%d\n",
 80048fc:	4c4d      	ldr	r4, [pc, #308]	@ (8004a34 <CheckBrokerConfig+0x144>)
 80048fe:	7821      	ldrb	r1, [r4, #0]
 8004900:	4b4d      	ldr	r3, [pc, #308]	@ (8004a38 <CheckBrokerConfig+0x148>)
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	4a4d      	ldr	r2, [pc, #308]	@ (8004a3c <CheckBrokerConfig+0x14c>)
 8004906:	7812      	ldrb	r2, [r2, #0]
 8004908:	484d      	ldr	r0, [pc, #308]	@ (8004a40 <CheckBrokerConfig+0x150>)
 800490a:	f007 fe81 	bl	800c610 <iprintf>
    if (flag_mqtt_connected != SET) {
 800490e:	7823      	ldrb	r3, [r4, #0]
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b01      	cmp	r3, #1
 8004914:	d005      	beq.n	8004922 <CheckBrokerConfig+0x32>
        printf("ERROR: MQTT NOT CONNECTED!\n");
 8004916:	484b      	ldr	r0, [pc, #300]	@ (8004a44 <CheckBrokerConfig+0x154>)
 8004918:	f007 fee2 	bl	800c6e0 <puts>
}
 800491c:	f50d 7d03 	add.w	sp, sp, #524	@ 0x20c
 8004920:	bd30      	pop	{r4, r5, pc}
    memset(mqttPacketBuffer, 0, MQTT_DATA_PACKET_BUFF_SIZE);
 8004922:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8004926:	2100      	movs	r1, #0
 8004928:	4847      	ldr	r0, [pc, #284]	@ (8004a48 <CheckBrokerConfig+0x158>)
 800492a:	f008 f811 	bl	800c950 <memset>
    printf("Starting MQTT config check with ring buffer...\n");
 800492e:	4847      	ldr	r0, [pc, #284]	@ (8004a4c <CheckBrokerConfig+0x15c>)
 8004930:	f007 fed6 	bl	800c6e0 <puts>
        printf("=== RING BUFFER DEBUG INFO ===\n");
 8004934:	4846      	ldr	r0, [pc, #280]	@ (8004a50 <CheckBrokerConfig+0x160>)
 8004936:	f007 fed3 	bl	800c6e0 <puts>
        printf("IRQ Count: %lu, RXNE Hits: %lu, RDR Reads: %lu, Flag Sets: %lu\n",
 800493a:	4b46      	ldr	r3, [pc, #280]	@ (8004a54 <CheckBrokerConfig+0x164>)
 800493c:	6819      	ldr	r1, [r3, #0]
 800493e:	4b46      	ldr	r3, [pc, #280]	@ (8004a58 <CheckBrokerConfig+0x168>)
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	4b46      	ldr	r3, [pc, #280]	@ (8004a5c <CheckBrokerConfig+0x16c>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4846      	ldr	r0, [pc, #280]	@ (8004a60 <CheckBrokerConfig+0x170>)
 8004948:	6800      	ldr	r0, [r0, #0]
 800494a:	9000      	str	r0, [sp, #0]
 800494c:	4845      	ldr	r0, [pc, #276]	@ (8004a64 <CheckBrokerConfig+0x174>)
 800494e:	f007 fe5f 	bl	800c610 <iprintf>
        printf("IDLE Hits: %lu, ORE Hits: %lu, Last Byte: 0x%02X\n",
 8004952:	4b45      	ldr	r3, [pc, #276]	@ (8004a68 <CheckBrokerConfig+0x178>)
 8004954:	6819      	ldr	r1, [r3, #0]
 8004956:	4b45      	ldr	r3, [pc, #276]	@ (8004a6c <CheckBrokerConfig+0x17c>)
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	4b45      	ldr	r3, [pc, #276]	@ (8004a70 <CheckBrokerConfig+0x180>)
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	4845      	ldr	r0, [pc, #276]	@ (8004a74 <CheckBrokerConfig+0x184>)
 8004960:	f007 fe56 	bl	800c610 <iprintf>
    for (int attempt = 0; attempt < 3; attempt++) {
 8004964:	2500      	movs	r5, #0
 8004966:	e004      	b.n	8004972 <CheckBrokerConfig+0x82>
        if (flag_mqtt_rx_done == SET) {
 8004968:	4b33      	ldr	r3, [pc, #204]	@ (8004a38 <CheckBrokerConfig+0x148>)
 800496a:	781b      	ldrb	r3, [r3, #0]
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b01      	cmp	r3, #1
 8004970:	d053      	beq.n	8004a1a <CheckBrokerConfig+0x12a>
    for (int attempt = 0; attempt < 3; attempt++) {
 8004972:	2d02      	cmp	r5, #2
 8004974:	dc58      	bgt.n	8004a28 <CheckBrokerConfig+0x138>
        printf("Attempt %d: Triggering MQTT task...\n", attempt + 1);
 8004976:	3501      	adds	r5, #1
 8004978:	4629      	mov	r1, r5
 800497a:	483f      	ldr	r0, [pc, #252]	@ (8004a78 <CheckBrokerConfig+0x188>)
 800497c:	f007 fe48 	bl	800c610 <iprintf>
        flag_mqtt_rx_done = RESET;
 8004980:	2100      	movs	r1, #0
 8004982:	4b2d      	ldr	r3, [pc, #180]	@ (8004a38 <CheckBrokerConfig+0x148>)
 8004984:	7019      	strb	r1, [r3, #0]
        flag_waitMqttData = SET;
 8004986:	4b3d      	ldr	r3, [pc, #244]	@ (8004a7c <CheckBrokerConfig+0x18c>)
 8004988:	2201      	movs	r2, #1
 800498a:	701a      	strb	r2, [r3, #0]
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_MQTT_Process), CFG_SEQ_Prio_0);
 800498c:	2002      	movs	r0, #2
 800498e:	f006 fcb7 	bl	800b300 <UTIL_SEQ_SetTask>
        uint16_t available_bytes = MQTT_GetAvailableBytes();
 8004992:	f7fe faab 	bl	8002eec <MQTT_GetAvailableBytes>
 8004996:	4604      	mov	r4, r0
        printf("Available bytes in ring buffer: %d\n", available_bytes);
 8004998:	4601      	mov	r1, r0
 800499a:	4839      	ldr	r0, [pc, #228]	@ (8004a80 <CheckBrokerConfig+0x190>)
 800499c:	f007 fe38 	bl	800c610 <iprintf>
        if (available_bytes > 0) {
 80049a0:	2c00      	cmp	r4, #0
 80049a2:	d0e1      	beq.n	8004968 <CheckBrokerConfig+0x78>
            char config_message[512] = {0};
 80049a4:	f44f 7400 	mov.w	r4, #512	@ 0x200
 80049a8:	4622      	mov	r2, r4
 80049aa:	2100      	movs	r1, #0
 80049ac:	a802      	add	r0, sp, #8
 80049ae:	f007 ffcf 	bl	800c950 <memset>
            uint16_t bytes_read = MQTT_ReadString(config_message, sizeof(config_message));
 80049b2:	4621      	mov	r1, r4
 80049b4:	a802      	add	r0, sp, #8
 80049b6:	f7fe fac5 	bl	8002f44 <MQTT_ReadString>
 80049ba:	4601      	mov	r1, r0
            printf("Read %d bytes from ring buffer: %s\n", bytes_read, config_message);
 80049bc:	aa02      	add	r2, sp, #8
 80049be:	4831      	ldr	r0, [pc, #196]	@ (8004a84 <CheckBrokerConfig+0x194>)
 80049c0:	f007 fe26 	bl	800c610 <iprintf>
            if (strstr(config_message, "\"type\"") &&
 80049c4:	4930      	ldr	r1, [pc, #192]	@ (8004a88 <CheckBrokerConfig+0x198>)
 80049c6:	a802      	add	r0, sp, #8
 80049c8:	f008 f800 	bl	800c9cc <strstr>
 80049cc:	2800      	cmp	r0, #0
 80049ce:	d0cb      	beq.n	8004968 <CheckBrokerConfig+0x78>
                (strstr(config_message, "161") || strstr(config_message, "162") || strstr(config_message, "163") ||
 80049d0:	492e      	ldr	r1, [pc, #184]	@ (8004a8c <CheckBrokerConfig+0x19c>)
 80049d2:	a802      	add	r0, sp, #8
 80049d4:	f007 fffa 	bl	800c9cc <strstr>
            if (strstr(config_message, "\"type\"") &&
 80049d8:	b9a0      	cbnz	r0, 8004a04 <CheckBrokerConfig+0x114>
                (strstr(config_message, "161") || strstr(config_message, "162") || strstr(config_message, "163") ||
 80049da:	492d      	ldr	r1, [pc, #180]	@ (8004a90 <CheckBrokerConfig+0x1a0>)
 80049dc:	a802      	add	r0, sp, #8
 80049de:	f007 fff5 	bl	800c9cc <strstr>
 80049e2:	b978      	cbnz	r0, 8004a04 <CheckBrokerConfig+0x114>
 80049e4:	492b      	ldr	r1, [pc, #172]	@ (8004a94 <CheckBrokerConfig+0x1a4>)
 80049e6:	a802      	add	r0, sp, #8
 80049e8:	f007 fff0 	bl	800c9cc <strstr>
 80049ec:	b950      	cbnz	r0, 8004a04 <CheckBrokerConfig+0x114>
                 strstr(config_message, "0xA1") || strstr(config_message, "0xA2"))) {
 80049ee:	492a      	ldr	r1, [pc, #168]	@ (8004a98 <CheckBrokerConfig+0x1a8>)
 80049f0:	a802      	add	r0, sp, #8
 80049f2:	f007 ffeb 	bl	800c9cc <strstr>
                (strstr(config_message, "161") || strstr(config_message, "162") || strstr(config_message, "163") ||
 80049f6:	b928      	cbnz	r0, 8004a04 <CheckBrokerConfig+0x114>
                 strstr(config_message, "0xA1") || strstr(config_message, "0xA2"))) {
 80049f8:	4928      	ldr	r1, [pc, #160]	@ (8004a9c <CheckBrokerConfig+0x1ac>)
 80049fa:	a802      	add	r0, sp, #8
 80049fc:	f007 ffe6 	bl	800c9cc <strstr>
 8004a00:	2800      	cmp	r0, #0
 8004a02:	d0b1      	beq.n	8004968 <CheckBrokerConfig+0x78>
                printf("*** SUCCESS: Config message found! ***\n");
 8004a04:	4826      	ldr	r0, [pc, #152]	@ (8004aa0 <CheckBrokerConfig+0x1b0>)
 8004a06:	f007 fe6b 	bl	800c6e0 <puts>
                printf("Config message: %s\n", config_message);
 8004a0a:	a902      	add	r1, sp, #8
 8004a0c:	4825      	ldr	r0, [pc, #148]	@ (8004aa4 <CheckBrokerConfig+0x1b4>)
 8004a0e:	f007 fdff 	bl	800c610 <iprintf>
                ParseConfigMessage(config_message);
 8004a12:	a802      	add	r0, sp, #8
 8004a14:	f7ff fdbe 	bl	8004594 <ParseConfigMessage>
                return;
 8004a18:	e780      	b.n	800491c <CheckBrokerConfig+0x2c>
            printf("Legacy flag set, but no ring buffer data\n");
 8004a1a:	4823      	ldr	r0, [pc, #140]	@ (8004aa8 <CheckBrokerConfig+0x1b8>)
 8004a1c:	f007 fe60 	bl	800c6e0 <puts>
            flag_mqtt_rx_done = RESET;
 8004a20:	4b05      	ldr	r3, [pc, #20]	@ (8004a38 <CheckBrokerConfig+0x148>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	701a      	strb	r2, [r3, #0]
 8004a26:	e7a4      	b.n	8004972 <CheckBrokerConfig+0x82>
    printf("=== CheckBrokerConfig: No config message found ===\n");
 8004a28:	4820      	ldr	r0, [pc, #128]	@ (8004aac <CheckBrokerConfig+0x1bc>)
 8004a2a:	f007 fe59 	bl	800c6e0 <puts>
 8004a2e:	e775      	b.n	800491c <CheckBrokerConfig+0x2c>
 8004a30:	08010408 	.word	0x08010408
 8004a34:	200005a9 	.word	0x200005a9
 8004a38:	20000d22 	.word	0x20000d22
 8004a3c:	200000a0 	.word	0x200000a0
 8004a40:	08010444 	.word	0x08010444
 8004a44:	08010480 	.word	0x08010480
 8004a48:	200005ac 	.word	0x200005ac
 8004a4c:	0801049c 	.word	0x0801049c
 8004a50:	080104cc 	.word	0x080104cc
 8004a54:	20000fbc 	.word	0x20000fbc
 8004a58:	20000fb8 	.word	0x20000fb8
 8004a5c:	20000fa8 	.word	0x20000fa8
 8004a60:	20000fac 	.word	0x20000fac
 8004a64:	080104ec 	.word	0x080104ec
 8004a68:	20000fb4 	.word	0x20000fb4
 8004a6c:	20000fb0 	.word	0x20000fb0
 8004a70:	20000fa4 	.word	0x20000fa4
 8004a74:	0801052c 	.word	0x0801052c
 8004a78:	08010560 	.word	0x08010560
 8004a7c:	200005aa 	.word	0x200005aa
 8004a80:	08010588 	.word	0x08010588
 8004a84:	080105ac 	.word	0x080105ac
 8004a88:	0800eab4 	.word	0x0800eab4
 8004a8c:	0800eaf8 	.word	0x0800eaf8
 8004a90:	0800eaec 	.word	0x0800eaec
 8004a94:	0800eaf0 	.word	0x0800eaf0
 8004a98:	080105d0 	.word	0x080105d0
 8004a9c:	080105d8 	.word	0x080105d8
 8004aa0:	080105e0 	.word	0x080105e0
 8004aa4:	08010608 	.word	0x08010608
 8004aa8:	0801061c 	.word	0x0801061c
 8004aac:	08010648 	.word	0x08010648

08004ab0 <GatewayPhaseHandler>:
static void GatewayPhaseHandler(void *context) {
 8004ab0:	b538      	push	{r3, r4, r5, lr}
    printf("\n=== GATEWAY PHASE TRANSITION ===\n");
 8004ab2:	485f      	ldr	r0, [pc, #380]	@ (8004c30 <GatewayPhaseHandler+0x180>)
 8004ab4:	f007 fe14 	bl	800c6e0 <puts>
    printf("Current phase: %d\n", currentPhase);
 8004ab8:	4c5e      	ldr	r4, [pc, #376]	@ (8004c34 <GatewayPhaseHandler+0x184>)
 8004aba:	7821      	ldrb	r1, [r4, #0]
 8004abc:	485e      	ldr	r0, [pc, #376]	@ (8004c38 <GatewayPhaseHandler+0x188>)
 8004abe:	f007 fda7 	bl	800c610 <iprintf>
    printf("Current time: %lu ms\n", HAL_GetTick());
 8004ac2:	f7fe fad9 	bl	8003078 <HAL_GetTick>
 8004ac6:	4601      	mov	r1, r0
 8004ac8:	485c      	ldr	r0, [pc, #368]	@ (8004c3c <GatewayPhaseHandler+0x18c>)
 8004aca:	f007 fda1 	bl	800c610 <iprintf>
    printf("Packets collected: %d\n", packetCount);
 8004ace:	4b5c      	ldr	r3, [pc, #368]	@ (8004c40 <GatewayPhaseHandler+0x190>)
 8004ad0:	8819      	ldrh	r1, [r3, #0]
 8004ad2:	485c      	ldr	r0, [pc, #368]	@ (8004c44 <GatewayPhaseHandler+0x194>)
 8004ad4:	f007 fd9c 	bl	800c610 <iprintf>
    switch (currentPhase) {
 8004ad8:	7823      	ldrb	r3, [r4, #0]
 8004ada:	2b03      	cmp	r3, #3
 8004adc:	d80c      	bhi.n	8004af8 <GatewayPhaseHandler+0x48>
 8004ade:	e8df f003 	tbb	[pc, r3]
 8004ae2:	1102      	.short	0x1102
 8004ae4:	7a1d      	.short	0x7a1d
            printf("*** PHASE 1 COMPLETE: 30s Listening finished ***\n");
 8004ae6:	4858      	ldr	r0, [pc, #352]	@ (8004c48 <GatewayPhaseHandler+0x198>)
 8004ae8:	f007 fdfa 	bl	800c6e0 <puts>
            currentPhase = PHASE_CONFIG_CHECK;
 8004aec:	4b51      	ldr	r3, [pc, #324]	@ (8004c34 <GatewayPhaseHandler+0x184>)
 8004aee:	2201      	movs	r2, #1
 8004af0:	701a      	strb	r2, [r3, #0]
            GatewayPhaseHandler(NULL);
 8004af2:	2000      	movs	r0, #0
 8004af4:	f7ff ffdc 	bl	8004ab0 <GatewayPhaseHandler>
    printf("=== NEW PHASE: %d ===\n\n", currentPhase);
 8004af8:	4b4e      	ldr	r3, [pc, #312]	@ (8004c34 <GatewayPhaseHandler+0x184>)
 8004afa:	7819      	ldrb	r1, [r3, #0]
 8004afc:	4853      	ldr	r0, [pc, #332]	@ (8004c4c <GatewayPhaseHandler+0x19c>)
 8004afe:	f007 fd87 	bl	800c610 <iprintf>
}
 8004b02:	bd38      	pop	{r3, r4, r5, pc}
            printf("*** PHASE 2: Config check from broker ***\n");
 8004b04:	4852      	ldr	r0, [pc, #328]	@ (8004c50 <GatewayPhaseHandler+0x1a0>)
 8004b06:	f007 fdeb 	bl	800c6e0 <puts>
            CheckBrokerConfig();
 8004b0a:	f7ff fef1 	bl	80048f0 <CheckBrokerConfig>
            currentPhase = PHASE_DATA_SEND;
 8004b0e:	4b49      	ldr	r3, [pc, #292]	@ (8004c34 <GatewayPhaseHandler+0x184>)
 8004b10:	2202      	movs	r2, #2
 8004b12:	701a      	strb	r2, [r3, #0]
            GatewayPhaseHandler(NULL);
 8004b14:	2000      	movs	r0, #0
 8004b16:	f7ff ffcb 	bl	8004ab0 <GatewayPhaseHandler>
            break;
 8004b1a:	e7ed      	b.n	8004af8 <GatewayPhaseHandler+0x48>
            printf("*** PHASE 3: Sending data to broker ***\n");
 8004b1c:	484d      	ldr	r0, [pc, #308]	@ (8004c54 <GatewayPhaseHandler+0x1a4>)
 8004b1e:	f007 fddf 	bl	800c6e0 <puts>
            SendDataToBroker();
 8004b22:	f7ff fa93 	bl	800404c <SendDataToBroker>
            if (gatewayConfig.updated) {
 8004b26:	4b4c      	ldr	r3, [pc, #304]	@ (8004c58 <GatewayPhaseHandler+0x1a8>)
 8004b28:	7b1b      	ldrb	r3, [r3, #12]
 8004b2a:	b38b      	cbz	r3, 8004b90 <GatewayPhaseHandler+0xe0>
            	if (CheckAllNodesUpdated()) {
 8004b2c:	f7ff f9ee 	bl	8003f0c <CheckAllNodesUpdated>
 8004b30:	b170      	cbz	r0, 8004b50 <GatewayPhaseHandler+0xa0>
				   printf("*** All nodes updated! Config tracking complete ***\n");
 8004b32:	484a      	ldr	r0, [pc, #296]	@ (8004c5c <GatewayPhaseHandler+0x1ac>)
 8004b34:	f007 fdd4 	bl	800c6e0 <puts>
				   ResetConfigTracker();
 8004b38:	f7ff fa28 	bl	8003f8c <ResetConfigTracker>
				    UTIL_TIMER_SetPeriod(&phaseTimer, BATCH_PERIOD_MS);
 8004b3c:	4c48      	ldr	r4, [pc, #288]	@ (8004c60 <GatewayPhaseHandler+0x1b0>)
 8004b3e:	4b49      	ldr	r3, [pc, #292]	@ (8004c64 <GatewayPhaseHandler+0x1b4>)
 8004b40:	6819      	ldr	r1, [r3, #0]
 8004b42:	4620      	mov	r0, r4
 8004b44:	f006 fe02 	bl	800b74c <UTIL_TIMER_SetPeriod>
				    UTIL_TIMER_Start(&phaseTimer);
 8004b48:	4620      	mov	r0, r4
 8004b4a:	f006 fdb9 	bl	800b6c0 <UTIL_TIMER_Start>
 8004b4e:	e7d3      	b.n	8004af8 <GatewayPhaseHandler+0x48>
					UTIL_TIMER_Stop(&phaseTimer);
 8004b50:	4c43      	ldr	r4, [pc, #268]	@ (8004c60 <GatewayPhaseHandler+0x1b0>)
 8004b52:	4620      	mov	r0, r4
 8004b54:	f006 fd5a 	bl	800b60c <UTIL_TIMER_Stop>
					UTIL_TIMER_Stop(&configBroadcastTimer);
 8004b58:	4d43      	ldr	r5, [pc, #268]	@ (8004c68 <GatewayPhaseHandler+0x1b8>)
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	f006 fd56 	bl	800b60c <UTIL_TIMER_Stop>
					printf("*** Config updated - Starting PHASE 4: Config broadcast (15s) ***\n");
 8004b60:	4842      	ldr	r0, [pc, #264]	@ (8004c6c <GatewayPhaseHandler+0x1bc>)
 8004b62:	f007 fdbd 	bl	800c6e0 <puts>
					currentPhase = PHASE_CONFIG_BROADCAST;
 8004b66:	4b33      	ldr	r3, [pc, #204]	@ (8004c34 <GatewayPhaseHandler+0x184>)
 8004b68:	2203      	movs	r2, #3
 8004b6a:	701a      	strb	r2, [r3, #0]
					gatewayConfig.broadcast_active = 1;
 8004b6c:	4a3a      	ldr	r2, [pc, #232]	@ (8004c58 <GatewayPhaseHandler+0x1a8>)
 8004b6e:	2301      	movs	r3, #1
 8004b70:	7353      	strb	r3, [r2, #13]
					configTracker.config_update_active = 1;
 8004b72:	493f      	ldr	r1, [pc, #252]	@ (8004c70 <GatewayPhaseHandler+0x1c0>)
 8004b74:	754b      	strb	r3, [r1, #21]
					gatewayConfig.updated = 1;
 8004b76:	7313      	strb	r3, [r2, #12]
					UTIL_TIMER_Start(&configBroadcastTimer);
 8004b78:	4628      	mov	r0, r5
 8004b7a:	f006 fda1 	bl	800b6c0 <UTIL_TIMER_Start>
					UTIL_TIMER_SetPeriod(&phaseTimer, 15000);
 8004b7e:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8004b82:	4620      	mov	r0, r4
 8004b84:	f006 fde2 	bl	800b74c <UTIL_TIMER_SetPeriod>
					UTIL_TIMER_Start(&phaseTimer);
 8004b88:	4620      	mov	r0, r4
 8004b8a:	f006 fd99 	bl	800b6c0 <UTIL_TIMER_Start>
 8004b8e:	e7b3      	b.n	8004af8 <GatewayPhaseHandler+0x48>
                printf("*** No config update - Returning to PHASE 1: Listening (30s) ***\n");
 8004b90:	4838      	ldr	r0, [pc, #224]	@ (8004c74 <GatewayPhaseHandler+0x1c4>)
 8004b92:	f007 fda5 	bl	800c6e0 <puts>
                currentPhase = PHASE_LISTENING;
 8004b96:	2100      	movs	r1, #0
 8004b98:	4b26      	ldr	r3, [pc, #152]	@ (8004c34 <GatewayPhaseHandler+0x184>)
 8004b9a:	7019      	strb	r1, [r3, #0]
                packetCount = 0;
 8004b9c:	4b28      	ldr	r3, [pc, #160]	@ (8004c40 <GatewayPhaseHandler+0x190>)
 8004b9e:	8019      	strh	r1, [r3, #0]
                memset(packetBuffer, 0, sizeof(packetBuffer));
 8004ba0:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 8004ba4:	4834      	ldr	r0, [pc, #208]	@ (8004c78 <GatewayPhaseHandler+0x1c8>)
 8004ba6:	f007 fed3 	bl	800c950 <memset>
                UTIL_TIMER_SetPeriod(&phaseTimer, BATCH_PERIOD_MS);
 8004baa:	4c2d      	ldr	r4, [pc, #180]	@ (8004c60 <GatewayPhaseHandler+0x1b0>)
 8004bac:	4b2d      	ldr	r3, [pc, #180]	@ (8004c64 <GatewayPhaseHandler+0x1b4>)
 8004bae:	6819      	ldr	r1, [r3, #0]
 8004bb0:	4620      	mov	r0, r4
 8004bb2:	f006 fdcb 	bl	800b74c <UTIL_TIMER_SetPeriod>
                UTIL_TIMER_Start(&phaseTimer);
 8004bb6:	4620      	mov	r0, r4
 8004bb8:	f006 fd82 	bl	800b6c0 <UTIL_TIMER_Start>
                if (LoRaState != RX) {
 8004bbc:	4b2f      	ldr	r3, [pc, #188]	@ (8004c7c <GatewayPhaseHandler+0x1cc>)
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d099      	beq.n	8004af8 <GatewayPhaseHandler+0x48>
                    Radio.Rx(RX_TIMEOUT_VALUE);
 8004bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8004c80 <GatewayPhaseHandler+0x1d0>)
 8004bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bc8:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8004bcc:	4798      	blx	r3
                    LoRaState = RX;
 8004bce:	4b2b      	ldr	r3, [pc, #172]	@ (8004c7c <GatewayPhaseHandler+0x1cc>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	701a      	strb	r2, [r3, #0]
 8004bd4:	e790      	b.n	8004af8 <GatewayPhaseHandler+0x48>
            printf("*** PHASE 4 COMPLETE: 15s Config broadcast finished ***\n");
 8004bd6:	482b      	ldr	r0, [pc, #172]	@ (8004c84 <GatewayPhaseHandler+0x1d4>)
 8004bd8:	f007 fd82 	bl	800c6e0 <puts>
            gatewayConfig.broadcast_active = 0;
 8004bdc:	2400      	movs	r4, #0
 8004bde:	4b1e      	ldr	r3, [pc, #120]	@ (8004c58 <GatewayPhaseHandler+0x1a8>)
 8004be0:	735c      	strb	r4, [r3, #13]
            UTIL_TIMER_Stop(&configBroadcastTimer);
 8004be2:	4821      	ldr	r0, [pc, #132]	@ (8004c68 <GatewayPhaseHandler+0x1b8>)
 8004be4:	f006 fd12 	bl	800b60c <UTIL_TIMER_Stop>
            currentPhase = PHASE_LISTENING;
 8004be8:	4b12      	ldr	r3, [pc, #72]	@ (8004c34 <GatewayPhaseHandler+0x184>)
 8004bea:	701c      	strb	r4, [r3, #0]
            packetCount = 0;
 8004bec:	4b14      	ldr	r3, [pc, #80]	@ (8004c40 <GatewayPhaseHandler+0x190>)
 8004bee:	801c      	strh	r4, [r3, #0]
            memset(packetBuffer, 0, sizeof(packetBuffer));
 8004bf0:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 8004bf4:	4621      	mov	r1, r4
 8004bf6:	4820      	ldr	r0, [pc, #128]	@ (8004c78 <GatewayPhaseHandler+0x1c8>)
 8004bf8:	f007 feaa 	bl	800c950 <memset>
            UTIL_TIMER_SetPeriod(&phaseTimer, BATCH_PERIOD_MS);
 8004bfc:	4c18      	ldr	r4, [pc, #96]	@ (8004c60 <GatewayPhaseHandler+0x1b0>)
 8004bfe:	4b19      	ldr	r3, [pc, #100]	@ (8004c64 <GatewayPhaseHandler+0x1b4>)
 8004c00:	6819      	ldr	r1, [r3, #0]
 8004c02:	4620      	mov	r0, r4
 8004c04:	f006 fda2 	bl	800b74c <UTIL_TIMER_SetPeriod>
            UTIL_TIMER_Start(&phaseTimer);
 8004c08:	4620      	mov	r0, r4
 8004c0a:	f006 fd59 	bl	800b6c0 <UTIL_TIMER_Start>
            printf("*** Returning to PHASE 1: Listening (30s) ***\n");
 8004c0e:	481e      	ldr	r0, [pc, #120]	@ (8004c88 <GatewayPhaseHandler+0x1d8>)
 8004c10:	f007 fd66 	bl	800c6e0 <puts>
            if (LoRaState != RX) {
 8004c14:	4b19      	ldr	r3, [pc, #100]	@ (8004c7c <GatewayPhaseHandler+0x1cc>)
 8004c16:	781b      	ldrb	r3, [r3, #0]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f43f af6d 	beq.w	8004af8 <GatewayPhaseHandler+0x48>
                Radio.Rx(RX_TIMEOUT_VALUE);
 8004c1e:	4b18      	ldr	r3, [pc, #96]	@ (8004c80 <GatewayPhaseHandler+0x1d0>)
 8004c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c22:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8004c26:	4798      	blx	r3
                LoRaState = RX;
 8004c28:	4b14      	ldr	r3, [pc, #80]	@ (8004c7c <GatewayPhaseHandler+0x1cc>)
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	701a      	strb	r2, [r3, #0]
 8004c2e:	e763      	b.n	8004af8 <GatewayPhaseHandler+0x48>
 8004c30:	0801067c 	.word	0x0801067c
 8004c34:	200011ba 	.word	0x200011ba
 8004c38:	080106a0 	.word	0x080106a0
 8004c3c:	080106b4 	.word	0x080106b4
 8004c40:	20003530 	.word	0x20003530
 8004c44:	080106cc 	.word	0x080106cc
 8004c48:	080106e4 	.word	0x080106e4
 8004c4c:	08010890 	.word	0x08010890
 8004c50:	08010718 	.word	0x08010718
 8004c54:	08010744 	.word	0x08010744
 8004c58:	200000cc 	.word	0x200000cc
 8004c5c:	0801076c 	.word	0x0801076c
 8004c60:	20003518 	.word	0x20003518
 8004c64:	200000dc 	.word	0x200000dc
 8004c68:	20003500 	.word	0x20003500
 8004c6c:	080107a0 	.word	0x080107a0
 8004c70:	200011bc 	.word	0x200011bc
 8004c74:	080107e4 	.word	0x080107e4
 8004c78:	20003534 	.word	0x20003534
 8004c7c:	2000581f 	.word	0x2000581f
 8004c80:	08010aa0 	.word	0x08010aa0
 8004c84:	08010828 	.word	0x08010828
 8004c88:	08010860 	.word	0x08010860

08004c8c <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8004c8c:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 8004c8e:	f000 f815 	bl	8004cbc <BSP_RADIO_Init>
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8004c92:	bd08      	pop	{r3, pc}

08004c94 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8004c94:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8004c96:	f000 f851 	bl	8004d3c <BSP_RADIO_ConfigRFSwitch>
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8004c9a:	bd08      	pop	{r3, pc}

08004c9c <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8004c9c:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 8004c9e:	f000 f88f 	bl	8004dc0 <BSP_RADIO_GetTxConfig>
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8004ca2:	bd08      	pop	{r3, pc}

08004ca4 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8004ca4:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 8004ca6:	f000 f88d 	bl	8004dc4 <BSP_RADIO_IsTCXO>
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8004caa:	bd08      	pop	{r3, pc}

08004cac <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8004cac:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 8004cae:	f000 f88b 	bl	8004dc8 <BSP_RADIO_IsDCDC>
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8004cb2:	bd08      	pop	{r3, pc}

08004cb4 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 8004cb4:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 8004cb6:	f000 f889 	bl	8004dcc <BSP_RADIO_GetRFOMaxPowerConfig>
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8004cba:	bd08      	pop	{r3, pc}

08004cbc <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8004cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cbe:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8004cc0:	2400      	movs	r4, #0
 8004cc2:	9403      	str	r4, [sp, #12]
 8004cc4:	9404      	str	r4, [sp, #16]
 8004cc6:	9405      	str	r4, [sp, #20]
 8004cc8:	9406      	str	r4, [sp, #24]
 8004cca:	9407      	str	r4, [sp, #28]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004ccc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cd0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004cd2:	f042 0201 	orr.w	r2, r2, #1
 8004cd6:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004cd8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004cda:	f002 0201 	and.w	r2, r2, #1
 8004cde:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8004ce0:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004ce2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004ce4:	f042 0204 	orr.w	r2, r2, #4
 8004ce8:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004cea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cec:	f003 0304 	and.w	r3, r3, #4
 8004cf0:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8004cf2:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
  RF_SW_CTRL2_GPIO_CLK_ENABLE();
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL2_PIN;
 8004cf4:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
 8004cf8:	9703      	str	r7, [sp, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	9304      	str	r3, [sp, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	9306      	str	r3, [sp, #24]

  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8004d02:	4e0d      	ldr	r6, [pc, #52]	@ (8004d38 <BSP_RADIO_Init+0x7c>)
 8004d04:	a903      	add	r1, sp, #12
 8004d06:	4630      	mov	r0, r6
 8004d08:	f000 fba4 	bl	8005454 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8004d0c:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 8004d10:	9503      	str	r5, [sp, #12]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8004d12:	a903      	add	r1, sp, #12
 8004d14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d18:	f000 fb9c 	bl	8005454 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8004d1c:	4622      	mov	r2, r4
 8004d1e:	4639      	mov	r1, r7
 8004d20:	4630      	mov	r0, r6
 8004d22:	f000 fce7 	bl	80056f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8004d26:	4622      	mov	r2, r4
 8004d28:	4629      	mov	r1, r5
 8004d2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d2e:	f000 fce1 	bl	80056f4 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 8004d32:	4620      	mov	r0, r4
 8004d34:	b009      	add	sp, #36	@ 0x24
 8004d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d38:	48000800 	.word	0x48000800

08004d3c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8004d3c:	b508      	push	{r3, lr}
  switch (Config)
 8004d3e:	2803      	cmp	r0, #3
 8004d40:	d810      	bhi.n	8004d64 <BSP_RADIO_ConfigRFSwitch+0x28>
 8004d42:	e8df f000 	tbb	[pc, r0]
 8004d46:	1102      	.short	0x1102
 8004d48:	2d1f      	.short	0x2d1f
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004d50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d54:	f000 fcce 	bl	80056f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004d5e:	4817      	ldr	r0, [pc, #92]	@ (8004dbc <BSP_RADIO_ConfigRFSwitch+0x80>)
 8004d60:	f000 fcc8 	bl	80056f4 <HAL_GPIO_WritePin>
    default:
      break;
  }

  return BSP_ERROR_NONE;
}
 8004d64:	2000      	movs	r0, #0
 8004d66:	bd08      	pop	{r3, pc}
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8004d68:	2201      	movs	r2, #1
 8004d6a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004d6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d72:	f000 fcbf 	bl	80056f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8004d76:	2200      	movs	r2, #0
 8004d78:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004d7c:	480f      	ldr	r0, [pc, #60]	@ (8004dbc <BSP_RADIO_ConfigRFSwitch+0x80>)
 8004d7e:	f000 fcb9 	bl	80056f4 <HAL_GPIO_WritePin>
      break;
 8004d82:	e7ef      	b.n	8004d64 <BSP_RADIO_ConfigRFSwitch+0x28>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8004d84:	2201      	movs	r2, #1
 8004d86:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004d8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d8e:	f000 fcb1 	bl	80056f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8004d92:	2201      	movs	r2, #1
 8004d94:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004d98:	4808      	ldr	r0, [pc, #32]	@ (8004dbc <BSP_RADIO_ConfigRFSwitch+0x80>)
 8004d9a:	f000 fcab 	bl	80056f4 <HAL_GPIO_WritePin>
      break;
 8004d9e:	e7e1      	b.n	8004d64 <BSP_RADIO_ConfigRFSwitch+0x28>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8004da0:	2201      	movs	r2, #1
 8004da2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004da6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004daa:	f000 fca3 	bl	80056f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8004dae:	2201      	movs	r2, #1
 8004db0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004db4:	4801      	ldr	r0, [pc, #4]	@ (8004dbc <BSP_RADIO_ConfigRFSwitch+0x80>)
 8004db6:	f000 fc9d 	bl	80056f4 <HAL_GPIO_WritePin>
      break;
 8004dba:	e7d3      	b.n	8004d64 <BSP_RADIO_ConfigRFSwitch+0x28>
 8004dbc:	48000800 	.word	0x48000800

08004dc0 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
  return RADIO_CONF_RFO_HP;
}
 8004dc0:	2002      	movs	r0, #2
 8004dc2:	4770      	bx	lr

08004dc4 <BSP_RADIO_IsTCXO>:
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
  return RADIO_CONF_TCXO_NOT_SUPPORTED;
}
 8004dc4:	2000      	movs	r0, #0
 8004dc6:	4770      	bx	lr

08004dc8 <BSP_RADIO_IsDCDC>:
  *  RADIO_CONF_DCDC_SUPPORTED
  */
int32_t BSP_RADIO_IsDCDC(void)
{
  return RADIO_CONF_DCDC_SUPPORTED;
}
 8004dc8:	2001      	movs	r0, #1
 8004dca:	4770      	bx	lr

08004dcc <BSP_RADIO_GetRFOMaxPowerConfig>:
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8004dcc:	b908      	cbnz	r0, 8004dd2 <BSP_RADIO_GetRFOMaxPowerConfig+0x6>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8004dce:	200f      	movs	r0, #15
 8004dd0:	4770      	bx	lr
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8004dd2:	2016      	movs	r0, #22
  }

  return ret;
}
 8004dd4:	4770      	bx	lr

08004dd6 <SystemInit>:

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8004dd6:	4770      	bx	lr

08004dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004dd8:	b510      	push	{r4, lr}
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004dda:	2003      	movs	r0, #3
 8004ddc:	f000 f88c 	bl	8004ef8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004de0:	f000 fe20 	bl	8005a24 <HAL_RCC_GetHCLKFreq>
 8004de4:	4b06      	ldr	r3, [pc, #24]	@ (8004e00 <HAL_Init+0x28>)
 8004de6:	6018      	str	r0, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004de8:	200f      	movs	r0, #15
 8004dea:	f7fe f943 	bl	8003074 <HAL_InitTick>
 8004dee:	b110      	cbz	r0, 8004df6 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8004df0:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 8004df2:	4620      	mov	r0, r4
 8004df4:	bd10      	pop	{r4, pc}
 8004df6:	4604      	mov	r4, r0
    HAL_MspInit();
 8004df8:	f7fe f82e 	bl	8002e58 <HAL_MspInit>
 8004dfc:	e7f9      	b.n	8004df2 <HAL_Init+0x1a>
 8004dfe:	bf00      	nop
 8004e00:	200000e4 	.word	0x200000e4

08004e04 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004e04:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8004e08:	6913      	ldr	r3, [r2, #16]
 8004e0a:	f023 0302 	bic.w	r3, r3, #2
 8004e0e:	6113      	str	r3, [r2, #16]
}
 8004e10:	4770      	bx	lr

08004e12 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004e12:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8004e16:	6913      	ldr	r3, [r2, #16]
 8004e18:	f043 0302 	orr.w	r3, r3, #2
 8004e1c:	6113      	str	r3, [r2, #16]
}
 8004e1e:	4770      	bx	lr

08004e20 <HAL_DBGMCU_EnableDBGSleepMode>:
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8004e20:	4a02      	ldr	r2, [pc, #8]	@ (8004e2c <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 8004e22:	6853      	ldr	r3, [r2, #4]
 8004e24:	f043 0301 	orr.w	r3, r3, #1
 8004e28:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  LL_DBGMCU_EnableDBGSleepMode();
}
 8004e2a:	4770      	bx	lr
 8004e2c:	e0042000 	.word	0xe0042000

08004e30 <HAL_DBGMCU_EnableDBGStopMode>:
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8004e30:	4a02      	ldr	r2, [pc, #8]	@ (8004e3c <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 8004e32:	6853      	ldr	r3, [r2, #4]
 8004e34:	f043 0302 	orr.w	r3, r3, #2
 8004e38:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  LL_DBGMCU_EnableDBGStopMode();
}
 8004e3a:	4770      	bx	lr
 8004e3c:	e0042000 	.word	0xe0042000

08004e40 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8004e40:	4a02      	ldr	r2, [pc, #8]	@ (8004e4c <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 8004e42:	6853      	ldr	r3, [r2, #4]
 8004e44:	f043 0304 	orr.w	r3, r3, #4
 8004e48:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  LL_DBGMCU_EnableDBGStandbyMode();
}
 8004e4a:	4770      	bx	lr
 8004e4c:	e0042000 	.word	0xe0042000

08004e50 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004e50:	2800      	cmp	r0, #0
 8004e52:	db07      	blt.n	8004e64 <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e54:	f000 021f 	and.w	r2, r0, #31
 8004e58:	0940      	lsrs	r0, r0, #5
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	4093      	lsls	r3, r2
 8004e5e:	4a02      	ldr	r2, [pc, #8]	@ (8004e68 <__NVIC_EnableIRQ+0x18>)
 8004e60:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	e000e100 	.word	0xe000e100

08004e6c <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8004e6c:	2800      	cmp	r0, #0
 8004e6e:	db0c      	blt.n	8004e8a <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e70:	f000 021f 	and.w	r2, r0, #31
 8004e74:	0940      	lsrs	r0, r0, #5
 8004e76:	2301      	movs	r3, #1
 8004e78:	4093      	lsls	r3, r2
 8004e7a:	3020      	adds	r0, #32
 8004e7c:	4a03      	ldr	r2, [pc, #12]	@ (8004e8c <__NVIC_DisableIRQ+0x20>)
 8004e7e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004e82:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004e86:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8004e8a:	4770      	bx	lr
 8004e8c:	e000e100 	.word	0xe000e100

08004e90 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8004e90:	2800      	cmp	r0, #0
 8004e92:	db08      	blt.n	8004ea6 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e94:	0109      	lsls	r1, r1, #4
 8004e96:	b2c9      	uxtb	r1, r1
 8004e98:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8004e9c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8004ea0:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8004ea4:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ea6:	f000 000f 	and.w	r0, r0, #15
 8004eaa:	0109      	lsls	r1, r1, #4
 8004eac:	b2c9      	uxtb	r1, r1
 8004eae:	4b01      	ldr	r3, [pc, #4]	@ (8004eb4 <__NVIC_SetPriority+0x24>)
 8004eb0:	5419      	strb	r1, [r3, r0]
  }
}
 8004eb2:	4770      	bx	lr
 8004eb4:	e000ed14 	.word	0xe000ed14

08004eb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004eb8:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004eba:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ebe:	f1c0 0c07 	rsb	ip, r0, #7
 8004ec2:	f1bc 0f04 	cmp.w	ip, #4
 8004ec6:	bf28      	it	cs
 8004ec8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ecc:	1d03      	adds	r3, r0, #4
 8004ece:	2b06      	cmp	r3, #6
 8004ed0:	d90f      	bls.n	8004ef2 <NVIC_EncodePriority+0x3a>
 8004ed2:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ed4:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8004ed8:	fa0e f00c 	lsl.w	r0, lr, ip
 8004edc:	ea21 0100 	bic.w	r1, r1, r0
 8004ee0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ee2:	fa0e fe03 	lsl.w	lr, lr, r3
 8004ee6:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8004eea:	ea41 0002 	orr.w	r0, r1, r2
 8004eee:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	e7ee      	b.n	8004ed4 <NVIC_EncodePriority+0x1c>
	...

08004ef8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ef8:	4a07      	ldr	r2, [pc, #28]	@ (8004f18 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004efa:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004efc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004f00:	041b      	lsls	r3, r3, #16
 8004f02:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f04:	0200      	lsls	r0, r0, #8
 8004f06:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f0a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8004f0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004f10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8004f14:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004f16:	4770      	bx	lr
 8004f18:	e000ed00 	.word	0xe000ed00

08004f1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f1c:	b510      	push	{r4, lr}
 8004f1e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f20:	4b05      	ldr	r3, [pc, #20]	@ (8004f38 <HAL_NVIC_SetPriority+0x1c>)
 8004f22:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f24:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8004f28:	f7ff ffc6 	bl	8004eb8 <NVIC_EncodePriority>
 8004f2c:	4601      	mov	r1, r0
 8004f2e:	4620      	mov	r0, r4
 8004f30:	f7ff ffae 	bl	8004e90 <__NVIC_SetPriority>
}
 8004f34:	bd10      	pop	{r4, pc}
 8004f36:	bf00      	nop
 8004f38:	e000ed00 	.word	0xe000ed00

08004f3c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f3c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f3e:	f7ff ff87 	bl	8004e50 <__NVIC_EnableIRQ>
}
 8004f42:	bd08      	pop	{r3, pc}

08004f44 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004f44:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004f46:	f7ff ff91 	bl	8004e6c <__NVIC_DisableIRQ>
}
 8004f4a:	bd08      	pop	{r3, pc}

08004f4c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f4c:	b410      	push	{r4}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f4e:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8004f50:	f8d0 c050 	ldr.w	ip, [r0, #80]	@ 0x50
 8004f54:	f8c4 c004 	str.w	ip, [r4, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8004f58:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8004f5a:	b124      	cbz	r4, 8004f66 <DMA_SetConfig+0x1a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f5c:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 8004f5e:	f8d0 c05c 	ldr.w	ip, [r0, #92]	@ 0x5c
 8004f62:	f8c4 c004 	str.w	ip, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004f66:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004f68:	f004 0c1c 	and.w	ip, r4, #28
 8004f6c:	2401      	movs	r4, #1
 8004f6e:	fa04 f40c 	lsl.w	r4, r4, ip
 8004f72:	f8d0 c040 	ldr.w	ip, [r0, #64]	@ 0x40
 8004f76:	f8cc 4004 	str.w	r4, [ip, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004f7a:	6804      	ldr	r4, [r0, #0]
 8004f7c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f7e:	6883      	ldr	r3, [r0, #8]
 8004f80:	2b10      	cmp	r3, #16
 8004f82:	d005      	beq.n	8004f90 <DMA_SetConfig+0x44>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8004f84:	6803      	ldr	r3, [r0, #0]
 8004f86:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8004f88:	6803      	ldr	r3, [r0, #0]
 8004f8a:	60da      	str	r2, [r3, #12]
  }
}
 8004f8c:	bc10      	pop	{r4}
 8004f8e:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8004f90:	6803      	ldr	r3, [r0, #0]
 8004f92:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8004f94:	6803      	ldr	r3, [r0, #0]
 8004f96:	60d9      	str	r1, [r3, #12]
 8004f98:	e7f8      	b.n	8004f8c <DMA_SetConfig+0x40>
	...

08004f9c <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004f9c:	6803      	ldr	r3, [r0, #0]
 8004f9e:	4a14      	ldr	r2, [pc, #80]	@ (8004ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d816      	bhi.n	8004fd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x36>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004fa4:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8004fa6:	f022 0203 	bic.w	r2, r2, #3
 8004faa:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004fae:	f502 3202 	add.w	r2, r2, #133120	@ 0x20800
 8004fb2:	6482      	str	r2, [r0, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	3b08      	subs	r3, #8
 8004fb8:	4a0e      	ldr	r2, [pc, #56]	@ (8004ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8004fba:	fba2 2303 	umull	r2, r3, r2, r3
 8004fbe:	091b      	lsrs	r3, r3, #4
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8004ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>)
 8004fc2:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004fc4:	f003 031f 	and.w	r3, r3, #31
 8004fc8:	2201      	movs	r2, #1
 8004fca:	fa02 f303 	lsl.w	r3, r2, r3
 8004fce:	6503      	str	r3, [r0, #80]	@ 0x50
}
 8004fd0:	4770      	bx	lr
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004fd2:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8004fd4:	f022 0103 	bic.w	r1, r2, #3
 8004fd8:	4a08      	ldr	r2, [pc, #32]	@ (8004ffc <DMA_CalcDMAMUXChannelBaseAndMask+0x60>)
 8004fda:	440a      	add	r2, r1
 8004fdc:	6482      	str	r2, [r0, #72]	@ 0x48
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	3b08      	subs	r3, #8
 8004fe2:	4a04      	ldr	r2, [pc, #16]	@ (8004ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8004fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe8:	091b      	lsrs	r3, r3, #4
 8004fea:	3307      	adds	r3, #7
 8004fec:	e7e8      	b.n	8004fc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x24>
 8004fee:	bf00      	nop
 8004ff0:	40020407 	.word	0x40020407
 8004ff4:	cccccccd 	.word	0xcccccccd
 8004ff8:	40020880 	.word	0x40020880
 8004ffc:	4002081c 	.word	0x4002081c

08005000 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005000:	6843      	ldr	r3, [r0, #4]
 8005002:	f003 037f 	and.w	r3, r3, #127	@ 0x7f

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005006:	4a07      	ldr	r2, [pc, #28]	@ (8005024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8005008:	441a      	add	r2, r3
 800500a:	0092      	lsls	r2, r2, #2
 800500c:	6542      	str	r2, [r0, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800500e:	4a06      	ldr	r2, [pc, #24]	@ (8005028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x28>)
 8005010:	6582      	str	r2, [r0, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005012:	3b01      	subs	r3, #1
 8005014:	f003 0303 	and.w	r3, r3, #3
 8005018:	2201      	movs	r2, #1
 800501a:	fa02 f303 	lsl.w	r3, r2, r3
 800501e:	65c3      	str	r3, [r0, #92]	@ 0x5c
}
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	1000823f 	.word	0x1000823f
 8005028:	40020940 	.word	0x40020940

0800502c <HAL_DMA_Init>:
  if (hdma == NULL)
 800502c:	2800      	cmp	r0, #0
 800502e:	d05e      	beq.n	80050ee <HAL_DMA_Init+0xc2>
{
 8005030:	b510      	push	{r4, lr}
 8005032:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005034:	6803      	ldr	r3, [r0, #0]
 8005036:	4a2f      	ldr	r2, [pc, #188]	@ (80050f4 <HAL_DMA_Init+0xc8>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d840      	bhi.n	80050be <HAL_DMA_Init+0x92>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800503c:	4a2e      	ldr	r2, [pc, #184]	@ (80050f8 <HAL_DMA_Init+0xcc>)
 800503e:	441a      	add	r2, r3
 8005040:	492e      	ldr	r1, [pc, #184]	@ (80050fc <HAL_DMA_Init+0xd0>)
 8005042:	fba1 1202 	umull	r1, r2, r1, r2
 8005046:	0912      	lsrs	r2, r2, #4
 8005048:	0092      	lsls	r2, r2, #2
 800504a:	6442      	str	r2, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800504c:	4a2c      	ldr	r2, [pc, #176]	@ (8005100 <HAL_DMA_Init+0xd4>)
 800504e:	6402      	str	r2, [r0, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8005050:	2202      	movs	r2, #2
 8005052:	f884 2025 	strb.w	r2, [r4, #37]	@ 0x25
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	f36f 120e 	bfc	r2, #4, #11
 800505c:	601a      	str	r2, [r3, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800505e:	6821      	ldr	r1, [r4, #0]
 8005060:	680a      	ldr	r2, [r1, #0]
 8005062:	68a3      	ldr	r3, [r4, #8]
 8005064:	68e0      	ldr	r0, [r4, #12]
 8005066:	4303      	orrs	r3, r0
 8005068:	6920      	ldr	r0, [r4, #16]
 800506a:	4303      	orrs	r3, r0
 800506c:	6960      	ldr	r0, [r4, #20]
 800506e:	4303      	orrs	r3, r0
 8005070:	69a0      	ldr	r0, [r4, #24]
 8005072:	4303      	orrs	r3, r0
 8005074:	69e0      	ldr	r0, [r4, #28]
 8005076:	4303      	orrs	r3, r0
 8005078:	6a20      	ldr	r0, [r4, #32]
 800507a:	4303      	orrs	r3, r0
 800507c:	4313      	orrs	r3, r2
 800507e:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005080:	4620      	mov	r0, r4
 8005082:	f7ff ff8b 	bl	8004f9c <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005086:	68a3      	ldr	r3, [r4, #8]
 8005088:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800508c:	d022      	beq.n	80050d4 <HAL_DMA_Init+0xa8>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800508e:	6863      	ldr	r3, [r4, #4]
 8005090:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8005092:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005096:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005098:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800509a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800509c:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800509e:	6863      	ldr	r3, [r4, #4]
 80050a0:	3b01      	subs	r3, #1
 80050a2:	2b03      	cmp	r3, #3
 80050a4:	d919      	bls.n	80050da <HAL_DMA_Init+0xae>
    hdma->DMAmuxRequestGen = NULL;
 80050a6:	2300      	movs	r3, #0
 80050a8:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 80050aa:	65a3      	str	r3, [r4, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80050ac:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050ae:	2000      	movs	r0, #0
 80050b0:	63e0      	str	r0, [r4, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 80050b2:	2301      	movs	r3, #1
 80050b4:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 80050b8:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 80050bc:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80050be:	4a11      	ldr	r2, [pc, #68]	@ (8005104 <HAL_DMA_Init+0xd8>)
 80050c0:	441a      	add	r2, r3
 80050c2:	490e      	ldr	r1, [pc, #56]	@ (80050fc <HAL_DMA_Init+0xd0>)
 80050c4:	fba1 1202 	umull	r1, r2, r1, r2
 80050c8:	0912      	lsrs	r2, r2, #4
 80050ca:	0092      	lsls	r2, r2, #2
 80050cc:	6442      	str	r2, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80050ce:	4a0e      	ldr	r2, [pc, #56]	@ (8005108 <HAL_DMA_Init+0xdc>)
 80050d0:	6402      	str	r2, [r0, #64]	@ 0x40
 80050d2:	e7bd      	b.n	8005050 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80050d4:	2300      	movs	r3, #0
 80050d6:	6063      	str	r3, [r4, #4]
 80050d8:	e7d9      	b.n	800508e <HAL_DMA_Init+0x62>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80050da:	4620      	mov	r0, r4
 80050dc:	f7ff ff90 	bl	8005000 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80050e0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80050e2:	2200      	movs	r2, #0
 80050e4:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80050e8:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80050ea:	605a      	str	r2, [r3, #4]
 80050ec:	e7df      	b.n	80050ae <HAL_DMA_Init+0x82>
    return HAL_ERROR;
 80050ee:	2001      	movs	r0, #1
}
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop
 80050f4:	40020407 	.word	0x40020407
 80050f8:	bffdfff8 	.word	0xbffdfff8
 80050fc:	cccccccd 	.word	0xcccccccd
 8005100:	40020000 	.word	0x40020000
 8005104:	bffdfbf8 	.word	0xbffdfbf8
 8005108:	40020400 	.word	0x40020400

0800510c <HAL_DMA_DeInit>:
  if (NULL == hdma)
 800510c:	2800      	cmp	r0, #0
 800510e:	d04b      	beq.n	80051a8 <HAL_DMA_DeInit+0x9c>
{
 8005110:	b538      	push	{r3, r4, r5, lr}
 8005112:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 8005114:	6802      	ldr	r2, [r0, #0]
 8005116:	6813      	ldr	r3, [r2, #0]
 8005118:	f023 0301 	bic.w	r3, r3, #1
 800511c:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800511e:	6802      	ldr	r2, [r0, #0]
 8005120:	4b22      	ldr	r3, [pc, #136]	@ (80051ac <HAL_DMA_DeInit+0xa0>)
 8005122:	429a      	cmp	r2, r3
 8005124:	d82c      	bhi.n	8005180 <HAL_DMA_DeInit+0x74>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005126:	4b22      	ldr	r3, [pc, #136]	@ (80051b0 <HAL_DMA_DeInit+0xa4>)
 8005128:	4413      	add	r3, r2
 800512a:	4922      	ldr	r1, [pc, #136]	@ (80051b4 <HAL_DMA_DeInit+0xa8>)
 800512c:	fba1 1303 	umull	r1, r3, r1, r3
 8005130:	091b      	lsrs	r3, r3, #4
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	6443      	str	r3, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005136:	4b20      	ldr	r3, [pc, #128]	@ (80051b8 <HAL_DMA_DeInit+0xac>)
 8005138:	6403      	str	r3, [r0, #64]	@ 0x40
  hdma->Instance->CCR = 0U;
 800513a:	2500      	movs	r5, #0
 800513c:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800513e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005140:	f003 021c 	and.w	r2, r3, #28
 8005144:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8005146:	2301      	movs	r3, #1
 8005148:	4093      	lsls	r3, r2
 800514a:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800514c:	4620      	mov	r0, r4
 800514e:	f7ff ff25 	bl	8004f9c <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 8005152:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8005154:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005156:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8005158:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800515a:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800515c:	6863      	ldr	r3, [r4, #4]
 800515e:	3b01      	subs	r3, #1
 8005160:	2b03      	cmp	r3, #3
 8005162:	d918      	bls.n	8005196 <HAL_DMA_DeInit+0x8a>
  hdma->DMAmuxRequestGen = NULL;
 8005164:	2000      	movs	r0, #0
 8005166:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8005168:	65a0      	str	r0, [r4, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 800516a:	65e0      	str	r0, [r4, #92]	@ 0x5c
  hdma->XferCpltCallback = NULL;
 800516c:	62e0      	str	r0, [r4, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800516e:	6320      	str	r0, [r4, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8005170:	6360      	str	r0, [r4, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8005172:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005174:	63e0      	str	r0, [r4, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 8005176:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 800517a:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 800517e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005180:	4b0e      	ldr	r3, [pc, #56]	@ (80051bc <HAL_DMA_DeInit+0xb0>)
 8005182:	4413      	add	r3, r2
 8005184:	490b      	ldr	r1, [pc, #44]	@ (80051b4 <HAL_DMA_DeInit+0xa8>)
 8005186:	fba1 1303 	umull	r1, r3, r1, r3
 800518a:	091b      	lsrs	r3, r3, #4
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	6443      	str	r3, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005190:	4b0b      	ldr	r3, [pc, #44]	@ (80051c0 <HAL_DMA_DeInit+0xb4>)
 8005192:	6403      	str	r3, [r0, #64]	@ 0x40
 8005194:	e7d1      	b.n	800513a <HAL_DMA_DeInit+0x2e>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005196:	4620      	mov	r0, r4
 8005198:	f7ff ff32 	bl	8005000 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800519c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800519e:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051a2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80051a4:	605a      	str	r2, [r3, #4]
 80051a6:	e7dd      	b.n	8005164 <HAL_DMA_DeInit+0x58>
    return HAL_ERROR;
 80051a8:	2001      	movs	r0, #1
}
 80051aa:	4770      	bx	lr
 80051ac:	40020407 	.word	0x40020407
 80051b0:	bffdfff8 	.word	0xbffdfff8
 80051b4:	cccccccd 	.word	0xcccccccd
 80051b8:	40020000 	.word	0x40020000
 80051bc:	bffdfbf8 	.word	0xbffdfbf8
 80051c0:	40020400 	.word	0x40020400

080051c4 <HAL_DMA_Start_IT>:
{
 80051c4:	b538      	push	{r3, r4, r5, lr}
 80051c6:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80051c8:	f890 0024 	ldrb.w	r0, [r0, #36]	@ 0x24
 80051cc:	2801      	cmp	r0, #1
 80051ce:	d043      	beq.n	8005258 <HAL_DMA_Start_IT+0x94>
 80051d0:	2001      	movs	r0, #1
 80051d2:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
  if (hdma->State == HAL_DMA_STATE_READY)
 80051d6:	f894 0025 	ldrb.w	r0, [r4, #37]	@ 0x25
 80051da:	b2c0      	uxtb	r0, r0
 80051dc:	2801      	cmp	r0, #1
 80051de:	d006      	beq.n	80051ee <HAL_DMA_Start_IT+0x2a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80051e0:	2380      	movs	r3, #128	@ 0x80
 80051e2:	63e3      	str	r3, [r4, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 80051e4:	2300      	movs	r3, #0
 80051e6:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    status = HAL_ERROR;
 80051ea:	2001      	movs	r0, #1
}
 80051ec:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80051ee:	2002      	movs	r0, #2
 80051f0:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051f4:	2000      	movs	r0, #0
 80051f6:	63e0      	str	r0, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 80051f8:	6825      	ldr	r5, [r4, #0]
 80051fa:	6828      	ldr	r0, [r5, #0]
 80051fc:	f020 0001 	bic.w	r0, r0, #1
 8005200:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005202:	4620      	mov	r0, r4
 8005204:	f7ff fea2 	bl	8004f4c <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8005208:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800520a:	b1d3      	cbz	r3, 8005242 <HAL_DMA_Start_IT+0x7e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800520c:	6822      	ldr	r2, [r4, #0]
 800520e:	6813      	ldr	r3, [r2, #0]
 8005210:	f043 030e 	orr.w	r3, r3, #14
 8005214:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005216:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 800521e:	d003      	beq.n	8005228 <HAL_DMA_Start_IT+0x64>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005226:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != NULL)
 8005228:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800522a:	b11b      	cbz	r3, 8005234 <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005232:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8005234:	6822      	ldr	r2, [r4, #0]
 8005236:	6813      	ldr	r3, [r2, #0]
 8005238:	f043 0301 	orr.w	r3, r3, #1
 800523c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800523e:	2000      	movs	r0, #0
 8005240:	e7d4      	b.n	80051ec <HAL_DMA_Start_IT+0x28>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005242:	6822      	ldr	r2, [r4, #0]
 8005244:	6813      	ldr	r3, [r2, #0]
 8005246:	f023 0304 	bic.w	r3, r3, #4
 800524a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800524c:	6822      	ldr	r2, [r4, #0]
 800524e:	6813      	ldr	r3, [r2, #0]
 8005250:	f043 030a 	orr.w	r3, r3, #10
 8005254:	6013      	str	r3, [r2, #0]
 8005256:	e7de      	b.n	8005216 <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 8005258:	2002      	movs	r0, #2
 800525a:	e7c7      	b.n	80051ec <HAL_DMA_Start_IT+0x28>

0800525c <HAL_DMA_Abort>:
  if (NULL == hdma)
 800525c:	4603      	mov	r3, r0
 800525e:	2800      	cmp	r0, #0
 8005260:	d034      	beq.n	80052cc <HAL_DMA_Abort+0x70>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005262:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 8005266:	b2d2      	uxtb	r2, r2
 8005268:	2a02      	cmp	r2, #2
 800526a:	d006      	beq.n	800527a <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800526c:	2204      	movs	r2, #4
 800526e:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8005270:	2200      	movs	r2, #0
 8005272:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    return HAL_ERROR;
 8005276:	2001      	movs	r0, #1
 8005278:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800527a:	6801      	ldr	r1, [r0, #0]
 800527c:	680a      	ldr	r2, [r1, #0]
 800527e:	f022 020e 	bic.w	r2, r2, #14
 8005282:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005284:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8005286:	680a      	ldr	r2, [r1, #0]
 8005288:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800528c:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 800528e:	6801      	ldr	r1, [r0, #0]
 8005290:	680a      	ldr	r2, [r1, #0]
 8005292:	f022 0201 	bic.w	r2, r2, #1
 8005296:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005298:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800529a:	f002 011c 	and.w	r1, r2, #28
 800529e:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 80052a0:	2201      	movs	r2, #1
 80052a2:	408a      	lsls	r2, r1
 80052a4:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80052a8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80052aa:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 80052ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80052ae:	b132      	cbz	r2, 80052be <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80052b0:	6811      	ldr	r1, [r2, #0]
 80052b2:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 80052b6:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80052b8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80052ba:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80052bc:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 80052c4:	2000      	movs	r0, #0
 80052c6:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  return HAL_OK;
 80052ca:	4770      	bx	lr
    return HAL_ERROR;
 80052cc:	2001      	movs	r0, #1
}
 80052ce:	4770      	bx	lr

080052d0 <HAL_DMA_Abort_IT>:
{
 80052d0:	b508      	push	{r3, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80052d2:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	2b02      	cmp	r3, #2
 80052da:	d003      	beq.n	80052e4 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80052dc:	2304      	movs	r3, #4
 80052de:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 80052e0:	2001      	movs	r0, #1
}
 80052e2:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052e4:	6802      	ldr	r2, [r0, #0]
 80052e6:	6813      	ldr	r3, [r2, #0]
 80052e8:	f023 030e 	bic.w	r3, r3, #14
 80052ec:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80052ee:	6802      	ldr	r2, [r0, #0]
 80052f0:	6813      	ldr	r3, [r2, #0]
 80052f2:	f023 0301 	bic.w	r3, r3, #1
 80052f6:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80052f8:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 80052fa:	6813      	ldr	r3, [r2, #0]
 80052fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005300:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005302:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005304:	f003 021c 	and.w	r2, r3, #28
 8005308:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800530a:	2301      	movs	r3, #1
 800530c:	4093      	lsls	r3, r2
 800530e:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005310:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8005312:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8005314:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 8005316:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8005318:	b133      	cbz	r3, 8005328 <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005320:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005322:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8005324:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8005326:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005328:	2301      	movs	r3, #1
 800532a:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 800532e:	2300      	movs	r3, #0
 8005330:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferAbortCallback != NULL)
 8005334:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8005336:	b113      	cbz	r3, 800533e <HAL_DMA_Abort_IT+0x6e>
      hdma->XferAbortCallback(hdma);
 8005338:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800533a:	2000      	movs	r0, #0
 800533c:	e7d1      	b.n	80052e2 <HAL_DMA_Abort_IT+0x12>
 800533e:	2000      	movs	r0, #0
 8005340:	e7cf      	b.n	80052e2 <HAL_DMA_Abort_IT+0x12>
	...

08005344 <HAL_DMA_IRQHandler>:
{
 8005344:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005346:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005348:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800534a:	6804      	ldr	r4, [r0, #0]
 800534c:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800534e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005350:	f003 031c 	and.w	r3, r3, #28
 8005354:	2204      	movs	r2, #4
 8005356:	409a      	lsls	r2, r3
 8005358:	420a      	tst	r2, r1
 800535a:	d015      	beq.n	8005388 <HAL_DMA_IRQHandler+0x44>
 800535c:	f015 0f04 	tst.w	r5, #4
 8005360:	d012      	beq.n	8005388 <HAL_DMA_IRQHandler+0x44>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005362:	6823      	ldr	r3, [r4, #0]
 8005364:	f013 0f20 	tst.w	r3, #32
 8005368:	d103      	bne.n	8005372 <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800536a:	6823      	ldr	r3, [r4, #0]
 800536c:	f023 0304 	bic.w	r3, r3, #4
 8005370:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005372:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005374:	f003 021c 	and.w	r2, r3, #28
 8005378:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800537a:	2304      	movs	r3, #4
 800537c:	4093      	lsls	r3, r2
 800537e:	604b      	str	r3, [r1, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8005380:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005382:	b103      	cbz	r3, 8005386 <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 8005384:	4798      	blx	r3
}
 8005386:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005388:	2202      	movs	r2, #2
 800538a:	409a      	lsls	r2, r3
 800538c:	420a      	tst	r2, r1
 800538e:	d028      	beq.n	80053e2 <HAL_DMA_IRQHandler+0x9e>
 8005390:	f015 0f02 	tst.w	r5, #2
 8005394:	d025      	beq.n	80053e2 <HAL_DMA_IRQHandler+0x9e>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	f013 0f20 	tst.w	r3, #32
 800539c:	d106      	bne.n	80053ac <HAL_DMA_IRQHandler+0x68>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800539e:	6823      	ldr	r3, [r4, #0]
 80053a0:	f023 030a 	bic.w	r3, r3, #10
 80053a4:	6023      	str	r3, [r4, #0]
        hdma->State = HAL_DMA_STATE_READY;
 80053a6:	2301      	movs	r3, #1
 80053a8:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80053ac:	6802      	ldr	r2, [r0, #0]
 80053ae:	4b1c      	ldr	r3, [pc, #112]	@ (8005420 <HAL_DMA_IRQHandler+0xdc>)
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d90e      	bls.n	80053d2 <HAL_DMA_IRQHandler+0x8e>
 80053b4:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80053b6:	f003 021c 	and.w	r2, r3, #28
 80053ba:	2302      	movs	r3, #2
 80053bc:	4093      	lsls	r3, r2
 80053be:	4a19      	ldr	r2, [pc, #100]	@ (8005424 <HAL_DMA_IRQHandler+0xe0>)
 80053c0:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hdma);
 80053c2:	2300      	movs	r3, #0
 80053c4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
      if (hdma->XferCpltCallback != NULL)
 80053c8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d0db      	beq.n	8005386 <HAL_DMA_IRQHandler+0x42>
        hdma->XferCpltCallback(hdma);
 80053ce:	4798      	blx	r3
 80053d0:	e7d9      	b.n	8005386 <HAL_DMA_IRQHandler+0x42>
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80053d2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80053d4:	f003 021c 	and.w	r2, r3, #28
 80053d8:	2302      	movs	r3, #2
 80053da:	4093      	lsls	r3, r2
 80053dc:	4a12      	ldr	r2, [pc, #72]	@ (8005428 <HAL_DMA_IRQHandler+0xe4>)
 80053de:	6053      	str	r3, [r2, #4]
 80053e0:	e7ef      	b.n	80053c2 <HAL_DMA_IRQHandler+0x7e>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80053e2:	2208      	movs	r2, #8
 80053e4:	fa02 f303 	lsl.w	r3, r2, r3
 80053e8:	420b      	tst	r3, r1
 80053ea:	d0cc      	beq.n	8005386 <HAL_DMA_IRQHandler+0x42>
 80053ec:	f015 0f08 	tst.w	r5, #8
 80053f0:	d0c9      	beq.n	8005386 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053f2:	6823      	ldr	r3, [r4, #0]
 80053f4:	f023 030e 	bic.w	r3, r3, #14
 80053f8:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80053fa:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80053fc:	f003 031c 	and.w	r3, r3, #28
 8005400:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8005402:	2201      	movs	r2, #1
 8005404:	fa02 f303 	lsl.w	r3, r2, r3
 8005408:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800540a:	63c2      	str	r2, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800540c:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8005410:	2300      	movs	r3, #0
 8005412:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 8005416:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005418:	2b00      	cmp	r3, #0
 800541a:	d0b4      	beq.n	8005386 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 800541c:	4798      	blx	r3
  return;
 800541e:	e7b2      	b.n	8005386 <HAL_DMA_IRQHandler+0x42>
 8005420:	40020080 	.word	0x40020080
 8005424:	40020400 	.word	0x40020400
 8005428:	40020000 	.word	0x40020000

0800542c <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 800542c:	b178      	cbz	r0, 800544e <HAL_DMA_ConfigChannelAttributes+0x22>
  ccr = READ_REG(hdma->Instance->CCR);
 800542e:	6803      	ldr	r3, [r0, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8005432:	f011 0f10 	tst.w	r1, #16
 8005436:	d004      	beq.n	8005442 <HAL_DMA_ConfigChannelAttributes+0x16>
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8005438:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800543c:	d004      	beq.n	8005448 <HAL_DMA_ConfigChannelAttributes+0x1c>
      SET_BIT(ccr, DMA_CCR_PRIV);
 800543e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
  WRITE_REG(hdma->Instance->CCR, ccr);
 8005442:	601a      	str	r2, [r3, #0]
  return status;
 8005444:	2000      	movs	r0, #0
 8005446:	4770      	bx	lr
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8005448:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800544c:	e7f9      	b.n	8005442 <HAL_DMA_ConfigChannelAttributes+0x16>
    return status;
 800544e:	2001      	movs	r0, #1
}
 8005450:	4770      	bx	lr
	...

08005454 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005454:	b570      	push	{r4, r5, r6, lr}
  uint32_t position = 0x00u;
 8005456:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005458:	e069      	b.n	800552e <HAL_GPIO_Init+0xda>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800545a:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800545c:	005e      	lsls	r6, r3, #1
 800545e:	2403      	movs	r4, #3
 8005460:	40b4      	lsls	r4, r6
 8005462:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005466:	68cc      	ldr	r4, [r1, #12]
 8005468:	40b4      	lsls	r4, r6
 800546a:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800546c:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800546e:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005470:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005474:	684c      	ldr	r4, [r1, #4]
 8005476:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800547a:	409c      	lsls	r4, r3
 800547c:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800547e:	6044      	str	r4, [r0, #4]
 8005480:	e066      	b.n	8005550 <HAL_GPIO_Init+0xfc>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005482:	08dd      	lsrs	r5, r3, #3
 8005484:	3508      	adds	r5, #8
 8005486:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800548a:	f003 0c07 	and.w	ip, r3, #7
 800548e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8005492:	f04f 0e0f 	mov.w	lr, #15
 8005496:	fa0e fe0c 	lsl.w	lr, lr, ip
 800549a:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800549e:	690c      	ldr	r4, [r1, #16]
 80054a0:	fa04 f40c 	lsl.w	r4, r4, ip
 80054a4:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 80054a8:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80054ac:	e067      	b.n	800557e <HAL_GPIO_Init+0x12a>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80054ae:	2402      	movs	r4, #2
 80054b0:	e000      	b.n	80054b4 <HAL_GPIO_Init+0x60>
 80054b2:	2400      	movs	r4, #0
 80054b4:	fa04 f40e 	lsl.w	r4, r4, lr
 80054b8:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 80054ba:	f10c 0c02 	add.w	ip, ip, #2
 80054be:	4d4b      	ldr	r5, [pc, #300]	@ (80055ec <HAL_GPIO_Init+0x198>)
 80054c0:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80054c4:	4c4a      	ldr	r4, [pc, #296]	@ (80055f0 <HAL_GPIO_Init+0x19c>)
 80054c6:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80054c8:	43d4      	mvns	r4, r2
 80054ca:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80054ce:	f8d1 c004 	ldr.w	ip, [r1, #4]
 80054d2:	f41c 1f80 	tst.w	ip, #1048576	@ 0x100000
 80054d6:	d001      	beq.n	80054dc <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 80054d8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80054dc:	4d44      	ldr	r5, [pc, #272]	@ (80055f0 <HAL_GPIO_Init+0x19c>)
 80054de:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80054e0:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80054e2:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80054e6:	f8d1 c004 	ldr.w	ip, [r1, #4]
 80054ea:	f41c 1f00 	tst.w	ip, #2097152	@ 0x200000
 80054ee:	d001      	beq.n	80054f4 <HAL_GPIO_Init+0xa0>
        {
          temp |= iocurrent;
 80054f0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80054f4:	4d3e      	ldr	r5, [pc, #248]	@ (80055f0 <HAL_GPIO_Init+0x19c>)
 80054f6:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80054f8:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80054fc:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005500:	f8d1 c004 	ldr.w	ip, [r1, #4]
 8005504:	f41c 3f80 	tst.w	ip, #65536	@ 0x10000
 8005508:	d001      	beq.n	800550e <HAL_GPIO_Init+0xba>
        {
          temp |= iocurrent;
 800550a:	ea42 0605 	orr.w	r6, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800550e:	4d38      	ldr	r5, [pc, #224]	@ (80055f0 <HAL_GPIO_Init+0x19c>)
 8005510:	f8c5 6080 	str.w	r6, [r5, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8005514:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005518:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800551a:	684e      	ldr	r6, [r1, #4]
 800551c:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8005520:	d001      	beq.n	8005526 <HAL_GPIO_Init+0xd2>
        {
          temp |= iocurrent;
 8005522:	ea42 0405 	orr.w	r4, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005526:	4a32      	ldr	r2, [pc, #200]	@ (80055f0 <HAL_GPIO_Init+0x19c>)
 8005528:	f8c2 4084 	str.w	r4, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800552c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800552e:	680a      	ldr	r2, [r1, #0]
 8005530:	fa32 f403 	lsrs.w	r4, r2, r3
 8005534:	d058      	beq.n	80055e8 <HAL_GPIO_Init+0x194>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005536:	f04f 0c01 	mov.w	ip, #1
 800553a:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800553e:	ea1c 0202 	ands.w	r2, ip, r2
 8005542:	d0f3      	beq.n	800552c <HAL_GPIO_Init+0xd8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005544:	684c      	ldr	r4, [r1, #4]
 8005546:	f004 0403 	and.w	r4, r4, #3
 800554a:	3c01      	subs	r4, #1
 800554c:	2c01      	cmp	r4, #1
 800554e:	d984      	bls.n	800545a <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005550:	684c      	ldr	r4, [r1, #4]
 8005552:	f004 0403 	and.w	r4, r4, #3
 8005556:	2c03      	cmp	r4, #3
 8005558:	d00c      	beq.n	8005574 <HAL_GPIO_Init+0x120>
        temp = GPIOx->PUPDR;
 800555a:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800555c:	005d      	lsls	r5, r3, #1
 800555e:	f04f 0c03 	mov.w	ip, #3
 8005562:	fa0c fc05 	lsl.w	ip, ip, r5
 8005566:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800556a:	688c      	ldr	r4, [r1, #8]
 800556c:	40ac      	lsls	r4, r5
 800556e:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8005572:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005574:	684c      	ldr	r4, [r1, #4]
 8005576:	f004 0403 	and.w	r4, r4, #3
 800557a:	2c02      	cmp	r4, #2
 800557c:	d081      	beq.n	8005482 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 800557e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005580:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8005584:	f04f 0c03 	mov.w	ip, #3
 8005588:	fa0c fc0e 	lsl.w	ip, ip, lr
 800558c:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005590:	684c      	ldr	r4, [r1, #4]
 8005592:	f004 0403 	and.w	r4, r4, #3
 8005596:	fa04 f40e 	lsl.w	r4, r4, lr
 800559a:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800559e:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80055a0:	684c      	ldr	r4, [r1, #4]
 80055a2:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80055a6:	d0c1      	beq.n	800552c <HAL_GPIO_Init+0xd8>
        temp = SYSCFG->EXTICR[position >> 2u];
 80055a8:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80055ac:	f10c 0502 	add.w	r5, ip, #2
 80055b0:	4c0e      	ldr	r4, [pc, #56]	@ (80055ec <HAL_GPIO_Init+0x198>)
 80055b2:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80055b6:	f003 0e03 	and.w	lr, r3, #3
 80055ba:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80055be:	2407      	movs	r4, #7
 80055c0:	fa04 f40e 	lsl.w	r4, r4, lr
 80055c4:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80055c8:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 80055cc:	f43f af71 	beq.w	80054b2 <HAL_GPIO_Init+0x5e>
 80055d0:	4c08      	ldr	r4, [pc, #32]	@ (80055f4 <HAL_GPIO_Init+0x1a0>)
 80055d2:	42a0      	cmp	r0, r4
 80055d4:	d006      	beq.n	80055e4 <HAL_GPIO_Init+0x190>
 80055d6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80055da:	42a0      	cmp	r0, r4
 80055dc:	f43f af67 	beq.w	80054ae <HAL_GPIO_Init+0x5a>
 80055e0:	2407      	movs	r4, #7
 80055e2:	e767      	b.n	80054b4 <HAL_GPIO_Init+0x60>
 80055e4:	2401      	movs	r4, #1
 80055e6:	e765      	b.n	80054b4 <HAL_GPIO_Init+0x60>
  }
}
 80055e8:	bd70      	pop	{r4, r5, r6, pc}
 80055ea:	bf00      	nop
 80055ec:	40010000 	.word	0x40010000
 80055f0:	58000800 	.word	0x58000800
 80055f4:	48000400 	.word	0x48000400

080055f8 <HAL_GPIO_DeInit>:
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 80055f8:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80055fa:	fa31 f203 	lsrs.w	r2, r1, r3
 80055fe:	d071      	beq.n	80056e4 <HAL_GPIO_DeInit+0xec>
{
 8005600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005602:	e02e      	b.n	8005662 <HAL_GPIO_DeInit+0x6a>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x07uL << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005604:	2502      	movs	r5, #2
 8005606:	e000      	b.n	800560a <HAL_GPIO_DeInit+0x12>
 8005608:	2500      	movs	r5, #0
 800560a:	fa05 f50c 	lsl.w	r5, r5, ip
 800560e:	42a5      	cmp	r5, r4
 8005610:	d049      	beq.n	80056a6 <HAL_GPIO_DeInit+0xae>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005612:	6804      	ldr	r4, [r0, #0]
 8005614:	005d      	lsls	r5, r3, #1
 8005616:	f04f 0c03 	mov.w	ip, #3
 800561a:	fa0c fc05 	lsl.w	ip, ip, r5
 800561e:	ea44 040c 	orr.w	r4, r4, ip
 8005622:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005624:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8005628:	f10e 0e08 	add.w	lr, lr, #8
 800562c:	f850 402e 	ldr.w	r4, [r0, lr, lsl #2]
 8005630:	f003 0607 	and.w	r6, r3, #7
 8005634:	00b6      	lsls	r6, r6, #2
 8005636:	250f      	movs	r5, #15
 8005638:	40b5      	lsls	r5, r6
 800563a:	ea24 0405 	bic.w	r4, r4, r5
 800563e:	f840 402e 	str.w	r4, [r0, lr, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005642:	6884      	ldr	r4, [r0, #8]
 8005644:	ea24 040c 	bic.w	r4, r4, ip
 8005648:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800564a:	6844      	ldr	r4, [r0, #4]
 800564c:	ea24 0202 	bic.w	r2, r4, r2
 8005650:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005652:	68c2      	ldr	r2, [r0, #12]
 8005654:	ea22 020c 	bic.w	r2, r2, ip
 8005658:	60c2      	str	r2, [r0, #12]
    }

    position++;
 800565a:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 800565c:	fa31 f203 	lsrs.w	r2, r1, r3
 8005660:	d03f      	beq.n	80056e2 <HAL_GPIO_DeInit+0xea>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005662:	2201      	movs	r2, #1
 8005664:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 8005666:	ea12 0701 	ands.w	r7, r2, r1
 800566a:	d0f6      	beq.n	800565a <HAL_GPIO_DeInit+0x62>
      tmp = SYSCFG->EXTICR[position >> 2u];
 800566c:	089e      	lsrs	r6, r3, #2
 800566e:	1cb5      	adds	r5, r6, #2
 8005670:	4c1d      	ldr	r4, [pc, #116]	@ (80056e8 <HAL_GPIO_DeInit+0xf0>)
 8005672:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8005676:	f003 0c03 	and.w	ip, r3, #3
 800567a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800567e:	f04f 0e07 	mov.w	lr, #7
 8005682:	fa0e fe0c 	lsl.w	lr, lr, ip
 8005686:	ea0e 0404 	and.w	r4, lr, r4
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800568a:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 800568e:	d0bb      	beq.n	8005608 <HAL_GPIO_DeInit+0x10>
 8005690:	4d16      	ldr	r5, [pc, #88]	@ (80056ec <HAL_GPIO_DeInit+0xf4>)
 8005692:	42a8      	cmp	r0, r5
 8005694:	d005      	beq.n	80056a2 <HAL_GPIO_DeInit+0xaa>
 8005696:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800569a:	42a8      	cmp	r0, r5
 800569c:	d0b2      	beq.n	8005604 <HAL_GPIO_DeInit+0xc>
 800569e:	2507      	movs	r5, #7
 80056a0:	e7b3      	b.n	800560a <HAL_GPIO_DeInit+0x12>
 80056a2:	2501      	movs	r5, #1
 80056a4:	e7b1      	b.n	800560a <HAL_GPIO_DeInit+0x12>
        EXTI->IMR1 &= ~(iocurrent);
 80056a6:	4c12      	ldr	r4, [pc, #72]	@ (80056f0 <HAL_GPIO_DeInit+0xf8>)
 80056a8:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
 80056ac:	ea25 0507 	bic.w	r5, r5, r7
 80056b0:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80056b4:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
 80056b8:	ea25 0507 	bic.w	r5, r5, r7
 80056bc:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 80056c0:	6825      	ldr	r5, [r4, #0]
 80056c2:	ea25 0507 	bic.w	r5, r5, r7
 80056c6:	6025      	str	r5, [r4, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80056c8:	6865      	ldr	r5, [r4, #4]
 80056ca:	ea25 0507 	bic.w	r5, r5, r7
 80056ce:	6065      	str	r5, [r4, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80056d0:	4d05      	ldr	r5, [pc, #20]	@ (80056e8 <HAL_GPIO_DeInit+0xf0>)
 80056d2:	3602      	adds	r6, #2
 80056d4:	f855 4026 	ldr.w	r4, [r5, r6, lsl #2]
 80056d8:	ea24 040e 	bic.w	r4, r4, lr
 80056dc:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
 80056e0:	e797      	b.n	8005612 <HAL_GPIO_DeInit+0x1a>
  }
}
 80056e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	40010000 	.word	0x40010000
 80056ec:	48000400 	.word	0x48000400
 80056f0:	58000800 	.word	0x58000800

080056f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056f4:	b10a      	cbz	r2, 80056fa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80056f6:	6181      	str	r1, [r0, #24]
 80056f8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80056fa:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80056fc:	4770      	bx	lr

080056fe <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80056fe:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005700:	ea01 0203 	and.w	r2, r1, r3
 8005704:	ea21 0103 	bic.w	r1, r1, r3
 8005708:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800570c:	6181      	str	r1, [r0, #24]
}
 800570e:	4770      	bx	lr

08005710 <HAL_PWR_EnableBkUpAccess>:
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005710:	4a02      	ldr	r2, [pc, #8]	@ (800571c <HAL_PWR_EnableBkUpAccess+0xc>)
 8005712:	6813      	ldr	r3, [r2, #0]
 8005714:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005718:	6013      	str	r3, [r2, #0]
}
 800571a:	4770      	bx	lr
 800571c:	58000400 	.word	0x58000400

08005720 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005720:	b510      	push	{r4, lr}
 8005722:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005724:	b9a0      	cbnz	r0, 8005750 <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005726:	4b0f      	ldr	r3, [pc, #60]	@ (8005764 <HAL_PWR_EnterSLEEPMode+0x44>)
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800572e:	d10a      	bne.n	8005746 <HAL_PWR_EnterSLEEPMode+0x26>
      HAL_PWREx_EnableLowPowerRunMode();
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005730:	4a0d      	ldr	r2, [pc, #52]	@ (8005768 <HAL_PWR_EnterSLEEPMode+0x48>)
 8005732:	6913      	ldr	r3, [r2, #16]
 8005734:	f023 0304 	bic.w	r3, r3, #4
 8005738:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800573a:	2c01      	cmp	r4, #1
 800573c:	d010      	beq.n	8005760 <HAL_PWR_EnterSLEEPMode+0x40>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800573e:	bf40      	sev
    __WFE();
 8005740:	bf20      	wfe
    __WFE();
 8005742:	bf20      	wfe
  }
}
 8005744:	bd10      	pop	{r4, pc}
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005746:	f000 f821 	bl	800578c <HAL_PWREx_DisableLowPowerRunMode>
 800574a:	2800      	cmp	r0, #0
 800574c:	d0f0      	beq.n	8005730 <HAL_PWR_EnterSLEEPMode+0x10>
 800574e:	e7f9      	b.n	8005744 <HAL_PWR_EnterSLEEPMode+0x24>
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005750:	4b04      	ldr	r3, [pc, #16]	@ (8005764 <HAL_PWR_EnterSLEEPMode+0x44>)
 8005752:	695b      	ldr	r3, [r3, #20]
 8005754:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8005758:	d1ea      	bne.n	8005730 <HAL_PWR_EnterSLEEPMode+0x10>
      HAL_PWREx_EnableLowPowerRunMode();
 800575a:	f000 f80f 	bl	800577c <HAL_PWREx_EnableLowPowerRunMode>
 800575e:	e7e7      	b.n	8005730 <HAL_PWR_EnterSLEEPMode+0x10>
    __WFI();
 8005760:	bf30      	wfi
 8005762:	e7ef      	b.n	8005744 <HAL_PWR_EnterSLEEPMode+0x24>
 8005764:	58000400 	.word	0x58000400
 8005768:	e000ed00 	.word	0xe000ed00

0800576c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 800576c:	4b02      	ldr	r3, [pc, #8]	@ (8005778 <HAL_PWREx_GetVoltageRange+0xc>)
 800576e:	6818      	ldr	r0, [r3, #0]
}
 8005770:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	58000400 	.word	0x58000400

0800577c <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800577c:	4a02      	ldr	r2, [pc, #8]	@ (8005788 <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 800577e:	6813      	ldr	r3, [r2, #0]
 8005780:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005784:	6013      	str	r3, [r2, #0]
}
 8005786:	4770      	bx	lr
 8005788:	58000400 	.word	0x58000400

0800578c <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800578c:	4a0f      	ldr	r2, [pc, #60]	@ (80057cc <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 800578e:	6813      	ldr	r3, [r2, #0]
 8005790:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005794:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005796:	4b0e      	ldr	r3, [pc, #56]	@ (80057d0 <HAL_PWREx_DisableLowPowerRunMode+0x44>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2232      	movs	r2, #50	@ 0x32
 800579c:	fb02 f303 	mul.w	r3, r2, r3
 80057a0:	4a0c      	ldr	r2, [pc, #48]	@ (80057d4 <HAL_PWREx_DisableLowPowerRunMode+0x48>)
 80057a2:	fba2 2303 	umull	r2, r3, r2, r3
 80057a6:	0c9b      	lsrs	r3, r3, #18
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80057a8:	e000      	b.n	80057ac <HAL_PWREx_DisableLowPowerRunMode+0x20>
  {
    wait_loop_index--;
 80057aa:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80057ac:	4a07      	ldr	r2, [pc, #28]	@ (80057cc <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 80057ae:	6952      	ldr	r2, [r2, #20]
 80057b0:	f412 7f00 	tst.w	r2, #512	@ 0x200
 80057b4:	d001      	beq.n	80057ba <HAL_PWREx_DisableLowPowerRunMode+0x2e>
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1f7      	bne.n	80057aa <HAL_PWREx_DisableLowPowerRunMode+0x1e>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80057ba:	4b04      	ldr	r3, [pc, #16]	@ (80057cc <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80057c2:	d101      	bne.n	80057c8 <HAL_PWREx_DisableLowPowerRunMode+0x3c>
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 80057c4:	2000      	movs	r0, #0
 80057c6:	4770      	bx	lr
    return HAL_TIMEOUT;
 80057c8:	2003      	movs	r0, #3
}
 80057ca:	4770      	bx	lr
 80057cc:	58000400 	.word	0x58000400
 80057d0:	200000e4 	.word	0x200000e4
 80057d4:	431bde83 	.word	0x431bde83

080057d8 <HAL_PWREx_EnterSTOP2Mode>:
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 80057d8:	4a0c      	ldr	r2, [pc, #48]	@ (800580c <HAL_PWREx_EnterSTOP2Mode+0x34>)
 80057da:	6813      	ldr	r3, [r2, #0]
 80057dc:	f023 0307 	bic.w	r3, r3, #7
 80057e0:	f043 0302 	orr.w	r3, r3, #2
 80057e4:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80057e6:	4a0a      	ldr	r2, [pc, #40]	@ (8005810 <HAL_PWREx_EnterSTOP2Mode+0x38>)
 80057e8:	6913      	ldr	r3, [r2, #16]
 80057ea:	f043 0304 	orr.w	r3, r3, #4
 80057ee:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80057f0:	2801      	cmp	r0, #1
 80057f2:	d008      	beq.n	8005806 <HAL_PWREx_EnterSTOP2Mode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80057f4:	bf40      	sev
    __WFE();
 80057f6:	bf20      	wfe
    __WFE();
 80057f8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80057fa:	4a05      	ldr	r2, [pc, #20]	@ (8005810 <HAL_PWREx_EnterSTOP2Mode+0x38>)
 80057fc:	6913      	ldr	r3, [r2, #16]
 80057fe:	f023 0304 	bic.w	r3, r3, #4
 8005802:	6113      	str	r3, [r2, #16]
}
 8005804:	4770      	bx	lr
    __WFI();
 8005806:	bf30      	wfi
 8005808:	e7f7      	b.n	80057fa <HAL_PWREx_EnterSTOP2Mode+0x22>
 800580a:	bf00      	nop
 800580c:	58000400 	.word	0x58000400
 8005810:	e000ed00 	.word	0xe000ed00

08005814 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005814:	b530      	push	{r4, r5, lr}
 8005816:	b089      	sub	sp, #36	@ 0x24
 8005818:	4604      	mov	r4, r0
 800581a:	468c      	mov	ip, r1
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800581c:	4b2a      	ldr	r3, [pc, #168]	@ (80058c8 <RCC_SetFlashLatency+0xb4>)
 800581e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005822:	9006      	str	r0, [sp, #24]
 8005824:	f8ad 101c 	strh.w	r1, [sp, #28]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8005828:	f103 0208 	add.w	r2, r3, #8
 800582c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005830:	9004      	str	r0, [sp, #16]
 8005832:	f8ad 1014 	strh.w	r1, [sp, #20]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8005836:	ad01      	add	r5, sp, #4
 8005838:	3310      	adds	r3, #16
 800583a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800583e:	e885 0007 	stmia.w	r5, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005842:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8005846:	d007      	beq.n	8005858 <RCC_SetFlashLatency+0x44>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005848:	2300      	movs	r3, #0
 800584a:	e014      	b.n	8005876 <RCC_SetFlashLatency+0x62>
        latency = FLASH_LATENCY_RANGE[index];
 800584c:	aa08      	add	r2, sp, #32
 800584e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005852:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 8005856:	e01e      	b.n	8005896 <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005858:	2300      	movs	r3, #0
 800585a:	2b02      	cmp	r3, #2
 800585c:	d808      	bhi.n	8005870 <RCC_SetFlashLatency+0x5c>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800585e:	aa08      	add	r2, sp, #32
 8005860:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8005864:	f832 2c08 	ldrh.w	r2, [r2, #-8]
 8005868:	42a2      	cmp	r2, r4
 800586a:	d2ef      	bcs.n	800584c <RCC_SetFlashLatency+0x38>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800586c:	3301      	adds	r3, #1
 800586e:	e7f4      	b.n	800585a <RCC_SetFlashLatency+0x46>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005870:	2500      	movs	r5, #0
 8005872:	e010      	b.n	8005896 <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005874:	3301      	adds	r3, #1
 8005876:	2b02      	cmp	r3, #2
 8005878:	d80c      	bhi.n	8005894 <RCC_SetFlashLatency+0x80>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800587a:	aa08      	add	r2, sp, #32
 800587c:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8005880:	f832 2c10 	ldrh.w	r2, [r2, #-16]
 8005884:	42a2      	cmp	r2, r4
 8005886:	d3f5      	bcc.n	8005874 <RCC_SetFlashLatency+0x60>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005888:	aa08      	add	r2, sp, #32
 800588a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800588e:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 8005892:	e000      	b.n	8005896 <RCC_SetFlashLatency+0x82>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005894:	2500      	movs	r5, #0
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005896:	4a0d      	ldr	r2, [pc, #52]	@ (80058cc <RCC_SetFlashLatency+0xb8>)
 8005898:	6813      	ldr	r3, [r2, #0]
 800589a:	f023 0307 	bic.w	r3, r3, #7
 800589e:	432b      	orrs	r3, r5
 80058a0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80058a2:	f7fd fbe9 	bl	8003078 <HAL_GetTick>
 80058a6:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80058a8:	4b08      	ldr	r3, [pc, #32]	@ (80058cc <RCC_SetFlashLatency+0xb8>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 0307 	and.w	r3, r3, #7
 80058b0:	42ab      	cmp	r3, r5
 80058b2:	d006      	beq.n	80058c2 <RCC_SetFlashLatency+0xae>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80058b4:	f7fd fbe0 	bl	8003078 <HAL_GetTick>
 80058b8:	1b00      	subs	r0, r0, r4
 80058ba:	2802      	cmp	r0, #2
 80058bc:	d9f4      	bls.n	80058a8 <RCC_SetFlashLatency+0x94>
    {
      return HAL_TIMEOUT;
 80058be:	2003      	movs	r0, #3
 80058c0:	e000      	b.n	80058c4 <RCC_SetFlashLatency+0xb0>
    }
  }
  return HAL_OK;
 80058c2:	2000      	movs	r0, #0
}
 80058c4:	b009      	add	sp, #36	@ 0x24
 80058c6:	bd30      	pop	{r4, r5, pc}
 80058c8:	0800ea68 	.word	0x0800ea68
 80058cc:	58004000 	.word	0x58004000

080058d0 <RCC_SetFlashLatencyFromMSIRange>:
{
 80058d0:	b510      	push	{r4, lr}
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80058d2:	f3c0 1003 	ubfx	r0, r0, #4, #4
 80058d6:	4b0c      	ldr	r3, [pc, #48]	@ (8005908 <RCC_SetFlashLatencyFromMSIRange+0x38>)
 80058d8:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80058dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058e0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80058e4:	f003 030f 	and.w	r3, r3, #15
 80058e8:	4a08      	ldr	r2, [pc, #32]	@ (800590c <RCC_SetFlashLatencyFromMSIRange+0x3c>)
 80058ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058ee:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80058f2:	f7ff ff3b 	bl	800576c <HAL_PWREx_GetVoltageRange>
 80058f6:	4601      	mov	r1, r0
 80058f8:	4b05      	ldr	r3, [pc, #20]	@ (8005910 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 80058fa:	fba3 3404 	umull	r3, r4, r3, r4
 80058fe:	0ca0      	lsrs	r0, r4, #18
 8005900:	f7ff ff88 	bl	8005814 <RCC_SetFlashLatency>
}
 8005904:	bd10      	pop	{r4, pc}
 8005906:	bf00      	nop
 8005908:	080109d4 	.word	0x080109d4
 800590c:	08010a34 	.word	0x08010a34
 8005910:	431bde83 	.word	0x431bde83

08005914 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005914:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005918:	6899      	ldr	r1, [r3, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	f003 0303 	and.w	r3, r3, #3
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005920:	f011 010c 	ands.w	r1, r1, #12
 8005924:	d00a      	beq.n	800593c <HAL_RCC_GetSysClockFreq+0x28>
 8005926:	290c      	cmp	r1, #12
 8005928:	d006      	beq.n	8005938 <HAL_RCC_GetSysClockFreq+0x24>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800592a:	2904      	cmp	r1, #4
 800592c:	d047      	beq.n	80059be <HAL_RCC_GetSysClockFreq+0xaa>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800592e:	2908      	cmp	r1, #8
 8005930:	d03b      	beq.n	80059aa <HAL_RCC_GetSysClockFreq+0x96>
  uint32_t msifreq = 0U;
 8005932:	2200      	movs	r2, #0
  uint32_t sysclockfreq = 0U;
 8005934:	4610      	mov	r0, r2
 8005936:	e026      	b.n	8005986 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8005938:	2b01      	cmp	r3, #1
 800593a:	d1f6      	bne.n	800592a <HAL_RCC_GetSysClockFreq+0x16>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800593c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f013 0308 	ands.w	r3, r3, #8
 8005946:	d00d      	beq.n	8005964 <HAL_RCC_GetSysClockFreq+0x50>
 8005948:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f013 0308 	ands.w	r3, r3, #8
 8005952:	d124      	bne.n	800599e <HAL_RCC_GetSysClockFreq+0x8a>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005954:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005958:	f8d2 2094 	ldr.w	r2, [r2, #148]	@ 0x94
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800595c:	4a2e      	ldr	r2, [pc, #184]	@ (8005a18 <HAL_RCC_GetSysClockFreq+0x104>)
 800595e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005962:	e00e      	b.n	8005982 <HAL_RCC_GetSysClockFreq+0x6e>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005964:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005968:	6812      	ldr	r2, [r2, #0]
 800596a:	f012 0f08 	tst.w	r2, #8
 800596e:	d112      	bne.n	8005996 <HAL_RCC_GetSysClockFreq+0x82>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005970:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005974:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005978:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800597c:	4a26      	ldr	r2, [pc, #152]	@ (8005a18 <HAL_RCC_GetSysClockFreq+0x104>)
 800597e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005982:	b1d1      	cbz	r1, 80059ba <HAL_RCC_GetSysClockFreq+0xa6>
  uint32_t sysclockfreq = 0U;
 8005984:	2000      	movs	r0, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005986:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f003 030c 	and.w	r3, r3, #12
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005990:	2b0c      	cmp	r3, #12
 8005992:	d01a      	beq.n	80059ca <HAL_RCC_GetSysClockFreq+0xb6>
}
 8005994:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005996:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800599a:	6812      	ldr	r2, [r2, #0]
 800599c:	e7ee      	b.n	800597c <HAL_RCC_GetSysClockFreq+0x68>
 800599e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059a2:	681b      	ldr	r3, [r3, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80059a4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80059a8:	e7d8      	b.n	800595c <HAL_RCC_GetSysClockFreq+0x48>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80059aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	f412 1280 	ands.w	r2, r2, #1048576	@ 0x100000
 80059b4:	d106      	bne.n	80059c4 <HAL_RCC_GetSysClockFreq+0xb0>
      sysclockfreq = HSE_VALUE;
 80059b6:	4819      	ldr	r0, [pc, #100]	@ (8005a1c <HAL_RCC_GetSysClockFreq+0x108>)
 80059b8:	e7e5      	b.n	8005986 <HAL_RCC_GetSysClockFreq+0x72>
      sysclockfreq = msifreq;
 80059ba:	4610      	mov	r0, r2
 80059bc:	e7e3      	b.n	8005986 <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 80059be:	2200      	movs	r2, #0
    sysclockfreq = HSI_VALUE;
 80059c0:	4817      	ldr	r0, [pc, #92]	@ (8005a20 <HAL_RCC_GetSysClockFreq+0x10c>)
 80059c2:	e7e0      	b.n	8005986 <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 80059c4:	2200      	movs	r2, #0
      sysclockfreq = HSE_VALUE / 2U;
 80059c6:	4816      	ldr	r0, [pc, #88]	@ (8005a20 <HAL_RCC_GetSysClockFreq+0x10c>)
 80059c8:	e7dd      	b.n	8005986 <HAL_RCC_GetSysClockFreq+0x72>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80059ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80059d4:	2b02      	cmp	r3, #2
 80059d6:	d009      	beq.n	80059ec <HAL_RCC_GetSysClockFreq+0xd8>
 80059d8:	2b03      	cmp	r3, #3
 80059da:	d108      	bne.n	80059ee <HAL_RCC_GetSysClockFreq+0xda>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80059dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80059e6:	d115      	bne.n	8005a14 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80059e8:	4a0c      	ldr	r2, [pc, #48]	@ (8005a1c <HAL_RCC_GetSysClockFreq+0x108>)
 80059ea:	e000      	b.n	80059ee <HAL_RCC_GetSysClockFreq+0xda>
    switch (pllsource)
 80059ec:	4a0c      	ldr	r2, [pc, #48]	@ (8005a20 <HAL_RCC_GetSysClockFreq+0x10c>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80059ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80059f2:	68cb      	ldr	r3, [r1, #12]
 80059f4:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80059f8:	fb03 f202 	mul.w	r2, r3, r2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80059fc:	68cb      	ldr	r3, [r1, #12]
 80059fe:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8005a02:	3301      	adds	r3, #1
 8005a04:	fbb2 f2f3 	udiv	r2, r2, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005a08:	68c8      	ldr	r0, [r1, #12]
 8005a0a:	0f40      	lsrs	r0, r0, #29
 8005a0c:	3001      	adds	r0, #1
 8005a0e:	fbb2 f0f0 	udiv	r0, r2, r0
  return sysclockfreq;
 8005a12:	e7bf      	b.n	8005994 <HAL_RCC_GetSysClockFreq+0x80>
          pllinputfreq = HSE_VALUE / 2U;
 8005a14:	4a02      	ldr	r2, [pc, #8]	@ (8005a20 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005a16:	e7ea      	b.n	80059ee <HAL_RCC_GetSysClockFreq+0xda>
 8005a18:	080109d4 	.word	0x080109d4
 8005a1c:	01e84800 	.word	0x01e84800
 8005a20:	00f42400 	.word	0x00f42400

08005a24 <HAL_RCC_GetHCLKFreq>:
{
 8005a24:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005a26:	f7ff ff75 	bl	8005914 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005a2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005a34:	4a02      	ldr	r2, [pc, #8]	@ (8005a40 <HAL_RCC_GetHCLKFreq+0x1c>)
 8005a36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8005a3a:	fbb0 f0f3 	udiv	r0, r0, r3
 8005a3e:	bd08      	pop	{r3, pc}
 8005a40:	08010a34 	.word	0x08010a34

08005a44 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8005a44:	2800      	cmp	r0, #0
 8005a46:	f000 8311 	beq.w	800606c <HAL_RCC_OscConfig+0x628>
{
 8005a4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a4c:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005a4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a52:	689d      	ldr	r5, [r3, #8]
 8005a54:	f005 050c 	and.w	r5, r5, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005a58:	68de      	ldr	r6, [r3, #12]
 8005a5a:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005a5e:	6803      	ldr	r3, [r0, #0]
 8005a60:	f013 0f20 	tst.w	r3, #32
 8005a64:	d02a      	beq.n	8005abc <HAL_RCC_OscConfig+0x78>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005a66:	2d00      	cmp	r5, #0
 8005a68:	d065      	beq.n	8005b36 <HAL_RCC_OscConfig+0xf2>
 8005a6a:	2d0c      	cmp	r5, #12
 8005a6c:	d061      	beq.n	8005b32 <HAL_RCC_OscConfig+0xee>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005a6e:	6a23      	ldr	r3, [r4, #32]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f000 80bf 	beq.w	8005bf4 <HAL_RCC_OscConfig+0x1b0>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005a76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a7a:	6813      	ldr	r3, [r2, #0]
 8005a7c:	f043 0301 	orr.w	r3, r3, #1
 8005a80:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005a82:	f7fd faf9 	bl	8003078 <HAL_GetTick>
 8005a86:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005a88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f013 0f02 	tst.w	r3, #2
 8005a92:	f000 80a7 	beq.w	8005be4 <HAL_RCC_OscConfig+0x1a0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	f042 0208 	orr.w	r2, r2, #8
 8005aa0:	601a      	str	r2, [r3, #0]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8005aa8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005aae:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005ab0:	685a      	ldr	r2, [r3, #4]
 8005ab2:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8005ab6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005aba:	605a      	str	r2, [r3, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005abc:	6823      	ldr	r3, [r4, #0]
 8005abe:	f013 0f01 	tst.w	r3, #1
 8005ac2:	f000 80b5 	beq.w	8005c30 <HAL_RCC_OscConfig+0x1ec>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005ac6:	2d08      	cmp	r5, #8
 8005ac8:	f000 80ae 	beq.w	8005c28 <HAL_RCC_OscConfig+0x1e4>
 8005acc:	2d0c      	cmp	r5, #12
 8005ace:	f000 80a8 	beq.w	8005c22 <HAL_RCC_OscConfig+0x1de>
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8005ad2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ad6:	6813      	ldr	r3, [r2, #0]
 8005ad8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005adc:	68a1      	ldr	r1, [r4, #8]
 8005ade:	430b      	orrs	r3, r1
 8005ae0:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ae2:	6863      	ldr	r3, [r4, #4]
 8005ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ae8:	f000 80c4 	beq.w	8005c74 <HAL_RCC_OscConfig+0x230>
 8005aec:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8005af0:	f000 80c5 	beq.w	8005c7e <HAL_RCC_OscConfig+0x23a>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005af4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005afe:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8005b06:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b08:	6863      	ldr	r3, [r4, #4]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f000 80c2 	beq.w	8005c94 <HAL_RCC_OscConfig+0x250>
        tickstart = HAL_GetTick();
 8005b10:	f7fd fab2 	bl	8003078 <HAL_GetTick>
 8005b14:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005b16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005b20:	f040 8086 	bne.w	8005c30 <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b24:	f7fd faa8 	bl	8003078 <HAL_GetTick>
 8005b28:	1bc0      	subs	r0, r0, r7
 8005b2a:	2864      	cmp	r0, #100	@ 0x64
 8005b2c:	d9f3      	bls.n	8005b16 <HAL_RCC_OscConfig+0xd2>
            return HAL_TIMEOUT;
 8005b2e:	2003      	movs	r0, #3
 8005b30:	e2a9      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005b32:	2e01      	cmp	r6, #1
 8005b34:	d19b      	bne.n	8005a6e <HAL_RCC_OscConfig+0x2a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005b36:	6a23      	ldr	r3, [r4, #32]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f000 8299 	beq.w	8006070 <HAL_RCC_OscConfig+0x62c>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005b3e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005b40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f013 0f08 	tst.w	r3, #8
 8005b4a:	d029      	beq.n	8005ba0 <HAL_RCC_OscConfig+0x15c>
 8005b4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b56:	4298      	cmp	r0, r3
 8005b58:	d92a      	bls.n	8005bb0 <HAL_RCC_OscConfig+0x16c>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005b5a:	f7ff feb9 	bl	80058d0 <RCC_SetFlashLatencyFromMSIRange>
 8005b5e:	2800      	cmp	r0, #0
 8005b60:	f040 8288 	bne.w	8006074 <HAL_RCC_OscConfig+0x630>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005b64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	f042 0208 	orr.w	r2, r2, #8
 8005b6e:	601a      	str	r2, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8005b76:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005b78:	430a      	orrs	r2, r1
 8005b7a:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b7c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005b7e:	685a      	ldr	r2, [r3, #4]
 8005b80:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8005b84:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005b88:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005b8a:	f7ff ff4b 	bl	8005a24 <HAL_RCC_GetHCLKFreq>
 8005b8e:	4bba      	ldr	r3, [pc, #744]	@ (8005e78 <HAL_RCC_OscConfig+0x434>)
 8005b90:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8005b92:	4bba      	ldr	r3, [pc, #744]	@ (8005e7c <HAL_RCC_OscConfig+0x438>)
 8005b94:	6818      	ldr	r0, [r3, #0]
 8005b96:	f7fd fa6d 	bl	8003074 <HAL_InitTick>
        if (status != HAL_OK)
 8005b9a:	2800      	cmp	r0, #0
 8005b9c:	d08e      	beq.n	8005abc <HAL_RCC_OscConfig+0x78>
 8005b9e:	e272      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005ba0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ba4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ba8:	091b      	lsrs	r3, r3, #4
 8005baa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005bae:	e7d2      	b.n	8005b56 <HAL_RCC_OscConfig+0x112>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005bb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	f042 0208 	orr.w	r2, r2, #8
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8005bc2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005bc8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8005bd0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005bd4:	605a      	str	r2, [r3, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005bd6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005bd8:	f7ff fe7a 	bl	80058d0 <RCC_SetFlashLatencyFromMSIRange>
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	d0d4      	beq.n	8005b8a <HAL_RCC_OscConfig+0x146>
            return HAL_ERROR;
 8005be0:	2001      	movs	r0, #1
 8005be2:	e250      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005be4:	f7fd fa48 	bl	8003078 <HAL_GetTick>
 8005be8:	1bc0      	subs	r0, r0, r7
 8005bea:	2802      	cmp	r0, #2
 8005bec:	f67f af4c 	bls.w	8005a88 <HAL_RCC_OscConfig+0x44>
            return HAL_TIMEOUT;
 8005bf0:	2003      	movs	r0, #3
 8005bf2:	e248      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005bf4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005bf8:	6813      	ldr	r3, [r2, #0]
 8005bfa:	f023 0301 	bic.w	r3, r3, #1
 8005bfe:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005c00:	f7fd fa3a 	bl	8003078 <HAL_GetTick>
 8005c04:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005c06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f013 0f02 	tst.w	r3, #2
 8005c10:	f43f af54 	beq.w	8005abc <HAL_RCC_OscConfig+0x78>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005c14:	f7fd fa30 	bl	8003078 <HAL_GetTick>
 8005c18:	1bc0      	subs	r0, r0, r7
 8005c1a:	2802      	cmp	r0, #2
 8005c1c:	d9f3      	bls.n	8005c06 <HAL_RCC_OscConfig+0x1c2>
            return HAL_TIMEOUT;
 8005c1e:	2003      	movs	r0, #3
 8005c20:	e231      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005c22:	2e03      	cmp	r6, #3
 8005c24:	f47f af55 	bne.w	8005ad2 <HAL_RCC_OscConfig+0x8e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005c28:	6863      	ldr	r3, [r4, #4]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	f000 8224 	beq.w	8006078 <HAL_RCC_OscConfig+0x634>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c30:	6823      	ldr	r3, [r4, #0]
 8005c32:	f013 0f02 	tst.w	r3, #2
 8005c36:	d056      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x2a2>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005c38:	2d04      	cmp	r5, #4
 8005c3a:	d03d      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x274>
 8005c3c:	2d0c      	cmp	r5, #12
 8005c3e:	d039      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x270>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c40:	6923      	ldr	r3, [r4, #16]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f000 808a 	beq.w	8005d5c <HAL_RCC_OscConfig+0x318>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005c48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c4c:	6813      	ldr	r3, [r2, #0]
 8005c4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c52:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005c54:	f7fd fa10 	bl	8003078 <HAL_GetTick>
 8005c58:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005c5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005c64:	d136      	bne.n	8005cd4 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c66:	f7fd fa07 	bl	8003078 <HAL_GetTick>
 8005c6a:	1b80      	subs	r0, r0, r6
 8005c6c:	2802      	cmp	r0, #2
 8005c6e:	d9f4      	bls.n	8005c5a <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8005c70:	2003      	movs	r0, #3
 8005c72:	e208      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005c74:	6813      	ldr	r3, [r2, #0]
 8005c76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c7a:	6013      	str	r3, [r2, #0]
}
 8005c7c:	e744      	b.n	8005b08 <HAL_RCC_OscConfig+0xc4>
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005c7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8005c88:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005c90:	601a      	str	r2, [r3, #0]
}
 8005c92:	e739      	b.n	8005b08 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8005c94:	f7fd f9f0 	bl	8003078 <HAL_GetTick>
 8005c98:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005c9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005ca4:	d0c4      	beq.n	8005c30 <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ca6:	f7fd f9e7 	bl	8003078 <HAL_GetTick>
 8005caa:	1bc0      	subs	r0, r0, r7
 8005cac:	2864      	cmp	r0, #100	@ 0x64
 8005cae:	d9f4      	bls.n	8005c9a <HAL_RCC_OscConfig+0x256>
            return HAL_TIMEOUT;
 8005cb0:	2003      	movs	r0, #3
 8005cb2:	e1e8      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005cb4:	2e02      	cmp	r6, #2
 8005cb6:	d1c3      	bne.n	8005c40 <HAL_RCC_OscConfig+0x1fc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005cb8:	6923      	ldr	r3, [r4, #16]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	f000 81de 	beq.w	800607c <HAL_RCC_OscConfig+0x638>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cc0:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005cc2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cc6:	6853      	ldr	r3, [r2, #4]
 8005cc8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005ccc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005cd0:	6053      	str	r3, [r2, #4]
}
 8005cd2:	e008      	b.n	8005ce6 <HAL_RCC_OscConfig+0x2a2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cd4:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005cd6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cda:	6853      	ldr	r3, [r2, #4]
 8005cdc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005ce0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005ce4:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	f013 0f08 	tst.w	r3, #8
 8005cec:	d07e      	beq.n	8005dec <HAL_RCC_OscConfig+0x3a8>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cee:	69a3      	ldr	r3, [r4, #24]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d062      	beq.n	8005dba <HAL_RCC_OscConfig+0x376>
      uint32_t csr_temp = RCC->CSR;
 8005cf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8005cfc:	69e1      	ldr	r1, [r4, #28]
 8005cfe:	f003 0210 	and.w	r2, r3, #16
 8005d02:	4291      	cmp	r1, r2
 8005d04:	d011      	beq.n	8005d2a <HAL_RCC_OscConfig+0x2e6>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005d06:	f003 0203 	and.w	r2, r3, #3
 8005d0a:	2a02      	cmp	r2, #2
 8005d0c:	f000 81b8 	beq.w	8006080 <HAL_RCC_OscConfig+0x63c>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005d10:	f013 0f01 	tst.w	r3, #1
 8005d14:	d138      	bne.n	8005d88 <HAL_RCC_OscConfig+0x344>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8005d16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d1a:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005d1e:	f023 0310 	bic.w	r3, r3, #16
 8005d22:	69e1      	ldr	r1, [r4, #28]
 8005d24:	430b      	orrs	r3, r1
 8005d26:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005d2a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d2e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005d32:	f043 0301 	orr.w	r3, r3, #1
 8005d36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005d3a:	f7fd f99d 	bl	8003078 <HAL_GetTick>
 8005d3e:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d48:	f013 0f02 	tst.w	r3, #2
 8005d4c:	d14e      	bne.n	8005dec <HAL_RCC_OscConfig+0x3a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d4e:	f7fd f993 	bl	8003078 <HAL_GetTick>
 8005d52:	1b80      	subs	r0, r0, r6
 8005d54:	2811      	cmp	r0, #17
 8005d56:	d9f3      	bls.n	8005d40 <HAL_RCC_OscConfig+0x2fc>
          return HAL_TIMEOUT;
 8005d58:	2003      	movs	r0, #3
 8005d5a:	e194      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005d5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d60:	6813      	ldr	r3, [r2, #0]
 8005d62:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d66:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005d68:	f7fd f986 	bl	8003078 <HAL_GetTick>
 8005d6c:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005d6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005d78:	d0b5      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x2a2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d7a:	f7fd f97d 	bl	8003078 <HAL_GetTick>
 8005d7e:	1b80      	subs	r0, r0, r6
 8005d80:	2802      	cmp	r0, #2
 8005d82:	d9f4      	bls.n	8005d6e <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8005d84:	2003      	movs	r0, #3
 8005d86:	e17e      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005d88:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d8c:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005d90:	f023 0301 	bic.w	r3, r3, #1
 8005d94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
          tickstart = HAL_GetTick();
 8005d98:	f7fd f96e 	bl	8003078 <HAL_GetTick>
 8005d9c:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005d9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005da2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005da6:	f013 0f02 	tst.w	r3, #2
 8005daa:	d0b4      	beq.n	8005d16 <HAL_RCC_OscConfig+0x2d2>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005dac:	f7fd f964 	bl	8003078 <HAL_GetTick>
 8005db0:	1b80      	subs	r0, r0, r6
 8005db2:	2811      	cmp	r0, #17
 8005db4:	d9f3      	bls.n	8005d9e <HAL_RCC_OscConfig+0x35a>
              return HAL_TIMEOUT;
 8005db6:	2003      	movs	r0, #3
 8005db8:	e165      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005dba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dbe:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005dc2:	f023 0301 	bic.w	r3, r3, #1
 8005dc6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005dca:	f7fd f955 	bl	8003078 <HAL_GetTick>
 8005dce:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005dd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dd8:	f013 0f02 	tst.w	r3, #2
 8005ddc:	d006      	beq.n	8005dec <HAL_RCC_OscConfig+0x3a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005dde:	f7fd f94b 	bl	8003078 <HAL_GetTick>
 8005de2:	1b80      	subs	r0, r0, r6
 8005de4:	2811      	cmp	r0, #17
 8005de6:	d9f3      	bls.n	8005dd0 <HAL_RCC_OscConfig+0x38c>
          return HAL_TIMEOUT;
 8005de8:	2003      	movs	r0, #3
 8005dea:	e14c      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005dec:	6823      	ldr	r3, [r4, #0]
 8005dee:	f013 0f04 	tst.w	r3, #4
 8005df2:	f000 80b8 	beq.w	8005f66 <HAL_RCC_OscConfig+0x522>
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005df6:	4b22      	ldr	r3, [pc, #136]	@ (8005e80 <HAL_RCC_OscConfig+0x43c>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005dfe:	d110      	bne.n	8005e22 <HAL_RCC_OscConfig+0x3de>
      HAL_PWR_EnableBkUpAccess();
 8005e00:	f7ff fc86 	bl	8005710 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8005e04:	f7fd f938 	bl	8003078 <HAL_GetTick>
 8005e08:	4606      	mov	r6, r0
 8005e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8005e80 <HAL_RCC_OscConfig+0x43c>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005e12:	d106      	bne.n	8005e22 <HAL_RCC_OscConfig+0x3de>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e14:	f7fd f930 	bl	8003078 <HAL_GetTick>
 8005e18:	1b80      	subs	r0, r0, r6
 8005e1a:	2802      	cmp	r0, #2
 8005e1c:	d9f5      	bls.n	8005e0a <HAL_RCC_OscConfig+0x3c6>
          return HAL_TIMEOUT;
 8005e1e:	2003      	movs	r0, #3
 8005e20:	e131      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e22:	68e3      	ldr	r3, [r4, #12]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d068      	beq.n	8005efa <HAL_RCC_OscConfig+0x4b6>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8005e28:	2b85      	cmp	r3, #133	@ 0x85
 8005e2a:	d001      	beq.n	8005e30 <HAL_RCC_OscConfig+0x3ec>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8005e2c:	2b05      	cmp	r3, #5
 8005e2e:	d107      	bne.n	8005e40 <HAL_RCC_OscConfig+0x3fc>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005e30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e34:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005e38:	f043 0304 	orr.w	r3, r3, #4
 8005e3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8005e40:	f7fd f91a 	bl	8003078 <HAL_GetTick>
 8005e44:	4606      	mov	r6, r0
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005e46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e4a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005e4e:	f043 0301 	orr.w	r3, r3, #1
 8005e52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005e56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e5e:	f013 0f02 	tst.w	r3, #2
 8005e62:	d10f      	bne.n	8005e84 <HAL_RCC_OscConfig+0x440>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e64:	f7fd f908 	bl	8003078 <HAL_GetTick>
 8005e68:	1b80      	subs	r0, r0, r6
 8005e6a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005e6e:	4298      	cmp	r0, r3
 8005e70:	d9f1      	bls.n	8005e56 <HAL_RCC_OscConfig+0x412>
          return HAL_TIMEOUT;
 8005e72:	2003      	movs	r0, #3
 8005e74:	e107      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
 8005e76:	bf00      	nop
 8005e78:	200000e4 	.word	0x200000e4
 8005e7c:	200000e8 	.word	0x200000e8
 8005e80:	58000400 	.word	0x58000400
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005e84:	68e3      	ldr	r3, [r4, #12]
 8005e86:	2b81      	cmp	r3, #129	@ 0x81
 8005e88:	d001      	beq.n	8005e8e <HAL_RCC_OscConfig+0x44a>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8005e8a:	2b85      	cmp	r3, #133	@ 0x85
 8005e8c:	d11a      	bne.n	8005ec4 <HAL_RCC_OscConfig+0x480>
        tickstart = HAL_GetTick();
 8005e8e:	f7fd f8f3 	bl	8003078 <HAL_GetTick>
 8005e92:	4606      	mov	r6, r0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005e94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e98:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ea0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005ea4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eac:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8005eb0:	d159      	bne.n	8005f66 <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005eb2:	f7fd f8e1 	bl	8003078 <HAL_GetTick>
 8005eb6:	1b80      	subs	r0, r0, r6
 8005eb8:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ebc:	4298      	cmp	r0, r3
 8005ebe:	d9f1      	bls.n	8005ea4 <HAL_RCC_OscConfig+0x460>
            return HAL_TIMEOUT;
 8005ec0:	2003      	movs	r0, #3
 8005ec2:	e0e0      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
        tickstart = HAL_GetTick();
 8005ec4:	f7fd f8d8 	bl	8003078 <HAL_GetTick>
 8005ec8:	4606      	mov	r6, r0
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005eca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ece:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005ed2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ed6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005eda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ee2:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8005ee6:	d03e      	beq.n	8005f66 <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ee8:	f7fd f8c6 	bl	8003078 <HAL_GetTick>
 8005eec:	1b80      	subs	r0, r0, r6
 8005eee:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ef2:	4298      	cmp	r0, r3
 8005ef4:	d9f1      	bls.n	8005eda <HAL_RCC_OscConfig+0x496>
            return HAL_TIMEOUT;
 8005ef6:	2003      	movs	r0, #3
 8005ef8:	e0c5      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
      tickstart = HAL_GetTick();
 8005efa:	f7fd f8bd 	bl	8003078 <HAL_GetTick>
 8005efe:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005f00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f04:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005f08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005f10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f18:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8005f1c:	d008      	beq.n	8005f30 <HAL_RCC_OscConfig+0x4ec>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f1e:	f7fd f8ab 	bl	8003078 <HAL_GetTick>
 8005f22:	1b80      	subs	r0, r0, r6
 8005f24:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005f28:	4298      	cmp	r0, r3
 8005f2a:	d9f1      	bls.n	8005f10 <HAL_RCC_OscConfig+0x4cc>
          return HAL_TIMEOUT;
 8005f2c:	2003      	movs	r0, #3
 8005f2e:	e0aa      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
      tickstart = HAL_GetTick();
 8005f30:	f7fd f8a2 	bl	8003078 <HAL_GetTick>
 8005f34:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005f36:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f3a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005f3e:	f023 0301 	bic.w	r3, r3, #1
 8005f42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f4e:	f013 0f02 	tst.w	r3, #2
 8005f52:	d008      	beq.n	8005f66 <HAL_RCC_OscConfig+0x522>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f54:	f7fd f890 	bl	8003078 <HAL_GetTick>
 8005f58:	1b80      	subs	r0, r0, r6
 8005f5a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005f5e:	4298      	cmp	r0, r3
 8005f60:	d9f1      	bls.n	8005f46 <HAL_RCC_OscConfig+0x502>
          return HAL_TIMEOUT;
 8005f62:	2003      	movs	r0, #3
 8005f64:	e08f      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005f66:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	f000 808b 	beq.w	8006084 <HAL_RCC_OscConfig+0x640>
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f6e:	2d0c      	cmp	r5, #12
 8005f70:	d060      	beq.n	8006034 <HAL_RCC_OscConfig+0x5f0>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d016      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x560>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005f76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f7a:	6813      	ldr	r3, [r2, #0]
 8005f7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f80:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005f82:	f7fd f879 	bl	8003078 <HAL_GetTick>
 8005f86:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005f88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005f92:	d148      	bne.n	8006026 <HAL_RCC_OscConfig+0x5e2>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8005f94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f98:	68d1      	ldr	r1, [r2, #12]
 8005f9a:	4b41      	ldr	r3, [pc, #260]	@ (80060a0 <HAL_RCC_OscConfig+0x65c>)
 8005f9c:	400b      	ands	r3, r1
 8005f9e:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8005fa0:	2000      	movs	r0, #0
 8005fa2:	e070      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005fa4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fa8:	6813      	ldr	r3, [r2, #0]
 8005faa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fae:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005fb0:	f7fd f862 	bl	8003078 <HAL_GetTick>
 8005fb4:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005fb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005fc0:	d12a      	bne.n	8006018 <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fc2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fc6:	68d3      	ldr	r3, [r2, #12]
 8005fc8:	4936      	ldr	r1, [pc, #216]	@ (80060a4 <HAL_RCC_OscConfig+0x660>)
 8005fca:	4019      	ands	r1, r3
 8005fcc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005fce:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005fd0:	4303      	orrs	r3, r0
 8005fd2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005fd4:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005fd8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005fda:	4303      	orrs	r3, r0
 8005fdc:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8005fde:	4303      	orrs	r3, r0
 8005fe0:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8005fe2:	4303      	orrs	r3, r0
 8005fe4:	4319      	orrs	r1, r3
 8005fe6:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005fe8:	6813      	ldr	r3, [r2, #0]
 8005fea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005fee:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ff0:	68d3      	ldr	r3, [r2, #12]
 8005ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ff6:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8005ff8:	f7fd f83e 	bl	8003078 <HAL_GetTick>
 8005ffc:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005ffe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8006008:	d13e      	bne.n	8006088 <HAL_RCC_OscConfig+0x644>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800600a:	f7fd f835 	bl	8003078 <HAL_GetTick>
 800600e:	1b00      	subs	r0, r0, r4
 8006010:	280a      	cmp	r0, #10
 8006012:	d9f4      	bls.n	8005ffe <HAL_RCC_OscConfig+0x5ba>
            return HAL_TIMEOUT;
 8006014:	2003      	movs	r0, #3
 8006016:	e036      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006018:	f7fd f82e 	bl	8003078 <HAL_GetTick>
 800601c:	1b40      	subs	r0, r0, r5
 800601e:	280a      	cmp	r0, #10
 8006020:	d9c9      	bls.n	8005fb6 <HAL_RCC_OscConfig+0x572>
            return HAL_TIMEOUT;
 8006022:	2003      	movs	r0, #3
 8006024:	e02f      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006026:	f7fd f827 	bl	8003078 <HAL_GetTick>
 800602a:	1b00      	subs	r0, r0, r4
 800602c:	280a      	cmp	r0, #10
 800602e:	d9ab      	bls.n	8005f88 <HAL_RCC_OscConfig+0x544>
            return HAL_TIMEOUT;
 8006030:	2003      	movs	r0, #3
 8006032:	e028      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006034:	2b01      	cmp	r3, #1
 8006036:	d029      	beq.n	800608c <HAL_RCC_OscConfig+0x648>
        pll_config = RCC->PLLCFGR;
 8006038:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800603c:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800603e:	f003 0103 	and.w	r1, r3, #3
 8006042:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006044:	4291      	cmp	r1, r2
 8006046:	d123      	bne.n	8006090 <HAL_RCC_OscConfig+0x64c>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006048:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800604c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800604e:	428a      	cmp	r2, r1
 8006050:	d120      	bne.n	8006094 <HAL_RCC_OscConfig+0x650>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006052:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006056:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006058:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800605c:	d11c      	bne.n	8006098 <HAL_RCC_OscConfig+0x654>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800605e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8006062:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006064:	4293      	cmp	r3, r2
 8006066:	d119      	bne.n	800609c <HAL_RCC_OscConfig+0x658>
  return HAL_OK;
 8006068:	2000      	movs	r0, #0
 800606a:	e00c      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
    return HAL_ERROR;
 800606c:	2001      	movs	r0, #1
}
 800606e:	4770      	bx	lr
        return HAL_ERROR;
 8006070:	2001      	movs	r0, #1
 8006072:	e008      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
            return HAL_ERROR;
 8006074:	2001      	movs	r0, #1
 8006076:	e006      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 8006078:	2001      	movs	r0, #1
 800607a:	e004      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 800607c:	2001      	movs	r0, #1
 800607e:	e002      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
          return HAL_ERROR;
 8006080:	2001      	movs	r0, #1
 8006082:	e000      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
  return HAL_OK;
 8006084:	2000      	movs	r0, #0
}
 8006086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 8006088:	2000      	movs	r0, #0
 800608a:	e7fc      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 800608c:	2001      	movs	r0, #1
 800608e:	e7fa      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
          return HAL_ERROR;
 8006090:	2001      	movs	r0, #1
 8006092:	e7f8      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
 8006094:	2001      	movs	r0, #1
 8006096:	e7f6      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
 8006098:	2001      	movs	r0, #1
 800609a:	e7f4      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
 800609c:	2001      	movs	r0, #1
 800609e:	e7f2      	b.n	8006086 <HAL_RCC_OscConfig+0x642>
 80060a0:	eefefffc 	.word	0xeefefffc
 80060a4:	11c1808c 	.word	0x11c1808c

080060a8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80060a8:	2800      	cmp	r0, #0
 80060aa:	f000 8127 	beq.w	80062fc <HAL_RCC_ClockConfig+0x254>
{
 80060ae:	b570      	push	{r4, r5, r6, lr}
 80060b0:	460c      	mov	r4, r1
 80060b2:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80060b4:	4b93      	ldr	r3, [pc, #588]	@ (8006304 <HAL_RCC_ClockConfig+0x25c>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 0307 	and.w	r3, r3, #7
 80060bc:	428b      	cmp	r3, r1
 80060be:	d32d      	bcc.n	800611c <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060c0:	682b      	ldr	r3, [r5, #0]
 80060c2:	f013 0f02 	tst.w	r3, #2
 80060c6:	d13f      	bne.n	8006148 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80060c8:	682b      	ldr	r3, [r5, #0]
 80060ca:	f013 0f20 	tst.w	r3, #32
 80060ce:	d153      	bne.n	8006178 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80060d0:	682b      	ldr	r3, [r5, #0]
 80060d2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80060d6:	d16a      	bne.n	80061ae <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060d8:	682b      	ldr	r3, [r5, #0]
 80060da:	f013 0f04 	tst.w	r3, #4
 80060de:	f040 8083 	bne.w	80061e8 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060e2:	682b      	ldr	r3, [r5, #0]
 80060e4:	f013 0f08 	tst.w	r3, #8
 80060e8:	f040 8097 	bne.w	800621a <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060ec:	682b      	ldr	r3, [r5, #0]
 80060ee:	f013 0f01 	tst.w	r3, #1
 80060f2:	f000 80de 	beq.w	80062b2 <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060f6:	686b      	ldr	r3, [r5, #4]
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	f000 80a8 	beq.w	800624e <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060fe:	2b03      	cmp	r3, #3
 8006100:	f000 80ad 	beq.w	800625e <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006104:	2b00      	cmp	r3, #0
 8006106:	f040 80b2 	bne.w	800626e <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800610a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800610e:	6812      	ldr	r2, [r2, #0]
 8006110:	f012 0f02 	tst.w	r2, #2
 8006114:	f040 80b1 	bne.w	800627a <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8006118:	2001      	movs	r0, #1
 800611a:	e0ee      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800611c:	4a79      	ldr	r2, [pc, #484]	@ (8006304 <HAL_RCC_ClockConfig+0x25c>)
 800611e:	6813      	ldr	r3, [r2, #0]
 8006120:	f023 0307 	bic.w	r3, r3, #7
 8006124:	430b      	orrs	r3, r1
 8006126:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006128:	f7fc ffa6 	bl	8003078 <HAL_GetTick>
 800612c:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800612e:	4b75      	ldr	r3, [pc, #468]	@ (8006304 <HAL_RCC_ClockConfig+0x25c>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0307 	and.w	r3, r3, #7
 8006136:	42a3      	cmp	r3, r4
 8006138:	d0c2      	beq.n	80060c0 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800613a:	f7fc ff9d 	bl	8003078 <HAL_GetTick>
 800613e:	1b80      	subs	r0, r0, r6
 8006140:	2802      	cmp	r0, #2
 8006142:	d9f4      	bls.n	800612e <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8006144:	2003      	movs	r0, #3
 8006146:	e0d8      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006148:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800614a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800614e:	688a      	ldr	r2, [r1, #8]
 8006150:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8006154:	4313      	orrs	r3, r2
 8006156:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8006158:	f7fc ff8e 	bl	8003078 <HAL_GetTick>
 800615c:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800615e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8006168:	d1ae      	bne.n	80060c8 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800616a:	f7fc ff85 	bl	8003078 <HAL_GetTick>
 800616e:	1b80      	subs	r0, r0, r6
 8006170:	2802      	cmp	r0, #2
 8006172:	d9f4      	bls.n	800615e <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 8006174:	2003      	movs	r0, #3
 8006176:	e0c0      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8006178:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800617a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800617e:	f8d1 2108 	ldr.w	r2, [r1, #264]	@ 0x108
 8006182:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8006186:	4313      	orrs	r3, r2
 8006188:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    tickstart = HAL_GetTick();
 800618c:	f7fc ff74 	bl	8003078 <HAL_GetTick>
 8006190:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8006192:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006196:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800619a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800619e:	d197      	bne.n	80060d0 <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80061a0:	f7fc ff6a 	bl	8003078 <HAL_GetTick>
 80061a4:	1b80      	subs	r0, r0, r6
 80061a6:	2802      	cmp	r0, #2
 80061a8:	d9f3      	bls.n	8006192 <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 80061aa:	2003      	movs	r0, #3
 80061ac:	e0a5      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 80061ae:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80061b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061b4:	f8d2 3108 	ldr.w	r3, [r2, #264]	@ 0x108
 80061b8:	f023 030f 	bic.w	r3, r3, #15
 80061bc:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 80061c0:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
    tickstart = HAL_GetTick();
 80061c4:	f7fc ff58 	bl	8003078 <HAL_GetTick>
 80061c8:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80061ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80061d2:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80061d6:	f47f af7f 	bne.w	80060d8 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80061da:	f7fc ff4d 	bl	8003078 <HAL_GetTick>
 80061de:	1b80      	subs	r0, r0, r6
 80061e0:	2802      	cmp	r0, #2
 80061e2:	d9f2      	bls.n	80061ca <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 80061e4:	2003      	movs	r0, #3
 80061e6:	e088      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80061e8:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80061ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061ee:	688a      	ldr	r2, [r1, #8]
 80061f0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80061f4:	4313      	orrs	r3, r2
 80061f6:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80061f8:	f7fc ff3e 	bl	8003078 <HAL_GetTick>
 80061fc:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80061fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8006208:	f47f af6b 	bne.w	80060e2 <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800620c:	f7fc ff34 	bl	8003078 <HAL_GetTick>
 8006210:	1b80      	subs	r0, r0, r6
 8006212:	2802      	cmp	r0, #2
 8006214:	d9f3      	bls.n	80061fe <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 8006216:	2003      	movs	r0, #3
 8006218:	e06f      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800621a:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800621c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006220:	6893      	ldr	r3, [r2, #8]
 8006222:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8006226:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800622a:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800622c:	f7fc ff24 	bl	8003078 <HAL_GetTick>
 8006230:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8006232:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800623c:	f47f af56 	bne.w	80060ec <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006240:	f7fc ff1a 	bl	8003078 <HAL_GetTick>
 8006244:	1b80      	subs	r0, r0, r6
 8006246:	2802      	cmp	r0, #2
 8006248:	d9f3      	bls.n	8006232 <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 800624a:	2003      	movs	r0, #3
 800624c:	e055      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800624e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006252:	6812      	ldr	r2, [r2, #0]
 8006254:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8006258:	d10f      	bne.n	800627a <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800625a:	2001      	movs	r0, #1
 800625c:	e04d      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800625e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006262:	6812      	ldr	r2, [r2, #0]
 8006264:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8006268:	d107      	bne.n	800627a <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800626a:	2001      	movs	r0, #1
 800626c:	e045      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800626e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006272:	6812      	ldr	r2, [r2, #0]
 8006274:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8006278:	d042      	beq.n	8006300 <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800627a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800627e:	688a      	ldr	r2, [r1, #8]
 8006280:	f022 0203 	bic.w	r2, r2, #3
 8006284:	4313      	orrs	r3, r2
 8006286:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8006288:	f7fc fef6 	bl	8003078 <HAL_GetTick>
 800628c:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800628e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006298:	686a      	ldr	r2, [r5, #4]
 800629a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800629e:	d008      	beq.n	80062b2 <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062a0:	f7fc feea 	bl	8003078 <HAL_GetTick>
 80062a4:	1b80      	subs	r0, r0, r6
 80062a6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80062aa:	4298      	cmp	r0, r3
 80062ac:	d9ef      	bls.n	800628e <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 80062ae:	2003      	movs	r0, #3
 80062b0:	e023      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80062b2:	4b14      	ldr	r3, [pc, #80]	@ (8006304 <HAL_RCC_ClockConfig+0x25c>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 0307 	and.w	r3, r3, #7
 80062ba:	42a3      	cmp	r3, r4
 80062bc:	d915      	bls.n	80062ea <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062be:	4a11      	ldr	r2, [pc, #68]	@ (8006304 <HAL_RCC_ClockConfig+0x25c>)
 80062c0:	6813      	ldr	r3, [r2, #0]
 80062c2:	f023 0307 	bic.w	r3, r3, #7
 80062c6:	4323      	orrs	r3, r4
 80062c8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80062ca:	f7fc fed5 	bl	8003078 <HAL_GetTick>
 80062ce:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006304 <HAL_RCC_ClockConfig+0x25c>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0307 	and.w	r3, r3, #7
 80062d8:	42a3      	cmp	r3, r4
 80062da:	d006      	beq.n	80062ea <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80062dc:	f7fc fecc 	bl	8003078 <HAL_GetTick>
 80062e0:	1b40      	subs	r0, r0, r5
 80062e2:	2802      	cmp	r0, #2
 80062e4:	d9f4      	bls.n	80062d0 <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 80062e6:	2003      	movs	r0, #3
 80062e8:	e007      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80062ea:	f7ff fb9b 	bl	8005a24 <HAL_RCC_GetHCLKFreq>
 80062ee:	4b06      	ldr	r3, [pc, #24]	@ (8006308 <HAL_RCC_ClockConfig+0x260>)
 80062f0:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80062f2:	4b06      	ldr	r3, [pc, #24]	@ (800630c <HAL_RCC_ClockConfig+0x264>)
 80062f4:	6818      	ldr	r0, [r3, #0]
 80062f6:	f7fc febd 	bl	8003074 <HAL_InitTick>
}
 80062fa:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80062fc:	2001      	movs	r0, #1
}
 80062fe:	4770      	bx	lr
        return HAL_ERROR;
 8006300:	2001      	movs	r0, #1
 8006302:	e7fa      	b.n	80062fa <HAL_RCC_ClockConfig+0x252>
 8006304:	58004000 	.word	0x58004000
 8006308:	200000e4 	.word	0x200000e4
 800630c:	200000e8 	.word	0x200000e8

08006310 <HAL_RCC_GetPCLK1Freq>:
{
 8006310:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006312:	f7ff fb87 	bl	8005a24 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006316:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8006320:	4a02      	ldr	r2, [pc, #8]	@ (800632c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8006326:	40d8      	lsrs	r0, r3
 8006328:	bd08      	pop	{r3, pc}
 800632a:	bf00      	nop
 800632c:	08010a14 	.word	0x08010a14

08006330 <HAL_RCC_GetPCLK2Freq>:
{
 8006330:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006332:	f7ff fb77 	bl	8005a24 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006336:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8006340:	4a02      	ldr	r2, [pc, #8]	@ (800634c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8006342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8006346:	40d8      	lsrs	r0, r3
 8006348:	bd08      	pop	{r3, pc}
 800634a:	bf00      	nop
 800634c:	08010a14 	.word	0x08010a14

08006350 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006350:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006354:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8006358:	0902      	lsrs	r2, r0, #4
 800635a:	f402 227f 	and.w	r2, r2, #1044480	@ 0xff000
 800635e:	ea23 0302 	bic.w	r3, r3, r2
 8006362:	0100      	lsls	r0, r0, #4
 8006364:	f400 207f 	and.w	r0, r0, #1044480	@ 0xff000
 8006368:	4303      	orrs	r3, r0
 800636a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800636e:	4770      	bx	lr

08006370 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006370:	b570      	push	{r4, r5, r6, lr}
 8006372:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006374:	6803      	ldr	r3, [r0, #0]
 8006376:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800637a:	f040 80aa 	bne.w	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x162>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800637e:	2500      	movs	r5, #0
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006380:	6823      	ldr	r3, [r4, #0]
 8006382:	f013 0f01 	tst.w	r3, #1
 8006386:	d00a      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006388:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800638a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800638e:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8006392:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8006396:	b292      	uxth	r2, r2
 8006398:	4313      	orrs	r3, r2
 800639a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	f013 0f02 	tst.w	r3, #2
 80063a4:	d00a      	beq.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80063a6:	68a2      	ldr	r2, [r4, #8]
 80063a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063ac:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 80063b0:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 80063b4:	b292      	uxth	r2, r2
 80063b6:	4313      	orrs	r3, r2
 80063b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80063bc:	6823      	ldr	r3, [r4, #0]
 80063be:	f013 0f20 	tst.w	r3, #32
 80063c2:	d009      	beq.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80063c4:	6923      	ldr	r3, [r4, #16]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80063c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063ca:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80063ce:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80063d2:	4313      	orrs	r3, r2
 80063d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80063d8:	6823      	ldr	r3, [r4, #0]
 80063da:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80063de:	d00c      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80063e0:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80063e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063e6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80063ea:	0c08      	lsrs	r0, r1, #16
 80063ec:	0400      	lsls	r0, r0, #16
 80063ee:	ea23 0300 	bic.w	r3, r3, r0
 80063f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80063f6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80063fa:	6823      	ldr	r3, [r4, #0]
 80063fc:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8006400:	d00c      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006402:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006404:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006408:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800640c:	0c08      	lsrs	r0, r1, #16
 800640e:	0400      	lsls	r0, r0, #16
 8006410:	ea23 0300 	bic.w	r3, r3, r0
 8006414:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006418:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800641c:	6823      	ldr	r3, [r4, #0]
 800641e:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8006422:	d00c      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006424:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8006426:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800642a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800642e:	0c08      	lsrs	r0, r1, #16
 8006430:	0400      	lsls	r0, r0, #16
 8006432:	ea23 0300 	bic.w	r3, r3, r0
 8006436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800643a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800643e:	6823      	ldr	r3, [r4, #0]
 8006440:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006444:	f040 809b 	bne.w	800657e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800644e:	f040 809a 	bne.w	8006586 <HAL_RCCEx_PeriphCLKConfig+0x216>
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006452:	6823      	ldr	r3, [r4, #0]
 8006454:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006458:	f040 8099 	bne.w	800658e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800645c:	6823      	ldr	r3, [r4, #0]
 800645e:	f013 0f10 	tst.w	r3, #16
 8006462:	d00e      	beq.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006464:	68e3      	ldr	r3, [r4, #12]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006466:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800646a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800646e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006472:	4313      	orrs	r3, r2
 8006474:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006478:	68e3      	ldr	r3, [r4, #12]
 800647a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800647e:	f000 808a 	beq.w	8006596 <HAL_RCCEx_PeriphCLKConfig+0x226>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006482:	6823      	ldr	r3, [r4, #0]
 8006484:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006488:	d00f      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800648a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800648c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006490:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006494:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8006498:	4313      	orrs	r3, r2
 800649a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800649e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80064a0:	b91b      	cbnz	r3, 80064aa <HAL_RCCEx_PeriphCLKConfig+0x13a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80064a2:	68cb      	ldr	r3, [r1, #12]
 80064a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80064a8:	60cb      	str	r3, [r1, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80064aa:	6823      	ldr	r3, [r4, #0]
 80064ac:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80064b0:	d00d      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80064b2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80064b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80064b8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80064bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80064c0:	4313      	orrs	r3, r2
 80064c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80064c6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80064c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064cc:	d068      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
    }
  }

  return status;
}
 80064ce:	4628      	mov	r0, r5
 80064d0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_PWR_EnableBkUpAccess();
 80064d2:	f7ff f91d 	bl	8005710 <HAL_PWR_EnableBkUpAccess>
    tickstart = HAL_GetTick();
 80064d6:	f7fc fdcf 	bl	8003078 <HAL_GetTick>
 80064da:	4605      	mov	r5, r0
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80064dc:	4b33      	ldr	r3, [pc, #204]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80064e4:	d106      	bne.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064e6:	f7fc fdc7 	bl	8003078 <HAL_GetTick>
 80064ea:	1b40      	subs	r0, r0, r5
 80064ec:	2802      	cmp	r0, #2
 80064ee:	d9f5      	bls.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x16c>
        ret = HAL_TIMEOUT;
 80064f0:	2503      	movs	r5, #3
 80064f2:	e000      	b.n	80064f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80064f4:	2500      	movs	r5, #0
    if (ret == HAL_OK)
 80064f6:	2d00      	cmp	r5, #0
 80064f8:	f47f af42 	bne.w	8006380 <HAL_RCCEx_PeriphCLKConfig+0x10>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80064fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006504:	f403 7340 	and.w	r3, r3, #768	@ 0x300
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006508:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800650a:	429a      	cmp	r2, r3
 800650c:	d016      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800650e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006512:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 8006516:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800651a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800651e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006522:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006526:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800652a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800652e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 8006532:	f8c3 0090 	str.w	r0, [r3, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8006536:	f011 0f02 	tst.w	r1, #2
 800653a:	d10d      	bne.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      if (ret == HAL_OK)
 800653c:	2d00      	cmp	r5, #0
 800653e:	f47f af1f 	bne.w	8006380 <HAL_RCCEx_PeriphCLKConfig+0x10>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006542:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006544:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006548:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800654c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006550:	4313      	orrs	r3, r2
 8006552:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8006556:	e713      	b.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x10>
        tickstart = HAL_GetTick();
 8006558:	f7fc fd8e 	bl	8003078 <HAL_GetTick>
 800655c:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800655e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006566:	f013 0f02 	tst.w	r3, #2
 800656a:	d1e7      	bne.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800656c:	f7fc fd84 	bl	8003078 <HAL_GetTick>
 8006570:	1b83      	subs	r3, r0, r6
 8006572:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006576:	4293      	cmp	r3, r2
 8006578:	d9f1      	bls.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
            ret = HAL_TIMEOUT;
 800657a:	2503      	movs	r5, #3
 800657c:	e7de      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800657e:	6960      	ldr	r0, [r4, #20]
 8006580:	f7ff fee6 	bl	8006350 <LL_RCC_SetI2CClockSource>
 8006584:	e760      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006586:	69a0      	ldr	r0, [r4, #24]
 8006588:	f7ff fee2 	bl	8006350 <LL_RCC_SetI2CClockSource>
 800658c:	e761      	b.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800658e:	69e0      	ldr	r0, [r4, #28]
 8006590:	f7ff fede 	bl	8006350 <LL_RCC_SetI2CClockSource>
 8006594:	e762      	b.n	800645c <HAL_RCCEx_PeriphCLKConfig+0xec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006596:	68cb      	ldr	r3, [r1, #12]
 8006598:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800659c:	60cb      	str	r3, [r1, #12]
 800659e:	e770      	b.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x112>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80065a0:	68cb      	ldr	r3, [r1, #12]
 80065a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065a6:	60cb      	str	r3, [r1, #12]
 80065a8:	e791      	b.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80065aa:	bf00      	nop
 80065ac:	58000400 	.word	0x58000400

080065b0 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80065b0:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80065b2:	f890 202c 	ldrb.w	r2, [r0, #44]	@ 0x2c
 80065b6:	2a01      	cmp	r2, #1
 80065b8:	d035      	beq.n	8006626 <HAL_RTC_DeactivateAlarm+0x76>
 80065ba:	2201      	movs	r2, #1
 80065bc:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80065c0:	2202      	movs	r2, #2
 80065c2:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80065c6:	4a19      	ldr	r2, [pc, #100]	@ (800662c <HAL_RTC_DeactivateAlarm+0x7c>)
 80065c8:	20ca      	movs	r0, #202	@ 0xca
 80065ca:	6250      	str	r0, [r2, #36]	@ 0x24
 80065cc:	2053      	movs	r0, #83	@ 0x53
 80065ce:	6250      	str	r0, [r2, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 80065d0:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80065d4:	d018      	beq.n	8006608 <HAL_RTC_DeactivateAlarm+0x58>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80065d6:	4a15      	ldr	r2, [pc, #84]	@ (800662c <HAL_RTC_DeactivateAlarm+0x7c>)
 80065d8:	6991      	ldr	r1, [r2, #24]
 80065da:	f421 5108 	bic.w	r1, r1, #8704	@ 0x2200
 80065de:	6191      	str	r1, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80065e0:	6cd1      	ldr	r1, [r2, #76]	@ 0x4c
 80065e2:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80065e6:	64d1      	str	r1, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80065e8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80065ea:	f021 0102 	bic.w	r1, r1, #2
 80065ee:	6319      	str	r1, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80065f0:	2102      	movs	r1, #2
 80065f2:	65d1      	str	r1, [r2, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065f4:	4a0d      	ldr	r2, [pc, #52]	@ (800662c <HAL_RTC_DeactivateAlarm+0x7c>)
 80065f6:	21ff      	movs	r1, #255	@ 0xff
 80065f8:	6251      	str	r1, [r2, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006600:	2000      	movs	r0, #0
 8006602:	f883 002c 	strb.w	r0, [r3, #44]	@ 0x2c

  return HAL_OK;
 8006606:	4770      	bx	lr
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006608:	6991      	ldr	r1, [r2, #24]
 800660a:	f421 5188 	bic.w	r1, r1, #4352	@ 0x1100
 800660e:	6191      	str	r1, [r2, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8006610:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8006612:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8006616:	6451      	str	r1, [r2, #68]	@ 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8006618:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800661a:	f021 0101 	bic.w	r1, r1, #1
 800661e:	6319      	str	r1, [r3, #48]	@ 0x30
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006620:	2101      	movs	r1, #1
 8006622:	65d1      	str	r1, [r2, #92]	@ 0x5c
 8006624:	e7e6      	b.n	80065f4 <HAL_RTC_DeactivateAlarm+0x44>
  __HAL_LOCK(hrtc);
 8006626:	2002      	movs	r0, #2
}
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	40002800 	.word	0x40002800

08006630 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006630:	b538      	push	{r3, r4, r5, lr}
 8006632:	4604      	mov	r4, r0
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8006634:	4b0d      	ldr	r3, [pc, #52]	@ (800666c <HAL_RTC_AlarmIRQHandler+0x3c>)
 8006636:	6d5d      	ldr	r5, [r3, #84]	@ 0x54
 8006638:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800663a:	401d      	ands	r5, r3

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800663c:	f015 0f01 	tst.w	r5, #1
 8006640:	d106      	bne.n	8006650 <HAL_RTC_AlarmIRQHandler+0x20>
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8006642:	f015 0f02 	tst.w	r5, #2
 8006646:	d109      	bne.n	800665c <HAL_RTC_AlarmIRQHandler+0x2c>
    HAL_RTCEx_AlarmBEventCallback(hrtc);
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006648:	2301      	movs	r3, #1
 800664a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
}
 800664e:	bd38      	pop	{r3, r4, r5, pc}
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006650:	4b06      	ldr	r3, [pc, #24]	@ (800666c <HAL_RTC_AlarmIRQHandler+0x3c>)
 8006652:	2201      	movs	r2, #1
 8006654:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_RTC_AlarmAEventCallback(hrtc);
 8006656:	f7fc ff31 	bl	80034bc <HAL_RTC_AlarmAEventCallback>
 800665a:	e7f2      	b.n	8006642 <HAL_RTC_AlarmIRQHandler+0x12>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800665c:	4b03      	ldr	r3, [pc, #12]	@ (800666c <HAL_RTC_AlarmIRQHandler+0x3c>)
 800665e:	2202      	movs	r2, #2
 8006660:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006662:	4620      	mov	r0, r4
 8006664:	f000 f9ee 	bl	8006a44 <HAL_RTCEx_AlarmBEventCallback>
 8006668:	e7ee      	b.n	8006648 <HAL_RTC_AlarmIRQHandler+0x18>
 800666a:	bf00      	nop
 800666c:	40002800 	.word	0x40002800

08006670 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006670:	b510      	push	{r4, lr}
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8006672:	4a0b      	ldr	r2, [pc, #44]	@ (80066a0 <HAL_RTC_WaitForSynchro+0x30>)
 8006674:	68d3      	ldr	r3, [r2, #12]
 8006676:	f023 0320 	bic.w	r3, r3, #32
 800667a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800667c:	f7fc fcfc 	bl	8003078 <HAL_GetTick>
 8006680:	4604      	mov	r4, r0

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8006682:	4b07      	ldr	r3, [pc, #28]	@ (80066a0 <HAL_RTC_WaitForSynchro+0x30>)
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	f013 0f20 	tst.w	r3, #32
 800668a:	d107      	bne.n	800669c <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800668c:	f7fc fcf4 	bl	8003078 <HAL_GetTick>
 8006690:	1b00      	subs	r0, r0, r4
 8006692:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8006696:	d9f4      	bls.n	8006682 <HAL_RTC_WaitForSynchro+0x12>
    {
      return HAL_TIMEOUT;
 8006698:	2003      	movs	r0, #3
 800669a:	e000      	b.n	800669e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800669c:	2000      	movs	r0, #0
}
 800669e:	bd10      	pop	{r4, pc}
 80066a0:	40002800 	.word	0x40002800

080066a4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80066a4:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80066a6:	4b11      	ldr	r3, [pc, #68]	@ (80066ec <RTC_EnterInitMode+0x48>)
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80066ae:	d002      	beq.n	80066b6 <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 80066b0:	2400      	movs	r4, #0
      }
    }
  }

  return status;
}
 80066b2:	4620      	mov	r0, r4
 80066b4:	bd70      	pop	{r4, r5, r6, pc}
 80066b6:	4606      	mov	r6, r0
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80066b8:	4a0c      	ldr	r2, [pc, #48]	@ (80066ec <RTC_EnterInitMode+0x48>)
 80066ba:	68d3      	ldr	r3, [r2, #12]
 80066bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066c0:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 80066c2:	f7fc fcd9 	bl	8003078 <HAL_GetTick>
 80066c6:	4605      	mov	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 80066c8:	2400      	movs	r4, #0
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80066ca:	4b08      	ldr	r3, [pc, #32]	@ (80066ec <RTC_EnterInitMode+0x48>)
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80066d2:	d1ee      	bne.n	80066b2 <RTC_EnterInitMode+0xe>
 80066d4:	2c03      	cmp	r4, #3
 80066d6:	d0ec      	beq.n	80066b2 <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80066d8:	f7fc fcce 	bl	8003078 <HAL_GetTick>
 80066dc:	1b43      	subs	r3, r0, r5
 80066de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80066e2:	d9f2      	bls.n	80066ca <RTC_EnterInitMode+0x26>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80066e4:	2403      	movs	r4, #3
 80066e6:	f886 402d 	strb.w	r4, [r6, #45]	@ 0x2d
 80066ea:	e7ee      	b.n	80066ca <RTC_EnterInitMode+0x26>
 80066ec:	40002800 	.word	0x40002800

080066f0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80066f0:	b510      	push	{r4, lr}
 80066f2:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80066f4:	4b10      	ldr	r3, [pc, #64]	@ (8006738 <RTC_ExitInitMode+0x48>)
 80066f6:	68da      	ldr	r2, [r3, #12]
 80066f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80066fc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80066fe:	699b      	ldr	r3, [r3, #24]
 8006700:	f013 0f20 	tst.w	r3, #32
 8006704:	d106      	bne.n	8006714 <RTC_ExitInitMode+0x24>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006706:	f7ff ffb3 	bl	8006670 <HAL_RTC_WaitForSynchro>
 800670a:	b198      	cbz	r0, 8006734 <RTC_ExitInitMode+0x44>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800670c:	2003      	movs	r0, #3
 800670e:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8006712:	e00f      	b.n	8006734 <RTC_ExitInitMode+0x44>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006714:	4a08      	ldr	r2, [pc, #32]	@ (8006738 <RTC_ExitInitMode+0x48>)
 8006716:	6993      	ldr	r3, [r2, #24]
 8006718:	f023 0320 	bic.w	r3, r3, #32
 800671c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800671e:	f7ff ffa7 	bl	8006670 <HAL_RTC_WaitForSynchro>
 8006722:	b110      	cbz	r0, 800672a <RTC_ExitInitMode+0x3a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006724:	2003      	movs	r0, #3
 8006726:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800672a:	4a03      	ldr	r2, [pc, #12]	@ (8006738 <RTC_ExitInitMode+0x48>)
 800672c:	6993      	ldr	r3, [r2, #24]
 800672e:	f043 0320 	orr.w	r3, r3, #32
 8006732:	6193      	str	r3, [r2, #24]
  }

  return status;
}
 8006734:	bd10      	pop	{r4, pc}
 8006736:	bf00      	nop
 8006738:	40002800 	.word	0x40002800

0800673c <HAL_RTC_Init>:
  if (hrtc != NULL)
 800673c:	2800      	cmp	r0, #0
 800673e:	d055      	beq.n	80067ec <HAL_RTC_Init+0xb0>
{
 8006740:	b510      	push	{r4, lr}
 8006742:	4604      	mov	r4, r0
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006744:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8006748:	b163      	cbz	r3, 8006764 <HAL_RTC_Init+0x28>
    hrtc->State = HAL_RTC_STATE_BUSY;
 800674a:	2302      	movs	r3, #2
 800674c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006750:	4b27      	ldr	r3, [pc, #156]	@ (80067f0 <HAL_RTC_Init+0xb4>)
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	f013 0f10 	tst.w	r3, #16
 8006758:	d009      	beq.n	800676e <HAL_RTC_Init+0x32>
      hrtc->State = HAL_RTC_STATE_READY;
 800675a:	2301      	movs	r3, #1
 800675c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8006760:	2000      	movs	r0, #0
}
 8006762:	bd10      	pop	{r4, pc}
      hrtc->Lock = HAL_UNLOCKED;
 8006764:	f880 302c 	strb.w	r3, [r0, #44]	@ 0x2c
      HAL_RTC_MspInit(hrtc);
 8006768:	f7fc fb16 	bl	8002d98 <HAL_RTC_MspInit>
 800676c:	e7ed      	b.n	800674a <HAL_RTC_Init+0xe>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800676e:	4b20      	ldr	r3, [pc, #128]	@ (80067f0 <HAL_RTC_Init+0xb4>)
 8006770:	22ca      	movs	r2, #202	@ 0xca
 8006772:	625a      	str	r2, [r3, #36]	@ 0x24
 8006774:	2253      	movs	r2, #83	@ 0x53
 8006776:	625a      	str	r2, [r3, #36]	@ 0x24
      status = RTC_EnterInitMode(hrtc);
 8006778:	4620      	mov	r0, r4
 800677a:	f7ff ff93 	bl	80066a4 <RTC_EnterInitMode>
      if (status == HAL_OK)
 800677e:	b118      	cbz	r0, 8006788 <HAL_RTC_Init+0x4c>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006780:	4b1b      	ldr	r3, [pc, #108]	@ (80067f0 <HAL_RTC_Init+0xb4>)
 8006782:	22ff      	movs	r2, #255	@ 0xff
 8006784:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8006786:	e7ec      	b.n	8006762 <HAL_RTC_Init+0x26>
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8006788:	4b19      	ldr	r3, [pc, #100]	@ (80067f0 <HAL_RTC_Init+0xb4>)
 800678a:	699a      	ldr	r2, [r3, #24]
 800678c:	f022 628e 	bic.w	r2, r2, #74448896	@ 0x4700000
 8006790:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006794:	619a      	str	r2, [r3, #24]
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8006796:	6999      	ldr	r1, [r3, #24]
 8006798:	6862      	ldr	r2, [r4, #4]
 800679a:	6920      	ldr	r0, [r4, #16]
 800679c:	4302      	orrs	r2, r0
 800679e:	69a0      	ldr	r0, [r4, #24]
 80067a0:	4302      	orrs	r2, r0
 80067a2:	430a      	orrs	r2, r1
 80067a4:	619a      	str	r2, [r3, #24]
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80067a6:	68e2      	ldr	r2, [r4, #12]
 80067a8:	68a1      	ldr	r1, [r4, #8]
 80067aa:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80067ae:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80067b0:	68da      	ldr	r2, [r3, #12]
 80067b2:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 80067b6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80067b8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80067ba:	4301      	orrs	r1, r0
 80067bc:	430a      	orrs	r2, r1
 80067be:	60da      	str	r2, [r3, #12]
        status = RTC_ExitInitMode(hrtc);
 80067c0:	4620      	mov	r0, r4
 80067c2:	f7ff ff95 	bl	80066f0 <RTC_ExitInitMode>
        if (status == HAL_OK)
 80067c6:	b118      	cbz	r0, 80067d0 <HAL_RTC_Init+0x94>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80067c8:	4b09      	ldr	r3, [pc, #36]	@ (80067f0 <HAL_RTC_Init+0xb4>)
 80067ca:	22ff      	movs	r2, #255	@ 0xff
 80067cc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 80067ce:	e7c8      	b.n	8006762 <HAL_RTC_Init+0x26>
          MODIFY_REG(RTC->CR, \
 80067d0:	4907      	ldr	r1, [pc, #28]	@ (80067f0 <HAL_RTC_Init+0xb4>)
 80067d2:	698b      	ldr	r3, [r1, #24]
 80067d4:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80067d8:	6a22      	ldr	r2, [r4, #32]
 80067da:	69e0      	ldr	r0, [r4, #28]
 80067dc:	4302      	orrs	r2, r0
 80067de:	6960      	ldr	r0, [r4, #20]
 80067e0:	4302      	orrs	r2, r0
 80067e2:	4313      	orrs	r3, r2
 80067e4:	618b      	str	r3, [r1, #24]
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80067e6:	23ff      	movs	r3, #255	@ 0xff
 80067e8:	624b      	str	r3, [r1, #36]	@ 0x24
    if (status == HAL_OK)
 80067ea:	e7b6      	b.n	800675a <HAL_RTC_Init+0x1e>
  HAL_StatusTypeDef status = HAL_ERROR;
 80067ec:	2001      	movs	r0, #1
}
 80067ee:	4770      	bx	lr
 80067f0:	40002800 	.word	0x40002800

080067f4 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80067f4:	2300      	movs	r3, #0
  uint8_t tmp_Value = Value;

  while (tmp_Value >= 10U)
 80067f6:	e002      	b.n	80067fe <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 80067f8:	3301      	adds	r3, #1
    tmp_Value -= 10U;
 80067fa:	380a      	subs	r0, #10
 80067fc:	b2c0      	uxtb	r0, r0
  while (tmp_Value >= 10U)
 80067fe:	2809      	cmp	r0, #9
 8006800:	d8fa      	bhi.n	80067f8 <RTC_ByteToBcd2+0x4>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8006802:	011b      	lsls	r3, r3, #4
 8006804:	b2db      	uxtb	r3, r3
}
 8006806:	4318      	orrs	r0, r3
 8006808:	4770      	bx	lr
	...

0800680c <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 800680c:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 8006810:	2b01      	cmp	r3, #1
 8006812:	f000 80b0 	beq.w	8006976 <HAL_RTC_SetAlarm_IT+0x16a>
{
 8006816:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800681a:	4605      	mov	r5, r0
 800681c:	460c      	mov	r4, r1
  __HAL_LOCK(hrtc);
 800681e:	2301      	movs	r3, #1
 8006820:	f880 302c 	strb.w	r3, [r0, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006824:	2302      	movs	r3, #2
 8006826:	f880 302d 	strb.w	r3, [r0, #45]	@ 0x2d
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800682a:	4b54      	ldr	r3, [pc, #336]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 800682c:	68de      	ldr	r6, [r3, #12]
 800682e:	f406 7640 	and.w	r6, r6, #768	@ 0x300
  if (binaryMode != RTC_BINARY_ONLY)
 8006832:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
 8006836:	d043      	beq.n	80068c0 <HAL_RTC_SetAlarm_IT+0xb4>
    if (Format == RTC_FORMAT_BIN)
 8006838:	bb12      	cbnz	r2, 8006880 <HAL_RTC_SetAlarm_IT+0x74>
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006840:	d101      	bne.n	8006846 <HAL_RTC_SetAlarm_IT+0x3a>
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006842:	2300      	movs	r3, #0
 8006844:	70cb      	strb	r3, [r1, #3]
      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8006846:	f8d4 8014 	ldr.w	r8, [r4, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800684a:	7820      	ldrb	r0, [r4, #0]
 800684c:	f7ff ffd2 	bl	80067f4 <RTC_ByteToBcd2>
 8006850:	0407      	lsls	r7, r0, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006852:	7860      	ldrb	r0, [r4, #1]
 8006854:	f7ff ffce 	bl	80067f4 <RTC_ByteToBcd2>
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006858:	ea47 2700 	orr.w	r7, r7, r0, lsl #8
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800685c:	78a0      	ldrb	r0, [r4, #2]
 800685e:	f7ff ffc9 	bl	80067f4 <RTC_ByteToBcd2>
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006862:	4307      	orrs	r7, r0
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006864:	78e3      	ldrb	r3, [r4, #3]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006866:	ea47 5783 	orr.w	r7, r7, r3, lsl #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800686a:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800686e:	f7ff ffc1 	bl	80067f4 <RTC_ByteToBcd2>
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006872:	ea47 6000 	orr.w	r0, r7, r0, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006876:	6a23      	ldr	r3, [r4, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006878:	4318      	orrs	r0, r3
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800687a:	ea48 0000 	orr.w	r0, r8, r0
 800687e:	e020      	b.n	80068c2 <HAL_RTC_SetAlarm_IT+0xb6>
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8006880:	6948      	ldr	r0, [r1, #20]
 8006882:	f1b0 3f80 	cmp.w	r0, #2155905152	@ 0x80808080
 8006886:	d009      	beq.n	800689c <HAL_RTC_SetAlarm_IT+0x90>
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8006888:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800688c:	d006      	beq.n	800689c <HAL_RTC_SetAlarm_IT+0x90>
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800688e:	4b3b      	ldr	r3, [pc, #236]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006896:	d101      	bne.n	800689c <HAL_RTC_SetAlarm_IT+0x90>
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006898:	2300      	movs	r3, #0
 800689a:	70cb      	strb	r3, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800689c:	7822      	ldrb	r2, [r4, #0]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800689e:	7863      	ldrb	r3, [r4, #1]
 80068a0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80068a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80068a6:	78a2      	ldrb	r2, [r4, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80068a8:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80068aa:	78e2      	ldrb	r2, [r4, #3]
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80068ac:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80068b0:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80068b4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80068b8:	6a22      	ldr	r2, [r4, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80068ba:	4313      	orrs	r3, r2
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80068bc:	4318      	orrs	r0, r3
 80068be:	e000      	b.n	80068c2 <HAL_RTC_SetAlarm_IT+0xb6>
  uint32_t tmpreg = 0;
 80068c0:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80068c2:	4b2e      	ldr	r3, [pc, #184]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 80068c4:	22ca      	movs	r2, #202	@ 0xca
 80068c6:	625a      	str	r2, [r3, #36]	@ 0x24
 80068c8:	2253      	movs	r2, #83	@ 0x53
 80068ca:	625a      	str	r2, [r3, #36]	@ 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 80068cc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80068ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068d2:	d02a      	beq.n	800692a <HAL_RTC_SetAlarm_IT+0x11e>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80068d4:	4b29      	ldr	r3, [pc, #164]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 80068d6:	699a      	ldr	r2, [r3, #24]
 80068d8:	f422 5208 	bic.w	r2, r2, #8704	@ 0x2200
 80068dc:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80068de:	2202      	movs	r2, #2
 80068e0:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 80068e2:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
 80068e6:	d040      	beq.n	800696a <HAL_RTC_SetAlarm_IT+0x15e>
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80068e8:	4b24      	ldr	r3, [pc, #144]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 80068ea:	6498      	str	r0, [r3, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80068ec:	69a2      	ldr	r2, [r4, #24]
 80068ee:	64da      	str	r2, [r3, #76]	@ 0x4c
    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80068f0:	6862      	ldr	r2, [r4, #4]
 80068f2:	4b22      	ldr	r3, [pc, #136]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 80068f4:	675a      	str	r2, [r3, #116]	@ 0x74
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80068f6:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 80068f8:	f042 0202 	orr.w	r2, r2, #2
 80068fc:	632a      	str	r2, [r5, #48]	@ 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80068fe:	699a      	ldr	r2, [r3, #24]
 8006900:	f442 5208 	orr.w	r2, r2, #8704	@ 0x2200
 8006904:	619a      	str	r2, [r3, #24]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006906:	4a1e      	ldr	r2, [pc, #120]	@ (8006980 <HAL_RTC_SetAlarm_IT+0x174>)
 8006908:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 800690c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006910:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006914:	4b19      	ldr	r3, [pc, #100]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 8006916:	22ff      	movs	r2, #255	@ 0xff
 8006918:	625a      	str	r2, [r3, #36]	@ 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 800691a:	2301      	movs	r3, #1
 800691c:	f885 302d 	strb.w	r3, [r5, #45]	@ 0x2d
  __HAL_UNLOCK(hrtc);
 8006920:	2000      	movs	r0, #0
 8006922:	f885 002c 	strb.w	r0, [r5, #44]	@ 0x2c
}
 8006926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800692a:	4b14      	ldr	r3, [pc, #80]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 800692c:	699a      	ldr	r2, [r3, #24]
 800692e:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 8006932:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006934:	2201      	movs	r2, #1
 8006936:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 8006938:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
 800693c:	d00f      	beq.n	800695e <HAL_RTC_SetAlarm_IT+0x152>
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800693e:	4b0f      	ldr	r3, [pc, #60]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 8006940:	6418      	str	r0, [r3, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8006942:	69a2      	ldr	r2, [r4, #24]
 8006944:	645a      	str	r2, [r3, #68]	@ 0x44
    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8006946:	6862      	ldr	r2, [r4, #4]
 8006948:	4b0c      	ldr	r3, [pc, #48]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 800694a:	671a      	str	r2, [r3, #112]	@ 0x70
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800694c:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 800694e:	f042 0201 	orr.w	r2, r2, #1
 8006952:	632a      	str	r2, [r5, #48]	@ 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006954:	699a      	ldr	r2, [r3, #24]
 8006956:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
 800695a:	619a      	str	r2, [r3, #24]
 800695c:	e7d3      	b.n	8006906 <HAL_RTC_SetAlarm_IT+0xfa>
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800695e:	69a3      	ldr	r3, [r4, #24]
 8006960:	69e2      	ldr	r2, [r4, #28]
 8006962:	4313      	orrs	r3, r2
 8006964:	4a05      	ldr	r2, [pc, #20]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 8006966:	6453      	str	r3, [r2, #68]	@ 0x44
 8006968:	e7ed      	b.n	8006946 <HAL_RTC_SetAlarm_IT+0x13a>
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800696a:	69a3      	ldr	r3, [r4, #24]
 800696c:	69e2      	ldr	r2, [r4, #28]
 800696e:	4313      	orrs	r3, r2
 8006970:	4a02      	ldr	r2, [pc, #8]	@ (800697c <HAL_RTC_SetAlarm_IT+0x170>)
 8006972:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006974:	e7bc      	b.n	80068f0 <HAL_RTC_SetAlarm_IT+0xe4>
  __HAL_LOCK(hrtc);
 8006976:	2002      	movs	r0, #2
}
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	40002800 	.word	0x40002800
 8006980:	58000800 	.word	0x58000800

08006984 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006984:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 8006988:	2b01      	cmp	r3, #1
 800698a:	d017      	beq.n	80069bc <HAL_RTCEx_EnableBypassShadow+0x38>
 800698c:	2101      	movs	r1, #1
 800698e:	f880 102c 	strb.w	r1, [r0, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006992:	2302      	movs	r3, #2
 8006994:	f880 302d 	strb.w	r3, [r0, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006998:	4b09      	ldr	r3, [pc, #36]	@ (80069c0 <HAL_RTCEx_EnableBypassShadow+0x3c>)
 800699a:	22ca      	movs	r2, #202	@ 0xca
 800699c:	625a      	str	r2, [r3, #36]	@ 0x24
 800699e:	2253      	movs	r2, #83	@ 0x53
 80069a0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80069a2:	699a      	ldr	r2, [r3, #24]
 80069a4:	f042 0220 	orr.w	r2, r2, #32
 80069a8:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069aa:	22ff      	movs	r2, #255	@ 0xff
 80069ac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80069ae:	f880 102d 	strb.w	r1, [r0, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80069b2:	2300      	movs	r3, #0
 80069b4:	f880 302c 	strb.w	r3, [r0, #44]	@ 0x2c

  return HAL_OK;
 80069b8:	4618      	mov	r0, r3
 80069ba:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 80069bc:	2002      	movs	r0, #2
}
 80069be:	4770      	bx	lr
 80069c0:	40002800 	.word	0x40002800

080069c4 <HAL_RTCEx_SetSSRU_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80069c4:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d020      	beq.n	8006a0e <HAL_RTCEx_SetSSRU_IT+0x4a>
{
 80069cc:	b410      	push	{r4}
  __HAL_LOCK(hrtc);
 80069ce:	2101      	movs	r1, #1
 80069d0:	f880 102c 	strb.w	r1, [r0, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80069d4:	2302      	movs	r3, #2
 80069d6:	f880 302d 	strb.w	r3, [r0, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069da:	4b0e      	ldr	r3, [pc, #56]	@ (8006a14 <HAL_RTCEx_SetSSRU_IT+0x50>)
 80069dc:	22ca      	movs	r2, #202	@ 0xca
 80069de:	625a      	str	r2, [r3, #36]	@ 0x24
 80069e0:	2253      	movs	r2, #83	@ 0x53
 80069e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 80069e4:	699a      	ldr	r2, [r3, #24]
 80069e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80069ea:	619a      	str	r2, [r3, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 80069ec:	4c0a      	ldr	r4, [pc, #40]	@ (8006a18 <HAL_RTCEx_SetSSRU_IT+0x54>)
 80069ee:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 80069f2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80069f6:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069fa:	22ff      	movs	r2, #255	@ 0xff
 80069fc:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80069fe:	f880 102d 	strb.w	r1, [r0, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006a02:	2300      	movs	r3, #0
 8006a04:	f880 302c 	strb.w	r3, [r0, #44]	@ 0x2c

  return HAL_OK;
 8006a08:	4618      	mov	r0, r3
}
 8006a0a:	bc10      	pop	{r4}
 8006a0c:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8006a0e:	2002      	movs	r0, #2
}
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	40002800 	.word	0x40002800
 8006a18:	58000800 	.word	0x58000800

08006a1c <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006a1c:	b510      	push	{r4, lr}
 8006a1e:	4604      	mov	r4, r0
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8006a20:	4b07      	ldr	r3, [pc, #28]	@ (8006a40 <HAL_RTCEx_SSRUIRQHandler+0x24>)
 8006a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a24:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006a28:	d103      	bne.n	8006a32 <HAL_RTCEx_SSRUIRQHandler+0x16>
    HAL_RTCEx_SSRUEventCallback(hrtc);
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
}
 8006a30:	bd10      	pop	{r4, pc}
    RTC->SCR = RTC_SCR_CSSRUF;
 8006a32:	4b03      	ldr	r3, [pc, #12]	@ (8006a40 <HAL_RTCEx_SSRUIRQHandler+0x24>)
 8006a34:	2240      	movs	r2, #64	@ 0x40
 8006a36:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8006a38:	f7fc fd44 	bl	80034c4 <HAL_RTCEx_SSRUEventCallback>
 8006a3c:	e7f5      	b.n	8006a2a <HAL_RTCEx_SSRUIRQHandler+0xe>
 8006a3e:	bf00      	nop
 8006a40:	40002800 	.word	0x40002800

08006a44 <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8006a44:	4770      	bx	lr

08006a46 <HAL_RTCEx_BKUPWrite>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8006a46:	0089      	lsls	r1, r1, #2
 8006a48:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 8006a4c:	f501 4131 	add.w	r1, r1, #45312	@ 0xb100

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006a50:	600a      	str	r2, [r1, #0]
}
 8006a52:	4770      	bx	lr

08006a54 <HAL_RTCEx_BKUPRead>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8006a54:	0089      	lsls	r1, r1, #2
 8006a56:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 8006a5a:	f501 4131 	add.w	r1, r1, #45312	@ 0xb100

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006a5e:	6808      	ldr	r0, [r1, #0]
}
 8006a60:	4770      	bx	lr
	...

08006a64 <SUBGHZSPI_Init>:
{
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006a64:	4b07      	ldr	r3, [pc, #28]	@ (8006a84 <SUBGHZSPI_Init+0x20>)
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a6c:	601a      	str	r2, [r3, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8006a6e:	f440 7041 	orr.w	r0, r0, #772	@ 0x304
 8006a72:	6018      	str	r0, [r3, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8006a74:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8006a78:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a80:	601a      	str	r2, [r3, #0]
}
 8006a82:	4770      	bx	lr
 8006a84:	58010000 	.word	0x58010000

08006a88 <HAL_SUBGHZ_Init>:
{
 8006a88:	b530      	push	{r4, r5, lr}
 8006a8a:	b083      	sub	sp, #12
  if (hsubghz == NULL)
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	d05d      	beq.n	8006b4c <HAL_SUBGHZ_Init+0xc4>
 8006a90:	4604      	mov	r4, r0
  subghz_state = hsubghz->State;
 8006a92:	7983      	ldrb	r3, [r0, #6]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8006a94:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8006a98:	b10b      	cbz	r3, 8006a9e <HAL_SUBGHZ_Init+0x16>
 8006a9a:	2d03      	cmp	r5, #3
 8006a9c:	d10b      	bne.n	8006ab6 <HAL_SUBGHZ_Init+0x2e>
    hsubghz->Lock = HAL_UNLOCKED;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	7163      	strb	r3, [r4, #5]
    HAL_SUBGHZ_MspInit(hsubghz);
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	f7fc fa72 	bl	8002f8c <HAL_SUBGHZ_MspInit>
  SET_BIT(EXTI->IMR2, ExtiLine);
 8006aa8:	4a29      	ldr	r2, [pc, #164]	@ (8006b50 <HAL_SUBGHZ_Init+0xc8>)
 8006aaa:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006aae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006ab2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8006ab6:	b185      	cbz	r5, 8006ada <HAL_SUBGHZ_Init+0x52>
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8006ab8:	4b26      	ldr	r3, [pc, #152]	@ (8006b54 <HAL_SUBGHZ_Init+0xcc>)
 8006aba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006abe:	619a      	str	r2, [r3, #24]
    status = HAL_OK;
 8006ac0:	2500      	movs	r5, #0
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8006ac2:	6820      	ldr	r0, [r4, #0]
 8006ac4:	f7ff ffce 	bl	8006a64 <SUBGHZSPI_Init>
    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	7123      	strb	r3, [r4, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8006acc:	2300      	movs	r3, #0
 8006ace:	60a3      	str	r3, [r4, #8]
  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	71a3      	strb	r3, [r4, #6]
}
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	b003      	add	sp, #12
 8006ad8:	bd30      	pop	{r4, r5, pc}
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006ada:	2302      	movs	r3, #2
 8006adc:	71a3      	strb	r3, [r4, #6]
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8006ade:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ae2:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8006ae6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006aea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006aee:	4b1a      	ldr	r3, [pc, #104]	@ (8006b58 <HAL_SUBGHZ_Init+0xd0>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006af6:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006afa:	2264      	movs	r2, #100	@ 0x64
 8006afc:	fb02 f303 	mul.w	r3, r2, r3
 8006b00:	9301      	str	r3, [sp, #4]
 8006b02:	e014      	b.n	8006b2e <HAL_SUBGHZ_Init+0xa6>
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006b04:	2501      	movs	r5, #1
 8006b06:	60a5      	str	r5, [r4, #8]
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006b08:	4b12      	ldr	r3, [pc, #72]	@ (8006b54 <HAL_SUBGHZ_Init+0xcc>)
 8006b0a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8006b0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8006b16:	689a      	ldr	r2, [r3, #8]
 8006b18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b1c:	609a      	str	r2, [r3, #8]
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8006b1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b22:	619a      	str	r2, [r3, #24]
  if (status == HAL_OK)
 8006b24:	2d00      	cmp	r5, #0
 8006b26:	d1d3      	bne.n	8006ad0 <HAL_SUBGHZ_Init+0x48>
 8006b28:	e7cb      	b.n	8006ac2 <HAL_SUBGHZ_Init+0x3a>
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d0ec      	beq.n	8006b08 <HAL_SUBGHZ_Init+0x80>
      if (count == 0U)
 8006b2e:	9b01      	ldr	r3, [sp, #4]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d0e7      	beq.n	8006b04 <HAL_SUBGHZ_Init+0x7c>
      count--;
 8006b34:	9b01      	ldr	r3, [sp, #4]
 8006b36:	3b01      	subs	r3, #1
 8006b38:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8006b3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b42:	f413 4380 	ands.w	r3, r3, #16384	@ 0x4000
 8006b46:	d0f0      	beq.n	8006b2a <HAL_SUBGHZ_Init+0xa2>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e7ee      	b.n	8006b2a <HAL_SUBGHZ_Init+0xa2>
    return status;
 8006b4c:	2501      	movs	r5, #1
 8006b4e:	e7c1      	b.n	8006ad4 <HAL_SUBGHZ_Init+0x4c>
 8006b50:	58000800 	.word	0x58000800
 8006b54:	58000400 	.word	0x58000400
 8006b58:	200000e4 	.word	0x200000e4

08006b5c <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8006b5c:	b082      	sub	sp, #8
 8006b5e:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006b60:	4b1a      	ldr	r3, [pc, #104]	@ (8006bcc <SUBGHZSPI_Transmit+0x70>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006b68:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006b6c:	2064      	movs	r0, #100	@ 0x64
 8006b6e:	fb00 f303 	mul.w	r3, r0, r3
 8006b72:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006b74:	9b01      	ldr	r3, [sp, #4]
 8006b76:	b14b      	cbz	r3, 8006b8c <SUBGHZSPI_Transmit+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8006b78:	9b01      	ldr	r3, [sp, #4]
 8006b7a:	3b01      	subs	r3, #1
 8006b7c:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006b7e:	4b14      	ldr	r3, [pc, #80]	@ (8006bd0 <SUBGHZSPI_Transmit+0x74>)
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	f013 0f02 	tst.w	r3, #2
 8006b86:	d0f5      	beq.n	8006b74 <SUBGHZSPI_Transmit+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8006b88:	2000      	movs	r0, #0
 8006b8a:	e001      	b.n	8006b90 <SUBGHZSPI_Transmit+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006b8c:	2001      	movs	r0, #1
 8006b8e:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = Data;
 8006b90:	4b0f      	ldr	r3, [pc, #60]	@ (8006bd0 <SUBGHZSPI_Transmit+0x74>)
 8006b92:	7319      	strb	r1, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006b94:	4b0d      	ldr	r3, [pc, #52]	@ (8006bcc <SUBGHZSPI_Transmit+0x70>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006b9c:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006ba0:	2164      	movs	r1, #100	@ 0x64
 8006ba2:	fb01 f303 	mul.w	r3, r1, r3
 8006ba6:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8006ba8:	9b01      	ldr	r3, [sp, #4]
 8006baa:	b143      	cbz	r3, 8006bbe <SUBGHZSPI_Transmit+0x62>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8006bac:	9b01      	ldr	r3, [sp, #4]
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006bb2:	4b07      	ldr	r3, [pc, #28]	@ (8006bd0 <SUBGHZSPI_Transmit+0x74>)
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	f013 0f01 	tst.w	r3, #1
 8006bba:	d0f5      	beq.n	8006ba8 <SUBGHZSPI_Transmit+0x4c>
 8006bbc:	e001      	b.n	8006bc2 <SUBGHZSPI_Transmit+0x66>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006bbe:	2001      	movs	r0, #1
 8006bc0:	6090      	str	r0, [r2, #8]

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8006bc2:	4b03      	ldr	r3, [pc, #12]	@ (8006bd0 <SUBGHZSPI_Transmit+0x74>)
 8006bc4:	68db      	ldr	r3, [r3, #12]

  return status;
}
 8006bc6:	b002      	add	sp, #8
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	200000e4 	.word	0x200000e4
 8006bd0:	58010000 	.word	0x58010000

08006bd4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8006bd4:	b082      	sub	sp, #8
 8006bd6:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8006c4c <SUBGHZSPI_Receive+0x78>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006be0:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006be4:	2064      	movs	r0, #100	@ 0x64
 8006be6:	fb00 f303 	mul.w	r3, r0, r3
 8006bea:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006bec:	9b01      	ldr	r3, [sp, #4]
 8006bee:	b14b      	cbz	r3, 8006c04 <SUBGHZSPI_Receive+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8006bf0:	9b01      	ldr	r3, [sp, #4]
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006bf6:	4b16      	ldr	r3, [pc, #88]	@ (8006c50 <SUBGHZSPI_Receive+0x7c>)
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	f013 0f02 	tst.w	r3, #2
 8006bfe:	d0f5      	beq.n	8006bec <SUBGHZSPI_Receive+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8006c00:	2000      	movs	r0, #0
 8006c02:	e001      	b.n	8006c08 <SUBGHZSPI_Receive+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006c04:	2001      	movs	r0, #1
 8006c06:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = SUBGHZ_DUMMY_DATA;
 8006c08:	4b11      	ldr	r3, [pc, #68]	@ (8006c50 <SUBGHZSPI_Receive+0x7c>)
 8006c0a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8006c0e:	f883 c00c 	strb.w	ip, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006c12:	4b0e      	ldr	r3, [pc, #56]	@ (8006c4c <SUBGHZSPI_Receive+0x78>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006c1a:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006c1e:	f04f 0c64 	mov.w	ip, #100	@ 0x64
 8006c22:	fb0c f303 	mul.w	r3, ip, r3
 8006c26:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8006c28:	9b01      	ldr	r3, [sp, #4]
 8006c2a:	b143      	cbz	r3, 8006c3e <SUBGHZSPI_Receive+0x6a>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8006c2c:	9b01      	ldr	r3, [sp, #4]
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006c32:	4b07      	ldr	r3, [pc, #28]	@ (8006c50 <SUBGHZSPI_Receive+0x7c>)
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f013 0f01 	tst.w	r3, #1
 8006c3a:	d0f5      	beq.n	8006c28 <SUBGHZSPI_Receive+0x54>
 8006c3c:	e001      	b.n	8006c42 <SUBGHZSPI_Receive+0x6e>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006c3e:	2001      	movs	r0, #1
 8006c40:	6090      	str	r0, [r2, #8]

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8006c42:	4b03      	ldr	r3, [pc, #12]	@ (8006c50 <SUBGHZSPI_Receive+0x7c>)
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	700b      	strb	r3, [r1, #0]

  return status;
}
 8006c48:	b002      	add	sp, #8
 8006c4a:	4770      	bx	lr
 8006c4c:	200000e4 	.word	0x200000e4
 8006c50:	58010000 	.word	0x58010000

08006c54 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006c54:	b082      	sub	sp, #8
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8006c56:	4b13      	ldr	r3, [pc, #76]	@ (8006ca4 <SUBGHZ_WaitOnBusy+0x50>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006c5e:	f3c3 434b 	ubfx	r3, r3, #17, #12
 8006c62:	2264      	movs	r2, #100	@ 0x64
 8006c64:	fb02 f303 	mul.w	r3, r2, r3
 8006c68:	9301      	str	r3, [sp, #4]
 8006c6a:	e006      	b.n	8006c7a <SUBGHZ_WaitOnBusy+0x26>
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();

    if (count == 0U)
    {
      status  = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8006c6c:	2302      	movs	r3, #2
 8006c6e:	6083      	str	r3, [r0, #8]
      status  = HAL_ERROR;
 8006c70:	2001      	movs	r0, #1
    }
    count--;
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);

  return status;
}
 8006c72:	b002      	add	sp, #8
 8006c74:	4770      	bx	lr
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8006c76:	4213      	tst	r3, r2
 8006c78:	d012      	beq.n	8006ca0 <SUBGHZ_WaitOnBusy+0x4c>
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8006c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca8 <SUBGHZ_WaitOnBusy+0x54>)
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	f013 0304 	ands.w	r3, r3, #4
 8006c82:	d000      	beq.n	8006c86 <SUBGHZ_WaitOnBusy+0x32>
 8006c84:	2301      	movs	r3, #1
    if (count == 0U)
 8006c86:	9a01      	ldr	r2, [sp, #4]
 8006c88:	2a00      	cmp	r2, #0
 8006c8a:	d0ef      	beq.n	8006c6c <SUBGHZ_WaitOnBusy+0x18>
    count--;
 8006c8c:	9a01      	ldr	r2, [sp, #4]
 8006c8e:	3a01      	subs	r2, #1
 8006c90:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8006c92:	4a05      	ldr	r2, [pc, #20]	@ (8006ca8 <SUBGHZ_WaitOnBusy+0x54>)
 8006c94:	6952      	ldr	r2, [r2, #20]
 8006c96:	f012 0202 	ands.w	r2, r2, #2
 8006c9a:	d0ec      	beq.n	8006c76 <SUBGHZ_WaitOnBusy+0x22>
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	e7ea      	b.n	8006c76 <SUBGHZ_WaitOnBusy+0x22>
  status = HAL_OK;
 8006ca0:	2000      	movs	r0, #0
 8006ca2:	e7e6      	b.n	8006c72 <SUBGHZ_WaitOnBusy+0x1e>
 8006ca4:	200000e4 	.word	0x200000e4
 8006ca8:	58000400 	.word	0x58000400

08006cac <SUBGHZ_CheckDeviceReady>:
{
 8006cac:	b500      	push	{lr}
 8006cae:	b083      	sub	sp, #12
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8006cb0:	7903      	ldrb	r3, [r0, #4]
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d004      	beq.n	8006cc0 <SUBGHZ_CheckDeviceReady+0x14>
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8006cb6:	f7ff ffcd 	bl	8006c54 <SUBGHZ_WaitOnBusy>
}
 8006cba:	b003      	add	sp, #12
 8006cbc:	f85d fb04 	ldr.w	pc, [sp], #4
    count  = SUBGHZ_NSS_LOOP_TIME;
 8006cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8006cf8 <SUBGHZ_CheckDeviceReady+0x4c>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006cc8:	f3c3 334f 	ubfx	r3, r3, #13, #16
 8006ccc:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006cce:	4a0b      	ldr	r2, [pc, #44]	@ (8006cfc <SUBGHZ_CheckDeviceReady+0x50>)
 8006cd0:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006cd4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006cd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      count--;
 8006cdc:	9b01      	ldr	r3, [sp, #4]
 8006cde:	3b01      	subs	r3, #1
 8006ce0:	9301      	str	r3, [sp, #4]
    } while (count != 0UL);
 8006ce2:	9b01      	ldr	r3, [sp, #4]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d1f9      	bne.n	8006cdc <SUBGHZ_CheckDeviceReady+0x30>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006ce8:	4a04      	ldr	r2, [pc, #16]	@ (8006cfc <SUBGHZ_CheckDeviceReady+0x50>)
 8006cea:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006cee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cf2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006cf6:	e7de      	b.n	8006cb6 <SUBGHZ_CheckDeviceReady+0xa>
 8006cf8:	200000e4 	.word	0x200000e4
 8006cfc:	58000400 	.word	0x58000400

08006d00 <HAL_SUBGHZ_WriteRegisters>:
{
 8006d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d04:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006d06:	7980      	ldrb	r0, [r0, #6]
 8006d08:	fa5f f880 	uxtb.w	r8, r0
 8006d0c:	f1b8 0f01 	cmp.w	r8, #1
 8006d10:	d13e      	bne.n	8006d90 <HAL_SUBGHZ_WriteRegisters+0x90>
 8006d12:	460c      	mov	r4, r1
 8006d14:	4617      	mov	r7, r2
 8006d16:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8006d18:	796b      	ldrb	r3, [r5, #5]
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d03b      	beq.n	8006d96 <HAL_SUBGHZ_WriteRegisters+0x96>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	716b      	strb	r3, [r5, #5]
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006d22:	2302      	movs	r3, #2
 8006d24:	71ab      	strb	r3, [r5, #6]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006d26:	4628      	mov	r0, r5
 8006d28:	f7ff ffc0 	bl	8006cac <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006d2c:	4a1b      	ldr	r2, [pc, #108]	@ (8006d9c <HAL_SUBGHZ_WriteRegisters+0x9c>)
 8006d2e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006d32:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006d36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8006d3a:	210d      	movs	r1, #13
 8006d3c:	4628      	mov	r0, r5
 8006d3e:	f7ff ff0d 	bl	8006b5c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006d42:	0a21      	lsrs	r1, r4, #8
 8006d44:	4628      	mov	r0, r5
 8006d46:	f7ff ff09 	bl	8006b5c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006d4a:	b2e1      	uxtb	r1, r4
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	f7ff ff05 	bl	8006b5c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006d52:	2400      	movs	r4, #0
 8006d54:	e005      	b.n	8006d62 <HAL_SUBGHZ_WriteRegisters+0x62>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006d56:	5d39      	ldrb	r1, [r7, r4]
 8006d58:	4628      	mov	r0, r5
 8006d5a:	f7ff feff 	bl	8006b5c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006d5e:	3401      	adds	r4, #1
 8006d60:	b2a4      	uxth	r4, r4
 8006d62:	42b4      	cmp	r4, r6
 8006d64:	d3f7      	bcc.n	8006d56 <HAL_SUBGHZ_WriteRegisters+0x56>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006d66:	4a0d      	ldr	r2, [pc, #52]	@ (8006d9c <HAL_SUBGHZ_WriteRegisters+0x9c>)
 8006d68:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006d6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006d74:	4628      	mov	r0, r5
 8006d76:	f7ff ff6d 	bl	8006c54 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006d7a:	68ab      	ldr	r3, [r5, #8]
 8006d7c:	b90b      	cbnz	r3, 8006d82 <HAL_SUBGHZ_WriteRegisters+0x82>
      status = HAL_OK;
 8006d7e:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006d82:	2301      	movs	r3, #1
 8006d84:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8006d86:	2300      	movs	r3, #0
 8006d88:	716b      	strb	r3, [r5, #5]
}
 8006d8a:	4640      	mov	r0, r8
 8006d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8006d90:	f04f 0802 	mov.w	r8, #2
 8006d94:	e7f9      	b.n	8006d8a <HAL_SUBGHZ_WriteRegisters+0x8a>
    __HAL_LOCK(hsubghz);
 8006d96:	f04f 0802 	mov.w	r8, #2
 8006d9a:	e7f6      	b.n	8006d8a <HAL_SUBGHZ_WriteRegisters+0x8a>
 8006d9c:	58000400 	.word	0x58000400

08006da0 <HAL_SUBGHZ_ReadRegisters>:
{
 8006da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006da4:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006da6:	7980      	ldrb	r0, [r0, #6]
 8006da8:	fa5f f880 	uxtb.w	r8, r0
 8006dac:	f1b8 0f01 	cmp.w	r8, #1
 8006db0:	d141      	bne.n	8006e36 <HAL_SUBGHZ_ReadRegisters+0x96>
 8006db2:	460c      	mov	r4, r1
 8006db4:	4615      	mov	r5, r2
 8006db6:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8006db8:	7973      	ldrb	r3, [r6, #5]
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d03e      	beq.n	8006e3c <HAL_SUBGHZ_ReadRegisters+0x9c>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006dc2:	4630      	mov	r0, r6
 8006dc4:	f7ff ff72 	bl	8006cac <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006dc8:	4a1e      	ldr	r2, [pc, #120]	@ (8006e44 <HAL_SUBGHZ_ReadRegisters+0xa4>)
 8006dca:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006dce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006dd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8006dd6:	211d      	movs	r1, #29
 8006dd8:	4630      	mov	r0, r6
 8006dda:	f7ff febf 	bl	8006b5c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006dde:	0a21      	lsrs	r1, r4, #8
 8006de0:	4630      	mov	r0, r6
 8006de2:	f7ff febb 	bl	8006b5c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006de6:	b2e1      	uxtb	r1, r4
 8006de8:	4630      	mov	r0, r6
 8006dea:	f7ff feb7 	bl	8006b5c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8006dee:	2100      	movs	r1, #0
 8006df0:	4630      	mov	r0, r6
 8006df2:	f7ff feb3 	bl	8006b5c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006df6:	2400      	movs	r4, #0
 8006df8:	e006      	b.n	8006e08 <HAL_SUBGHZ_ReadRegisters+0x68>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006dfa:	4629      	mov	r1, r5
 8006dfc:	4630      	mov	r0, r6
 8006dfe:	f7ff fee9 	bl	8006bd4 <SUBGHZSPI_Receive>
      pData++;
 8006e02:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8006e04:	3401      	adds	r4, #1
 8006e06:	b2a4      	uxth	r4, r4
 8006e08:	42bc      	cmp	r4, r7
 8006e0a:	d3f6      	bcc.n	8006dfa <HAL_SUBGHZ_ReadRegisters+0x5a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8006e44 <HAL_SUBGHZ_ReadRegisters+0xa4>)
 8006e0e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006e12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006e1a:	4630      	mov	r0, r6
 8006e1c:	f7ff ff1a 	bl	8006c54 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006e20:	68b3      	ldr	r3, [r6, #8]
 8006e22:	b90b      	cbnz	r3, 8006e28 <HAL_SUBGHZ_ReadRegisters+0x88>
      status = HAL_OK;
 8006e24:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	7173      	strb	r3, [r6, #5]
}
 8006e30:	4640      	mov	r0, r8
 8006e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8006e36:	f04f 0802 	mov.w	r8, #2
 8006e3a:	e7f9      	b.n	8006e30 <HAL_SUBGHZ_ReadRegisters+0x90>
    __HAL_LOCK(hsubghz);
 8006e3c:	f04f 0802 	mov.w	r8, #2
 8006e40:	e7f6      	b.n	8006e30 <HAL_SUBGHZ_ReadRegisters+0x90>
 8006e42:	bf00      	nop
 8006e44:	58000400 	.word	0x58000400

08006e48 <HAL_SUBGHZ_ExecSetCmd>:
{
 8006e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e4c:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006e4e:	7980      	ldrb	r0, [r0, #6]
 8006e50:	fa5f f980 	uxtb.w	r9, r0
 8006e54:	f1b9 0f01 	cmp.w	r9, #1
 8006e58:	d143      	bne.n	8006ee2 <HAL_SUBGHZ_ExecSetCmd+0x9a>
 8006e5a:	4688      	mov	r8, r1
 8006e5c:	4617      	mov	r7, r2
 8006e5e:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8006e60:	796b      	ldrb	r3, [r5, #5]
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d040      	beq.n	8006ee8 <HAL_SUBGHZ_ExecSetCmd+0xa0>
 8006e66:	2301      	movs	r3, #1
 8006e68:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	f7ff ff1e 	bl	8006cac <SUBGHZ_CheckDeviceReady>
    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8006e70:	f1b8 0f84 	cmp.w	r8, #132	@ 0x84
 8006e74:	d005      	beq.n	8006e82 <HAL_SUBGHZ_ExecSetCmd+0x3a>
 8006e76:	f1b8 0f94 	cmp.w	r8, #148	@ 0x94
 8006e7a:	d002      	beq.n	8006e82 <HAL_SUBGHZ_ExecSetCmd+0x3a>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	712b      	strb	r3, [r5, #4]
 8006e80:	e001      	b.n	8006e86 <HAL_SUBGHZ_ExecSetCmd+0x3e>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006e82:	2301      	movs	r3, #1
 8006e84:	712b      	strb	r3, [r5, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006e86:	4a1a      	ldr	r2, [pc, #104]	@ (8006ef0 <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 8006e88:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006e8c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006e90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006e94:	4641      	mov	r1, r8
 8006e96:	4628      	mov	r0, r5
 8006e98:	f7ff fe60 	bl	8006b5c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006e9c:	2400      	movs	r4, #0
 8006e9e:	e005      	b.n	8006eac <HAL_SUBGHZ_ExecSetCmd+0x64>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006ea0:	5d39      	ldrb	r1, [r7, r4]
 8006ea2:	4628      	mov	r0, r5
 8006ea4:	f7ff fe5a 	bl	8006b5c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006ea8:	3401      	adds	r4, #1
 8006eaa:	b2a4      	uxth	r4, r4
 8006eac:	42b4      	cmp	r4, r6
 8006eae:	d3f7      	bcc.n	8006ea0 <HAL_SUBGHZ_ExecSetCmd+0x58>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006eb0:	4a0f      	ldr	r2, [pc, #60]	@ (8006ef0 <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 8006eb2:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006eb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006eba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    if (Command != RADIO_SET_SLEEP)
 8006ebe:	f1b8 0f84 	cmp.w	r8, #132	@ 0x84
 8006ec2:	d10a      	bne.n	8006eda <HAL_SUBGHZ_ExecSetCmd+0x92>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006ec4:	68ab      	ldr	r3, [r5, #8]
 8006ec6:	b90b      	cbnz	r3, 8006ecc <HAL_SUBGHZ_ExecSetCmd+0x84>
      status = HAL_OK;
 8006ec8:	f04f 0900 	mov.w	r9, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	716b      	strb	r3, [r5, #5]
}
 8006ed4:	4648      	mov	r0, r9
 8006ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006eda:	4628      	mov	r0, r5
 8006edc:	f7ff feba 	bl	8006c54 <SUBGHZ_WaitOnBusy>
 8006ee0:	e7f0      	b.n	8006ec4 <HAL_SUBGHZ_ExecSetCmd+0x7c>
    return HAL_BUSY;
 8006ee2:	f04f 0902 	mov.w	r9, #2
 8006ee6:	e7f5      	b.n	8006ed4 <HAL_SUBGHZ_ExecSetCmd+0x8c>
    __HAL_LOCK(hsubghz);
 8006ee8:	f04f 0902 	mov.w	r9, #2
 8006eec:	e7f2      	b.n	8006ed4 <HAL_SUBGHZ_ExecSetCmd+0x8c>
 8006eee:	bf00      	nop
 8006ef0:	58000400 	.word	0x58000400

08006ef4 <HAL_SUBGHZ_ExecGetCmd>:
{
 8006ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ef8:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006efa:	7980      	ldrb	r0, [r0, #6]
 8006efc:	fa5f f880 	uxtb.w	r8, r0
 8006f00:	f1b8 0f01 	cmp.w	r8, #1
 8006f04:	d139      	bne.n	8006f7a <HAL_SUBGHZ_ExecGetCmd+0x86>
 8006f06:	460c      	mov	r4, r1
 8006f08:	4615      	mov	r5, r2
 8006f0a:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8006f0c:	7973      	ldrb	r3, [r6, #5]
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d036      	beq.n	8006f80 <HAL_SUBGHZ_ExecGetCmd+0x8c>
 8006f12:	2301      	movs	r3, #1
 8006f14:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006f16:	4630      	mov	r0, r6
 8006f18:	f7ff fec8 	bl	8006cac <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006f1c:	4a1a      	ldr	r2, [pc, #104]	@ (8006f88 <HAL_SUBGHZ_ExecGetCmd+0x94>)
 8006f1e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006f22:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006f26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006f2a:	4621      	mov	r1, r4
 8006f2c:	4630      	mov	r0, r6
 8006f2e:	f7ff fe15 	bl	8006b5c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8006f32:	2100      	movs	r1, #0
 8006f34:	4630      	mov	r0, r6
 8006f36:	f7ff fe11 	bl	8006b5c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006f3a:	2400      	movs	r4, #0
 8006f3c:	e006      	b.n	8006f4c <HAL_SUBGHZ_ExecGetCmd+0x58>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006f3e:	4629      	mov	r1, r5
 8006f40:	4630      	mov	r0, r6
 8006f42:	f7ff fe47 	bl	8006bd4 <SUBGHZSPI_Receive>
      pData++;
 8006f46:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8006f48:	3401      	adds	r4, #1
 8006f4a:	b2a4      	uxth	r4, r4
 8006f4c:	42bc      	cmp	r4, r7
 8006f4e:	d3f6      	bcc.n	8006f3e <HAL_SUBGHZ_ExecGetCmd+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006f50:	4a0d      	ldr	r2, [pc, #52]	@ (8006f88 <HAL_SUBGHZ_ExecGetCmd+0x94>)
 8006f52:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006f56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006f5e:	4630      	mov	r0, r6
 8006f60:	f7ff fe78 	bl	8006c54 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006f64:	68b3      	ldr	r3, [r6, #8]
 8006f66:	b90b      	cbnz	r3, 8006f6c <HAL_SUBGHZ_ExecGetCmd+0x78>
      status = HAL_OK;
 8006f68:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8006f70:	2300      	movs	r3, #0
 8006f72:	7173      	strb	r3, [r6, #5]
}
 8006f74:	4640      	mov	r0, r8
 8006f76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8006f7a:	f04f 0802 	mov.w	r8, #2
 8006f7e:	e7f9      	b.n	8006f74 <HAL_SUBGHZ_ExecGetCmd+0x80>
    __HAL_LOCK(hsubghz);
 8006f80:	f04f 0802 	mov.w	r8, #2
 8006f84:	e7f6      	b.n	8006f74 <HAL_SUBGHZ_ExecGetCmd+0x80>
 8006f86:	bf00      	nop
 8006f88:	58000400 	.word	0x58000400

08006f8c <HAL_SUBGHZ_IRQHandler>:
{
 8006f8c:	b570      	push	{r4, r5, r6, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	4605      	mov	r5, r0
  uint8_t tmpisr[2U] = {0U};
 8006f92:	2300      	movs	r3, #0
 8006f94:	f8ad 3004 	strh.w	r3, [sp, #4]
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8006f98:	2302      	movs	r3, #2
 8006f9a:	aa01      	add	r2, sp, #4
 8006f9c:	2112      	movs	r1, #18
 8006f9e:	f7ff ffa9 	bl	8006ef4 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8006fa2:	f89d 3004 	ldrb.w	r3, [sp, #4]
  itsource = (itsource << 8U) | tmpisr[1U];
 8006fa6:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8006faa:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 8006fae:	b226      	sxth	r6, r4
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8006fb0:	2302      	movs	r3, #2
 8006fb2:	aa01      	add	r2, sp, #4
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	f7ff ff46 	bl	8006e48 <HAL_SUBGHZ_ExecSetCmd>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8006fbc:	f016 0f01 	tst.w	r6, #1
 8006fc0:	d126      	bne.n	8007010 <HAL_SUBGHZ_IRQHandler+0x84>
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8006fc2:	f014 0f02 	tst.w	r4, #2
 8006fc6:	d002      	beq.n	8006fce <HAL_SUBGHZ_IRQHandler+0x42>
 8006fc8:	f014 0f40 	tst.w	r4, #64	@ 0x40
 8006fcc:	d024      	beq.n	8007018 <HAL_SUBGHZ_IRQHandler+0x8c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8006fce:	f014 0f04 	tst.w	r4, #4
 8006fd2:	d125      	bne.n	8007020 <HAL_SUBGHZ_IRQHandler+0x94>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8006fd4:	f014 0f08 	tst.w	r4, #8
 8006fd8:	d126      	bne.n	8007028 <HAL_SUBGHZ_IRQHandler+0x9c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8006fda:	f014 0f10 	tst.w	r4, #16
 8006fde:	d127      	bne.n	8007030 <HAL_SUBGHZ_IRQHandler+0xa4>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8006fe0:	f014 0f20 	tst.w	r4, #32
 8006fe4:	d128      	bne.n	8007038 <HAL_SUBGHZ_IRQHandler+0xac>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8006fe6:	f014 0f40 	tst.w	r4, #64	@ 0x40
 8006fea:	d129      	bne.n	8007040 <HAL_SUBGHZ_IRQHandler+0xb4>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8006fec:	f014 0f80 	tst.w	r4, #128	@ 0x80
 8006ff0:	d006      	beq.n	8007000 <HAL_SUBGHZ_IRQHandler+0x74>
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8006ff2:	f414 7f80 	tst.w	r4, #256	@ 0x100
 8006ff6:	d027      	beq.n	8007048 <HAL_SUBGHZ_IRQHandler+0xbc>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8006ff8:	2101      	movs	r1, #1
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	f003 fec4 	bl	800ad88 <HAL_SUBGHZ_CADStatusCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007000:	f414 7f00 	tst.w	r4, #512	@ 0x200
 8007004:	d125      	bne.n	8007052 <HAL_SUBGHZ_IRQHandler+0xc6>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8007006:	f414 4f80 	tst.w	r4, #16384	@ 0x4000
 800700a:	d126      	bne.n	800705a <HAL_SUBGHZ_IRQHandler+0xce>
}
 800700c:	b002      	add	sp, #8
 800700e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007010:	4628      	mov	r0, r5
 8007012:	f003 fea1 	bl	800ad58 <HAL_SUBGHZ_TxCpltCallback>
 8007016:	e7d4      	b.n	8006fc2 <HAL_SUBGHZ_IRQHandler+0x36>
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8007018:	4628      	mov	r0, r5
 800701a:	f003 fea5 	bl	800ad68 <HAL_SUBGHZ_RxCpltCallback>
 800701e:	e7d6      	b.n	8006fce <HAL_SUBGHZ_IRQHandler+0x42>
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007020:	4628      	mov	r0, r5
 8007022:	f003 fed5 	bl	800add0 <HAL_SUBGHZ_PreambleDetectedCallback>
 8007026:	e7d5      	b.n	8006fd4 <HAL_SUBGHZ_IRQHandler+0x48>
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007028:	4628      	mov	r0, r5
 800702a:	f003 fed9 	bl	800ade0 <HAL_SUBGHZ_SyncWordValidCallback>
 800702e:	e7d4      	b.n	8006fda <HAL_SUBGHZ_IRQHandler+0x4e>
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007030:	4628      	mov	r0, r5
 8007032:	f003 fedd 	bl	800adf0 <HAL_SUBGHZ_HeaderValidCallback>
 8007036:	e7d3      	b.n	8006fe0 <HAL_SUBGHZ_IRQHandler+0x54>
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007038:	4628      	mov	r0, r5
 800703a:	f003 fec1 	bl	800adc0 <HAL_SUBGHZ_HeaderErrorCallback>
 800703e:	e7d2      	b.n	8006fe6 <HAL_SUBGHZ_IRQHandler+0x5a>
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007040:	4628      	mov	r0, r5
 8007042:	f003 fe99 	bl	800ad78 <HAL_SUBGHZ_CRCErrorCallback>
 8007046:	e7d1      	b.n	8006fec <HAL_SUBGHZ_IRQHandler+0x60>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007048:	2100      	movs	r1, #0
 800704a:	4628      	mov	r0, r5
 800704c:	f003 fe9c 	bl	800ad88 <HAL_SUBGHZ_CADStatusCallback>
 8007050:	e7d6      	b.n	8007000 <HAL_SUBGHZ_IRQHandler+0x74>
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007052:	4628      	mov	r0, r5
 8007054:	f003 feaa 	bl	800adac <HAL_SUBGHZ_RxTxTimeoutCallback>
 8007058:	e7d5      	b.n	8007006 <HAL_SUBGHZ_IRQHandler+0x7a>
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 800705a:	4628      	mov	r0, r5
 800705c:	f003 fed0 	bl	800ae00 <HAL_SUBGHZ_LrFhssHopCallback>
}
 8007060:	e7d4      	b.n	800700c <HAL_SUBGHZ_IRQHandler+0x80>
	...

08007064 <HAL_SUBGHZ_WriteBuffer>:
{
 8007064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007068:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800706a:	7980      	ldrb	r0, [r0, #6]
 800706c:	fa5f f880 	uxtb.w	r8, r0
 8007070:	f1b8 0f01 	cmp.w	r8, #1
 8007074:	d138      	bne.n	80070e8 <HAL_SUBGHZ_WriteBuffer+0x84>
 8007076:	460c      	mov	r4, r1
 8007078:	4617      	mov	r7, r2
 800707a:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 800707c:	796b      	ldrb	r3, [r5, #5]
 800707e:	2b01      	cmp	r3, #1
 8007080:	d035      	beq.n	80070ee <HAL_SUBGHZ_WriteBuffer+0x8a>
 8007082:	2301      	movs	r3, #1
 8007084:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007086:	4628      	mov	r0, r5
 8007088:	f7ff fe10 	bl	8006cac <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800708c:	4a19      	ldr	r2, [pc, #100]	@ (80070f4 <HAL_SUBGHZ_WriteBuffer+0x90>)
 800708e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8007092:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007096:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800709a:	210e      	movs	r1, #14
 800709c:	4628      	mov	r0, r5
 800709e:	f7ff fd5d 	bl	8006b5c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80070a2:	4621      	mov	r1, r4
 80070a4:	4628      	mov	r0, r5
 80070a6:	f7ff fd59 	bl	8006b5c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80070aa:	2400      	movs	r4, #0
 80070ac:	e005      	b.n	80070ba <HAL_SUBGHZ_WriteBuffer+0x56>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80070ae:	5d39      	ldrb	r1, [r7, r4]
 80070b0:	4628      	mov	r0, r5
 80070b2:	f7ff fd53 	bl	8006b5c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80070b6:	3401      	adds	r4, #1
 80070b8:	b2a4      	uxth	r4, r4
 80070ba:	42b4      	cmp	r4, r6
 80070bc:	d3f7      	bcc.n	80070ae <HAL_SUBGHZ_WriteBuffer+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80070be:	4a0d      	ldr	r2, [pc, #52]	@ (80070f4 <HAL_SUBGHZ_WriteBuffer+0x90>)
 80070c0:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80070c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80070cc:	4628      	mov	r0, r5
 80070ce:	f7ff fdc1 	bl	8006c54 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80070d2:	68ab      	ldr	r3, [r5, #8]
 80070d4:	b90b      	cbnz	r3, 80070da <HAL_SUBGHZ_WriteBuffer+0x76>
      status = HAL_OK;
 80070d6:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80070da:	2301      	movs	r3, #1
 80070dc:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 80070de:	2300      	movs	r3, #0
 80070e0:	716b      	strb	r3, [r5, #5]
}
 80070e2:	4640      	mov	r0, r8
 80070e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80070e8:	f04f 0802 	mov.w	r8, #2
 80070ec:	e7f9      	b.n	80070e2 <HAL_SUBGHZ_WriteBuffer+0x7e>
    __HAL_LOCK(hsubghz);
 80070ee:	f04f 0802 	mov.w	r8, #2
 80070f2:	e7f6      	b.n	80070e2 <HAL_SUBGHZ_WriteBuffer+0x7e>
 80070f4:	58000400 	.word	0x58000400

080070f8 <HAL_SUBGHZ_ReadBuffer>:
{
 80070f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070fc:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80070fe:	7980      	ldrb	r0, [r0, #6]
 8007100:	fa5f f880 	uxtb.w	r8, r0
 8007104:	f1b8 0f01 	cmp.w	r8, #1
 8007108:	d13d      	bne.n	8007186 <HAL_SUBGHZ_ReadBuffer+0x8e>
 800710a:	460c      	mov	r4, r1
 800710c:	4615      	mov	r5, r2
 800710e:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8007110:	7973      	ldrb	r3, [r6, #5]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d03a      	beq.n	800718c <HAL_SUBGHZ_ReadBuffer+0x94>
 8007116:	2301      	movs	r3, #1
 8007118:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800711a:	4630      	mov	r0, r6
 800711c:	f7ff fdc6 	bl	8006cac <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007120:	4a1c      	ldr	r2, [pc, #112]	@ (8007194 <HAL_SUBGHZ_ReadBuffer+0x9c>)
 8007122:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8007126:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800712a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800712e:	211e      	movs	r1, #30
 8007130:	4630      	mov	r0, r6
 8007132:	f7ff fd13 	bl	8006b5c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007136:	4621      	mov	r1, r4
 8007138:	4630      	mov	r0, r6
 800713a:	f7ff fd0f 	bl	8006b5c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800713e:	2100      	movs	r1, #0
 8007140:	4630      	mov	r0, r6
 8007142:	f7ff fd0b 	bl	8006b5c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007146:	2400      	movs	r4, #0
 8007148:	e006      	b.n	8007158 <HAL_SUBGHZ_ReadBuffer+0x60>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800714a:	4629      	mov	r1, r5
 800714c:	4630      	mov	r0, r6
 800714e:	f7ff fd41 	bl	8006bd4 <SUBGHZSPI_Receive>
      pData++;
 8007152:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8007154:	3401      	adds	r4, #1
 8007156:	b2a4      	uxth	r4, r4
 8007158:	42bc      	cmp	r4, r7
 800715a:	d3f6      	bcc.n	800714a <HAL_SUBGHZ_ReadBuffer+0x52>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800715c:	4a0d      	ldr	r2, [pc, #52]	@ (8007194 <HAL_SUBGHZ_ReadBuffer+0x9c>)
 800715e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8007162:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007166:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800716a:	4630      	mov	r0, r6
 800716c:	f7ff fd72 	bl	8006c54 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007170:	68b3      	ldr	r3, [r6, #8]
 8007172:	b90b      	cbnz	r3, 8007178 <HAL_SUBGHZ_ReadBuffer+0x80>
      status = HAL_OK;
 8007174:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007178:	2301      	movs	r3, #1
 800717a:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 800717c:	2300      	movs	r3, #0
 800717e:	7173      	strb	r3, [r6, #5]
}
 8007180:	4640      	mov	r0, r8
 8007182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8007186:	f04f 0802 	mov.w	r8, #2
 800718a:	e7f9      	b.n	8007180 <HAL_SUBGHZ_ReadBuffer+0x88>
    __HAL_LOCK(hsubghz);
 800718c:	f04f 0802 	mov.w	r8, #2
 8007190:	e7f6      	b.n	8007180 <HAL_SUBGHZ_ReadBuffer+0x88>
 8007192:	bf00      	nop
 8007194:	58000400 	.word	0x58000400

08007198 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007198:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800719a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800719c:	6a04      	ldr	r4, [r0, #32]
 800719e:	f024 0401 	bic.w	r4, r4, #1
 80071a2:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071a4:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071a6:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80071aa:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80071ae:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80071b2:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80071b4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80071b6:	6203      	str	r3, [r0, #32]
}
 80071b8:	bc10      	pop	{r4}
 80071ba:	4770      	bx	lr

080071bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071bc:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80071be:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071c0:	6a04      	ldr	r4, [r0, #32]
 80071c2:	f024 0410 	bic.w	r4, r4, #16
 80071c6:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071c8:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071ca:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071ce:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80071d6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071da:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80071dc:	6203      	str	r3, [r0, #32]
}
 80071de:	bc10      	pop	{r4}
 80071e0:	4770      	bx	lr

080071e2 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071e2:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071e4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80071e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071ec:	430b      	orrs	r3, r1
 80071ee:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071f2:	6083      	str	r3, [r0, #8]
}
 80071f4:	4770      	bx	lr
	...

080071f8 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80071f8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d122      	bne.n	8007248 <HAL_TIM_Base_Start_IT+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 8007202:	2302      	movs	r3, #2
 8007204:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007208:	6802      	ldr	r2, [r0, #0]
 800720a:	68d3      	ldr	r3, [r2, #12]
 800720c:	f043 0301 	orr.w	r3, r3, #1
 8007210:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007212:	6803      	ldr	r3, [r0, #0]
 8007214:	4a0f      	ldr	r2, [pc, #60]	@ (8007254 <HAL_TIM_Base_Start_IT+0x5c>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d008      	beq.n	800722c <HAL_TIM_Base_Start_IT+0x34>
 800721a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800721e:	d005      	beq.n	800722c <HAL_TIM_Base_Start_IT+0x34>
    __HAL_TIM_ENABLE(htim);
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	f042 0201 	orr.w	r2, r2, #1
 8007226:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007228:	2000      	movs	r0, #0
 800722a:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800722c:	6899      	ldr	r1, [r3, #8]
 800722e:	4a0a      	ldr	r2, [pc, #40]	@ (8007258 <HAL_TIM_Base_Start_IT+0x60>)
 8007230:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007232:	2a06      	cmp	r2, #6
 8007234:	d00a      	beq.n	800724c <HAL_TIM_Base_Start_IT+0x54>
 8007236:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800723a:	d009      	beq.n	8007250 <HAL_TIM_Base_Start_IT+0x58>
      __HAL_TIM_ENABLE(htim);
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	f042 0201 	orr.w	r2, r2, #1
 8007242:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007244:	2000      	movs	r0, #0
 8007246:	4770      	bx	lr
    return HAL_ERROR;
 8007248:	2001      	movs	r0, #1
 800724a:	4770      	bx	lr
  return HAL_OK;
 800724c:	2000      	movs	r0, #0
 800724e:	4770      	bx	lr
 8007250:	2000      	movs	r0, #0
}
 8007252:	4770      	bx	lr
 8007254:	40012c00 	.word	0x40012c00
 8007258:	00010007 	.word	0x00010007

0800725c <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800725c:	6802      	ldr	r2, [r0, #0]
 800725e:	68d3      	ldr	r3, [r2, #12]
 8007260:	f023 0301 	bic.w	r3, r3, #1
 8007264:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8007266:	6803      	ldr	r3, [r0, #0]
 8007268:	6a19      	ldr	r1, [r3, #32]
 800726a:	f241 1211 	movw	r2, #4369	@ 0x1111
 800726e:	4211      	tst	r1, r2
 8007270:	d108      	bne.n	8007284 <HAL_TIM_Base_Stop_IT+0x28>
 8007272:	6a19      	ldr	r1, [r3, #32]
 8007274:	f240 4244 	movw	r2, #1092	@ 0x444
 8007278:	4211      	tst	r1, r2
 800727a:	d103      	bne.n	8007284 <HAL_TIM_Base_Stop_IT+0x28>
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	f022 0201 	bic.w	r2, r2, #1
 8007282:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007284:	2301      	movs	r3, #1
 8007286:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
}
 800728a:	2000      	movs	r0, #0
 800728c:	4770      	bx	lr
	...

08007290 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8007290:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007292:	4a1e      	ldr	r2, [pc, #120]	@ (800730c <TIM_Base_SetConfig+0x7c>)
 8007294:	4290      	cmp	r0, r2
 8007296:	d002      	beq.n	800729e <TIM_Base_SetConfig+0xe>
 8007298:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800729c:	d103      	bne.n	80072a6 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800729e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80072a2:	684a      	ldr	r2, [r1, #4]
 80072a4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072a6:	4a19      	ldr	r2, [pc, #100]	@ (800730c <TIM_Base_SetConfig+0x7c>)
 80072a8:	4290      	cmp	r0, r2
 80072aa:	d00a      	beq.n	80072c2 <TIM_Base_SetConfig+0x32>
 80072ac:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80072b0:	d007      	beq.n	80072c2 <TIM_Base_SetConfig+0x32>
 80072b2:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 80072b6:	4290      	cmp	r0, r2
 80072b8:	d003      	beq.n	80072c2 <TIM_Base_SetConfig+0x32>
 80072ba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80072be:	4290      	cmp	r0, r2
 80072c0:	d103      	bne.n	80072ca <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80072c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072c6:	68ca      	ldr	r2, [r1, #12]
 80072c8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072ce:	694a      	ldr	r2, [r1, #20]
 80072d0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80072d2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072d4:	688b      	ldr	r3, [r1, #8]
 80072d6:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80072d8:	680b      	ldr	r3, [r1, #0]
 80072da:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072dc:	4b0b      	ldr	r3, [pc, #44]	@ (800730c <TIM_Base_SetConfig+0x7c>)
 80072de:	4298      	cmp	r0, r3
 80072e0:	d007      	beq.n	80072f2 <TIM_Base_SetConfig+0x62>
 80072e2:	f503 53c0 	add.w	r3, r3, #6144	@ 0x1800
 80072e6:	4298      	cmp	r0, r3
 80072e8:	d003      	beq.n	80072f2 <TIM_Base_SetConfig+0x62>
 80072ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072ee:	4298      	cmp	r0, r3
 80072f0:	d101      	bne.n	80072f6 <TIM_Base_SetConfig+0x66>
    TIMx->RCR = Structure->RepetitionCounter;
 80072f2:	690b      	ldr	r3, [r1, #16]
 80072f4:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 80072f6:	2301      	movs	r3, #1
 80072f8:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80072fa:	6903      	ldr	r3, [r0, #16]
 80072fc:	f013 0f01 	tst.w	r3, #1
 8007300:	d003      	beq.n	800730a <TIM_Base_SetConfig+0x7a>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007302:	6903      	ldr	r3, [r0, #16]
 8007304:	f023 0301 	bic.w	r3, r3, #1
 8007308:	6103      	str	r3, [r0, #16]
}
 800730a:	4770      	bx	lr
 800730c:	40012c00 	.word	0x40012c00

08007310 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007310:	b360      	cbz	r0, 800736c <HAL_TIM_Base_Init+0x5c>
{
 8007312:	b510      	push	{r4, lr}
 8007314:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007316:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800731a:	b313      	cbz	r3, 8007362 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800731c:	2302      	movs	r3, #2
 800731e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007322:	4621      	mov	r1, r4
 8007324:	f851 0b04 	ldr.w	r0, [r1], #4
 8007328:	f7ff ffb2 	bl	8007290 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800732c:	2301      	movs	r3, #1
 800732e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007332:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007336:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800733a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800733e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8007342:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007346:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800734a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800734e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8007352:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007356:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800735a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800735e:	2000      	movs	r0, #0
}
 8007360:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8007362:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007366:	f7fb ff83 	bl	8003270 <HAL_TIM_Base_MspInit>
 800736a:	e7d7      	b.n	800731c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800736c:	2001      	movs	r0, #1
}
 800736e:	4770      	bx	lr

08007370 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007370:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007372:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007374:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007378:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800737c:	430a      	orrs	r2, r1
 800737e:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007382:	6082      	str	r2, [r0, #8]
}
 8007384:	bc10      	pop	{r4}
 8007386:	4770      	bx	lr

08007388 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8007388:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800738c:	2b01      	cmp	r3, #1
 800738e:	d076      	beq.n	800747e <HAL_TIM_ConfigClockSource+0xf6>
{
 8007390:	b510      	push	{r4, lr}
 8007392:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8007394:	2301      	movs	r3, #1
 8007396:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800739a:	2302      	movs	r3, #2
 800739c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80073a0:	6802      	ldr	r2, [r0, #0]
 80073a2:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073a4:	4b37      	ldr	r3, [pc, #220]	@ (8007484 <HAL_TIM_ConfigClockSource+0xfc>)
 80073a6:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 80073a8:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80073aa:	680b      	ldr	r3, [r1, #0]
 80073ac:	2b60      	cmp	r3, #96	@ 0x60
 80073ae:	d04c      	beq.n	800744a <HAL_TIM_ConfigClockSource+0xc2>
 80073b0:	d823      	bhi.n	80073fa <HAL_TIM_ConfigClockSource+0x72>
 80073b2:	2b40      	cmp	r3, #64	@ 0x40
 80073b4:	d054      	beq.n	8007460 <HAL_TIM_ConfigClockSource+0xd8>
 80073b6:	d811      	bhi.n	80073dc <HAL_TIM_ConfigClockSource+0x54>
 80073b8:	2b20      	cmp	r3, #32
 80073ba:	d003      	beq.n	80073c4 <HAL_TIM_ConfigClockSource+0x3c>
 80073bc:	d80a      	bhi.n	80073d4 <HAL_TIM_ConfigClockSource+0x4c>
 80073be:	b10b      	cbz	r3, 80073c4 <HAL_TIM_ConfigClockSource+0x3c>
 80073c0:	2b10      	cmp	r3, #16
 80073c2:	d105      	bne.n	80073d0 <HAL_TIM_ConfigClockSource+0x48>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073c4:	4619      	mov	r1, r3
 80073c6:	6820      	ldr	r0, [r4, #0]
 80073c8:	f7ff ff0b 	bl	80071e2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80073cc:	2000      	movs	r0, #0
      break;
 80073ce:	e028      	b.n	8007422 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 80073d0:	2001      	movs	r0, #1
 80073d2:	e026      	b.n	8007422 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 80073d4:	2b30      	cmp	r3, #48	@ 0x30
 80073d6:	d0f5      	beq.n	80073c4 <HAL_TIM_ConfigClockSource+0x3c>
      status = HAL_ERROR;
 80073d8:	2001      	movs	r0, #1
 80073da:	e022      	b.n	8007422 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 80073dc:	2b50      	cmp	r3, #80	@ 0x50
 80073de:	d10a      	bne.n	80073f6 <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073e0:	68ca      	ldr	r2, [r1, #12]
 80073e2:	6849      	ldr	r1, [r1, #4]
 80073e4:	6820      	ldr	r0, [r4, #0]
 80073e6:	f7ff fed7 	bl	8007198 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073ea:	2150      	movs	r1, #80	@ 0x50
 80073ec:	6820      	ldr	r0, [r4, #0]
 80073ee:	f7ff fef8 	bl	80071e2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80073f2:	2000      	movs	r0, #0
      break;
 80073f4:	e015      	b.n	8007422 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 80073f6:	2001      	movs	r0, #1
 80073f8:	e013      	b.n	8007422 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 80073fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073fe:	d03a      	beq.n	8007476 <HAL_TIM_ConfigClockSource+0xee>
 8007400:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007404:	d014      	beq.n	8007430 <HAL_TIM_ConfigClockSource+0xa8>
 8007406:	2b70      	cmp	r3, #112	@ 0x70
 8007408:	d137      	bne.n	800747a <HAL_TIM_ConfigClockSource+0xf2>
      TIM_ETR_SetConfig(htim->Instance,
 800740a:	68cb      	ldr	r3, [r1, #12]
 800740c:	684a      	ldr	r2, [r1, #4]
 800740e:	6889      	ldr	r1, [r1, #8]
 8007410:	6820      	ldr	r0, [r4, #0]
 8007412:	f7ff ffad 	bl	8007370 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007416:	6822      	ldr	r2, [r4, #0]
 8007418:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800741a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800741e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007420:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8007422:	2301      	movs	r3, #1
 8007424:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8007428:	2300      	movs	r3, #0
 800742a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800742e:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8007430:	68cb      	ldr	r3, [r1, #12]
 8007432:	684a      	ldr	r2, [r1, #4]
 8007434:	6889      	ldr	r1, [r1, #8]
 8007436:	6820      	ldr	r0, [r4, #0]
 8007438:	f7ff ff9a 	bl	8007370 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800743c:	6822      	ldr	r2, [r4, #0]
 800743e:	6893      	ldr	r3, [r2, #8]
 8007440:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007444:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007446:	2000      	movs	r0, #0
      break;
 8007448:	e7eb      	b.n	8007422 <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800744a:	68ca      	ldr	r2, [r1, #12]
 800744c:	6849      	ldr	r1, [r1, #4]
 800744e:	6820      	ldr	r0, [r4, #0]
 8007450:	f7ff feb4 	bl	80071bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007454:	2160      	movs	r1, #96	@ 0x60
 8007456:	6820      	ldr	r0, [r4, #0]
 8007458:	f7ff fec3 	bl	80071e2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800745c:	2000      	movs	r0, #0
      break;
 800745e:	e7e0      	b.n	8007422 <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007460:	68ca      	ldr	r2, [r1, #12]
 8007462:	6849      	ldr	r1, [r1, #4]
 8007464:	6820      	ldr	r0, [r4, #0]
 8007466:	f7ff fe97 	bl	8007198 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800746a:	2140      	movs	r1, #64	@ 0x40
 800746c:	6820      	ldr	r0, [r4, #0]
 800746e:	f7ff feb8 	bl	80071e2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007472:	2000      	movs	r0, #0
      break;
 8007474:	e7d5      	b.n	8007422 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8007476:	2000      	movs	r0, #0
 8007478:	e7d3      	b.n	8007422 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 800747a:	2001      	movs	r0, #1
 800747c:	e7d1      	b.n	8007422 <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 800747e:	2002      	movs	r0, #2
}
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	ffce0088 	.word	0xffce0088

08007488 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007488:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 800748c:	2a01      	cmp	r2, #1
 800748e:	d02b      	beq.n	80074e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8007490:	b430      	push	{r4, r5}
 8007492:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8007494:	2201      	movs	r2, #1
 8007496:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800749a:	2202      	movs	r2, #2
 800749c:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074a0:	6800      	ldr	r0, [r0, #0]
 80074a2:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074a4:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80074a6:	4d11      	ldr	r5, [pc, #68]	@ (80074ec <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80074a8:	42a8      	cmp	r0, r5
 80074aa:	d018      	beq.n	80074de <HAL_TIMEx_MasterConfigSynchronization+0x56>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074ac:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074b0:	680d      	ldr	r5, [r1, #0]
 80074b2:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074b4:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	480c      	ldr	r0, [pc, #48]	@ (80074ec <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80074ba:	4282      	cmp	r2, r0
 80074bc:	d002      	beq.n	80074c4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80074be:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80074c2:	d104      	bne.n	80074ce <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074c4:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074c8:	6889      	ldr	r1, [r1, #8]
 80074ca:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074cc:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074ce:	2201      	movs	r2, #1
 80074d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074d4:	2000      	movs	r0, #0
 80074d6:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80074da:	bc30      	pop	{r4, r5}
 80074dc:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074de:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074e2:	684d      	ldr	r5, [r1, #4]
 80074e4:	432a      	orrs	r2, r5
 80074e6:	e7e1      	b.n	80074ac <HAL_TIMEx_MasterConfigSynchronization+0x24>
  __HAL_LOCK(htim);
 80074e8:	2002      	movs	r0, #2
}
 80074ea:	4770      	bx	lr
 80074ec:	40012c00 	.word	0x40012c00

080074f0 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80074f0:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f2:	e852 3f00 	ldrex	r3, [r2]
 80074f6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fa:	e842 3100 	strex	r1, r3, [r2]
 80074fe:	2900      	cmp	r1, #0
 8007500:	d1f6      	bne.n	80074f0 <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007502:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007504:	f102 0308 	add.w	r3, r2, #8
 8007508:	e853 3f00 	ldrex	r3, [r3]
 800750c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007510:	3208      	adds	r2, #8
 8007512:	e842 3100 	strex	r1, r3, [r2]
 8007516:	2900      	cmp	r1, #0
 8007518:	d1f3      	bne.n	8007502 <UART_EndTxTransfer+0x12>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800751a:	2320      	movs	r3, #32
 800751c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 8007520:	4770      	bx	lr

08007522 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007522:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007524:	e852 3f00 	ldrex	r3, [r2]
 8007528:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752c:	e842 3100 	strex	r1, r3, [r2]
 8007530:	2900      	cmp	r1, #0
 8007532:	d1f6      	bne.n	8007522 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007534:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007536:	f102 0308 	add.w	r3, r2, #8
 800753a:	e853 3f00 	ldrex	r3, [r3]
 800753e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007542:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007546:	3208      	adds	r2, #8
 8007548:	e842 3100 	strex	r1, r3, [r2]
 800754c:	2900      	cmp	r1, #0
 800754e:	d1f1      	bne.n	8007534 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007550:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8007552:	2b01      	cmp	r3, #1
 8007554:	d006      	beq.n	8007564 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007556:	2320      	movs	r3, #32
 8007558:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800755c:	2300      	movs	r3, #0
 800755e:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007560:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8007562:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007564:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007566:	e852 3f00 	ldrex	r3, [r2]
 800756a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756e:	e842 3100 	strex	r1, r3, [r2]
 8007572:	2900      	cmp	r1, #0
 8007574:	d1f6      	bne.n	8007564 <UART_EndRxTransfer+0x42>
 8007576:	e7ee      	b.n	8007556 <UART_EndRxTransfer+0x34>

08007578 <HAL_UART_Transmit_DMA>:
{
 8007578:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800757a:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 800757e:	2a20      	cmp	r2, #32
 8007580:	d13d      	bne.n	80075fe <HAL_UART_Transmit_DMA+0x86>
{
 8007582:	b510      	push	{r4, lr}
 8007584:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8007586:	2900      	cmp	r1, #0
 8007588:	d03b      	beq.n	8007602 <HAL_UART_Transmit_DMA+0x8a>
 800758a:	2b00      	cmp	r3, #0
 800758c:	d03b      	beq.n	8007606 <HAL_UART_Transmit_DMA+0x8e>
    huart->pTxBuffPtr  = pData;
 800758e:	6501      	str	r1, [r0, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007590:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007594:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007598:	2200      	movs	r2, #0
 800759a:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800759e:	2221      	movs	r2, #33	@ 0x21
 80075a0:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
    if (huart->hdmatx != NULL)
 80075a4:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 80075a6:	b1ca      	cbz	r2, 80075dc <HAL_UART_Transmit_DMA+0x64>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80075a8:	4918      	ldr	r1, [pc, #96]	@ (800760c <HAL_UART_Transmit_DMA+0x94>)
 80075aa:	62d1      	str	r1, [r2, #44]	@ 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80075ac:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 80075ae:	4918      	ldr	r1, [pc, #96]	@ (8007610 <HAL_UART_Transmit_DMA+0x98>)
 80075b0:	6311      	str	r1, [r2, #48]	@ 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80075b2:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 80075b4:	4917      	ldr	r1, [pc, #92]	@ (8007614 <HAL_UART_Transmit_DMA+0x9c>)
 80075b6:	6351      	str	r1, [r2, #52]	@ 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 80075b8:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 80075ba:	2100      	movs	r1, #0
 80075bc:	6391      	str	r1, [r2, #56]	@ 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80075be:	6802      	ldr	r2, [r0, #0]
 80075c0:	3228      	adds	r2, #40	@ 0x28
 80075c2:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80075c4:	6fc0      	ldr	r0, [r0, #124]	@ 0x7c
 80075c6:	f7fd fdfd 	bl	80051c4 <HAL_DMA_Start_IT>
 80075ca:	b138      	cbz	r0, 80075dc <HAL_UART_Transmit_DMA+0x64>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075cc:	2310      	movs	r3, #16
 80075ce:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 80075d2:	2320      	movs	r3, #32
 80075d4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_ERROR;
 80075d8:	2001      	movs	r0, #1
 80075da:	e00f      	b.n	80075fc <HAL_UART_Transmit_DMA+0x84>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80075dc:	6823      	ldr	r3, [r4, #0]
 80075de:	2240      	movs	r2, #64	@ 0x40
 80075e0:	621a      	str	r2, [r3, #32]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075e2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e4:	f102 0308 	add.w	r3, r2, #8
 80075e8:	e853 3f00 	ldrex	r3, [r3]
 80075ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f0:	3208      	adds	r2, #8
 80075f2:	e842 3100 	strex	r1, r3, [r2]
 80075f6:	2900      	cmp	r1, #0
 80075f8:	d1f3      	bne.n	80075e2 <HAL_UART_Transmit_DMA+0x6a>
    return HAL_OK;
 80075fa:	2000      	movs	r0, #0
}
 80075fc:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80075fe:	2002      	movs	r0, #2
}
 8007600:	4770      	bx	lr
      return HAL_ERROR;
 8007602:	2001      	movs	r0, #1
 8007604:	e7fa      	b.n	80075fc <HAL_UART_Transmit_DMA+0x84>
 8007606:	2001      	movs	r0, #1
 8007608:	e7f8      	b.n	80075fc <HAL_UART_Transmit_DMA+0x84>
 800760a:	bf00      	nop
 800760c:	08007619 	.word	0x08007619
 8007610:	08007687 	.word	0x08007687
 8007614:	08007693 	.word	0x08007693

08007618 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007618:	b508      	push	{r3, lr}
 800761a:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800761c:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f013 0f20 	tst.w	r3, #32
 8007626:	d118      	bne.n	800765a <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 8007628:	2300      	movs	r3, #0
 800762a:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800762e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007630:	f102 0308 	add.w	r3, r2, #8
 8007634:	e853 3f00 	ldrex	r3, [r3]
 8007638:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800763c:	3208      	adds	r2, #8
 800763e:	e842 3100 	strex	r1, r3, [r2]
 8007642:	2900      	cmp	r1, #0
 8007644:	d1f3      	bne.n	800762e <UART_DMATransmitCplt+0x16>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007646:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007648:	e852 3f00 	ldrex	r3, [r2]
 800764c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007650:	e842 3100 	strex	r1, r3, [r2]
 8007654:	2900      	cmp	r1, #0
 8007656:	d1f6      	bne.n	8007646 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007658:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800765a:	f7fc f8f5 	bl	8003848 <HAL_UART_TxCpltCallback>
}
 800765e:	e7fb      	b.n	8007658 <UART_DMATransmitCplt+0x40>

08007660 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007660:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007662:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007664:	e852 3f00 	ldrex	r3, [r2]
 8007668:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766c:	e842 3100 	strex	r1, r3, [r2]
 8007670:	2900      	cmp	r1, #0
 8007672:	d1f6      	bne.n	8007662 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007674:	2320      	movs	r3, #32
 8007676:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800767a:	2300      	movs	r3, #0
 800767c:	6783      	str	r3, [r0, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800767e:	f7fc f8e3 	bl	8003848 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007682:	bd08      	pop	{r3, pc}

08007684 <HAL_UART_TxHalfCpltCallback>:
}
 8007684:	4770      	bx	lr

08007686 <UART_DMATxHalfCplt>:
{
 8007686:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8007688:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800768a:	f7ff fffb 	bl	8007684 <HAL_UART_TxHalfCpltCallback>
}
 800768e:	bd08      	pop	{r3, pc}

08007690 <HAL_UART_ErrorCallback>:
}
 8007690:	4770      	bx	lr

08007692 <UART_DMAError>:
{
 8007692:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007694:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007696:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800769a:	f8d4 508c 	ldr.w	r5, [r4, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800769e:	6823      	ldr	r3, [r4, #0]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80076a6:	d001      	beq.n	80076ac <UART_DMAError+0x1a>
 80076a8:	2a21      	cmp	r2, #33	@ 0x21
 80076aa:	d010      	beq.n	80076ce <UART_DMAError+0x3c>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80076ac:	6823      	ldr	r3, [r4, #0]
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80076b4:	d001      	beq.n	80076ba <UART_DMAError+0x28>
 80076b6:	2d22      	cmp	r5, #34	@ 0x22
 80076b8:	d010      	beq.n	80076dc <UART_DMAError+0x4a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80076ba:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80076be:	f043 0310 	orr.w	r3, r3, #16
 80076c2:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
  HAL_UART_ErrorCallback(huart);
 80076c6:	4620      	mov	r0, r4
 80076c8:	f7ff ffe2 	bl	8007690 <HAL_UART_ErrorCallback>
}
 80076cc:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 80076ce:	2300      	movs	r3, #0
 80076d0:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80076d4:	4620      	mov	r0, r4
 80076d6:	f7ff ff0b 	bl	80074f0 <UART_EndTxTransfer>
 80076da:	e7e7      	b.n	80076ac <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 80076dc:	2300      	movs	r3, #0
 80076de:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80076e2:	4620      	mov	r0, r4
 80076e4:	f7ff ff1d 	bl	8007522 <UART_EndRxTransfer>
 80076e8:	e7e7      	b.n	80076ba <UART_DMAError+0x28>

080076ea <UART_DMAAbortOnError>:
{
 80076ea:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80076ec:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 80076ee:	2300      	movs	r3, #0
 80076f0:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80076f4:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  HAL_UART_ErrorCallback(huart);
 80076f8:	f7ff ffca 	bl	8007690 <HAL_UART_ErrorCallback>
}
 80076fc:	bd08      	pop	{r3, pc}

080076fe <HAL_UART_AbortReceiveCpltCallback>:
}
 80076fe:	4770      	bx	lr

08007700 <HAL_UART_AbortReceive_IT>:
{
 8007700:	b510      	push	{r4, lr}
 8007702:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8007704:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007706:	e852 3f00 	ldrex	r3, [r2]
 800770a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770e:	e842 3100 	strex	r1, r3, [r2]
 8007712:	2900      	cmp	r1, #0
 8007714:	d1f6      	bne.n	8007704 <HAL_UART_AbortReceive_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007716:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007718:	f102 0308 	add.w	r3, r2, #8
 800771c:	e853 3f00 	ldrex	r3, [r3]
 8007720:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007724:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007728:	3208      	adds	r2, #8
 800772a:	e842 3100 	strex	r1, r3, [r2]
 800772e:	2900      	cmp	r1, #0
 8007730:	d1f1      	bne.n	8007716 <HAL_UART_AbortReceive_IT+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007732:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8007734:	2b01      	cmp	r3, #1
 8007736:	d01f      	beq.n	8007778 <HAL_UART_AbortReceive_IT+0x78>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007738:	6823      	ldr	r3, [r4, #0]
 800773a:	689a      	ldr	r2, [r3, #8]
 800773c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8007740:	d038      	beq.n	80077b4 <HAL_UART_AbortReceive_IT+0xb4>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007742:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007744:	f102 0308 	add.w	r3, r2, #8
 8007748:	e853 3f00 	ldrex	r3, [r3]
 800774c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007750:	3208      	adds	r2, #8
 8007752:	e842 3100 	strex	r1, r3, [r2]
 8007756:	2900      	cmp	r1, #0
 8007758:	d1f3      	bne.n	8007742 <HAL_UART_AbortReceive_IT+0x42>
    if (huart->hdmarx != NULL)
 800775a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800775e:	b1ab      	cbz	r3, 800778c <HAL_UART_AbortReceive_IT+0x8c>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8007760:	4a1c      	ldr	r2, [pc, #112]	@ (80077d4 <HAL_UART_AbortReceive_IT+0xd4>)
 8007762:	639a      	str	r2, [r3, #56]	@ 0x38
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007764:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8007768:	f7fd fdb2 	bl	80052d0 <HAL_DMA_Abort_IT>
 800776c:	b378      	cbz	r0, 80077ce <HAL_UART_AbortReceive_IT+0xce>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800776e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8007772:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007774:	4798      	blx	r3
 8007776:	e02a      	b.n	80077ce <HAL_UART_AbortReceive_IT+0xce>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8007778:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777a:	e852 3f00 	ldrex	r3, [r2]
 800777e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007782:	e842 3100 	strex	r1, r3, [r2]
 8007786:	2900      	cmp	r1, #0
 8007788:	d1f6      	bne.n	8007778 <HAL_UART_AbortReceive_IT+0x78>
 800778a:	e7d5      	b.n	8007738 <HAL_UART_AbortReceive_IT+0x38>
      huart->RxXferCount = 0U;
 800778c:	2300      	movs	r3, #0
 800778e:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      huart->pRxBuffPtr = NULL;
 8007792:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007794:	6822      	ldr	r2, [r4, #0]
 8007796:	210f      	movs	r1, #15
 8007798:	6211      	str	r1, [r2, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800779a:	6821      	ldr	r1, [r4, #0]
 800779c:	698a      	ldr	r2, [r1, #24]
 800779e:	f042 0208 	orr.w	r2, r2, #8
 80077a2:	618a      	str	r2, [r1, #24]
      huart->RxState = HAL_UART_STATE_READY;
 80077a4:	2220      	movs	r2, #32
 80077a6:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077aa:	66e3      	str	r3, [r4, #108]	@ 0x6c
      HAL_UART_AbortReceiveCpltCallback(huart);
 80077ac:	4620      	mov	r0, r4
 80077ae:	f7ff ffa6 	bl	80076fe <HAL_UART_AbortReceiveCpltCallback>
 80077b2:	e00c      	b.n	80077ce <HAL_UART_AbortReceive_IT+0xce>
    huart->RxXferCount = 0U;
 80077b4:	2200      	movs	r2, #0
 80077b6:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
    huart->pRxBuffPtr = NULL;
 80077ba:	65a2      	str	r2, [r4, #88]	@ 0x58
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80077bc:	210f      	movs	r1, #15
 80077be:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 80077c0:	2320      	movs	r3, #32
 80077c2:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077c6:	66e2      	str	r2, [r4, #108]	@ 0x6c
    HAL_UART_AbortReceiveCpltCallback(huart);
 80077c8:	4620      	mov	r0, r4
 80077ca:	f7ff ff98 	bl	80076fe <HAL_UART_AbortReceiveCpltCallback>
}
 80077ce:	2000      	movs	r0, #0
 80077d0:	bd10      	pop	{r4, pc}
 80077d2:	bf00      	nop
 80077d4:	080077d9 	.word	0x080077d9

080077d8 <UART_DMARxOnlyAbortCallback>:
{
 80077d8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077da:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 80077dc:	2200      	movs	r2, #0
 80077de:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80077e2:	6803      	ldr	r3, [r0, #0]
 80077e4:	210f      	movs	r1, #15
 80077e6:	6219      	str	r1, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80077e8:	6801      	ldr	r1, [r0, #0]
 80077ea:	698b      	ldr	r3, [r1, #24]
 80077ec:	f043 0308 	orr.w	r3, r3, #8
 80077f0:	618b      	str	r3, [r1, #24]
  huart->RxState = HAL_UART_STATE_READY;
 80077f2:	2320      	movs	r3, #32
 80077f4:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077f8:	66c2      	str	r2, [r0, #108]	@ 0x6c
  HAL_UART_AbortReceiveCpltCallback(huart);
 80077fa:	f7ff ff80 	bl	80076fe <HAL_UART_AbortReceiveCpltCallback>
}
 80077fe:	bd08      	pop	{r3, pc}

08007800 <HAL_UARTEx_RxEventCallback>:
}
 8007800:	4770      	bx	lr
	...

08007804 <HAL_UART_IRQHandler>:
{
 8007804:	b570      	push	{r4, r5, r6, lr}
 8007806:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007808:	6802      	ldr	r2, [r0, #0]
 800780a:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800780c:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800780e:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 8007810:	f640 0c0f 	movw	ip, #2063	@ 0x80f
 8007814:	ea13 0f0c 	tst.w	r3, ip
 8007818:	d10d      	bne.n	8007836 <HAL_UART_IRQHandler+0x32>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800781a:	f013 0f20 	tst.w	r3, #32
 800781e:	d010      	beq.n	8007842 <HAL_UART_IRQHandler+0x3e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007820:	f010 0f20 	tst.w	r0, #32
 8007824:	d102      	bne.n	800782c <HAL_UART_IRQHandler+0x28>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007826:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 800782a:	d00a      	beq.n	8007842 <HAL_UART_IRQHandler+0x3e>
      if (huart->RxISR != NULL)
 800782c:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800782e:	b393      	cbz	r3, 8007896 <HAL_UART_IRQHandler+0x92>
        huart->RxISR(huart);
 8007830:	4620      	mov	r0, r4
 8007832:	4798      	blx	r3
      return;
 8007834:	e02f      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007836:	4db4      	ldr	r5, [pc, #720]	@ (8007b08 <HAL_UART_IRQHandler+0x304>)
 8007838:	400d      	ands	r5, r1
 800783a:	d12d      	bne.n	8007898 <HAL_UART_IRQHandler+0x94>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800783c:	4eb3      	ldr	r6, [pc, #716]	@ (8007b0c <HAL_UART_IRQHandler+0x308>)
 800783e:	4230      	tst	r0, r6
 8007840:	d12a      	bne.n	8007898 <HAL_UART_IRQHandler+0x94>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007842:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 8007844:	2d01      	cmp	r5, #1
 8007846:	f000 80c0 	beq.w	80079ca <HAL_UART_IRQHandler+0x1c6>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800784a:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800784e:	d003      	beq.n	8007858 <HAL_UART_IRQHandler+0x54>
 8007850:	f411 0f80 	tst.w	r1, #4194304	@ 0x400000
 8007854:	f040 815e 	bne.w	8007b14 <HAL_UART_IRQHandler+0x310>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007858:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800785c:	d007      	beq.n	800786e <HAL_UART_IRQHandler+0x6a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800785e:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8007862:	f040 815e 	bne.w	8007b22 <HAL_UART_IRQHandler+0x31e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007866:	f411 0f00 	tst.w	r1, #8388608	@ 0x800000
 800786a:	f040 815a 	bne.w	8007b22 <HAL_UART_IRQHandler+0x31e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800786e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007872:	d003      	beq.n	800787c <HAL_UART_IRQHandler+0x78>
 8007874:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8007878:	f040 815a 	bne.w	8007b30 <HAL_UART_IRQHandler+0x32c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800787c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007880:	d003      	beq.n	800788a <HAL_UART_IRQHandler+0x86>
 8007882:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 8007886:	f040 8157 	bne.w	8007b38 <HAL_UART_IRQHandler+0x334>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800788a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800788e:	d002      	beq.n	8007896 <HAL_UART_IRQHandler+0x92>
 8007890:	2800      	cmp	r0, #0
 8007892:	f2c0 8155 	blt.w	8007b40 <HAL_UART_IRQHandler+0x33c>
}
 8007896:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007898:	f013 0f01 	tst.w	r3, #1
 800789c:	d009      	beq.n	80078b2 <HAL_UART_IRQHandler+0xae>
 800789e:	f410 7f80 	tst.w	r0, #256	@ 0x100
 80078a2:	d006      	beq.n	80078b2 <HAL_UART_IRQHandler+0xae>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80078a4:	2601      	movs	r6, #1
 80078a6:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078a8:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80078ac:	4332      	orrs	r2, r6
 80078ae:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078b2:	f013 0f02 	tst.w	r3, #2
 80078b6:	d00b      	beq.n	80078d0 <HAL_UART_IRQHandler+0xcc>
 80078b8:	f011 0f01 	tst.w	r1, #1
 80078bc:	d008      	beq.n	80078d0 <HAL_UART_IRQHandler+0xcc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078be:	6822      	ldr	r2, [r4, #0]
 80078c0:	2602      	movs	r6, #2
 80078c2:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078c4:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80078c8:	f042 0204 	orr.w	r2, r2, #4
 80078cc:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078d0:	f013 0f04 	tst.w	r3, #4
 80078d4:	d00b      	beq.n	80078ee <HAL_UART_IRQHandler+0xea>
 80078d6:	f011 0f01 	tst.w	r1, #1
 80078da:	d008      	beq.n	80078ee <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80078dc:	6822      	ldr	r2, [r4, #0]
 80078de:	2604      	movs	r6, #4
 80078e0:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078e2:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80078e6:	f042 0202 	orr.w	r2, r2, #2
 80078ea:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 80078ee:	f013 0f08 	tst.w	r3, #8
 80078f2:	d00b      	beq.n	800790c <HAL_UART_IRQHandler+0x108>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80078f4:	f010 0f20 	tst.w	r0, #32
 80078f8:	d100      	bne.n	80078fc <HAL_UART_IRQHandler+0xf8>
 80078fa:	b13d      	cbz	r5, 800790c <HAL_UART_IRQHandler+0x108>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078fc:	6822      	ldr	r2, [r4, #0]
 80078fe:	2508      	movs	r5, #8
 8007900:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007902:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007906:	432a      	orrs	r2, r5
 8007908:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800790c:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8007910:	d00c      	beq.n	800792c <HAL_UART_IRQHandler+0x128>
 8007912:	f010 6f80 	tst.w	r0, #67108864	@ 0x4000000
 8007916:	d009      	beq.n	800792c <HAL_UART_IRQHandler+0x128>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007918:	6822      	ldr	r2, [r4, #0]
 800791a:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 800791e:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007920:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007924:	f042 0220 	orr.w	r2, r2, #32
 8007928:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800792c:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007930:	2a00      	cmp	r2, #0
 8007932:	d0b0      	beq.n	8007896 <HAL_UART_IRQHandler+0x92>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007934:	f013 0f20 	tst.w	r3, #32
 8007938:	d009      	beq.n	800794e <HAL_UART_IRQHandler+0x14a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800793a:	f010 0f20 	tst.w	r0, #32
 800793e:	d102      	bne.n	8007946 <HAL_UART_IRQHandler+0x142>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007940:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 8007944:	d003      	beq.n	800794e <HAL_UART_IRQHandler+0x14a>
        if (huart->RxISR != NULL)
 8007946:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8007948:	b10b      	cbz	r3, 800794e <HAL_UART_IRQHandler+0x14a>
          huart->RxISR(huart);
 800794a:	4620      	mov	r0, r4
 800794c:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800794e:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007952:	6823      	ldr	r3, [r4, #0]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800795a:	d102      	bne.n	8007962 <HAL_UART_IRQHandler+0x15e>
 800795c:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8007960:	d02c      	beq.n	80079bc <HAL_UART_IRQHandler+0x1b8>
        UART_EndRxTransfer(huart);
 8007962:	4620      	mov	r0, r4
 8007964:	f7ff fddd 	bl	8007522 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007968:	6823      	ldr	r3, [r4, #0]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007970:	d020      	beq.n	80079b4 <HAL_UART_IRQHandler+0x1b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007972:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007974:	f102 0308 	add.w	r3, r2, #8
 8007978:	e853 3f00 	ldrex	r3, [r3]
 800797c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007980:	3208      	adds	r2, #8
 8007982:	e842 3100 	strex	r1, r3, [r2]
 8007986:	2900      	cmp	r1, #0
 8007988:	d1f3      	bne.n	8007972 <HAL_UART_IRQHandler+0x16e>
          if (huart->hdmarx != NULL)
 800798a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800798e:	b16b      	cbz	r3, 80079ac <HAL_UART_IRQHandler+0x1a8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007990:	4a5f      	ldr	r2, [pc, #380]	@ (8007b10 <HAL_UART_IRQHandler+0x30c>)
 8007992:	639a      	str	r2, [r3, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007994:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8007998:	f7fd fc9a 	bl	80052d0 <HAL_DMA_Abort_IT>
 800799c:	2800      	cmp	r0, #0
 800799e:	f43f af7a 	beq.w	8007896 <HAL_UART_IRQHandler+0x92>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079a2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80079a6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80079a8:	4798      	blx	r3
 80079aa:	e774      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
            HAL_UART_ErrorCallback(huart);
 80079ac:	4620      	mov	r0, r4
 80079ae:	f7ff fe6f 	bl	8007690 <HAL_UART_ErrorCallback>
 80079b2:	e770      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
          HAL_UART_ErrorCallback(huart);
 80079b4:	4620      	mov	r0, r4
 80079b6:	f7ff fe6b 	bl	8007690 <HAL_UART_ErrorCallback>
 80079ba:	e76c      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
        HAL_UART_ErrorCallback(huart);
 80079bc:	4620      	mov	r0, r4
 80079be:	f7ff fe67 	bl	8007690 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079c2:	2300      	movs	r3, #0
 80079c4:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    return;
 80079c8:	e765      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80079ca:	f013 0f10 	tst.w	r3, #16
 80079ce:	f43f af3c 	beq.w	800784a <HAL_UART_IRQHandler+0x46>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80079d2:	f010 0f10 	tst.w	r0, #16
 80079d6:	f43f af38 	beq.w	800784a <HAL_UART_IRQHandler+0x46>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80079da:	2310      	movs	r3, #16
 80079dc:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079de:	6823      	ldr	r3, [r4, #0]
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80079e6:	d053      	beq.n	8007a90 <HAL_UART_IRQHandler+0x28c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80079e8:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 80079ec:	6813      	ldr	r3, [r2, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f43f af4f 	beq.w	8007896 <HAL_UART_IRQHandler+0x92>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079f8:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 80079fc:	4299      	cmp	r1, r3
 80079fe:	f67f af4a 	bls.w	8007896 <HAL_UART_IRQHandler+0x92>
        huart->RxXferCount = nb_remaining_rx_data;
 8007a02:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007a06:	6813      	ldr	r3, [r2, #0]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f013 0f20 	tst.w	r3, #32
 8007a0e:	d132      	bne.n	8007a76 <HAL_UART_IRQHandler+0x272>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a10:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a12:	e852 3f00 	ldrex	r3, [r2]
 8007a16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a1a:	e842 3100 	strex	r1, r3, [r2]
 8007a1e:	2900      	cmp	r1, #0
 8007a20:	d1f6      	bne.n	8007a10 <HAL_UART_IRQHandler+0x20c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a22:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a24:	f102 0308 	add.w	r3, r2, #8
 8007a28:	e853 3f00 	ldrex	r3, [r3]
 8007a2c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a30:	3208      	adds	r2, #8
 8007a32:	e842 3100 	strex	r1, r3, [r2]
 8007a36:	2900      	cmp	r1, #0
 8007a38:	d1f3      	bne.n	8007a22 <HAL_UART_IRQHandler+0x21e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a3a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3c:	f102 0308 	add.w	r3, r2, #8
 8007a40:	e853 3f00 	ldrex	r3, [r3]
 8007a44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a48:	3208      	adds	r2, #8
 8007a4a:	e842 3100 	strex	r1, r3, [r2]
 8007a4e:	2900      	cmp	r1, #0
 8007a50:	d1f3      	bne.n	8007a3a <HAL_UART_IRQHandler+0x236>
          huart->RxState = HAL_UART_STATE_READY;
 8007a52:	2320      	movs	r3, #32
 8007a54:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a5c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5e:	e852 3f00 	ldrex	r3, [r2]
 8007a62:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a66:	e842 3100 	strex	r1, r3, [r2]
 8007a6a:	2900      	cmp	r1, #0
 8007a6c:	d1f6      	bne.n	8007a5c <HAL_UART_IRQHandler+0x258>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a6e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8007a72:	f7fd fbf3 	bl	800525c <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a76:	2302      	movs	r3, #2
 8007a78:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a7a:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007a7e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	1ac9      	subs	r1, r1, r3
 8007a86:	b289      	uxth	r1, r1
 8007a88:	4620      	mov	r0, r4
 8007a8a:	f7ff feb9 	bl	8007800 <HAL_UARTEx_RxEventCallback>
      return;
 8007a8e:	e702      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a90:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007a94:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	1ac9      	subs	r1, r1, r3
 8007a9c:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8007a9e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007aa2:	b29b      	uxth	r3, r3
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	f43f aef6 	beq.w	8007896 <HAL_UART_IRQHandler+0x92>
          && (nb_rx_data > 0U))
 8007aaa:	2900      	cmp	r1, #0
 8007aac:	f43f aef3 	beq.w	8007896 <HAL_UART_IRQHandler+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ab0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab2:	e852 3f00 	ldrex	r3, [r2]
 8007ab6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aba:	e842 3000 	strex	r0, r3, [r2]
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	d1f6      	bne.n	8007ab0 <HAL_UART_IRQHandler+0x2ac>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ac2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac4:	f102 0308 	add.w	r3, r2, #8
 8007ac8:	e853 3f00 	ldrex	r3, [r3]
 8007acc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ad0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad4:	3208      	adds	r2, #8
 8007ad6:	e842 3000 	strex	r0, r3, [r2]
 8007ada:	2800      	cmp	r0, #0
 8007adc:	d1f1      	bne.n	8007ac2 <HAL_UART_IRQHandler+0x2be>
        huart->RxState = HAL_UART_STATE_READY;
 8007ade:	2320      	movs	r3, #32
 8007ae0:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	66e3      	str	r3, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 8007ae8:	6763      	str	r3, [r4, #116]	@ 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aea:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aec:	e852 3f00 	ldrex	r3, [r2]
 8007af0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af4:	e842 3000 	strex	r0, r3, [r2]
 8007af8:	2800      	cmp	r0, #0
 8007afa:	d1f6      	bne.n	8007aea <HAL_UART_IRQHandler+0x2e6>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007afc:	2302      	movs	r3, #2
 8007afe:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b00:	4620      	mov	r0, r4
 8007b02:	f7ff fe7d 	bl	8007800 <HAL_UARTEx_RxEventCallback>
      return;
 8007b06:	e6c6      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
 8007b08:	10000001 	.word	0x10000001
 8007b0c:	04000120 	.word	0x04000120
 8007b10:	080076eb 	.word	0x080076eb
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007b14:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007b18:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8007b1a:	4620      	mov	r0, r4
 8007b1c:	f000 ff54 	bl	80089c8 <HAL_UARTEx_WakeupCallback>
    return;
 8007b20:	e6b9      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
    if (huart->TxISR != NULL)
 8007b22:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f43f aeb6 	beq.w	8007896 <HAL_UART_IRQHandler+0x92>
      huart->TxISR(huart);
 8007b2a:	4620      	mov	r0, r4
 8007b2c:	4798      	blx	r3
    return;
 8007b2e:	e6b2      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
    UART_EndTransmit_IT(huart);
 8007b30:	4620      	mov	r0, r4
 8007b32:	f7ff fd95 	bl	8007660 <UART_EndTransmit_IT>
    return;
 8007b36:	e6ae      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007b38:	4620      	mov	r0, r4
 8007b3a:	f000 ff47 	bl	80089cc <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8007b3e:	e6aa      	b.n	8007896 <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007b40:	4620      	mov	r0, r4
 8007b42:	f000 ff42 	bl	80089ca <HAL_UARTEx_RxFifoFullCallback>
    return;
 8007b46:	e6a6      	b.n	8007896 <HAL_UART_IRQHandler+0x92>

08007b48 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007b48:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8007b4a:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b4e:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8007b52:	2a22      	cmp	r2, #34	@ 0x22
 8007b54:	d005      	beq.n	8007b62 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b56:	6802      	ldr	r2, [r0, #0]
 8007b58:	6993      	ldr	r3, [r2, #24]
 8007b5a:	f043 0308 	orr.w	r3, r3, #8
 8007b5e:	6193      	str	r3, [r2, #24]
  }
}
 8007b60:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b62:	6802      	ldr	r2, [r0, #0]
 8007b64:	6a51      	ldr	r1, [r2, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8007b6a:	400b      	ands	r3, r1
 8007b6c:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8007b6e:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8007b70:	3301      	adds	r3, #1
 8007b72:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8007b74:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 8007b82:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1e9      	bne.n	8007b60 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b8c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8e:	e852 3f00 	ldrex	r3, [r2]
 8007b92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b96:	e842 3100 	strex	r1, r3, [r2]
 8007b9a:	2900      	cmp	r1, #0
 8007b9c:	d1f6      	bne.n	8007b8c <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b9e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba0:	f102 0308 	add.w	r3, r2, #8
 8007ba4:	e853 3f00 	ldrex	r3, [r3]
 8007ba8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bac:	3208      	adds	r2, #8
 8007bae:	e842 3100 	strex	r1, r3, [r2]
 8007bb2:	2900      	cmp	r1, #0
 8007bb4:	d1f3      	bne.n	8007b9e <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 8007bb6:	2320      	movs	r3, #32
 8007bb8:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bc0:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007bc2:	6803      	ldr	r3, [r0, #0]
 8007bc4:	4a16      	ldr	r2, [pc, #88]	@ (8007c20 <UART_RxISR_8BIT+0xd8>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d00c      	beq.n	8007be4 <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007bd0:	d008      	beq.n	8007be4 <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007bd2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd4:	e852 3f00 	ldrex	r3, [r2]
 8007bd8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bdc:	e842 3100 	strex	r1, r3, [r2]
 8007be0:	2900      	cmp	r1, #0
 8007be2:	d1f6      	bne.n	8007bd2 <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007be4:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d116      	bne.n	8007c18 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bea:	2300      	movs	r3, #0
 8007bec:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf0:	e852 3f00 	ldrex	r3, [r2]
 8007bf4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf8:	e842 3100 	strex	r1, r3, [r2]
 8007bfc:	2900      	cmp	r1, #0
 8007bfe:	d1f6      	bne.n	8007bee <UART_RxISR_8BIT+0xa6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007c00:	6803      	ldr	r3, [r0, #0]
 8007c02:	69da      	ldr	r2, [r3, #28]
 8007c04:	f012 0f10 	tst.w	r2, #16
 8007c08:	d001      	beq.n	8007c0e <UART_RxISR_8BIT+0xc6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c0a:	2210      	movs	r2, #16
 8007c0c:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c0e:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8007c12:	f7ff fdf5 	bl	8007800 <HAL_UARTEx_RxEventCallback>
 8007c16:	e7a3      	b.n	8007b60 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8007c18:	f7f9 fdee 	bl	80017f8 <HAL_UART_RxCpltCallback>
 8007c1c:	e7a0      	b.n	8007b60 <UART_RxISR_8BIT+0x18>
 8007c1e:	bf00      	nop
 8007c20:	40008000 	.word	0x40008000

08007c24 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007c24:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007c26:	f8b0 2060 	ldrh.w	r2, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c2a:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 8007c2e:	2b22      	cmp	r3, #34	@ 0x22
 8007c30:	d005      	beq.n	8007c3e <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c32:	6802      	ldr	r2, [r0, #0]
 8007c34:	6993      	ldr	r3, [r2, #24]
 8007c36:	f043 0308 	orr.w	r3, r3, #8
 8007c3a:	6193      	str	r3, [r2, #24]
  }
}
 8007c3c:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c3e:	6803      	ldr	r3, [r0, #0]
 8007c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007c42:	6d81      	ldr	r1, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8007c44:	4013      	ands	r3, r2
 8007c46:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 8007c48:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8007c4a:	3302      	adds	r3, #2
 8007c4c:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8007c4e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	3b01      	subs	r3, #1
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 8007c5c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d1ea      	bne.n	8007c3c <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c66:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c68:	e852 3f00 	ldrex	r3, [r2]
 8007c6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c70:	e842 3100 	strex	r1, r3, [r2]
 8007c74:	2900      	cmp	r1, #0
 8007c76:	d1f6      	bne.n	8007c66 <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c78:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c7a:	f102 0308 	add.w	r3, r2, #8
 8007c7e:	e853 3f00 	ldrex	r3, [r3]
 8007c82:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c86:	3208      	adds	r2, #8
 8007c88:	e842 3100 	strex	r1, r3, [r2]
 8007c8c:	2900      	cmp	r1, #0
 8007c8e:	d1f3      	bne.n	8007c78 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 8007c90:	2320      	movs	r3, #32
 8007c92:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 8007c96:	2300      	movs	r3, #0
 8007c98:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c9a:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c9c:	6803      	ldr	r3, [r0, #0]
 8007c9e:	4a16      	ldr	r2, [pc, #88]	@ (8007cf8 <UART_RxISR_16BIT+0xd4>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d00c      	beq.n	8007cbe <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007caa:	d008      	beq.n	8007cbe <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007cac:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cae:	e852 3f00 	ldrex	r3, [r2]
 8007cb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb6:	e842 3100 	strex	r1, r3, [r2]
 8007cba:	2900      	cmp	r1, #0
 8007cbc:	d1f6      	bne.n	8007cac <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cbe:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d116      	bne.n	8007cf2 <UART_RxISR_16BIT+0xce>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cc8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cca:	e852 3f00 	ldrex	r3, [r2]
 8007cce:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd2:	e842 3100 	strex	r1, r3, [r2]
 8007cd6:	2900      	cmp	r1, #0
 8007cd8:	d1f6      	bne.n	8007cc8 <UART_RxISR_16BIT+0xa4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007cda:	6803      	ldr	r3, [r0, #0]
 8007cdc:	69da      	ldr	r2, [r3, #28]
 8007cde:	f012 0f10 	tst.w	r2, #16
 8007ce2:	d001      	beq.n	8007ce8 <UART_RxISR_16BIT+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ce4:	2210      	movs	r2, #16
 8007ce6:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ce8:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8007cec:	f7ff fd88 	bl	8007800 <HAL_UARTEx_RxEventCallback>
 8007cf0:	e7a4      	b.n	8007c3c <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8007cf2:	f7f9 fd81 	bl	80017f8 <HAL_UART_RxCpltCallback>
 8007cf6:	e7a1      	b.n	8007c3c <UART_RxISR_16BIT+0x18>
 8007cf8:	40008000 	.word	0x40008000

08007cfc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 8007d00:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007d04:	6803      	ldr	r3, [r0, #0]
 8007d06:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007d08:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007d0c:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d10:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8007d14:	2a22      	cmp	r2, #34	@ 0x22
 8007d16:	d005      	beq.n	8007d24 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d18:	699a      	ldr	r2, [r3, #24]
 8007d1a:	f042 0208 	orr.w	r2, r2, #8
 8007d1e:	619a      	str	r2, [r3, #24]
  }
}
 8007d20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d24:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8007d26:	f8b0 7068 	ldrh.w	r7, [r0, #104]	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007d2a:	e008      	b.n	8007d3e <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d2c:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d14c      	bne.n	8007dce <UART_RxISR_8BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 8007d34:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d04e      	beq.n	8007ddc <UART_RxISR_8BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007d3e:	2f00      	cmp	r7, #0
 8007d40:	f000 809a 	beq.w	8007e78 <UART_RxISR_8BIT_FIFOEN+0x17c>
 8007d44:	f015 0f20 	tst.w	r5, #32
 8007d48:	f000 8096 	beq.w	8007e78 <UART_RxISR_8BIT_FIFOEN+0x17c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d4c:	6823      	ldr	r3, [r4, #0]
 8007d4e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007d50:	b2f3      	uxtb	r3, r6
 8007d52:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8007d54:	400b      	ands	r3, r1
 8007d56:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8007d58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8007d5e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	3b01      	subs	r3, #1
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007d6c:	6823      	ldr	r3, [r4, #0]
 8007d6e:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007d70:	f015 0f07 	tst.w	r5, #7
 8007d74:	d0de      	beq.n	8007d34 <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d76:	f015 0f01 	tst.w	r5, #1
 8007d7a:	d009      	beq.n	8007d90 <UART_RxISR_8BIT_FIFOEN+0x94>
 8007d7c:	f419 7f80 	tst.w	r9, #256	@ 0x100
 8007d80:	d006      	beq.n	8007d90 <UART_RxISR_8BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d82:	2201      	movs	r2, #1
 8007d84:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d86:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d90:	f015 0f02 	tst.w	r5, #2
 8007d94:	d00b      	beq.n	8007dae <UART_RxISR_8BIT_FIFOEN+0xb2>
 8007d96:	f018 0f01 	tst.w	r8, #1
 8007d9a:	d008      	beq.n	8007dae <UART_RxISR_8BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d9c:	6823      	ldr	r3, [r4, #0]
 8007d9e:	2202      	movs	r2, #2
 8007da0:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007da2:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007da6:	f043 0304 	orr.w	r3, r3, #4
 8007daa:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007dae:	f015 0f04 	tst.w	r5, #4
 8007db2:	d0bb      	beq.n	8007d2c <UART_RxISR_8BIT_FIFOEN+0x30>
 8007db4:	f018 0f01 	tst.w	r8, #1
 8007db8:	d0b8      	beq.n	8007d2c <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007dba:	6823      	ldr	r3, [r4, #0]
 8007dbc:	2204      	movs	r2, #4
 8007dbe:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007dc0:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007dc4:	f043 0302 	orr.w	r3, r3, #2
 8007dc8:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007dcc:	e7ae      	b.n	8007d2c <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8007dce:	4620      	mov	r0, r4
 8007dd0:	f7ff fc5e 	bl	8007690 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007dda:	e7ab      	b.n	8007d34 <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ddc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dde:	e852 3f00 	ldrex	r3, [r2]
 8007de2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de6:	e842 3100 	strex	r1, r3, [r2]
 8007dea:	2900      	cmp	r1, #0
 8007dec:	d1f6      	bne.n	8007ddc <UART_RxISR_8BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007dee:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df0:	f102 0308 	add.w	r3, r2, #8
 8007df4:	e853 3f00 	ldrex	r3, [r3]
 8007df8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007dfc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e00:	3208      	adds	r2, #8
 8007e02:	e842 3100 	strex	r1, r3, [r2]
 8007e06:	2900      	cmp	r1, #0
 8007e08:	d1f1      	bne.n	8007dee <UART_RxISR_8BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 8007e0a:	2320      	movs	r3, #32
 8007e0c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8007e10:	2300      	movs	r3, #0
 8007e12:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e14:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007e16:	6823      	ldr	r3, [r4, #0]
 8007e18:	4a29      	ldr	r2, [pc, #164]	@ (8007ec0 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d003      	beq.n	8007e26 <UART_RxISR_8BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007e24:	d106      	bne.n	8007e34 <UART_RxISR_8BIT_FIFOEN+0x138>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e26:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d00d      	beq.n	8007e48 <UART_RxISR_8BIT_FIFOEN+0x14c>
          HAL_UART_RxCpltCallback(huart);
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f7f9 fce3 	bl	80017f8 <HAL_UART_RxCpltCallback>
 8007e32:	e784      	b.n	8007d3e <UART_RxISR_8BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007e34:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e36:	e852 3f00 	ldrex	r3, [r2]
 8007e3a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3e:	e842 3100 	strex	r1, r3, [r2]
 8007e42:	2900      	cmp	r1, #0
 8007e44:	d1f6      	bne.n	8007e34 <UART_RxISR_8BIT_FIFOEN+0x138>
 8007e46:	e7ee      	b.n	8007e26 <UART_RxISR_8BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e4c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4e:	e852 3f00 	ldrex	r3, [r2]
 8007e52:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e56:	e842 3100 	strex	r1, r3, [r2]
 8007e5a:	2900      	cmp	r1, #0
 8007e5c:	d1f6      	bne.n	8007e4c <UART_RxISR_8BIT_FIFOEN+0x150>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e5e:	6823      	ldr	r3, [r4, #0]
 8007e60:	69da      	ldr	r2, [r3, #28]
 8007e62:	f012 0f10 	tst.w	r2, #16
 8007e66:	d001      	beq.n	8007e6c <UART_RxISR_8BIT_FIFOEN+0x170>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e68:	2210      	movs	r2, #16
 8007e6a:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e6c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007e70:	4620      	mov	r0, r4
 8007e72:	f7ff fcc5 	bl	8007800 <HAL_UARTEx_RxEventCallback>
 8007e76:	e762      	b.n	8007d3e <UART_RxISR_8BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8007e78:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007e7c:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f43f af4e 	beq.w	8007d20 <UART_RxISR_8BIT_FIFOEN+0x24>
 8007e84:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	f67f af49 	bls.w	8007d20 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e8e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e90:	f102 0308 	add.w	r3, r2, #8
 8007e94:	e853 3f00 	ldrex	r3, [r3]
 8007e98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9c:	3208      	adds	r2, #8
 8007e9e:	e842 3100 	strex	r1, r3, [r2]
 8007ea2:	2900      	cmp	r1, #0
 8007ea4:	d1f3      	bne.n	8007e8e <UART_RxISR_8BIT_FIFOEN+0x192>
      huart->RxISR = UART_RxISR_8BIT;
 8007ea6:	4b07      	ldr	r3, [pc, #28]	@ (8007ec4 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8007ea8:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007eaa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eac:	e852 3f00 	ldrex	r3, [r2]
 8007eb0:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb4:	e842 3100 	strex	r1, r3, [r2]
 8007eb8:	2900      	cmp	r1, #0
 8007eba:	d1f6      	bne.n	8007eaa <UART_RxISR_8BIT_FIFOEN+0x1ae>
 8007ebc:	e730      	b.n	8007d20 <UART_RxISR_8BIT_FIFOEN+0x24>
 8007ebe:	bf00      	nop
 8007ec0:	40008000 	.word	0x40008000
 8007ec4:	08007b49 	.word	0x08007b49

08007ec8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007ecc:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007ed0:	6803      	ldr	r3, [r0, #0]
 8007ed2:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007ed4:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007ed8:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007edc:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8007ee0:	2a22      	cmp	r2, #34	@ 0x22
 8007ee2:	d005      	beq.n	8007ef0 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ee4:	699a      	ldr	r2, [r3, #24]
 8007ee6:	f042 0208 	orr.w	r2, r2, #8
 8007eea:	619a      	str	r2, [r3, #24]
  }
}
 8007eec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ef0:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8007ef2:	f8b0 7068 	ldrh.w	r7, [r0, #104]	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007ef6:	e008      	b.n	8007f0a <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ef8:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d14b      	bne.n	8007f98 <UART_RxISR_16BIT_FIFOEN+0xd0>
      if (huart->RxXferCount == 0U)
 8007f00:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d04d      	beq.n	8007fa6 <UART_RxISR_16BIT_FIFOEN+0xde>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007f0a:	2f00      	cmp	r7, #0
 8007f0c:	f000 8099 	beq.w	8008042 <UART_RxISR_16BIT_FIFOEN+0x17a>
 8007f10:	f015 0f20 	tst.w	r5, #32
 8007f14:	f000 8095 	beq.w	8008042 <UART_RxISR_16BIT_FIFOEN+0x17a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007f18:	6823      	ldr	r3, [r4, #0]
 8007f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007f1c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8007f1e:	4033      	ands	r3, r6
 8007f20:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8007f22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007f24:	3302      	adds	r3, #2
 8007f26:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8007f28:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007f36:	6823      	ldr	r3, [r4, #0]
 8007f38:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007f3a:	f015 0f07 	tst.w	r5, #7
 8007f3e:	d0df      	beq.n	8007f00 <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007f40:	f015 0f01 	tst.w	r5, #1
 8007f44:	d009      	beq.n	8007f5a <UART_RxISR_16BIT_FIFOEN+0x92>
 8007f46:	f419 7f80 	tst.w	r9, #256	@ 0x100
 8007f4a:	d006      	beq.n	8007f5a <UART_RxISR_16BIT_FIFOEN+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007f4c:	2201      	movs	r2, #1
 8007f4e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f50:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007f54:	4313      	orrs	r3, r2
 8007f56:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f5a:	f015 0f02 	tst.w	r5, #2
 8007f5e:	d00b      	beq.n	8007f78 <UART_RxISR_16BIT_FIFOEN+0xb0>
 8007f60:	f018 0f01 	tst.w	r8, #1
 8007f64:	d008      	beq.n	8007f78 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007f66:	6823      	ldr	r3, [r4, #0]
 8007f68:	2202      	movs	r2, #2
 8007f6a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f6c:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007f70:	f043 0304 	orr.w	r3, r3, #4
 8007f74:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f78:	f015 0f04 	tst.w	r5, #4
 8007f7c:	d0bc      	beq.n	8007ef8 <UART_RxISR_16BIT_FIFOEN+0x30>
 8007f7e:	f018 0f01 	tst.w	r8, #1
 8007f82:	d0b9      	beq.n	8007ef8 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007f84:	6823      	ldr	r3, [r4, #0]
 8007f86:	2204      	movs	r2, #4
 8007f88:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f8a:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007f8e:	f043 0302 	orr.w	r3, r3, #2
 8007f92:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007f96:	e7af      	b.n	8007ef8 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8007f98:	4620      	mov	r0, r4
 8007f9a:	f7ff fb79 	bl	8007690 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007fa4:	e7ac      	b.n	8007f00 <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fa6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa8:	e852 3f00 	ldrex	r3, [r2]
 8007fac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb0:	e842 3100 	strex	r1, r3, [r2]
 8007fb4:	2900      	cmp	r1, #0
 8007fb6:	d1f6      	bne.n	8007fa6 <UART_RxISR_16BIT_FIFOEN+0xde>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007fb8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	f102 0308 	add.w	r3, r2, #8
 8007fbe:	e853 3f00 	ldrex	r3, [r3]
 8007fc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fc6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fca:	3208      	adds	r2, #8
 8007fcc:	e842 3100 	strex	r1, r3, [r2]
 8007fd0:	2900      	cmp	r1, #0
 8007fd2:	d1f1      	bne.n	8007fb8 <UART_RxISR_16BIT_FIFOEN+0xf0>
        huart->RxState = HAL_UART_STATE_READY;
 8007fd4:	2320      	movs	r3, #32
 8007fd6:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007fde:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007fe0:	6823      	ldr	r3, [r4, #0]
 8007fe2:	4a29      	ldr	r2, [pc, #164]	@ (8008088 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d003      	beq.n	8007ff0 <UART_RxISR_16BIT_FIFOEN+0x128>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007fee:	d106      	bne.n	8007ffe <UART_RxISR_16BIT_FIFOEN+0x136>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ff0:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d00d      	beq.n	8008012 <UART_RxISR_16BIT_FIFOEN+0x14a>
          HAL_UART_RxCpltCallback(huart);
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	f7f9 fbfe 	bl	80017f8 <HAL_UART_RxCpltCallback>
 8007ffc:	e785      	b.n	8007f0a <UART_RxISR_16BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007ffe:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008000:	e852 3f00 	ldrex	r3, [r2]
 8008004:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008008:	e842 3100 	strex	r1, r3, [r2]
 800800c:	2900      	cmp	r1, #0
 800800e:	d1f6      	bne.n	8007ffe <UART_RxISR_16BIT_FIFOEN+0x136>
 8008010:	e7ee      	b.n	8007ff0 <UART_RxISR_16BIT_FIFOEN+0x128>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008012:	2300      	movs	r3, #0
 8008014:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008016:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008018:	e852 3f00 	ldrex	r3, [r2]
 800801c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008020:	e842 3100 	strex	r1, r3, [r2]
 8008024:	2900      	cmp	r1, #0
 8008026:	d1f6      	bne.n	8008016 <UART_RxISR_16BIT_FIFOEN+0x14e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008028:	6823      	ldr	r3, [r4, #0]
 800802a:	69da      	ldr	r2, [r3, #28]
 800802c:	f012 0f10 	tst.w	r2, #16
 8008030:	d001      	beq.n	8008036 <UART_RxISR_16BIT_FIFOEN+0x16e>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008032:	2210      	movs	r2, #16
 8008034:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008036:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800803a:	4620      	mov	r0, r4
 800803c:	f7ff fbe0 	bl	8007800 <HAL_UARTEx_RxEventCallback>
 8008040:	e763      	b.n	8007f0a <UART_RxISR_16BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8008042:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8008046:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008048:	2b00      	cmp	r3, #0
 800804a:	f43f af4f 	beq.w	8007eec <UART_RxISR_16BIT_FIFOEN+0x24>
 800804e:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8008052:	429a      	cmp	r2, r3
 8008054:	f67f af4a 	bls.w	8007eec <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008058:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805a:	f102 0308 	add.w	r3, r2, #8
 800805e:	e853 3f00 	ldrex	r3, [r3]
 8008062:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008066:	3208      	adds	r2, #8
 8008068:	e842 3100 	strex	r1, r3, [r2]
 800806c:	2900      	cmp	r1, #0
 800806e:	d1f3      	bne.n	8008058 <UART_RxISR_16BIT_FIFOEN+0x190>
      huart->RxISR = UART_RxISR_16BIT;
 8008070:	4b06      	ldr	r3, [pc, #24]	@ (800808c <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 8008072:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008074:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008076:	e852 3f00 	ldrex	r3, [r2]
 800807a:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807e:	e842 3100 	strex	r1, r3, [r2]
 8008082:	2900      	cmp	r1, #0
 8008084:	d1f6      	bne.n	8008074 <UART_RxISR_16BIT_FIFOEN+0x1ac>
 8008086:	e731      	b.n	8007eec <UART_RxISR_16BIT_FIFOEN+0x24>
 8008088:	40008000 	.word	0x40008000
 800808c:	08007c25 	.word	0x08007c25

08008090 <HAL_UART_GetState>:
  temp1 = huart->gState;
 8008090:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
  temp2 = huart->RxState;
 8008094:	f8d0 008c 	ldr.w	r0, [r0, #140]	@ 0x8c
}
 8008098:	4310      	orrs	r0, r2
 800809a:	4770      	bx	lr

0800809c <UART_SetConfig>:
{
 800809c:	b570      	push	{r4, r5, r6, lr}
 800809e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080a0:	6883      	ldr	r3, [r0, #8]
 80080a2:	6902      	ldr	r2, [r0, #16]
 80080a4:	4313      	orrs	r3, r2
 80080a6:	6942      	ldr	r2, [r0, #20]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	69c2      	ldr	r2, [r0, #28]
 80080ac:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80080ae:	6801      	ldr	r1, [r0, #0]
 80080b0:	6808      	ldr	r0, [r1, #0]
 80080b2:	4a9d      	ldr	r2, [pc, #628]	@ (8008328 <UART_SetConfig+0x28c>)
 80080b4:	4002      	ands	r2, r0
 80080b6:	431a      	orrs	r2, r3
 80080b8:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80080ba:	6822      	ldr	r2, [r4, #0]
 80080bc:	6853      	ldr	r3, [r2, #4]
 80080be:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80080c2:	68e1      	ldr	r1, [r4, #12]
 80080c4:	430b      	orrs	r3, r1
 80080c6:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80080c8:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80080ca:	6822      	ldr	r2, [r4, #0]
 80080cc:	4b97      	ldr	r3, [pc, #604]	@ (800832c <UART_SetConfig+0x290>)
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d001      	beq.n	80080d6 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 80080d2:	6a23      	ldr	r3, [r4, #32]
 80080d4:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80080d6:	6893      	ldr	r3, [r2, #8]
 80080d8:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80080dc:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80080e0:	430b      	orrs	r3, r1
 80080e2:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80080e4:	6822      	ldr	r2, [r4, #0]
 80080e6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80080e8:	f023 030f 	bic.w	r3, r3, #15
 80080ec:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80080ee:	430b      	orrs	r3, r1
 80080f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80080f2:	6823      	ldr	r3, [r4, #0]
 80080f4:	4a8e      	ldr	r2, [pc, #568]	@ (8008330 <UART_SetConfig+0x294>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d01c      	beq.n	8008134 <UART_SetConfig+0x98>
 80080fa:	4a8e      	ldr	r2, [pc, #568]	@ (8008334 <UART_SetConfig+0x298>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d031      	beq.n	8008164 <UART_SetConfig+0xc8>
 8008100:	4a8a      	ldr	r2, [pc, #552]	@ (800832c <UART_SetConfig+0x290>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d04b      	beq.n	800819e <UART_SetConfig+0x102>
 8008106:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8008108:	4988      	ldr	r1, [pc, #544]	@ (800832c <UART_SetConfig+0x290>)
 800810a:	428b      	cmp	r3, r1
 800810c:	d068      	beq.n	80081e0 <UART_SetConfig+0x144>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800810e:	69e0      	ldr	r0, [r4, #28]
 8008110:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8008114:	f000 80a5 	beq.w	8008262 <UART_SetConfig+0x1c6>
    switch (clocksource)
 8008118:	2a08      	cmp	r2, #8
 800811a:	f200 811f 	bhi.w	800835c <UART_SetConfig+0x2c0>
 800811e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008122:	00d3      	.short	0x00d3
 8008124:	00d100f5 	.word	0x00d100f5
 8008128:	00f8011d 	.word	0x00f8011d
 800812c:	011d011d 	.word	0x011d011d
 8008130:	00fb011d 	.word	0x00fb011d
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8008134:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008138:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 800813c:	f002 0203 	and.w	r2, r2, #3
 8008140:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008144:	f5a2 3240 	sub.w	r2, r2, #196608	@ 0x30000
 8008148:	2a03      	cmp	r2, #3
 800814a:	d809      	bhi.n	8008160 <UART_SetConfig+0xc4>
 800814c:	e8df f002 	tbb	[pc, r2]
 8008150:	063c0402 	.word	0x063c0402
 8008154:	2201      	movs	r2, #1
 8008156:	e7d7      	b.n	8008108 <UART_SetConfig+0x6c>
 8008158:	2204      	movs	r2, #4
 800815a:	e7d5      	b.n	8008108 <UART_SetConfig+0x6c>
 800815c:	2208      	movs	r2, #8
 800815e:	e7d3      	b.n	8008108 <UART_SetConfig+0x6c>
 8008160:	2210      	movs	r2, #16
 8008162:	e7d1      	b.n	8008108 <UART_SetConfig+0x6c>
 8008164:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008168:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 800816c:	f002 020c 	and.w	r2, r2, #12
 8008170:	f442 2240 	orr.w	r2, r2, #786432	@ 0xc0000
 8008174:	f5a2 2240 	sub.w	r2, r2, #786432	@ 0xc0000
 8008178:	2a0c      	cmp	r2, #12
 800817a:	d80e      	bhi.n	800819a <UART_SetConfig+0xfe>
 800817c:	e8df f002 	tbb	[pc, r2]
 8008180:	0d0d0d07 	.word	0x0d0d0d07
 8008184:	0d0d0d09 	.word	0x0d0d0d09
 8008188:	0d0d0d26 	.word	0x0d0d0d26
 800818c:	0b          	.byte	0x0b
 800818d:	00          	.byte	0x00
 800818e:	2200      	movs	r2, #0
 8008190:	e7ba      	b.n	8008108 <UART_SetConfig+0x6c>
 8008192:	2204      	movs	r2, #4
 8008194:	e7b8      	b.n	8008108 <UART_SetConfig+0x6c>
 8008196:	2208      	movs	r2, #8
 8008198:	e7b6      	b.n	8008108 <UART_SetConfig+0x6c>
 800819a:	2210      	movs	r2, #16
 800819c:	e7b4      	b.n	8008108 <UART_SetConfig+0x6c>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800819e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80081a2:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 80081a6:	f402 6240 	and.w	r2, r2, #3072	@ 0xc00
 80081aa:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 80081ae:	d00f      	beq.n	80081d0 <UART_SetConfig+0x134>
 80081b0:	d805      	bhi.n	80081be <UART_SetConfig+0x122>
 80081b2:	b17a      	cbz	r2, 80081d4 <UART_SetConfig+0x138>
 80081b4:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80081b8:	d10e      	bne.n	80081d8 <UART_SetConfig+0x13c>
 80081ba:	2204      	movs	r2, #4
 80081bc:	e7a4      	b.n	8008108 <UART_SetConfig+0x6c>
 80081be:	f5b2 6f40 	cmp.w	r2, #3072	@ 0xc00
 80081c2:	d10b      	bne.n	80081dc <UART_SetConfig+0x140>
 80081c4:	2208      	movs	r2, #8
 80081c6:	e79f      	b.n	8008108 <UART_SetConfig+0x6c>
 80081c8:	2202      	movs	r2, #2
 80081ca:	e79d      	b.n	8008108 <UART_SetConfig+0x6c>
 80081cc:	2202      	movs	r2, #2
 80081ce:	e79b      	b.n	8008108 <UART_SetConfig+0x6c>
 80081d0:	2202      	movs	r2, #2
 80081d2:	e799      	b.n	8008108 <UART_SetConfig+0x6c>
 80081d4:	2200      	movs	r2, #0
 80081d6:	e797      	b.n	8008108 <UART_SetConfig+0x6c>
 80081d8:	2210      	movs	r2, #16
 80081da:	e795      	b.n	8008108 <UART_SetConfig+0x6c>
 80081dc:	2210      	movs	r2, #16
 80081de:	e793      	b.n	8008108 <UART_SetConfig+0x6c>
    switch (clocksource)
 80081e0:	2a08      	cmp	r2, #8
 80081e2:	f200 809c 	bhi.w	800831e <UART_SetConfig+0x282>
 80081e6:	e8df f002 	tbb	[pc, r2]
 80081ea:	9a08      	.short	0x9a08
 80081ec:	9a379a3a 	.word	0x9a379a3a
 80081f0:	9a9a      	.short	0x9a9a
 80081f2:	05          	.byte	0x05
 80081f3:	00          	.byte	0x00
 80081f4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80081f8:	e004      	b.n	8008204 <UART_SetConfig+0x168>
        pclk = HAL_RCC_GetPCLK1Freq();
 80081fa:	f7fe f889 	bl	8006310 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80081fe:	2800      	cmp	r0, #0
 8008200:	f000 808f 	beq.w	8008322 <UART_SetConfig+0x286>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008204:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008206:	4b4c      	ldr	r3, [pc, #304]	@ (8008338 <UART_SetConfig+0x29c>)
 8008208:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800820c:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008210:	6865      	ldr	r5, [r4, #4]
 8008212:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8008216:	4299      	cmp	r1, r3
 8008218:	f200 8094 	bhi.w	8008344 <UART_SetConfig+0x2a8>
 800821c:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8008220:	f200 8092 	bhi.w	8008348 <UART_SetConfig+0x2ac>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008224:	2600      	movs	r6, #0
 8008226:	4633      	mov	r3, r6
 8008228:	4631      	mov	r1, r6
 800822a:	f7f8 fef3 	bl	8001014 <__aeabi_uldivmod>
 800822e:	0209      	lsls	r1, r1, #8
 8008230:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8008234:	0200      	lsls	r0, r0, #8
 8008236:	086b      	lsrs	r3, r5, #1
 8008238:	18c0      	adds	r0, r0, r3
 800823a:	462a      	mov	r2, r5
 800823c:	4633      	mov	r3, r6
 800823e:	f141 0100 	adc.w	r1, r1, #0
 8008242:	f7f8 fee7 	bl	8001014 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008246:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 800824a:	4b3c      	ldr	r3, [pc, #240]	@ (800833c <UART_SetConfig+0x2a0>)
 800824c:	429a      	cmp	r2, r3
 800824e:	d87d      	bhi.n	800834c <UART_SetConfig+0x2b0>
          huart->Instance->BRR = usartdiv;
 8008250:	6823      	ldr	r3, [r4, #0]
 8008252:	60d8      	str	r0, [r3, #12]
 8008254:	4630      	mov	r0, r6
 8008256:	e050      	b.n	80082fa <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetSysClockFreq();
 8008258:	f7fd fb5c 	bl	8005914 <HAL_RCC_GetSysClockFreq>
        break;
 800825c:	e7cf      	b.n	80081fe <UART_SetConfig+0x162>
        pclk = (uint32_t) HSI_VALUE;
 800825e:	4838      	ldr	r0, [pc, #224]	@ (8008340 <UART_SetConfig+0x2a4>)
 8008260:	e7d0      	b.n	8008204 <UART_SetConfig+0x168>
    switch (clocksource)
 8008262:	2a08      	cmp	r2, #8
 8008264:	d874      	bhi.n	8008350 <UART_SetConfig+0x2b4>
 8008266:	e8df f002 	tbb	[pc, r2]
 800826a:	2707      	.short	0x2707
 800826c:	732a7305 	.word	0x732a7305
 8008270:	7373      	.short	0x7373
 8008272:	0b          	.byte	0x0b
 8008273:	00          	.byte	0x00
 8008274:	4832      	ldr	r0, [pc, #200]	@ (8008340 <UART_SetConfig+0x2a4>)
 8008276:	e003      	b.n	8008280 <UART_SetConfig+0x1e4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008278:	f7fe f84a 	bl	8006310 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800827c:	2800      	cmp	r0, #0
 800827e:	d069      	beq.n	8008354 <UART_SetConfig+0x2b8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008280:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008282:	4b2d      	ldr	r3, [pc, #180]	@ (8008338 <UART_SetConfig+0x29c>)
 8008284:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008288:	fbb0 f0f3 	udiv	r0, r0, r3
 800828c:	6862      	ldr	r2, [r4, #4]
 800828e:	0853      	lsrs	r3, r2, #1
 8008290:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8008294:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008298:	f1a3 0110 	sub.w	r1, r3, #16
 800829c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80082a0:	4291      	cmp	r1, r2
 80082a2:	d859      	bhi.n	8008358 <UART_SetConfig+0x2bc>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80082a4:	b29a      	uxth	r2, r3
 80082a6:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80082aa:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80082ae:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80082b0:	6822      	ldr	r2, [r4, #0]
 80082b2:	60d3      	str	r3, [r2, #12]
 80082b4:	2000      	movs	r0, #0
 80082b6:	e020      	b.n	80082fa <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80082b8:	f7fe f83a 	bl	8006330 <HAL_RCC_GetPCLK2Freq>
        break;
 80082bc:	e7de      	b.n	800827c <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetSysClockFreq();
 80082be:	f7fd fb29 	bl	8005914 <HAL_RCC_GetSysClockFreq>
        break;
 80082c2:	e7db      	b.n	800827c <UART_SetConfig+0x1e0>
    switch (clocksource)
 80082c4:	481e      	ldr	r0, [pc, #120]	@ (8008340 <UART_SetConfig+0x2a4>)
 80082c6:	e003      	b.n	80082d0 <UART_SetConfig+0x234>
        pclk = HAL_RCC_GetPCLK1Freq();
 80082c8:	f7fe f822 	bl	8006310 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80082cc:	2800      	cmp	r0, #0
 80082ce:	d047      	beq.n	8008360 <UART_SetConfig+0x2c4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082d0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80082d2:	4b19      	ldr	r3, [pc, #100]	@ (8008338 <UART_SetConfig+0x29c>)
 80082d4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80082d8:	fbb0 f0f3 	udiv	r0, r0, r3
 80082dc:	6863      	ldr	r3, [r4, #4]
 80082de:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80082e2:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082e6:	f1a0 0210 	sub.w	r2, r0, #16
 80082ea:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d838      	bhi.n	8008364 <UART_SetConfig+0x2c8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80082f2:	6823      	ldr	r3, [r4, #0]
 80082f4:	b280      	uxth	r0, r0
 80082f6:	60d8      	str	r0, [r3, #12]
 80082f8:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 80082fa:	2301      	movs	r3, #1
 80082fc:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008300:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8008304:	2300      	movs	r3, #0
 8008306:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8008308:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 800830a:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800830c:	f7fe f810 	bl	8006330 <HAL_RCC_GetPCLK2Freq>
        break;
 8008310:	e7dc      	b.n	80082cc <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetSysClockFreq();
 8008312:	f7fd faff 	bl	8005914 <HAL_RCC_GetSysClockFreq>
        break;
 8008316:	e7d9      	b.n	80082cc <UART_SetConfig+0x230>
        pclk = (uint32_t) LSE_VALUE;
 8008318:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800831c:	e7d8      	b.n	80082d0 <UART_SetConfig+0x234>
    switch (clocksource)
 800831e:	2001      	movs	r0, #1
 8008320:	e7eb      	b.n	80082fa <UART_SetConfig+0x25e>
 8008322:	2000      	movs	r0, #0
 8008324:	e7e9      	b.n	80082fa <UART_SetConfig+0x25e>
 8008326:	bf00      	nop
 8008328:	cfff69f3 	.word	0xcfff69f3
 800832c:	40008000 	.word	0x40008000
 8008330:	40013800 	.word	0x40013800
 8008334:	40004400 	.word	0x40004400
 8008338:	08010a74 	.word	0x08010a74
 800833c:	000ffcff 	.word	0x000ffcff
 8008340:	00f42400 	.word	0x00f42400
        ret = HAL_ERROR;
 8008344:	2001      	movs	r0, #1
 8008346:	e7d8      	b.n	80082fa <UART_SetConfig+0x25e>
 8008348:	2001      	movs	r0, #1
 800834a:	e7d6      	b.n	80082fa <UART_SetConfig+0x25e>
          ret = HAL_ERROR;
 800834c:	2001      	movs	r0, #1
 800834e:	e7d4      	b.n	80082fa <UART_SetConfig+0x25e>
    switch (clocksource)
 8008350:	2001      	movs	r0, #1
 8008352:	e7d2      	b.n	80082fa <UART_SetConfig+0x25e>
 8008354:	2000      	movs	r0, #0
 8008356:	e7d0      	b.n	80082fa <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 8008358:	2001      	movs	r0, #1
 800835a:	e7ce      	b.n	80082fa <UART_SetConfig+0x25e>
    switch (clocksource)
 800835c:	2001      	movs	r0, #1
 800835e:	e7cc      	b.n	80082fa <UART_SetConfig+0x25e>
 8008360:	2000      	movs	r0, #0
 8008362:	e7ca      	b.n	80082fa <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 8008364:	2001      	movs	r0, #1
 8008366:	e7c8      	b.n	80082fa <UART_SetConfig+0x25e>

08008368 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008368:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800836a:	f013 0f08 	tst.w	r3, #8
 800836e:	d006      	beq.n	800837e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008370:	6802      	ldr	r2, [r0, #0]
 8008372:	6853      	ldr	r3, [r2, #4]
 8008374:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008378:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800837a:	430b      	orrs	r3, r1
 800837c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800837e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008380:	f013 0f01 	tst.w	r3, #1
 8008384:	d006      	beq.n	8008394 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008386:	6802      	ldr	r2, [r0, #0]
 8008388:	6853      	ldr	r3, [r2, #4]
 800838a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800838e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008390:	430b      	orrs	r3, r1
 8008392:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008394:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008396:	f013 0f02 	tst.w	r3, #2
 800839a:	d006      	beq.n	80083aa <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800839c:	6802      	ldr	r2, [r0, #0]
 800839e:	6853      	ldr	r3, [r2, #4]
 80083a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083a4:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80083a6:	430b      	orrs	r3, r1
 80083a8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80083aa:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80083ac:	f013 0f04 	tst.w	r3, #4
 80083b0:	d006      	beq.n	80083c0 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80083b2:	6802      	ldr	r2, [r0, #0]
 80083b4:	6853      	ldr	r3, [r2, #4]
 80083b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80083ba:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80083bc:	430b      	orrs	r3, r1
 80083be:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80083c0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80083c2:	f013 0f10 	tst.w	r3, #16
 80083c6:	d006      	beq.n	80083d6 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80083c8:	6802      	ldr	r2, [r0, #0]
 80083ca:	6893      	ldr	r3, [r2, #8]
 80083cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80083d0:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80083d2:	430b      	orrs	r3, r1
 80083d4:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80083d6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80083d8:	f013 0f20 	tst.w	r3, #32
 80083dc:	d006      	beq.n	80083ec <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80083de:	6802      	ldr	r2, [r0, #0]
 80083e0:	6893      	ldr	r3, [r2, #8]
 80083e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80083e6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80083e8:	430b      	orrs	r3, r1
 80083ea:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80083ec:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80083ee:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80083f2:	d00a      	beq.n	800840a <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80083f4:	6802      	ldr	r2, [r0, #0]
 80083f6:	6853      	ldr	r3, [r2, #4]
 80083f8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80083fc:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 80083fe:	430b      	orrs	r3, r1
 8008400:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008402:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8008404:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008408:	d00b      	beq.n	8008422 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800840a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800840c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008410:	d006      	beq.n	8008420 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008412:	6802      	ldr	r2, [r0, #0]
 8008414:	6853      	ldr	r3, [r2, #4]
 8008416:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800841a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800841c:	430b      	orrs	r3, r1
 800841e:	6053      	str	r3, [r2, #4]
}
 8008420:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008422:	6802      	ldr	r2, [r0, #0]
 8008424:	6853      	ldr	r3, [r2, #4]
 8008426:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800842a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800842c:	430b      	orrs	r3, r1
 800842e:	6053      	str	r3, [r2, #4]
 8008430:	e7eb      	b.n	800840a <UART_AdvFeatureConfig+0xa2>

08008432 <UART_WaitOnFlagUntilTimeout>:
{
 8008432:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008436:	4605      	mov	r5, r0
 8008438:	460e      	mov	r6, r1
 800843a:	4617      	mov	r7, r2
 800843c:	4699      	mov	r9, r3
 800843e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008442:	682b      	ldr	r3, [r5, #0]
 8008444:	69dc      	ldr	r4, [r3, #28]
 8008446:	ea36 0404 	bics.w	r4, r6, r4
 800844a:	bf0c      	ite	eq
 800844c:	2401      	moveq	r4, #1
 800844e:	2400      	movne	r4, #0
 8008450:	42bc      	cmp	r4, r7
 8008452:	d15b      	bne.n	800850c <UART_WaitOnFlagUntilTimeout+0xda>
    if (Timeout != HAL_MAX_DELAY)
 8008454:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8008458:	d0f3      	beq.n	8008442 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800845a:	f7fa fe0d 	bl	8003078 <HAL_GetTick>
 800845e:	eba0 0009 	sub.w	r0, r0, r9
 8008462:	4540      	cmp	r0, r8
 8008464:	d833      	bhi.n	80084ce <UART_WaitOnFlagUntilTimeout+0x9c>
 8008466:	f1b8 0f00 	cmp.w	r8, #0
 800846a:	d030      	beq.n	80084ce <UART_WaitOnFlagUntilTimeout+0x9c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800846c:	682b      	ldr	r3, [r5, #0]
 800846e:	681a      	ldr	r2, [r3, #0]
 8008470:	f012 0f04 	tst.w	r2, #4
 8008474:	d0e5      	beq.n	8008442 <UART_WaitOnFlagUntilTimeout+0x10>
 8008476:	2e80      	cmp	r6, #128	@ 0x80
 8008478:	d0e3      	beq.n	8008442 <UART_WaitOnFlagUntilTimeout+0x10>
 800847a:	2e40      	cmp	r6, #64	@ 0x40
 800847c:	d0e1      	beq.n	8008442 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800847e:	69da      	ldr	r2, [r3, #28]
 8008480:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8008484:	d0dd      	beq.n	8008442 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008486:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800848a:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800848c:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800848e:	e852 3f00 	ldrex	r3, [r2]
 8008492:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008496:	e842 3100 	strex	r1, r3, [r2]
 800849a:	2900      	cmp	r1, #0
 800849c:	d1f6      	bne.n	800848c <UART_WaitOnFlagUntilTimeout+0x5a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800849e:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a0:	f102 0308 	add.w	r3, r2, #8
 80084a4:	e853 3f00 	ldrex	r3, [r3]
 80084a8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ac:	3208      	adds	r2, #8
 80084ae:	e842 3100 	strex	r1, r3, [r2]
 80084b2:	2900      	cmp	r1, #0
 80084b4:	d1f3      	bne.n	800849e <UART_WaitOnFlagUntilTimeout+0x6c>
          huart->gState = HAL_UART_STATE_READY;
 80084b6:	2320      	movs	r3, #32
 80084b8:	f8c5 3088 	str.w	r3, [r5, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 80084bc:	f8c5 308c 	str.w	r3, [r5, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80084c0:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80084c4:	2300      	movs	r3, #0
 80084c6:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 80084ca:	2003      	movs	r0, #3
 80084cc:	e01f      	b.n	800850e <UART_WaitOnFlagUntilTimeout+0xdc>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80084ce:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d0:	e852 3f00 	ldrex	r3, [r2]
 80084d4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d8:	e842 3100 	strex	r1, r3, [r2]
 80084dc:	2900      	cmp	r1, #0
 80084de:	d1f6      	bne.n	80084ce <UART_WaitOnFlagUntilTimeout+0x9c>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084e0:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e2:	f102 0308 	add.w	r3, r2, #8
 80084e6:	e853 3f00 	ldrex	r3, [r3]
 80084ea:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ee:	3208      	adds	r2, #8
 80084f0:	e842 3100 	strex	r1, r3, [r2]
 80084f4:	2900      	cmp	r1, #0
 80084f6:	d1f3      	bne.n	80084e0 <UART_WaitOnFlagUntilTimeout+0xae>
        huart->gState = HAL_UART_STATE_READY;
 80084f8:	2320      	movs	r3, #32
 80084fa:	f8c5 3088 	str.w	r3, [r5, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80084fe:	f8c5 308c 	str.w	r3, [r5, #140]	@ 0x8c
        __HAL_UNLOCK(huart);
 8008502:	2300      	movs	r3, #0
 8008504:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
        return HAL_TIMEOUT;
 8008508:	2003      	movs	r0, #3
 800850a:	e000      	b.n	800850e <UART_WaitOnFlagUntilTimeout+0xdc>
  return HAL_OK;
 800850c:	2000      	movs	r0, #0
}
 800850e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008512 <HAL_UART_Transmit>:
{
 8008512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008516:	b082      	sub	sp, #8
 8008518:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800851a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800851e:	2b20      	cmp	r3, #32
 8008520:	d14f      	bne.n	80085c2 <HAL_UART_Transmit+0xb0>
 8008522:	4604      	mov	r4, r0
 8008524:	460d      	mov	r5, r1
 8008526:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8008528:	2900      	cmp	r1, #0
 800852a:	d04e      	beq.n	80085ca <HAL_UART_Transmit+0xb8>
 800852c:	b90a      	cbnz	r2, 8008532 <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 800852e:	2001      	movs	r0, #1
 8008530:	e048      	b.n	80085c4 <HAL_UART_Transmit+0xb2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008532:	2300      	movs	r3, #0
 8008534:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008538:	2321      	movs	r3, #33	@ 0x21
 800853a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 800853e:	f7fa fd9b 	bl	8003078 <HAL_GetTick>
 8008542:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8008544:	f8a4 8054 	strh.w	r8, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008548:	f8a4 8056 	strh.w	r8, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800854c:	68a3      	ldr	r3, [r4, #8]
 800854e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008552:	d002      	beq.n	800855a <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8008554:	f04f 0800 	mov.w	r8, #0
 8008558:	e011      	b.n	800857e <HAL_UART_Transmit+0x6c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800855a:	6923      	ldr	r3, [r4, #16]
 800855c:	b313      	cbz	r3, 80085a4 <HAL_UART_Transmit+0x92>
      pdata16bits = NULL;
 800855e:	f04f 0800 	mov.w	r8, #0
 8008562:	e00c      	b.n	800857e <HAL_UART_Transmit+0x6c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008564:	f838 3b02 	ldrh.w	r3, [r8], #2
 8008568:	6822      	ldr	r2, [r4, #0]
 800856a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800856e:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8008570:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8008574:	b292      	uxth	r2, r2
 8008576:	3a01      	subs	r2, #1
 8008578:	b292      	uxth	r2, r2
 800857a:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800857e:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8008582:	b29b      	uxth	r3, r3
 8008584:	b18b      	cbz	r3, 80085aa <HAL_UART_Transmit+0x98>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008586:	9600      	str	r6, [sp, #0]
 8008588:	463b      	mov	r3, r7
 800858a:	2200      	movs	r2, #0
 800858c:	2180      	movs	r1, #128	@ 0x80
 800858e:	4620      	mov	r0, r4
 8008590:	f7ff ff4f 	bl	8008432 <UART_WaitOnFlagUntilTimeout>
 8008594:	b9d8      	cbnz	r0, 80085ce <HAL_UART_Transmit+0xbc>
      if (pdata8bits == NULL)
 8008596:	2d00      	cmp	r5, #0
 8008598:	d0e4      	beq.n	8008564 <HAL_UART_Transmit+0x52>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800859a:	f815 2b01 	ldrb.w	r2, [r5], #1
 800859e:	6823      	ldr	r3, [r4, #0]
 80085a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80085a2:	e7e5      	b.n	8008570 <HAL_UART_Transmit+0x5e>
      pdata16bits = (const uint16_t *) pData;
 80085a4:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80085a6:	2500      	movs	r5, #0
 80085a8:	e7e9      	b.n	800857e <HAL_UART_Transmit+0x6c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085aa:	9600      	str	r6, [sp, #0]
 80085ac:	463b      	mov	r3, r7
 80085ae:	2200      	movs	r2, #0
 80085b0:	2140      	movs	r1, #64	@ 0x40
 80085b2:	4620      	mov	r0, r4
 80085b4:	f7ff ff3d 	bl	8008432 <UART_WaitOnFlagUntilTimeout>
 80085b8:	b958      	cbnz	r0, 80085d2 <HAL_UART_Transmit+0xc0>
    huart->gState = HAL_UART_STATE_READY;
 80085ba:	2320      	movs	r3, #32
 80085bc:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 80085c0:	e000      	b.n	80085c4 <HAL_UART_Transmit+0xb2>
    return HAL_BUSY;
 80085c2:	2002      	movs	r0, #2
}
 80085c4:	b002      	add	sp, #8
 80085c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80085ca:	2001      	movs	r0, #1
 80085cc:	e7fa      	b.n	80085c4 <HAL_UART_Transmit+0xb2>
        return HAL_TIMEOUT;
 80085ce:	2003      	movs	r0, #3
 80085d0:	e7f8      	b.n	80085c4 <HAL_UART_Transmit+0xb2>
      return HAL_TIMEOUT;
 80085d2:	2003      	movs	r0, #3
 80085d4:	e7f6      	b.n	80085c4 <HAL_UART_Transmit+0xb2>

080085d6 <HAL_UART_Receive>:
{
 80085d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80085da:	b083      	sub	sp, #12
 80085dc:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 80085de:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 80085e2:	2b20      	cmp	r3, #32
 80085e4:	d177      	bne.n	80086d6 <HAL_UART_Receive+0x100>
 80085e6:	4604      	mov	r4, r0
 80085e8:	460d      	mov	r5, r1
 80085ea:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80085ec:	2900      	cmp	r1, #0
 80085ee:	d076      	beq.n	80086de <HAL_UART_Receive+0x108>
 80085f0:	b90a      	cbnz	r2, 80085f6 <HAL_UART_Receive+0x20>
      return  HAL_ERROR;
 80085f2:	2001      	movs	r0, #1
 80085f4:	e070      	b.n	80086d8 <HAL_UART_Receive+0x102>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085f6:	2300      	movs	r3, #0
 80085f8:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80085fc:	2222      	movs	r2, #34	@ 0x22
 80085fe:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008602:	66c3      	str	r3, [r0, #108]	@ 0x6c
    tickstart = HAL_GetTick();
 8008604:	f7fa fd38 	bl	8003078 <HAL_GetTick>
 8008608:	4607      	mov	r7, r0
    huart->RxXferSize  = Size;
 800860a:	f8a4 805c 	strh.w	r8, [r4, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800860e:	f8a4 805e 	strh.w	r8, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 8008612:	68a3      	ldr	r3, [r4, #8]
 8008614:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008618:	d006      	beq.n	8008628 <HAL_UART_Receive+0x52>
 800861a:	b9a3      	cbnz	r3, 8008646 <HAL_UART_Receive+0x70>
 800861c:	6922      	ldr	r2, [r4, #16]
 800861e:	b972      	cbnz	r2, 800863e <HAL_UART_Receive+0x68>
 8008620:	22ff      	movs	r2, #255	@ 0xff
 8008622:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 8008626:	e014      	b.n	8008652 <HAL_UART_Receive+0x7c>
 8008628:	6922      	ldr	r2, [r4, #16]
 800862a:	b922      	cbnz	r2, 8008636 <HAL_UART_Receive+0x60>
 800862c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008630:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 8008634:	e00d      	b.n	8008652 <HAL_UART_Receive+0x7c>
 8008636:	22ff      	movs	r2, #255	@ 0xff
 8008638:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 800863c:	e009      	b.n	8008652 <HAL_UART_Receive+0x7c>
 800863e:	227f      	movs	r2, #127	@ 0x7f
 8008640:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 8008644:	e005      	b.n	8008652 <HAL_UART_Receive+0x7c>
 8008646:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800864a:	d00a      	beq.n	8008662 <HAL_UART_Receive+0x8c>
 800864c:	2200      	movs	r2, #0
 800864e:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
    uhMask = huart->Mask;
 8008652:	f8b4 8060 	ldrh.w	r8, [r4, #96]	@ 0x60
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800865a:	d00c      	beq.n	8008676 <HAL_UART_Receive+0xa0>
      pdata16bits = NULL;
 800865c:	f04f 0900 	mov.w	r9, #0
 8008660:	e01e      	b.n	80086a0 <HAL_UART_Receive+0xca>
    UART_MASK_COMPUTATION(huart);
 8008662:	6922      	ldr	r2, [r4, #16]
 8008664:	b91a      	cbnz	r2, 800866e <HAL_UART_Receive+0x98>
 8008666:	227f      	movs	r2, #127	@ 0x7f
 8008668:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 800866c:	e7f1      	b.n	8008652 <HAL_UART_Receive+0x7c>
 800866e:	223f      	movs	r2, #63	@ 0x3f
 8008670:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 8008674:	e7ed      	b.n	8008652 <HAL_UART_Receive+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008676:	6923      	ldr	r3, [r4, #16]
 8008678:	b113      	cbz	r3, 8008680 <HAL_UART_Receive+0xaa>
      pdata16bits = NULL;
 800867a:	f04f 0900 	mov.w	r9, #0
 800867e:	e00f      	b.n	80086a0 <HAL_UART_Receive+0xca>
      pdata16bits = (uint16_t *) pData;
 8008680:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8008682:	2500      	movs	r5, #0
 8008684:	e00c      	b.n	80086a0 <HAL_UART_Receive+0xca>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008686:	6823      	ldr	r3, [r4, #0]
 8008688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800868a:	ea08 0303 	and.w	r3, r8, r3
 800868e:	f829 3b02 	strh.w	r3, [r9], #2
      huart->RxXferCount--;
 8008692:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 8008696:	b292      	uxth	r2, r2
 8008698:	3a01      	subs	r2, #1
 800869a:	b292      	uxth	r2, r2
 800869c:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80086a0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	b18b      	cbz	r3, 80086cc <HAL_UART_Receive+0xf6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80086a8:	9600      	str	r6, [sp, #0]
 80086aa:	463b      	mov	r3, r7
 80086ac:	2200      	movs	r2, #0
 80086ae:	2120      	movs	r1, #32
 80086b0:	4620      	mov	r0, r4
 80086b2:	f7ff febe 	bl	8008432 <UART_WaitOnFlagUntilTimeout>
 80086b6:	b9a0      	cbnz	r0, 80086e2 <HAL_UART_Receive+0x10c>
      if (pdata8bits == NULL)
 80086b8:	2d00      	cmp	r5, #0
 80086ba:	d0e4      	beq.n	8008686 <HAL_UART_Receive+0xb0>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80086bc:	6823      	ldr	r3, [r4, #0]
 80086be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80086c0:	fa5f f388 	uxtb.w	r3, r8
 80086c4:	4013      	ands	r3, r2
 80086c6:	f805 3b01 	strb.w	r3, [r5], #1
        pdata8bits++;
 80086ca:	e7e2      	b.n	8008692 <HAL_UART_Receive+0xbc>
    huart->RxState = HAL_UART_STATE_READY;
 80086cc:	2320      	movs	r3, #32
 80086ce:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    return HAL_OK;
 80086d2:	2000      	movs	r0, #0
 80086d4:	e000      	b.n	80086d8 <HAL_UART_Receive+0x102>
    return HAL_BUSY;
 80086d6:	2002      	movs	r0, #2
}
 80086d8:	b003      	add	sp, #12
 80086da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 80086de:	2001      	movs	r0, #1
 80086e0:	e7fa      	b.n	80086d8 <HAL_UART_Receive+0x102>
        return HAL_TIMEOUT;
 80086e2:	2003      	movs	r0, #3
 80086e4:	e7f8      	b.n	80086d8 <HAL_UART_Receive+0x102>

080086e6 <UART_CheckIdleState>:
{
 80086e6:	b530      	push	{r4, r5, lr}
 80086e8:	b083      	sub	sp, #12
 80086ea:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086ec:	2300      	movs	r3, #0
 80086ee:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80086f2:	f7fa fcc1 	bl	8003078 <HAL_GetTick>
 80086f6:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80086f8:	6822      	ldr	r2, [r4, #0]
 80086fa:	6812      	ldr	r2, [r2, #0]
 80086fc:	f012 0f08 	tst.w	r2, #8
 8008700:	d110      	bne.n	8008724 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008702:	6823      	ldr	r3, [r4, #0]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f013 0f04 	tst.w	r3, #4
 800870a:	d119      	bne.n	8008740 <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 800870c:	2320      	movs	r3, #32
 800870e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008712:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008716:	2000      	movs	r0, #0
 8008718:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800871a:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 800871c:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8008720:	b003      	add	sp, #12
 8008722:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008724:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008728:	9300      	str	r3, [sp, #0]
 800872a:	4603      	mov	r3, r0
 800872c:	2200      	movs	r2, #0
 800872e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008732:	4620      	mov	r0, r4
 8008734:	f7ff fe7d 	bl	8008432 <UART_WaitOnFlagUntilTimeout>
 8008738:	2800      	cmp	r0, #0
 800873a:	d0e2      	beq.n	8008702 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 800873c:	2003      	movs	r0, #3
 800873e:	e7ef      	b.n	8008720 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008740:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008744:	9300      	str	r3, [sp, #0]
 8008746:	462b      	mov	r3, r5
 8008748:	2200      	movs	r2, #0
 800874a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800874e:	4620      	mov	r0, r4
 8008750:	f7ff fe6f 	bl	8008432 <UART_WaitOnFlagUntilTimeout>
 8008754:	2800      	cmp	r0, #0
 8008756:	d0d9      	beq.n	800870c <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8008758:	2003      	movs	r0, #3
 800875a:	e7e1      	b.n	8008720 <UART_CheckIdleState+0x3a>

0800875c <HAL_UART_Init>:
  if (huart == NULL)
 800875c:	b378      	cbz	r0, 80087be <HAL_UART_Init+0x62>
{
 800875e:	b510      	push	{r4, lr}
 8008760:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8008762:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8008766:	b30b      	cbz	r3, 80087ac <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8008768:	2324      	movs	r3, #36	@ 0x24
 800876a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800876e:	6822      	ldr	r2, [r4, #0]
 8008770:	6813      	ldr	r3, [r2, #0]
 8008772:	f023 0301 	bic.w	r3, r3, #1
 8008776:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008778:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800877a:	b9e3      	cbnz	r3, 80087b6 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800877c:	4620      	mov	r0, r4
 800877e:	f7ff fc8d 	bl	800809c <UART_SetConfig>
 8008782:	2801      	cmp	r0, #1
 8008784:	d011      	beq.n	80087aa <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008786:	6822      	ldr	r2, [r4, #0]
 8008788:	6853      	ldr	r3, [r2, #4]
 800878a:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800878e:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008790:	6822      	ldr	r2, [r4, #0]
 8008792:	6893      	ldr	r3, [r2, #8]
 8008794:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8008798:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800879a:	6822      	ldr	r2, [r4, #0]
 800879c:	6813      	ldr	r3, [r2, #0]
 800879e:	f043 0301 	orr.w	r3, r3, #1
 80087a2:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80087a4:	4620      	mov	r0, r4
 80087a6:	f7ff ff9e 	bl	80086e6 <UART_CheckIdleState>
}
 80087aa:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80087ac:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80087b0:	f7fa fef8 	bl	80035a4 <HAL_UART_MspInit>
 80087b4:	e7d8      	b.n	8008768 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80087b6:	4620      	mov	r0, r4
 80087b8:	f7ff fdd6 	bl	8008368 <UART_AdvFeatureConfig>
 80087bc:	e7de      	b.n	800877c <HAL_UART_Init+0x20>
    return HAL_ERROR;
 80087be:	2001      	movs	r0, #1
}
 80087c0:	4770      	bx	lr
	...

080087c4 <UART_Start_Receive_IT>:
{
 80087c4:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 80087c6:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80087c8:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80087cc:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80087d0:	2300      	movs	r3, #0
 80087d2:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 80087d4:	6883      	ldr	r3, [r0, #8]
 80087d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087da:	d006      	beq.n	80087ea <UART_Start_Receive_IT+0x26>
 80087dc:	b9a3      	cbnz	r3, 8008808 <UART_Start_Receive_IT+0x44>
 80087de:	6903      	ldr	r3, [r0, #16]
 80087e0:	b973      	cbnz	r3, 8008800 <UART_Start_Receive_IT+0x3c>
 80087e2:	23ff      	movs	r3, #255	@ 0xff
 80087e4:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 80087e8:	e014      	b.n	8008814 <UART_Start_Receive_IT+0x50>
 80087ea:	6903      	ldr	r3, [r0, #16]
 80087ec:	b923      	cbnz	r3, 80087f8 <UART_Start_Receive_IT+0x34>
 80087ee:	f240 13ff 	movw	r3, #511	@ 0x1ff
 80087f2:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 80087f6:	e00d      	b.n	8008814 <UART_Start_Receive_IT+0x50>
 80087f8:	23ff      	movs	r3, #255	@ 0xff
 80087fa:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 80087fe:	e009      	b.n	8008814 <UART_Start_Receive_IT+0x50>
 8008800:	237f      	movs	r3, #127	@ 0x7f
 8008802:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 8008806:	e005      	b.n	8008814 <UART_Start_Receive_IT+0x50>
 8008808:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800880c:	d02d      	beq.n	800886a <UART_Start_Receive_IT+0xa6>
 800880e:	2300      	movs	r3, #0
 8008810:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008814:	2300      	movs	r3, #0
 8008816:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800881a:	2322      	movs	r3, #34	@ 0x22
 800881c:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008820:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008822:	f101 0308 	add.w	r3, r1, #8
 8008826:	e853 3f00 	ldrex	r3, [r3]
 800882a:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800882e:	3108      	adds	r1, #8
 8008830:	e841 3400 	strex	r4, r3, [r1]
 8008834:	2c00      	cmp	r4, #0
 8008836:	d1f3      	bne.n	8008820 <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008838:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800883a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800883e:	d01e      	beq.n	800887e <UART_Start_Receive_IT+0xba>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008840:	6883      	ldr	r3, [r0, #8]
 8008842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008846:	d042      	beq.n	80088ce <UART_Start_Receive_IT+0x10a>
      huart->RxISR = UART_RxISR_8BIT;
 8008848:	4b29      	ldr	r3, [pc, #164]	@ (80088f0 <UART_Start_Receive_IT+0x12c>)
 800884a:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800884c:	6903      	ldr	r3, [r0, #16]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d043      	beq.n	80088da <UART_Start_Receive_IT+0x116>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008852:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008854:	e852 3f00 	ldrex	r3, [r2]
 8008858:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800885c:	e842 3100 	strex	r1, r3, [r2]
 8008860:	2900      	cmp	r1, #0
 8008862:	d1f6      	bne.n	8008852 <UART_Start_Receive_IT+0x8e>
}
 8008864:	2000      	movs	r0, #0
 8008866:	bc10      	pop	{r4}
 8008868:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 800886a:	6903      	ldr	r3, [r0, #16]
 800886c:	b91b      	cbnz	r3, 8008876 <UART_Start_Receive_IT+0xb2>
 800886e:	237f      	movs	r3, #127	@ 0x7f
 8008870:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 8008874:	e7ce      	b.n	8008814 <UART_Start_Receive_IT+0x50>
 8008876:	233f      	movs	r3, #63	@ 0x3f
 8008878:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800887c:	e7ca      	b.n	8008814 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800887e:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 8008882:	4293      	cmp	r3, r2
 8008884:	d8dc      	bhi.n	8008840 <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008886:	6883      	ldr	r3, [r0, #8]
 8008888:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800888c:	d019      	beq.n	80088c2 <UART_Start_Receive_IT+0xfe>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800888e:	4b19      	ldr	r3, [pc, #100]	@ (80088f4 <UART_Start_Receive_IT+0x130>)
 8008890:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008892:	6903      	ldr	r3, [r0, #16]
 8008894:	b143      	cbz	r3, 80088a8 <UART_Start_Receive_IT+0xe4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008896:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008898:	e852 3f00 	ldrex	r3, [r2]
 800889c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a0:	e842 3100 	strex	r1, r3, [r2]
 80088a4:	2900      	cmp	r1, #0
 80088a6:	d1f6      	bne.n	8008896 <UART_Start_Receive_IT+0xd2>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80088a8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088aa:	f102 0308 	add.w	r3, r2, #8
 80088ae:	e853 3f00 	ldrex	r3, [r3]
 80088b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b6:	3208      	adds	r2, #8
 80088b8:	e842 3100 	strex	r1, r3, [r2]
 80088bc:	2900      	cmp	r1, #0
 80088be:	d1f3      	bne.n	80088a8 <UART_Start_Receive_IT+0xe4>
 80088c0:	e7d0      	b.n	8008864 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088c2:	6903      	ldr	r3, [r0, #16]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d1e2      	bne.n	800888e <UART_Start_Receive_IT+0xca>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80088c8:	4b0b      	ldr	r3, [pc, #44]	@ (80088f8 <UART_Start_Receive_IT+0x134>)
 80088ca:	6743      	str	r3, [r0, #116]	@ 0x74
 80088cc:	e7e1      	b.n	8008892 <UART_Start_Receive_IT+0xce>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088ce:	6903      	ldr	r3, [r0, #16]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d1b9      	bne.n	8008848 <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 80088d4:	4b09      	ldr	r3, [pc, #36]	@ (80088fc <UART_Start_Receive_IT+0x138>)
 80088d6:	6743      	str	r3, [r0, #116]	@ 0x74
 80088d8:	e7b8      	b.n	800884c <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80088da:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088dc:	e852 3f00 	ldrex	r3, [r2]
 80088e0:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e4:	e842 3100 	strex	r1, r3, [r2]
 80088e8:	2900      	cmp	r1, #0
 80088ea:	d1f6      	bne.n	80088da <UART_Start_Receive_IT+0x116>
 80088ec:	e7ba      	b.n	8008864 <UART_Start_Receive_IT+0xa0>
 80088ee:	bf00      	nop
 80088f0:	08007b49 	.word	0x08007b49
 80088f4:	08007cfd 	.word	0x08007cfd
 80088f8:	08007ec9 	.word	0x08007ec9
 80088fc:	08007c25 	.word	0x08007c25

08008900 <HAL_UART_Receive_IT>:
{
 8008900:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8008902:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 8008906:	2b20      	cmp	r3, #32
 8008908:	d117      	bne.n	800893a <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 800890a:	b1c1      	cbz	r1, 800893e <HAL_UART_Receive_IT+0x3e>
 800890c:	b1ca      	cbz	r2, 8008942 <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800890e:	2300      	movs	r3, #0
 8008910:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008912:	6803      	ldr	r3, [r0, #0]
 8008914:	4c0c      	ldr	r4, [pc, #48]	@ (8008948 <HAL_UART_Receive_IT+0x48>)
 8008916:	42a3      	cmp	r3, r4
 8008918:	d00c      	beq.n	8008934 <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8008920:	d008      	beq.n	8008934 <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008922:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008924:	e854 3f00 	ldrex	r3, [r4]
 8008928:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892c:	e844 3500 	strex	r5, r3, [r4]
 8008930:	2d00      	cmp	r5, #0
 8008932:	d1f6      	bne.n	8008922 <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8008934:	f7ff ff46 	bl	80087c4 <UART_Start_Receive_IT>
 8008938:	e000      	b.n	800893c <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 800893a:	2002      	movs	r0, #2
}
 800893c:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800893e:	2001      	movs	r0, #1
 8008940:	e7fc      	b.n	800893c <HAL_UART_Receive_IT+0x3c>
 8008942:	2001      	movs	r0, #1
 8008944:	e7fa      	b.n	800893c <HAL_UART_Receive_IT+0x3c>
 8008946:	bf00      	nop
 8008948:	40008000 	.word	0x40008000

0800894c <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800894c:	b082      	sub	sp, #8
 800894e:	ab02      	add	r3, sp, #8
 8008950:	e903 0006 	stmdb	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8008954:	6802      	ldr	r2, [r0, #0]
 8008956:	6853      	ldr	r3, [r2, #4]
 8008958:	f023 0310 	bic.w	r3, r3, #16
 800895c:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8008960:	430b      	orrs	r3, r1
 8008962:	6053      	str	r3, [r2, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8008964:	6802      	ldr	r2, [r0, #0]
 8008966:	6853      	ldr	r3, [r2, #4]
 8008968:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800896c:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8008970:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8008974:	6053      	str	r3, [r2, #4]
}
 8008976:	b002      	add	sp, #8
 8008978:	4770      	bx	lr
	...

0800897c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800897c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800897e:	b92b      	cbnz	r3, 800898c <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8008980:	2301      	movs	r3, #1
 8008982:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008986:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 800898a:	4770      	bx	lr
{
 800898c:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800898e:	6803      	ldr	r3, [r0, #0]
 8008990:	689a      	ldr	r2, [r3, #8]
 8008992:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008996:	6899      	ldr	r1, [r3, #8]
 8008998:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800899a:	4d09      	ldr	r5, [pc, #36]	@ (80089c0 <UARTEx_SetNbDataToProcess+0x44>)
 800899c:	5c6b      	ldrb	r3, [r5, r1]
 800899e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80089a0:	4c08      	ldr	r4, [pc, #32]	@ (80089c4 <UARTEx_SetNbDataToProcess+0x48>)
 80089a2:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80089a4:	fb93 f3f1 	sdiv	r3, r3, r1
 80089a8:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089ac:	5cab      	ldrb	r3, [r5, r2]
 80089ae:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80089b0:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80089b6:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 80089ba:	bc30      	pop	{r4, r5}
 80089bc:	4770      	bx	lr
 80089be:	bf00      	nop
 80089c0:	08010a94 	.word	0x08010a94
 80089c4:	08010a8c 	.word	0x08010a8c

080089c8 <HAL_UARTEx_WakeupCallback>:
}
 80089c8:	4770      	bx	lr

080089ca <HAL_UARTEx_RxFifoFullCallback>:
}
 80089ca:	4770      	bx	lr

080089cc <HAL_UARTEx_TxFifoEmptyCallback>:
}
 80089cc:	4770      	bx	lr

080089ce <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 80089ce:	b510      	push	{r4, lr}
 80089d0:	b084      	sub	sp, #16
 80089d2:	ab04      	add	r3, sp, #16
 80089d4:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 80089d8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d035      	beq.n	8008a4c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7e>
 80089e0:	4604      	mov	r4, r0
 80089e2:	2301      	movs	r3, #1
 80089e4:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80089e8:	2324      	movs	r3, #36	@ 0x24
 80089ea:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80089ee:	6802      	ldr	r2, [r0, #0]
 80089f0:	6813      	ldr	r3, [r2, #0]
 80089f2:	f023 0301 	bic.w	r3, r3, #1
 80089f6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 80089f8:	6801      	ldr	r1, [r0, #0]
 80089fa:	688b      	ldr	r3, [r1, #8]
 80089fc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008a00:	9a02      	ldr	r2, [sp, #8]
 8008a02:	4313      	orrs	r3, r2
 8008a04:	608b      	str	r3, [r1, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8008a06:	b1aa      	cbz	r2, 8008a34 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  __HAL_UART_ENABLE(huart);
 8008a08:	6822      	ldr	r2, [r4, #0]
 8008a0a:	6813      	ldr	r3, [r2, #0]
 8008a0c:	f043 0301 	orr.w	r3, r3, #1
 8008a10:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8008a12:	f7fa fb31 	bl	8003078 <HAL_GetTick>
 8008a16:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a18:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
 8008a1c:	9200      	str	r2, [sp, #0]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008a24:	4620      	mov	r0, r4
 8008a26:	f7ff fd04 	bl	8008432 <UART_WaitOnFlagUntilTimeout>
 8008a2a:	b948      	cbnz	r0, 8008a40 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x72>
    huart->gState = HAL_UART_STATE_READY;
 8008a2c:	2320      	movs	r3, #32
 8008a2e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
 8008a32:	e006      	b.n	8008a42 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x74>
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8008a34:	ab04      	add	r3, sp, #16
 8008a36:	e913 0006 	ldmdb	r3, {r1, r2}
 8008a3a:	f7ff ff87 	bl	800894c <UARTEx_Wakeup_AddressConfig>
 8008a3e:	e7e3      	b.n	8008a08 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x3a>
    status = HAL_TIMEOUT;
 8008a40:	2003      	movs	r0, #3
  __HAL_UNLOCK(huart);
 8008a42:	2300      	movs	r3, #0
 8008a44:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8008a48:	b004      	add	sp, #16
 8008a4a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8008a4c:	2002      	movs	r0, #2
 8008a4e:	e7fb      	b.n	8008a48 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7a>

08008a50 <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 8008a50:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	d010      	beq.n	8008a7a <HAL_UARTEx_EnableStopMode+0x2a>
 8008a58:	2301      	movs	r3, #1
 8008a5a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8008a5e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a60:	e852 3f00 	ldrex	r3, [r2]
 8008a64:	f043 0302 	orr.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a68:	e842 3100 	strex	r1, r3, [r2]
 8008a6c:	2900      	cmp	r1, #0
 8008a6e:	d1f6      	bne.n	8008a5e <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 8008a70:	2300      	movs	r3, #0
 8008a72:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8008a76:	4618      	mov	r0, r3
 8008a78:	4770      	bx	lr
  __HAL_LOCK(huart);
 8008a7a:	2002      	movs	r0, #2
}
 8008a7c:	4770      	bx	lr

08008a7e <HAL_UARTEx_EnableFifoMode>:
  __HAL_LOCK(huart);
 8008a7e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	d01d      	beq.n	8008ac2 <HAL_UARTEx_EnableFifoMode+0x44>
{
 8008a86:	b510      	push	{r4, lr}
 8008a88:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008a90:	2324      	movs	r3, #36	@ 0x24
 8008a92:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a96:	6802      	ldr	r2, [r0, #0]
 8008a98:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8008a9a:	6811      	ldr	r1, [r2, #0]
 8008a9c:	f021 0101 	bic.w	r1, r1, #1
 8008aa0:	6011      	str	r1, [r2, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008aa2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008aa6:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008aaa:	6642      	str	r2, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008aac:	6802      	ldr	r2, [r0, #0]
 8008aae:	6013      	str	r3, [r2, #0]
  UARTEx_SetNbDataToProcess(huart);
 8008ab0:	f7ff ff64 	bl	800897c <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8008ab4:	2320      	movs	r3, #32
 8008ab6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8008aba:	2000      	movs	r0, #0
 8008abc:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8008ac0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8008ac2:	2002      	movs	r0, #2
}
 8008ac4:	4770      	bx	lr

08008ac6 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8008ac6:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d018      	beq.n	8008b00 <HAL_UARTEx_DisableFifoMode+0x3a>
 8008ace:	2301      	movs	r3, #1
 8008ad0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008ad4:	2324      	movs	r3, #36	@ 0x24
 8008ad6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ada:	6803      	ldr	r3, [r0, #0]
 8008adc:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008ade:	6819      	ldr	r1, [r3, #0]
 8008ae0:	f021 0101 	bic.w	r1, r1, #1
 8008ae4:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008ae6:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008aea:	2300      	movs	r3, #0
 8008aec:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008aee:	6801      	ldr	r1, [r0, #0]
 8008af0:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008af2:	2220      	movs	r2, #32
 8008af4:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8008af8:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8008afc:	4618      	mov	r0, r3
 8008afe:	4770      	bx	lr
  __HAL_LOCK(huart);
 8008b00:	2002      	movs	r0, #2
}
 8008b02:	4770      	bx	lr

08008b04 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8008b04:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8008b06:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d01d      	beq.n	8008b4a <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8008b0e:	4604      	mov	r4, r0
 8008b10:	2301      	movs	r3, #1
 8008b12:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008b16:	2324      	movs	r3, #36	@ 0x24
 8008b18:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b1c:	6803      	ldr	r3, [r0, #0]
 8008b1e:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	f022 0201 	bic.w	r2, r2, #1
 8008b26:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008b28:	6802      	ldr	r2, [r0, #0]
 8008b2a:	6893      	ldr	r3, [r2, #8]
 8008b2c:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8008b30:	4319      	orrs	r1, r3
 8008b32:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8008b34:	f7ff ff22 	bl	800897c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b38:	6823      	ldr	r3, [r4, #0]
 8008b3a:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008b3c:	2320      	movs	r3, #32
 8008b3e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8008b42:	2000      	movs	r0, #0
 8008b44:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8008b48:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8008b4a:	2002      	movs	r0, #2
 8008b4c:	e7fc      	b.n	8008b48 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08008b4e <HAL_UARTEx_SetRxFifoThreshold>:
{
 8008b4e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8008b50:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8008b54:	2b01      	cmp	r3, #1
 8008b56:	d01d      	beq.n	8008b94 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8008b58:	4604      	mov	r4, r0
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008b60:	2324      	movs	r3, #36	@ 0x24
 8008b62:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b66:	6803      	ldr	r3, [r0, #0]
 8008b68:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008b6a:	681a      	ldr	r2, [r3, #0]
 8008b6c:	f022 0201 	bic.w	r2, r2, #1
 8008b70:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008b72:	6802      	ldr	r2, [r0, #0]
 8008b74:	6893      	ldr	r3, [r2, #8]
 8008b76:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8008b7a:	4319      	orrs	r1, r3
 8008b7c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8008b7e:	f7ff fefd 	bl	800897c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b82:	6823      	ldr	r3, [r4, #0]
 8008b84:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008b86:	2320      	movs	r3, #32
 8008b88:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8008b8c:	2000      	movs	r0, #0
 8008b8e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8008b92:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8008b94:	2002      	movs	r0, #2
 8008b96:	e7fc      	b.n	8008b92 <HAL_UARTEx_SetRxFifoThreshold+0x44>

08008b98 <RadioCheckRfFrequency>:
}

static bool RadioCheckRfFrequency( uint32_t frequency )
{
    return true;
}
 8008b98:	2001      	movs	r0, #1
 8008b9a:	4770      	bx	lr

08008b9c <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
    uint32_t bandwidthInHz = 0;

    switch( bw )
 8008b9c:	280a      	cmp	r0, #10
 8008b9e:	d807      	bhi.n	8008bb0 <RadioGetLoRaBandwidthInHz+0x14>
 8008ba0:	e8df f000 	tbb	[pc, r0]
 8008ba4:	17110b20 	.word	0x17110b20
 8008ba8:	061e1c1a 	.word	0x061e1c1a
 8008bac:	0e08      	.short	0x0e08
 8008bae:	14          	.byte	0x14
 8008baf:	00          	.byte	0x00
 8008bb0:	2000      	movs	r0, #0
 8008bb2:	4770      	bx	lr
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
        break;
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8008bb4:	f642 00b1 	movw	r0, #10417	@ 0x28b1
        break;
 8008bb8:	4770      	bx	lr
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8008bba:	f643 5009 	movw	r0, #15625	@ 0x3d09
        break;
 8008bbe:	4770      	bx	lr
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8008bc0:	f245 1061 	movw	r0, #20833	@ 0x5161
        break;
 8008bc4:	4770      	bx	lr
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8008bc6:	f647 2012 	movw	r0, #31250	@ 0x7a12
        break;
 8008bca:	4770      	bx	lr
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8008bcc:	f24a 20c3 	movw	r0, #41667	@ 0xa2c3
        break;
 8008bd0:	4770      	bx	lr
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8008bd2:	f24f 4024 	movw	r0, #62500	@ 0xf424
        break;
 8008bd6:	4770      	bx	lr
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8008bd8:	4804      	ldr	r0, [pc, #16]	@ (8008bec <RadioGetLoRaBandwidthInHz+0x50>)
        break;
 8008bda:	4770      	bx	lr
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8008bdc:	4804      	ldr	r0, [pc, #16]	@ (8008bf0 <RadioGetLoRaBandwidthInHz+0x54>)
        break;
 8008bde:	4770      	bx	lr
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8008be0:	4804      	ldr	r0, [pc, #16]	@ (8008bf4 <RadioGetLoRaBandwidthInHz+0x58>)
        break;
 8008be2:	4770      	bx	lr
        bandwidthInHz = 7812UL;
 8008be4:	f641 6084 	movw	r0, #7812	@ 0x1e84
    }

    return bandwidthInHz;
}
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	0001e848 	.word	0x0001e848
 8008bf0:	0003d090 	.word	0x0003d090
 8008bf4:	0007a120 	.word	0x0007a120

08008bf8 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8008bf8:	f89d 1004 	ldrb.w	r1, [sp, #4]
    return ( preambleLen << 3 ) +
 8008bfc:	00d2      	lsls	r2, r2, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8008bfe:	b953      	cbnz	r3, 8008c16 <RadioGetGfskTimeOnAirNumerator+0x1e>
 8008c00:	2308      	movs	r3, #8
    return ( preambleLen << 3 ) +
 8008c02:	441a      	add	r2, r3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8008c04:	3218      	adds	r2, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8008c06:	b141      	cbz	r1, 8008c1a <RadioGetGfskTimeOnAirNumerator+0x22>
 8008c08:	2302      	movs	r3, #2
 8008c0a:	f89d 0000 	ldrb.w	r0, [sp]
 8008c0e:	4418      	add	r0, r3
}
 8008c10:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8008c14:	4770      	bx	lr
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8008c16:	2300      	movs	r3, #0
 8008c18:	e7f3      	b.n	8008c02 <RadioGetGfskTimeOnAirNumerator+0xa>
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	e7f5      	b.n	8008c0a <RadioGetGfskTimeOnAirNumerator+0x12>

08008c1e <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8008c1e:	b570      	push	{r4, r5, r6, lr}
 8008c20:	f89d 4010 	ldrb.w	r4, [sp, #16]
 8008c24:	f89d 5018 	ldrb.w	r5, [sp, #24]
    int32_t crDenom           = coderate + 4;
 8008c28:	3204      	adds	r2, #4
    bool    lowDatareOptimize = false;

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8008c2a:	f1a1 0c05 	sub.w	ip, r1, #5
 8008c2e:	f1bc 0f01 	cmp.w	ip, #1
 8008c32:	d931      	bls.n	8008c98 <RadioGetLoRaTimeOnAirNumerator+0x7a>
        {
            preambleLen = 12;
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008c34:	b918      	cbnz	r0, 8008c3e <RadioGetLoRaTimeOnAirNumerator+0x20>
 8008c36:	f1a1 060b 	sub.w	r6, r1, #11
 8008c3a:	2e01      	cmp	r6, #1
 8008c3c:	d934      	bls.n	8008ca8 <RadioGetLoRaTimeOnAirNumerator+0x8a>
 8008c3e:	2801      	cmp	r0, #1
 8008c40:	d02e      	beq.n	8008ca0 <RadioGetLoRaTimeOnAirNumerator+0x82>
    bool    lowDatareOptimize = false;
 8008c42:	2600      	movs	r6, #0
    {
        lowDatareOptimize = true;
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8008c44:	f89d c014 	ldrb.w	ip, [sp, #20]
 8008c48:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
                            ( crcOn ? 16 : 0 ) -
 8008c4c:	b385      	cbz	r5, 8008cb0 <RadioGetLoRaTimeOnAirNumerator+0x92>
 8008c4e:	2010      	movs	r0, #16
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8008c50:	4484      	add	ip, r0
                            ( 4 * datarate ) +
 8008c52:	0088      	lsls	r0, r1, #2
                            ( crcOn ? 16 : 0 ) -
 8008c54:	ebac 0c81 	sub.w	ip, ip, r1, lsl #2
                            ( fixLen ? 0 : 20 );
 8008c58:	b364      	cbz	r4, 8008cb4 <RadioGetLoRaTimeOnAirNumerator+0x96>
 8008c5a:	f04f 0e00 	mov.w	lr, #0
                            ( 4 * datarate ) +
 8008c5e:	44f4      	add	ip, lr

    if( datarate <= 6 )
 8008c60:	2906      	cmp	r1, #6
 8008c62:	d904      	bls.n	8008c6e <RadioGetLoRaTimeOnAirNumerator+0x50>
    {
        ceilDenominator = 4 * datarate;
    }
    else
    {
        ceilNumerator += 8;
 8008c64:	f10c 0c08 	add.w	ip, ip, #8

        if( lowDatareOptimize == true )
 8008c68:	b10e      	cbz	r6, 8008c6e <RadioGetLoRaTimeOnAirNumerator+0x50>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8008c6a:	1e88      	subs	r0, r1, #2
 8008c6c:	0080      	lsls	r0, r0, #2
        {
            ceilDenominator = 4 * datarate;
        }
    }

    if( ceilNumerator < 0 )
 8008c6e:	f1bc 0f00 	cmp.w	ip, #0
 8008c72:	db22      	blt.n	8008cba <RadioGetLoRaTimeOnAirNumerator+0x9c>
        ceilNumerator = 0;
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8008c74:	4484      	add	ip, r0
 8008c76:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8008c7a:	fb9c fcf0 	sdiv	ip, ip, r0
 8008c7e:	fb02 330c 	mla	r3, r2, ip, r3
    int32_t intermediate =
 8008c82:	f103 000c 	add.w	r0, r3, #12

    if( datarate <= 6 )
 8008c86:	2906      	cmp	r1, #6
 8008c88:	d801      	bhi.n	8008c8e <RadioGetLoRaTimeOnAirNumerator+0x70>
    {
        intermediate += 2;
 8008c8a:	f103 000e 	add.w	r0, r3, #14
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8008c8e:	0080      	lsls	r0, r0, #2
 8008c90:	3001      	adds	r0, #1
 8008c92:	3902      	subs	r1, #2
}
 8008c94:	4088      	lsls	r0, r1
 8008c96:	bd70      	pop	{r4, r5, r6, pc}
        if( preambleLen < 12 )
 8008c98:	2b0b      	cmp	r3, #11
 8008c9a:	d8cb      	bhi.n	8008c34 <RadioGetLoRaTimeOnAirNumerator+0x16>
            preambleLen = 12;
 8008c9c:	230c      	movs	r3, #12
 8008c9e:	e7c9      	b.n	8008c34 <RadioGetLoRaTimeOnAirNumerator+0x16>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8008ca0:	290c      	cmp	r1, #12
 8008ca2:	d003      	beq.n	8008cac <RadioGetLoRaTimeOnAirNumerator+0x8e>
    bool    lowDatareOptimize = false;
 8008ca4:	2600      	movs	r6, #0
 8008ca6:	e7cd      	b.n	8008c44 <RadioGetLoRaTimeOnAirNumerator+0x26>
        lowDatareOptimize = true;
 8008ca8:	2601      	movs	r6, #1
 8008caa:	e7cb      	b.n	8008c44 <RadioGetLoRaTimeOnAirNumerator+0x26>
 8008cac:	2601      	movs	r6, #1
 8008cae:	e7c9      	b.n	8008c44 <RadioGetLoRaTimeOnAirNumerator+0x26>
                            ( crcOn ? 16 : 0 ) -
 8008cb0:	2000      	movs	r0, #0
 8008cb2:	e7cd      	b.n	8008c50 <RadioGetLoRaTimeOnAirNumerator+0x32>
                            ( fixLen ? 0 : 20 );
 8008cb4:	f04f 0e14 	mov.w	lr, #20
 8008cb8:	e7d1      	b.n	8008c5e <RadioGetLoRaTimeOnAirNumerator+0x40>
        ceilNumerator = 0;
 8008cba:	f04f 0c00 	mov.w	ip, #0
 8008cbe:	e7d9      	b.n	8008c74 <RadioGetLoRaTimeOnAirNumerator+0x56>

08008cc0 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8008cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008cc2:	b085      	sub	sp, #20
 8008cc4:	460e      	mov	r6, r1
 8008cc6:	4615      	mov	r5, r2
 8008cc8:	4619      	mov	r1, r3
 8008cca:	f8bd 2028 	ldrh.w	r2, [sp, #40]	@ 0x28
 8008cce:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 8008cd2:	f89d 4030 	ldrb.w	r4, [sp, #48]	@ 0x30
 8008cd6:	f89d 7034 	ldrb.w	r7, [sp, #52]	@ 0x34
    uint32_t numerator = 0;
    uint32_t denominator = 1;

    switch( modem )
 8008cda:	b120      	cbz	r0, 8008ce6 <RadioTimeOnAir+0x26>
 8008cdc:	2801      	cmp	r0, #1
 8008cde:	d011      	beq.n	8008d04 <RadioTimeOnAir+0x44>
 8008ce0:	2501      	movs	r5, #1
 8008ce2:	2400      	movs	r4, #0
 8008ce4:	e008      	b.n	8008cf8 <RadioTimeOnAir+0x38>
    {
    case MODEM_FSK:
        {
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8008ce6:	9701      	str	r7, [sp, #4]
 8008ce8:	9400      	str	r4, [sp, #0]
 8008cea:	4628      	mov	r0, r5
 8008cec:	f7ff ff84 	bl	8008bf8 <RadioGetGfskTimeOnAirNumerator>
 8008cf0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008cf4:	fb03 f400 	mul.w	r4, r3, r0
        break;
    default:
        break;
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 8008cf8:	1960      	adds	r0, r4, r5
 8008cfa:	3801      	subs	r0, #1
}
 8008cfc:	fbb0 f0f5 	udiv	r0, r0, r5
 8008d00:	b005      	add	sp, #20
 8008d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8008d04:	9702      	str	r7, [sp, #8]
 8008d06:	9401      	str	r4, [sp, #4]
 8008d08:	9300      	str	r3, [sp, #0]
 8008d0a:	4613      	mov	r3, r2
 8008d0c:	460a      	mov	r2, r1
 8008d0e:	4629      	mov	r1, r5
 8008d10:	4630      	mov	r0, r6
 8008d12:	f7ff ff84 	bl	8008c1e <RadioGetLoRaTimeOnAirNumerator>
 8008d16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008d1a:	fb03 f400 	mul.w	r4, r3, r0
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8008d1e:	4b03      	ldr	r3, [pc, #12]	@ (8008d2c <RadioTimeOnAir+0x6c>)
 8008d20:	5d98      	ldrb	r0, [r3, r6]
 8008d22:	f7ff ff3b 	bl	8008b9c <RadioGetLoRaBandwidthInHz>
 8008d26:	4605      	mov	r5, r0
        break;
 8008d28:	e7e6      	b.n	8008cf8 <RadioTimeOnAir+0x38>
 8008d2a:	bf00      	nop
 8008d2c:	08010a9c 	.word	0x08010a9c

08008d30 <RadioOnTxTimeoutProcess>:
{
    RADIO_RX_TIMEOUT_PROCESS();
}

static void RadioOnTxTimeoutProcess( void )
{
 8008d30:	b508      	push	{r3, lr}
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8008d32:	4b05      	ldr	r3, [pc, #20]	@ (8008d48 <RadioOnTxTimeoutProcess+0x18>)
 8008d34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008d38:	629a      	str	r2, [r3, #40]	@ 0x28
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8008d3a:	4b04      	ldr	r3, [pc, #16]	@ (8008d4c <RadioOnTxTimeoutProcess+0x1c>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	b113      	cbz	r3, 8008d46 <RadioOnTxTimeoutProcess+0x16>
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	b103      	cbz	r3, 8008d46 <RadioOnTxTimeoutProcess+0x16>
    {
        RadioEvents->TxTimeout( );
 8008d44:	4798      	blx	r3
    }
}
 8008d46:	bd08      	pop	{r3, pc}
 8008d48:	48000400 	.word	0x48000400
 8008d4c:	200058c8 	.word	0x200058c8

08008d50 <RadioOnTxTimeoutIrq>:
{
 8008d50:	b508      	push	{r3, lr}
    RADIO_TX_TIMEOUT_PROCESS();
 8008d52:	f7ff ffed 	bl	8008d30 <RadioOnTxTimeoutProcess>
}
 8008d56:	bd08      	pop	{r3, pc}

08008d58 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8008d58:	b508      	push	{r3, lr}
 8008d5a:	4b05      	ldr	r3, [pc, #20]	@ (8008d70 <RadioOnRxTimeoutProcess+0x18>)
 8008d5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008d60:	629a      	str	r2, [r3, #40]	@ 0x28
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008d62:	4b04      	ldr	r3, [pc, #16]	@ (8008d74 <RadioOnRxTimeoutProcess+0x1c>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	b113      	cbz	r3, 8008d6e <RadioOnRxTimeoutProcess+0x16>
 8008d68:	68db      	ldr	r3, [r3, #12]
 8008d6a:	b103      	cbz	r3, 8008d6e <RadioOnRxTimeoutProcess+0x16>
    {
        RadioEvents->RxTimeout( );
 8008d6c:	4798      	blx	r3
    }
}
 8008d6e:	bd08      	pop	{r3, pc}
 8008d70:	48000400 	.word	0x48000400
 8008d74:	200058c8 	.word	0x200058c8

08008d78 <RadioOnRxTimeoutIrq>:
{
 8008d78:	b508      	push	{r3, lr}
    RADIO_RX_TIMEOUT_PROCESS();
 8008d7a:	f7ff ffed 	bl	8008d58 <RadioOnRxTimeoutProcess>
}
 8008d7e:	bd08      	pop	{r3, pc}

08008d80 <payload_integration>:
    SUBGRF_SetTxContinuousWave( );
}

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 8008d80:	b570      	push	{r4, r5, r6, lr}
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;

    for( i = 0; i < size; i++ )
 8008d82:	2300      	movs	r3, #0
 8008d84:	e005      	b.n	8008d92 <payload_integration+0x12>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8008d86:	5ccc      	ldrb	r4, [r1, r3]
 8008d88:	43e4      	mvns	r4, r4
 8008d8a:	54cc      	strb	r4, [r1, r3]
        /* init outBuffer */
        outBuffer[i] = 0;
 8008d8c:	2400      	movs	r4, #0
 8008d8e:	54c4      	strb	r4, [r0, r3]
    for( i = 0; i < size; i++ )
 8008d90:	3301      	adds	r3, #1
 8008d92:	429a      	cmp	r2, r3
 8008d94:	dcf7      	bgt.n	8008d86 <payload_integration+0x6>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 8008d96:	2300      	movs	r3, #0
    uint8_t prevInt = 0;
 8008d98:	461c      	mov	r4, r3
 8008d9a:	e012      	b.n	8008dc2 <payload_integration+0x42>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
        index_byte = i / 8;
 8008d9c:	f103 0c07 	add.w	ip, r3, #7
 8008da0:	e023      	b.n	8008dea <payload_integration+0x6a>
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
        index_byte_out = ( i + 1 ) / 8;
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8008da2:	b2ed      	uxtb	r5, r5
 8008da4:	5d4d      	ldrb	r5, [r1, r5]
 8008da6:	fa45 f50e 	asr.w	r5, r5, lr
 8008daa:	f005 0501 	and.w	r5, r5, #1
        /* integration */
        prevInt ^= currBit;
 8008dae:	406c      	eors	r4, r5
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8008db0:	f3c6 05c7 	ubfx	r5, r6, #3, #8
 8008db4:	5d46      	ldrb	r6, [r0, r5]
 8008db6:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008dba:	ea46 0c0c 	orr.w	ip, r6, ip
 8008dbe:	f800 c005 	strb.w	ip, [r0, r5]
    for( i = 0; i < ( size * 8 ); i++ )
 8008dc2:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8008dc6:	da26      	bge.n	8008e16 <payload_integration+0x96>
        index_bit = 7 - ( i % 8 );
 8008dc8:	425d      	negs	r5, r3
 8008dca:	f003 0c07 	and.w	ip, r3, #7
 8008dce:	f005 0507 	and.w	r5, r5, #7
 8008dd2:	bf58      	it	pl
 8008dd4:	f1c5 0c00 	rsbpl	ip, r5, #0
 8008dd8:	fa5f fe8c 	uxtb.w	lr, ip
 8008ddc:	f1ce 0e07 	rsb	lr, lr, #7
 8008de0:	fa5f fe8e 	uxtb.w	lr, lr
        index_byte = i / 8;
 8008de4:	469c      	mov	ip, r3
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	dbd8      	blt.n	8008d9c <payload_integration+0x1c>
 8008dea:	ea4f 05ec 	mov.w	r5, ip, asr #3
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8008dee:	3301      	adds	r3, #1
 8008df0:	425e      	negs	r6, r3
 8008df2:	f003 0c07 	and.w	ip, r3, #7
 8008df6:	f006 0607 	and.w	r6, r6, #7
 8008dfa:	bf58      	it	pl
 8008dfc:	f1c6 0c00 	rsbpl	ip, r6, #0
 8008e00:	fa5f fc8c 	uxtb.w	ip, ip
 8008e04:	f1cc 0c07 	rsb	ip, ip, #7
 8008e08:	fa5f fc8c 	uxtb.w	ip, ip
        index_byte_out = ( i + 1 ) / 8;
 8008e0c:	461e      	mov	r6, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	dac7      	bge.n	8008da2 <payload_integration+0x22>
 8008e12:	1dde      	adds	r6, r3, #7
 8008e14:	e7c5      	b.n	8008da2 <payload_integration+0x22>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8008e16:	b261      	sxtb	r1, r4
 8008e18:	018b      	lsls	r3, r1, #6
 8008e1a:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
 8008e1e:	b25b      	sxtb	r3, r3
 8008e20:	b91c      	cbnz	r4, 8008e2a <payload_integration+0xaa>
 8008e22:	2120      	movs	r1, #32
 8008e24:	430b      	orrs	r3, r1
 8008e26:	5483      	strb	r3, [r0, r2]
}
 8008e28:	bd70      	pop	{r4, r5, r6, pc}
    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8008e2a:	2100      	movs	r1, #0
 8008e2c:	e7fa      	b.n	8008e24 <payload_integration+0xa4>

08008e2e <RadioLrFhssSetCfg>:
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
}
 8008e2e:	2001      	movs	r0, #1
 8008e30:	4770      	bx	lr

08008e32 <RadioLrFhssGetTimeOnAirInMs>:

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
#endif /* RADIO_LR_FHSS_IS_ON */
 8008e32:	2001      	movs	r0, #1
 8008e34:	4770      	bx	lr
	...

08008e38 <RadioSetMaxPayloadLength>:
{
 8008e38:	b508      	push	{r3, lr}
    if( modem == MODEM_LORA )
 8008e3a:	2801      	cmp	r0, #1
 8008e3c:	d004      	beq.n	8008e48 <RadioSetMaxPayloadLength+0x10>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8008e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8008e68 <RadioSetMaxPayloadLength+0x30>)
 8008e40:	7d5b      	ldrb	r3, [r3, #21]
 8008e42:	2b01      	cmp	r3, #1
 8008e44:	d008      	beq.n	8008e58 <RadioSetMaxPayloadLength+0x20>
}
 8008e46:	bd08      	pop	{r3, pc}
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8008e48:	4b08      	ldr	r3, [pc, #32]	@ (8008e6c <RadioSetMaxPayloadLength+0x34>)
 8008e4a:	7019      	strb	r1, [r3, #0]
 8008e4c:	4806      	ldr	r0, [pc, #24]	@ (8008e68 <RadioSetMaxPayloadLength+0x30>)
 8008e4e:	77c1      	strb	r1, [r0, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008e50:	300e      	adds	r0, #14
 8008e52:	f001 fe3f 	bl	800aad4 <SUBGRF_SetPacketParams>
 8008e56:	e7f6      	b.n	8008e46 <RadioSetMaxPayloadLength+0xe>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8008e58:	4b04      	ldr	r3, [pc, #16]	@ (8008e6c <RadioSetMaxPayloadLength+0x34>)
 8008e5a:	7019      	strb	r1, [r3, #0]
 8008e5c:	4802      	ldr	r0, [pc, #8]	@ (8008e68 <RadioSetMaxPayloadLength+0x30>)
 8008e5e:	7581      	strb	r1, [r0, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008e60:	300e      	adds	r0, #14
 8008e62:	f001 fe37 	bl	800aad4 <SUBGRF_SetPacketParams>
}
 8008e66:	e7ee      	b.n	8008e46 <RadioSetMaxPayloadLength+0xe>
 8008e68:	2000586c 	.word	0x2000586c
 8008e6c:	200000ec 	.word	0x200000ec

08008e70 <RadioRead>:
{
 8008e70:	b508      	push	{r3, lr}
    return SUBGRF_ReadRegister( addr );
 8008e72:	f001 f9cf 	bl	800a214 <SUBGRF_ReadRegister>
}
 8008e76:	bd08      	pop	{r3, pc}

08008e78 <RadioWrite>:
{
 8008e78:	b508      	push	{r3, lr}
    SUBGRF_WriteRegister( addr, data );
 8008e7a:	f001 f9b7 	bl	800a1ec <SUBGRF_WriteRegister>
}
 8008e7e:	bd08      	pop	{r3, pc}

08008e80 <RadioTxCw>:
{
 8008e80:	b510      	push	{r4, lr}
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8008e82:	f001 ff4f 	bl	800ad24 <SUBGRF_SetRfTxPower>
 8008e86:	4604      	mov	r4, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8008e88:	210e      	movs	r1, #14
 8008e8a:	f640 101f 	movw	r0, #2335	@ 0x91f
 8008e8e:	f001 f9ad 	bl	800a1ec <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8008e92:	2101      	movs	r1, #1
 8008e94:	4620      	mov	r0, r4
 8008e96:	f001 ff31 	bl	800acfc <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8008e9a:	f001 fb7f 	bl	800a59c <SUBGRF_SetTxContinuousWave>
}
 8008e9e:	bd10      	pop	{r4, pc}

08008ea0 <RadioTxPrbs>:
{
 8008ea0:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8008ea2:	2101      	movs	r1, #1
 8008ea4:	4b07      	ldr	r3, [pc, #28]	@ (8008ec4 <RadioTxPrbs+0x24>)
 8008ea6:	f893 0056 	ldrb.w	r0, [r3, #86]	@ 0x56
 8008eaa:	f001 ff27 	bl	800acfc <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 8008eae:	212d      	movs	r1, #45	@ 0x2d
 8008eb0:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8008eb4:	f7ff ffe0 	bl	8008e78 <RadioWrite>
    SUBGRF_SetTxInfinitePreamble( );
 8008eb8:	f001 fb77 	bl	800a5aa <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8008ebc:	4802      	ldr	r0, [pc, #8]	@ (8008ec8 <RadioTxPrbs+0x28>)
 8008ebe:	f001 faad 	bl	800a41c <SUBGRF_SetTx>
}
 8008ec2:	bd08      	pop	{r3, pc}
 8008ec4:	2000586c 	.word	0x2000586c
 8008ec8:	000fffff 	.word	0x000fffff

08008ecc <RadioSetRxDutyCycle>:
{
 8008ecc:	b570      	push	{r4, r5, r6, lr}
 8008ece:	4604      	mov	r4, r0
 8008ed0:	460d      	mov	r5, r1
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8008ed2:	eb01 0340 	add.w	r3, r1, r0, lsl #1
 8008ed6:	4e09      	ldr	r6, [pc, #36]	@ (8008efc <RadioSetRxDutyCycle+0x30>)
 8008ed8:	65b3      	str	r3, [r6, #88]	@ 0x58
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8008eda:	2300      	movs	r3, #0
 8008edc:	461a      	mov	r2, r3
 8008ede:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8008ee2:	4608      	mov	r0, r1
 8008ee4:	f001 fc2d 	bl	800a742 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008ee8:	2100      	movs	r1, #0
 8008eea:	f896 0056 	ldrb.w	r0, [r6, #86]	@ 0x56
 8008eee:	f001 ff05 	bl	800acfc <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8008ef2:	4629      	mov	r1, r5
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	f001 fb21 	bl	800a53c <SUBGRF_SetRxDutyCycle>
}
 8008efa:	bd70      	pop	{r4, r5, r6, pc}
 8008efc:	2000586c 	.word	0x2000586c

08008f00 <RadioRxBoosted>:
{
 8008f00:	b538      	push	{r3, r4, r5, lr}
 8008f02:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init() )
 8008f04:	f001 ffec 	bl	800aee0 <RFW_Is_Init>
 8008f08:	2801      	cmp	r0, #1
 8008f0a:	d019      	beq.n	8008f40 <RadioRxBoosted+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	461a      	mov	r2, r3
 8008f10:	f240 2162 	movw	r1, #610	@ 0x262
 8008f14:	4608      	mov	r0, r1
 8008f16:	f001 fc14 	bl	800a742 <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 8008f1a:	b9a4      	cbnz	r4, 8008f46 <RadioRxBoosted+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8008f1c:	4c11      	ldr	r4, [pc, #68]	@ (8008f64 <RadioRxBoosted+0x64>)
 8008f1e:	2100      	movs	r1, #0
 8008f20:	65a1      	str	r1, [r4, #88]	@ 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008f22:	4b11      	ldr	r3, [pc, #68]	@ (8008f68 <RadioRxBoosted+0x68>)
 8008f24:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008f28:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008f2a:	f894 0056 	ldrb.w	r0, [r4, #86]	@ 0x56
 8008f2e:	f001 fee5 	bl	800acfc <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8008f32:	7863      	ldrb	r3, [r4, #1]
 8008f34:	b183      	cbz	r3, 8008f58 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8008f36:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8008f3a:	f001 fae1 	bl	800a500 <SUBGRF_SetRxBoosted>
}
 8008f3e:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit();
 8008f40:	f001 ffd6 	bl	800aef0 <RFW_ReceiveInit>
 8008f44:	e7e9      	b.n	8008f1a <RadioRxBoosted+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8008f46:	4d09      	ldr	r5, [pc, #36]	@ (8008f6c <RadioRxBoosted+0x6c>)
 8008f48:	4621      	mov	r1, r4
 8008f4a:	4628      	mov	r0, r5
 8008f4c:	f002 fbfe 	bl	800b74c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8008f50:	4628      	mov	r0, r5
 8008f52:	f002 fbb5 	bl	800b6c0 <UTIL_TIMER_Start>
 8008f56:	e7e1      	b.n	8008f1c <RadioRxBoosted+0x1c>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8008f58:	4b02      	ldr	r3, [pc, #8]	@ (8008f64 <RadioRxBoosted+0x64>)
 8008f5a:	6898      	ldr	r0, [r3, #8]
 8008f5c:	0180      	lsls	r0, r0, #6
 8008f5e:	f001 facf 	bl	800a500 <SUBGRF_SetRxBoosted>
}
 8008f62:	e7ec      	b.n	8008f3e <RadioRxBoosted+0x3e>
 8008f64:	2000586c 	.word	0x2000586c
 8008f68:	48000400 	.word	0x48000400
 8008f6c:	2000583c 	.word	0x2000583c

08008f70 <RadioStandby>:
{
 8008f70:	b508      	push	{r3, lr}
    SUBGRF_SetStandby( STDBY_RC );
 8008f72:	2000      	movs	r0, #0
 8008f74:	f001 fa38 	bl	800a3e8 <SUBGRF_SetStandby>
}
 8008f78:	bd08      	pop	{r3, pc}

08008f7a <RadioGetStatus>:
{
 8008f7a:	b508      	push	{r3, lr}
    switch( SUBGRF_GetOperatingMode( ) )
 8008f7c:	f001 f92a 	bl	800a1d4 <SUBGRF_GetOperatingMode>
 8008f80:	2805      	cmp	r0, #5
 8008f82:	d005      	beq.n	8008f90 <RadioGetStatus+0x16>
 8008f84:	2807      	cmp	r0, #7
 8008f86:	d005      	beq.n	8008f94 <RadioGetStatus+0x1a>
 8008f88:	2804      	cmp	r0, #4
 8008f8a:	d105      	bne.n	8008f98 <RadioGetStatus+0x1e>
 8008f8c:	2002      	movs	r0, #2
 8008f8e:	e002      	b.n	8008f96 <RadioGetStatus+0x1c>
            return RF_RX_RUNNING;
 8008f90:	2001      	movs	r0, #1
 8008f92:	e000      	b.n	8008f96 <RadioGetStatus+0x1c>
            return RF_CAD;
 8008f94:	2003      	movs	r0, #3
}
 8008f96:	bd08      	pop	{r3, pc}
            return RF_IDLE;
 8008f98:	2000      	movs	r0, #0
 8008f9a:	e7fc      	b.n	8008f96 <RadioGetStatus+0x1c>

08008f9c <RadioIrqProcess>:
{
 8008f9c:	b530      	push	{r4, r5, lr}
 8008f9e:	b083      	sub	sp, #12
    uint8_t size = 0;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	f88d 3007 	strb.w	r3, [sp, #7]
    int32_t cfo = 0;
 8008fa6:	9300      	str	r3, [sp, #0]
    switch( SubgRf.RadioIrq )
 8008fa8:	4ba5      	ldr	r3, [pc, #660]	@ (8009240 <RadioIrqProcess+0x2a4>)
 8008faa:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008fae:	2b20      	cmp	r3, #32
 8008fb0:	d829      	bhi.n	8009006 <RadioIrqProcess+0x6a>
 8008fb2:	b21a      	sxth	r2, r3
 8008fb4:	2a00      	cmp	r2, #0
 8008fb6:	f000 8140 	beq.w	800923a <RadioIrqProcess+0x29e>
 8008fba:	3b01      	subs	r3, #1
 8008fbc:	2b1f      	cmp	r3, #31
 8008fbe:	f200 813c 	bhi.w	800923a <RadioIrqProcess+0x29e>
 8008fc2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008fc6:	0063      	.short	0x0063
 8008fc8:	013a007f 	.word	0x013a007f
 8008fcc:	013a00f7 	.word	0x013a00f7
 8008fd0:	013a013a 	.word	0x013a013a
 8008fd4:	013a0127 	.word	0x013a0127
 8008fd8:	013a013a 	.word	0x013a013a
 8008fdc:	013a013a 	.word	0x013a013a
 8008fe0:	013a013a 	.word	0x013a013a
 8008fe4:	013a0134 	.word	0x013a0134
 8008fe8:	013a013a 	.word	0x013a013a
 8008fec:	013a013a 	.word	0x013a013a
 8008ff0:	013a013a 	.word	0x013a013a
 8008ff4:	013a013a 	.word	0x013a013a
 8008ff8:	013a013a 	.word	0x013a013a
 8008ffc:	013a013a 	.word	0x013a013a
 8009000:	013a013a 	.word	0x013a013a
 8009004:	0155      	.short	0x0155
 8009006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800900a:	f000 80b3 	beq.w	8009174 <RadioIrqProcess+0x1d8>
 800900e:	d814      	bhi.n	800903a <RadioIrqProcess+0x9e>
 8009010:	2b40      	cmp	r3, #64	@ 0x40
 8009012:	f000 8146 	beq.w	80092a2 <RadioIrqProcess+0x306>
 8009016:	2b80      	cmp	r3, #128	@ 0x80
 8009018:	f040 810f 	bne.w	800923a <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 800901c:	2000      	movs	r0, #0
 800901e:	f001 f9e3 	bl	800a3e8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8009022:	4b88      	ldr	r3, [pc, #544]	@ (8009244 <RadioIrqProcess+0x2a8>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	f000 8107 	beq.w	800923a <RadioIrqProcess+0x29e>
 800902c:	699b      	ldr	r3, [r3, #24]
 800902e:	2b00      	cmp	r3, #0
 8009030:	f000 8103 	beq.w	800923a <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( false );
 8009034:	2000      	movs	r0, #0
 8009036:	4798      	blx	r3
 8009038:	e0ff      	b.n	800923a <RadioIrqProcess+0x29e>
    switch( SubgRf.RadioIrq )
 800903a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800903e:	f040 80fc 	bne.w	800923a <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8009042:	4b81      	ldr	r3, [pc, #516]	@ (8009248 <RadioIrqProcess+0x2ac>)
 8009044:	2201      	movs	r2, #1
 8009046:	2100      	movs	r1, #0
 8009048:	2002      	movs	r0, #2
 800904a:	f002 f82f 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800904e:	f001 f8c1 	bl	800a1d4 <SUBGRF_GetOperatingMode>
 8009052:	2804      	cmp	r0, #4
 8009054:	f000 809b 	beq.w	800918e <RadioIrqProcess+0x1f2>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8009058:	f001 f8bc 	bl	800a1d4 <SUBGRF_GetOperatingMode>
 800905c:	2805      	cmp	r0, #5
 800905e:	f040 80ec 	bne.w	800923a <RadioIrqProcess+0x29e>
  WRITE_REG(GPIOx->BRR, PinMask);
 8009062:	4b7a      	ldr	r3, [pc, #488]	@ (800924c <RadioIrqProcess+0x2b0>)
 8009064:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009068:	629a      	str	r2, [r3, #40]	@ 0x28
            TimerStop( &RxTimeoutTimer );
 800906a:	4879      	ldr	r0, [pc, #484]	@ (8009250 <RadioIrqProcess+0x2b4>)
 800906c:	f002 face 	bl	800b60c <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8009070:	2000      	movs	r0, #0
 8009072:	f001 f9b9 	bl	800a3e8 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8009076:	4b73      	ldr	r3, [pc, #460]	@ (8009244 <RadioIrqProcess+0x2a8>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	2b00      	cmp	r3, #0
 800907c:	f000 80dd 	beq.w	800923a <RadioIrqProcess+0x29e>
 8009080:	68db      	ldr	r3, [r3, #12]
 8009082:	2b00      	cmp	r3, #0
 8009084:	f000 80d9 	beq.w	800923a <RadioIrqProcess+0x29e>
                RadioEvents->RxTimeout( );
 8009088:	4798      	blx	r3
 800908a:	e0d6      	b.n	800923a <RadioIrqProcess+0x29e>
 800908c:	4b6f      	ldr	r3, [pc, #444]	@ (800924c <RadioIrqProcess+0x2b0>)
 800908e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009092:	629a      	str	r2, [r3, #40]	@ 0x28
        TimerStop( &TxTimeoutTimer );
 8009094:	486f      	ldr	r0, [pc, #444]	@ (8009254 <RadioIrqProcess+0x2b8>)
 8009096:	f002 fab9 	bl	800b60c <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 800909a:	2000      	movs	r0, #0
 800909c:	f001 f9a4 	bl	800a3e8 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 80090a0:	f001 ff20 	bl	800aee4 <RFW_Is_LongPacketModeEnabled>
 80090a4:	2801      	cmp	r0, #1
 80090a6:	d00a      	beq.n	80090be <RadioIrqProcess+0x122>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80090a8:	4b66      	ldr	r3, [pc, #408]	@ (8009244 <RadioIrqProcess+0x2a8>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f000 80c4 	beq.w	800923a <RadioIrqProcess+0x29e>
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	f000 80c0 	beq.w	800923a <RadioIrqProcess+0x29e>
            RadioEvents->TxDone( );
 80090ba:	4798      	blx	r3
 80090bc:	e0bd      	b.n	800923a <RadioIrqProcess+0x29e>
            RFW_DeInit_TxLongPacket( );
 80090be:	f001 ff1a 	bl	800aef6 <RFW_DeInit_TxLongPacket>
 80090c2:	e7f1      	b.n	80090a8 <RadioIrqProcess+0x10c>
 80090c4:	4b61      	ldr	r3, [pc, #388]	@ (800924c <RadioIrqProcess+0x2b0>)
 80090c6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80090ca:	629a      	str	r2, [r3, #40]	@ 0x28
        TimerStop( &RxTimeoutTimer );
 80090cc:	4860      	ldr	r0, [pc, #384]	@ (8009250 <RadioIrqProcess+0x2b4>)
 80090ce:	f002 fa9d 	bl	800b60c <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 80090d2:	4b5b      	ldr	r3, [pc, #364]	@ (8009240 <RadioIrqProcess+0x2a4>)
 80090d4:	785b      	ldrb	r3, [r3, #1]
 80090d6:	b303      	cbz	r3, 800911a <RadioIrqProcess+0x17e>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 80090d8:	22ff      	movs	r2, #255	@ 0xff
 80090da:	f10d 0107 	add.w	r1, sp, #7
 80090de:	485e      	ldr	r0, [pc, #376]	@ (8009258 <RadioIrqProcess+0x2bc>)
 80090e0:	f001 fdb6 	bl	800ac50 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 80090e4:	485d      	ldr	r0, [pc, #372]	@ (800925c <RadioIrqProcess+0x2c0>)
 80090e6:	f001 fdcd 	bl	800ac84 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80090ea:	4b56      	ldr	r3, [pc, #344]	@ (8009244 <RadioIrqProcess+0x2a8>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f000 80a3 	beq.w	800923a <RadioIrqProcess+0x29e>
 80090f4:	689c      	ldr	r4, [r3, #8]
 80090f6:	2c00      	cmp	r4, #0
 80090f8:	f000 809f 	beq.w	800923a <RadioIrqProcess+0x29e>
            switch( SubgRf.PacketStatus.packetType )
 80090fc:	4b50      	ldr	r3, [pc, #320]	@ (8009240 <RadioIrqProcess+0x2a4>)
 80090fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009102:	2b01      	cmp	r3, #1
 8009104:	d11d      	bne.n	8009142 <RadioIrqProcess+0x1a6>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8009106:	4a4e      	ldr	r2, [pc, #312]	@ (8009240 <RadioIrqProcess+0x2a4>)
 8009108:	f992 3031 	ldrsb.w	r3, [r2, #49]	@ 0x31
 800910c:	f992 2030 	ldrsb.w	r2, [r2, #48]	@ 0x30
 8009110:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8009114:	4850      	ldr	r0, [pc, #320]	@ (8009258 <RadioIrqProcess+0x2bc>)
 8009116:	47a0      	blx	r4
                break;
 8009118:	e08f      	b.n	800923a <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 800911a:	2000      	movs	r0, #0
 800911c:	f001 f964 	bl	800a3e8 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8009120:	2100      	movs	r1, #0
 8009122:	f640 1002 	movw	r0, #2306	@ 0x902
 8009126:	f001 f861 	bl	800a1ec <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 800912a:	f640 1044 	movw	r0, #2372	@ 0x944
 800912e:	f001 f871 	bl	800a214 <SUBGRF_ReadRegister>
 8009132:	f040 0102 	orr.w	r1, r0, #2
 8009136:	b2c9      	uxtb	r1, r1
 8009138:	f640 1044 	movw	r0, #2372	@ 0x944
 800913c:	f001 f856 	bl	800a1ec <SUBGRF_WriteRegister>
 8009140:	e7ca      	b.n	80090d8 <RadioIrqProcess+0x13c>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8009142:	4c3f      	ldr	r4, [pc, #252]	@ (8009240 <RadioIrqProcess+0x2a4>)
 8009144:	4669      	mov	r1, sp
 8009146:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8009148:	f001 fe7c 	bl	800ae44 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 800914c:	4b3d      	ldr	r3, [pc, #244]	@ (8009244 <RadioIrqProcess+0x2a8>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	689d      	ldr	r5, [r3, #8]
 8009152:	9b00      	ldr	r3, [sp, #0]
 8009154:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009158:	4a41      	ldr	r2, [pc, #260]	@ (8009260 <RadioIrqProcess+0x2c4>)
 800915a:	fb82 1203 	smull	r1, r2, r2, r3
 800915e:	17db      	asrs	r3, r3, #31
 8009160:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 8009164:	b25b      	sxtb	r3, r3
 8009166:	f994 2029 	ldrsb.w	r2, [r4, #41]	@ 0x29
 800916a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800916e:	483a      	ldr	r0, [pc, #232]	@ (8009258 <RadioIrqProcess+0x2bc>)
 8009170:	47a8      	blx	r5
                break;
 8009172:	e062      	b.n	800923a <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 8009174:	2000      	movs	r0, #0
 8009176:	f001 f937 	bl	800a3e8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800917a:	4b32      	ldr	r3, [pc, #200]	@ (8009244 <RadioIrqProcess+0x2a8>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d05b      	beq.n	800923a <RadioIrqProcess+0x29e>
 8009182:	699b      	ldr	r3, [r3, #24]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d058      	beq.n	800923a <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( true );
 8009188:	2001      	movs	r0, #1
 800918a:	4798      	blx	r3
 800918c:	e055      	b.n	800923a <RadioIrqProcess+0x29e>
 800918e:	4b2f      	ldr	r3, [pc, #188]	@ (800924c <RadioIrqProcess+0x2b0>)
 8009190:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009194:	629a      	str	r2, [r3, #40]	@ 0x28
            TimerStop( &TxTimeoutTimer );
 8009196:	482f      	ldr	r0, [pc, #188]	@ (8009254 <RadioIrqProcess+0x2b8>)
 8009198:	f002 fa38 	bl	800b60c <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 800919c:	2000      	movs	r0, #0
 800919e:	f001 f923 	bl	800a3e8 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80091a2:	4b28      	ldr	r3, [pc, #160]	@ (8009244 <RadioIrqProcess+0x2a8>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d047      	beq.n	800923a <RadioIrqProcess+0x29e>
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d044      	beq.n	800923a <RadioIrqProcess+0x29e>
                RadioEvents->TxTimeout( );
 80091b0:	4798      	blx	r3
 80091b2:	e042      	b.n	800923a <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 80091b4:	4b2b      	ldr	r3, [pc, #172]	@ (8009264 <RadioIrqProcess+0x2c8>)
 80091b6:	2201      	movs	r2, #1
 80091b8:	2100      	movs	r1, #0
 80091ba:	2002      	movs	r0, #2
 80091bc:	f001 ff76 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 80091c0:	4b1f      	ldr	r3, [pc, #124]	@ (8009240 <RadioIrqProcess+0x2a4>)
 80091c2:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80091c4:	b3c9      	cbz	r1, 800923a <RadioIrqProcess+0x29e>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 80091c6:	f3c1 4107 	ubfx	r1, r1, #16, #8
 80091ca:	f640 1003 	movw	r0, #2307	@ 0x903
 80091ce:	f7ff fe53 	bl	8008e78 <RadioWrite>
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 80091d2:	4c1b      	ldr	r4, [pc, #108]	@ (8009240 <RadioIrqProcess+0x2a4>)
 80091d4:	f894 1059 	ldrb.w	r1, [r4, #89]	@ 0x59
 80091d8:	f640 1004 	movw	r0, #2308	@ 0x904
 80091dc:	f7ff fe4c 	bl	8008e78 <RadioWrite>
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 80091e0:	f894 1058 	ldrb.w	r1, [r4, #88]	@ 0x58
 80091e4:	f640 1005 	movw	r0, #2309	@ 0x905
 80091e8:	f7ff fe46 	bl	8008e78 <RadioWrite>
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 80091ec:	f640 1002 	movw	r0, #2306	@ 0x902
 80091f0:	f7ff fe3e 	bl	8008e70 <RadioRead>
 80091f4:	f040 0101 	orr.w	r1, r0, #1
 80091f8:	b2c9      	uxtb	r1, r1
 80091fa:	f640 1002 	movw	r0, #2306	@ 0x902
 80091fe:	f7ff fe3b 	bl	8008e78 <RadioWrite>
            SubgRf.RxDcPreambleDetectTimeout = 0;
 8009202:	2200      	movs	r2, #0
 8009204:	65a2      	str	r2, [r4, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8009206:	4613      	mov	r3, r2
 8009208:	f240 2162 	movw	r1, #610	@ 0x262
 800920c:	4608      	mov	r0, r1
 800920e:	f001 fa98 	bl	800a742 <SUBGRF_SetDioIrqParams>
 8009212:	e012      	b.n	800923a <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8009214:	4b14      	ldr	r3, [pc, #80]	@ (8009268 <RadioIrqProcess+0x2cc>)
 8009216:	2201      	movs	r2, #1
 8009218:	2100      	movs	r1, #0
 800921a:	2002      	movs	r0, #2
 800921c:	f001 ff46 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8009220:	f001 fe5e 	bl	800aee0 <RFW_Is_Init>
 8009224:	2801      	cmp	r0, #1
 8009226:	d108      	bne.n	800923a <RadioIrqProcess+0x29e>
            RFW_ReceivePayload( );
 8009228:	f001 fe66 	bl	800aef8 <RFW_ReceivePayload>
 800922c:	e005      	b.n	800923a <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 800922e:	4b0f      	ldr	r3, [pc, #60]	@ (800926c <RadioIrqProcess+0x2d0>)
 8009230:	2201      	movs	r2, #1
 8009232:	2100      	movs	r1, #0
 8009234:	2002      	movs	r0, #2
 8009236:	f001 ff39 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
}
 800923a:	b003      	add	sp, #12
 800923c:	bd30      	pop	{r4, r5, pc}
 800923e:	bf00      	nop
 8009240:	2000586c 	.word	0x2000586c
 8009244:	200058c8 	.word	0x200058c8
 8009248:	080108a8 	.word	0x080108a8
 800924c:	48000400 	.word	0x48000400
 8009250:	2000583c 	.word	0x2000583c
 8009254:	20005854 	.word	0x20005854
 8009258:	200058cc 	.word	0x200058cc
 800925c:	20005890 	.word	0x20005890
 8009260:	10624dd3 	.word	0x10624dd3
 8009264:	080108bc 	.word	0x080108bc
 8009268:	080108c8 	.word	0x080108c8
 800926c:	080108d4 	.word	0x080108d4
        TimerStop( &RxTimeoutTimer );
 8009270:	4817      	ldr	r0, [pc, #92]	@ (80092d0 <RadioIrqProcess+0x334>)
 8009272:	f002 f9cb 	bl	800b60c <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8009276:	4b17      	ldr	r3, [pc, #92]	@ (80092d4 <RadioIrqProcess+0x338>)
 8009278:	785b      	ldrb	r3, [r3, #1]
 800927a:	b173      	cbz	r3, 800929a <RadioIrqProcess+0x2fe>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800927c:	4b16      	ldr	r3, [pc, #88]	@ (80092d8 <RadioIrqProcess+0x33c>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d0da      	beq.n	800923a <RadioIrqProcess+0x29e>
 8009284:	68db      	ldr	r3, [r3, #12]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d0d7      	beq.n	800923a <RadioIrqProcess+0x29e>
            RadioEvents->RxTimeout( );
 800928a:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 800928c:	4b13      	ldr	r3, [pc, #76]	@ (80092dc <RadioIrqProcess+0x340>)
 800928e:	2201      	movs	r2, #1
 8009290:	2100      	movs	r1, #0
 8009292:	2002      	movs	r0, #2
 8009294:	f001 ff0a 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
 8009298:	e7cf      	b.n	800923a <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 800929a:	2000      	movs	r0, #0
 800929c:	f001 f8a4 	bl	800a3e8 <SUBGRF_SetStandby>
 80092a0:	e7ec      	b.n	800927c <RadioIrqProcess+0x2e0>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 80092a2:	4b0f      	ldr	r3, [pc, #60]	@ (80092e0 <RadioIrqProcess+0x344>)
 80092a4:	2201      	movs	r2, #1
 80092a6:	2100      	movs	r1, #0
 80092a8:	2002      	movs	r0, #2
 80092aa:	f001 feff 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 80092ae:	4b09      	ldr	r3, [pc, #36]	@ (80092d4 <RadioIrqProcess+0x338>)
 80092b0:	785b      	ldrb	r3, [r3, #1]
 80092b2:	b143      	cbz	r3, 80092c6 <RadioIrqProcess+0x32a>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 80092b4:	4b08      	ldr	r3, [pc, #32]	@ (80092d8 <RadioIrqProcess+0x33c>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d0be      	beq.n	800923a <RadioIrqProcess+0x29e>
 80092bc:	691b      	ldr	r3, [r3, #16]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0bb      	beq.n	800923a <RadioIrqProcess+0x29e>
            RadioEvents->RxError( );
 80092c2:	4798      	blx	r3
}
 80092c4:	e7b9      	b.n	800923a <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 80092c6:	2000      	movs	r0, #0
 80092c8:	f001 f88e 	bl	800a3e8 <SUBGRF_SetStandby>
 80092cc:	e7f2      	b.n	80092b4 <RadioIrqProcess+0x318>
 80092ce:	bf00      	nop
 80092d0:	2000583c 	.word	0x2000583c
 80092d4:	2000586c 	.word	0x2000586c
 80092d8:	200058c8 	.word	0x200058c8
 80092dc:	080108e0 	.word	0x080108e0
 80092e0:	080108ec 	.word	0x080108ec

080092e4 <RadioOnDioIrq>:
{
 80092e4:	b508      	push	{r3, lr}
    SubgRf.RadioIrq = radioIrq;
 80092e6:	4b03      	ldr	r3, [pc, #12]	@ (80092f4 <RadioOnDioIrq+0x10>)
 80092e8:	f8a3 0054 	strh.w	r0, [r3, #84]	@ 0x54
    RADIO_IRQ_PROCESS();
 80092ec:	f7ff fe56 	bl	8008f9c <RadioIrqProcess>
}
 80092f0:	bd08      	pop	{r3, pc}
 80092f2:	bf00      	nop
 80092f4:	2000586c 	.word	0x2000586c

080092f8 <RadioGetWakeupTime>:
{
 80092f8:	b508      	push	{r3, lr}
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 80092fa:	f001 fd2a 	bl	800ad52 <SUBGRF_GetRadioWakeUpTime>
}
 80092fe:	3003      	adds	r0, #3
 8009300:	bd08      	pop	{r3, pc}

08009302 <RadioReadRegisters>:
{
 8009302:	b508      	push	{r3, lr}
    SUBGRF_ReadRegisters( addr, buffer, size );
 8009304:	f001 f808 	bl	800a318 <SUBGRF_ReadRegisters>
}
 8009308:	bd08      	pop	{r3, pc}

0800930a <RadioWriteRegisters>:
{
 800930a:	b508      	push	{r3, lr}
    SUBGRF_WriteRegisters( addr, buffer, size );
 800930c:	f000 ffc2 	bl	800a294 <SUBGRF_WriteRegisters>
}
 8009310:	bd08      	pop	{r3, pc}

08009312 <RadioRssi>:
{
 8009312:	b508      	push	{r3, lr}
    return SUBGRF_GetRssiInst( );
 8009314:	f001 fc6c 	bl	800abf0 <SUBGRF_GetRssiInst>
}
 8009318:	bd08      	pop	{r3, pc}
	...

0800931c <RadioSetTxContinuousWave>:
{
 800931c:	b538      	push	{r3, r4, r5, lr}
 800931e:	460d      	mov	r5, r1
    uint32_t timeout = ( uint32_t )time * 1000;
 8009320:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009324:	fb03 f402 	mul.w	r4, r3, r2
    SUBGRF_SetRfFrequency( freq );
 8009328:	f001 fa7e 	bl	800a828 <SUBGRF_SetRfFrequency>
    antswitchpow = SUBGRF_SetRfTxPower( power );
 800932c:	4628      	mov	r0, r5
 800932e:	f001 fcf9 	bl	800ad24 <SUBGRF_SetRfTxPower>
 8009332:	4605      	mov	r5, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8009334:	210e      	movs	r1, #14
 8009336:	f640 101f 	movw	r0, #2335	@ 0x91f
 800933a:	f000 ff57 	bl	800a1ec <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 800933e:	2101      	movs	r1, #1
 8009340:	4628      	mov	r0, r5
 8009342:	f001 fcdb 	bl	800acfc <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8009346:	f001 f929 	bl	800a59c <SUBGRF_SetTxContinuousWave>
    TimerSetValue( &TxTimeoutTimer, timeout );
 800934a:	4d04      	ldr	r5, [pc, #16]	@ (800935c <RadioSetTxContinuousWave+0x40>)
 800934c:	4621      	mov	r1, r4
 800934e:	4628      	mov	r0, r5
 8009350:	f002 f9fc 	bl	800b74c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8009354:	4628      	mov	r0, r5
 8009356:	f002 f9b3 	bl	800b6c0 <UTIL_TIMER_Start>
}
 800935a:	bd38      	pop	{r3, r4, r5, pc}
 800935c:	20005854 	.word	0x20005854

08009360 <RadioSetChannel>:
{
 8009360:	b508      	push	{r3, lr}
    SUBGRF_SetRfFrequency( freq );
 8009362:	f001 fa61 	bl	800a828 <SUBGRF_SetRfFrequency>
}
 8009366:	bd08      	pop	{r3, pc}

08009368 <RadioStartCad>:
{
 8009368:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800936a:	2100      	movs	r1, #0
 800936c:	4b07      	ldr	r3, [pc, #28]	@ (800938c <RadioStartCad+0x24>)
 800936e:	f893 0056 	ldrb.w	r0, [r3, #86]	@ 0x56
 8009372:	f001 fcc3 	bl	800acfc <SUBGRF_SetSwitch>
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8009376:	2300      	movs	r3, #0
 8009378:	461a      	mov	r2, r3
 800937a:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800937e:	4608      	mov	r0, r1
 8009380:	f001 f9df 	bl	800a742 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8009384:	f001 f8fe 	bl	800a584 <SUBGRF_SetCad>
}
 8009388:	bd08      	pop	{r3, pc}
 800938a:	bf00      	nop
 800938c:	2000586c 	.word	0x2000586c

08009390 <RadioRx>:
{
 8009390:	b538      	push	{r3, r4, r5, lr}
 8009392:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init( ) )
 8009394:	f001 fda4 	bl	800aee0 <RFW_Is_Init>
 8009398:	2801      	cmp	r0, #1
 800939a:	d019      	beq.n	80093d0 <RadioRx+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 800939c:	2300      	movs	r3, #0
 800939e:	461a      	mov	r2, r3
 80093a0:	f240 2162 	movw	r1, #610	@ 0x262
 80093a4:	4608      	mov	r0, r1
 80093a6:	f001 f9cc 	bl	800a742 <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 80093aa:	b9a4      	cbnz	r4, 80093d6 <RadioRx+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80093ac:	4c11      	ldr	r4, [pc, #68]	@ (80093f4 <RadioRx+0x64>)
 80093ae:	2100      	movs	r1, #0
 80093b0:	65a1      	str	r1, [r4, #88]	@ 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 80093b2:	4b11      	ldr	r3, [pc, #68]	@ (80093f8 <RadioRx+0x68>)
 80093b4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80093b8:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80093ba:	f894 0056 	ldrb.w	r0, [r4, #86]	@ 0x56
 80093be:	f001 fc9d 	bl	800acfc <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 80093c2:	7863      	ldrb	r3, [r4, #1]
 80093c4:	b183      	cbz	r3, 80093e8 <RadioRx+0x58>
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80093c6:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80093ca:	f001 f849 	bl	800a460 <SUBGRF_SetRx>
}
 80093ce:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit( );
 80093d0:	f001 fd8e 	bl	800aef0 <RFW_ReceiveInit>
 80093d4:	e7e9      	b.n	80093aa <RadioRx+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 80093d6:	4d09      	ldr	r5, [pc, #36]	@ (80093fc <RadioRx+0x6c>)
 80093d8:	4621      	mov	r1, r4
 80093da:	4628      	mov	r0, r5
 80093dc:	f002 f9b6 	bl	800b74c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 80093e0:	4628      	mov	r0, r5
 80093e2:	f002 f96d 	bl	800b6c0 <UTIL_TIMER_Start>
 80093e6:	e7e1      	b.n	80093ac <RadioRx+0x1c>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80093e8:	4b02      	ldr	r3, [pc, #8]	@ (80093f4 <RadioRx+0x64>)
 80093ea:	6898      	ldr	r0, [r3, #8]
 80093ec:	0180      	lsls	r0, r0, #6
 80093ee:	f001 f837 	bl	800a460 <SUBGRF_SetRx>
}
 80093f2:	e7ec      	b.n	80093ce <RadioRx+0x3e>
 80093f4:	2000586c 	.word	0x2000586c
 80093f8:	48000400 	.word	0x48000400
 80093fc:	2000583c 	.word	0x2000583c

08009400 <RadioSleep>:
{
 8009400:	b508      	push	{r3, lr}
    SUBGRF_SetSleep( params );
 8009402:	f04f 0004 	mov.w	r0, #4
 8009406:	f000 ffcf 	bl	800a3a8 <SUBGRF_SetSleep>
    RADIO_DELAY_MS( 2 );
 800940a:	2002      	movs	r0, #2
 800940c:	f7f9 fe40 	bl	8003090 <HAL_Delay>
}
 8009410:	bd08      	pop	{r3, pc}
	...

08009414 <RadioSend>:
{
 8009414:	b570      	push	{r4, r5, r6, lr}
 8009416:	b082      	sub	sp, #8
 8009418:	4605      	mov	r5, r0
 800941a:	460c      	mov	r4, r1
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 800941c:	2300      	movs	r3, #0
 800941e:	461a      	mov	r2, r3
 8009420:	f240 2101 	movw	r1, #513	@ 0x201
 8009424:	4608      	mov	r0, r1
 8009426:	f001 f98c 	bl	800a742 <SUBGRF_SetDioIrqParams>
 800942a:	4b5e      	ldr	r3, [pc, #376]	@ (80095a4 <RadioSend+0x190>)
 800942c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009430:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8009432:	4e5d      	ldr	r6, [pc, #372]	@ (80095a8 <RadioSend+0x194>)
 8009434:	2101      	movs	r1, #1
 8009436:	f896 0056 	ldrb.w	r0, [r6, #86]	@ 0x56
 800943a:	f001 fc5f 	bl	800acfc <SUBGRF_SetSwitch>
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 800943e:	7833      	ldrb	r3, [r6, #0]
 8009440:	2b01      	cmp	r3, #1
 8009442:	d103      	bne.n	800944c <RadioSend+0x38>
 8009444:	f896 3051 	ldrb.w	r3, [r6, #81]	@ 0x51
 8009448:	2b06      	cmp	r3, #6
 800944a:	d013      	beq.n	8009474 <RadioSend+0x60>
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 800944c:	f640 0089 	movw	r0, #2185	@ 0x889
 8009450:	f000 fee0 	bl	800a214 <SUBGRF_ReadRegister>
 8009454:	f040 0104 	orr.w	r1, r0, #4
 8009458:	b2c9      	uxtb	r1, r1
 800945a:	f640 0089 	movw	r0, #2185	@ 0x889
 800945e:	f000 fec5 	bl	800a1ec <SUBGRF_WriteRegister>
        switch( SubgRf.Modem )
 8009462:	4b51      	ldr	r3, [pc, #324]	@ (80095a8 <RadioSend+0x194>)
 8009464:	781b      	ldrb	r3, [r3, #0]
 8009466:	2b04      	cmp	r3, #4
 8009468:	d819      	bhi.n	800949e <RadioSend+0x8a>
 800946a:	e8df f003 	tbb	[pc, r3]
 800946e:	0e24      	.short	0x0e24
 8009470:	5024      	.short	0x5024
 8009472:	5d          	.byte	0x5d
 8009473:	00          	.byte	0x00
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8009474:	f640 0089 	movw	r0, #2185	@ 0x889
 8009478:	f000 fecc 	bl	800a214 <SUBGRF_ReadRegister>
 800947c:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
 8009480:	f640 0089 	movw	r0, #2185	@ 0x889
 8009484:	f000 feb2 	bl	800a1ec <SUBGRF_WriteRegister>
 8009488:	e7eb      	b.n	8009462 <RadioSend+0x4e>
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 800948a:	4847      	ldr	r0, [pc, #284]	@ (80095a8 <RadioSend+0x194>)
 800948c:	77c4      	strb	r4, [r0, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800948e:	300e      	adds	r0, #14
 8009490:	f001 fb20 	bl	800aad4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8009494:	2200      	movs	r2, #0
 8009496:	4621      	mov	r1, r4
 8009498:	4628      	mov	r0, r5
 800949a:	f000 ffd9 	bl	800a450 <SUBGRF_SendPayload>
        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 800949e:	4c43      	ldr	r4, [pc, #268]	@ (80095ac <RadioSend+0x198>)
 80094a0:	4b41      	ldr	r3, [pc, #260]	@ (80095a8 <RadioSend+0x194>)
 80094a2:	6859      	ldr	r1, [r3, #4]
 80094a4:	4620      	mov	r0, r4
 80094a6:	f002 f951 	bl	800b74c <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 80094aa:	4620      	mov	r0, r4
 80094ac:	f002 f908 	bl	800b6c0 <UTIL_TIMER_Start>
    return RADIO_STATUS_OK;
 80094b0:	2000      	movs	r0, #0
}
 80094b2:	b002      	add	sp, #8
 80094b4:	bd70      	pop	{r4, r5, r6, pc}
            if ( 1UL == RFW_Is_Init( ) )
 80094b6:	f001 fd13 	bl	800aee0 <RFW_Is_Init>
 80094ba:	2801      	cmp	r0, #1
 80094bc:	d00a      	beq.n	80094d4 <RadioSend+0xc0>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 80094be:	483a      	ldr	r0, [pc, #232]	@ (80095a8 <RadioSend+0x194>)
 80094c0:	7584      	strb	r4, [r0, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80094c2:	300e      	adds	r0, #14
 80094c4:	f001 fb06 	bl	800aad4 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 80094c8:	2200      	movs	r2, #0
 80094ca:	4621      	mov	r1, r4
 80094cc:	4628      	mov	r0, r5
 80094ce:	f000 ffbf 	bl	800a450 <SUBGRF_SendPayload>
 80094d2:	e7e4      	b.n	800949e <RadioSend+0x8a>
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 80094d4:	f10d 0207 	add.w	r2, sp, #7
 80094d8:	4621      	mov	r1, r4
 80094da:	4628      	mov	r0, r5
 80094dc:	f001 fd05 	bl	800aeea <RFW_TransmitInit>
 80094e0:	b968      	cbnz	r0, 80094fe <RadioSend+0xea>
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 80094e2:	4831      	ldr	r0, [pc, #196]	@ (80095a8 <RadioSend+0x194>)
 80094e4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80094e8:	7583      	strb	r3, [r0, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80094ea:	300e      	adds	r0, #14
 80094ec:	f001 faf2 	bl	800aad4 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 80094f0:	2200      	movs	r2, #0
 80094f2:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80094f6:	4628      	mov	r0, r5
 80094f8:	f000 ffaa 	bl	800a450 <SUBGRF_SendPayload>
 80094fc:	e7cf      	b.n	800949e <RadioSend+0x8a>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 80094fe:	4b2c      	ldr	r3, [pc, #176]	@ (80095b0 <RadioSend+0x19c>)
 8009500:	2201      	movs	r2, #1
 8009502:	2100      	movs	r1, #0
 8009504:	2002      	movs	r0, #2
 8009506:	f001 fdd1 	bl	800b0ac <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 800950a:	2003      	movs	r0, #3
 800950c:	e7d1      	b.n	80094b2 <RadioSend+0x9e>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800950e:	4826      	ldr	r0, [pc, #152]	@ (80095a8 <RadioSend+0x194>)
 8009510:	2302      	movs	r3, #2
 8009512:	7383      	strb	r3, [r0, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8009514:	7684      	strb	r4, [r0, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009516:	300e      	adds	r0, #14
 8009518:	f001 fadc 	bl	800aad4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800951c:	2200      	movs	r2, #0
 800951e:	4621      	mov	r1, r4
 8009520:	4628      	mov	r0, r5
 8009522:	f000 ff95 	bl	800a450 <SUBGRF_SendPayload>
            break;
 8009526:	e7ba      	b.n	800949e <RadioSend+0x8a>
            payload_integration( RadioBuffer, buffer, size );
 8009528:	4622      	mov	r2, r4
 800952a:	4629      	mov	r1, r5
 800952c:	4821      	ldr	r0, [pc, #132]	@ (80095b4 <RadioSend+0x1a0>)
 800952e:	f7ff fc27 	bl	8008d80 <payload_integration>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8009532:	4e1d      	ldr	r6, [pc, #116]	@ (80095a8 <RadioSend+0x194>)
 8009534:	2302      	movs	r3, #2
 8009536:	73b3      	strb	r3, [r6, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8009538:	1c65      	adds	r5, r4, #1
 800953a:	b2ed      	uxtb	r5, r5
 800953c:	76b5      	strb	r5, [r6, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800953e:	f106 000e 	add.w	r0, r6, #14
 8009542:	f001 fac7 	bl	800aad4 <SUBGRF_SetPacketParams>
            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8009546:	2100      	movs	r1, #0
 8009548:	20f1      	movs	r0, #241	@ 0xf1
 800954a:	f7ff fc95 	bl	8008e78 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 800954e:	2100      	movs	r1, #0
 8009550:	20f0      	movs	r0, #240	@ 0xf0
 8009552:	f7ff fc91 	bl	8008e78 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8009556:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8009558:	2b64      	cmp	r3, #100	@ 0x64
 800955a:	d019      	beq.n	8009590 <RadioSend+0x17c>
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 800955c:	21e1      	movs	r1, #225	@ 0xe1
 800955e:	20f3      	movs	r0, #243	@ 0xf3
 8009560:	f7ff fc8a 	bl	8008e78 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8009564:	2104      	movs	r1, #4
 8009566:	20f2      	movs	r0, #242	@ 0xf2
 8009568:	f7ff fc86 	bl	8008e78 <RadioWrite>
            uint16_t bitNum = ( size * 8 ) + 2;
 800956c:	00e1      	lsls	r1, r4, #3
 800956e:	1c8c      	adds	r4, r1, #2
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8009570:	0a09      	lsrs	r1, r1, #8
 8009572:	20f4      	movs	r0, #244	@ 0xf4
 8009574:	f7ff fc80 	bl	8008e78 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8009578:	f004 01fe 	and.w	r1, r4, #254	@ 0xfe
 800957c:	20f5      	movs	r0, #245	@ 0xf5
 800957e:	f7ff fc7b 	bl	8008e78 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8009582:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8009586:	4629      	mov	r1, r5
 8009588:	480a      	ldr	r0, [pc, #40]	@ (80095b4 <RadioSend+0x1a0>)
 800958a:	f000 ff61 	bl	800a450 <SUBGRF_SendPayload>
            break;
 800958e:	e786      	b.n	800949e <RadioSend+0x8a>
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8009590:	2170      	movs	r1, #112	@ 0x70
 8009592:	20f3      	movs	r0, #243	@ 0xf3
 8009594:	f7ff fc70 	bl	8008e78 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8009598:	211d      	movs	r1, #29
 800959a:	20f2      	movs	r0, #242	@ 0xf2
 800959c:	f7ff fc6c 	bl	8008e78 <RadioWrite>
 80095a0:	e7e4      	b.n	800956c <RadioSend+0x158>
 80095a2:	bf00      	nop
 80095a4:	48000400 	.word	0x48000400
 80095a8:	2000586c 	.word	0x2000586c
 80095ac:	20005854 	.word	0x20005854
 80095b0:	080108fc 	.word	0x080108fc
 80095b4:	200058cc 	.word	0x200058cc

080095b8 <RadioRandom>:
{
 80095b8:	b508      	push	{r3, lr}
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80095ba:	2300      	movs	r3, #0
 80095bc:	461a      	mov	r2, r3
 80095be:	4619      	mov	r1, r3
 80095c0:	4618      	mov	r0, r3
 80095c2:	f001 f8be 	bl	800a742 <SUBGRF_SetDioIrqParams>
    rnd = SUBGRF_GetRandom();
 80095c6:	f000 ff65 	bl	800a494 <SUBGRF_GetRandom>
}
 80095ca:	bd08      	pop	{r3, pc}

080095cc <RadioSetModem>:
{
 80095cc:	b510      	push	{r4, lr}
 80095ce:	4604      	mov	r4, r0
    SubgRf.Modem = modem;
 80095d0:	4b1c      	ldr	r3, [pc, #112]	@ (8009644 <RadioSetModem+0x78>)
 80095d2:	7018      	strb	r0, [r3, #0]
    RFW_SetRadioModem( modem );
 80095d4:	f001 fc91 	bl	800aefa <RFW_SetRadioModem>
    switch( modem )
 80095d8:	2c05      	cmp	r4, #5
 80095da:	d804      	bhi.n	80095e6 <RadioSetModem+0x1a>
 80095dc:	e8df f004 	tbb	[pc, r4]
 80095e0:	1d03110a 	.word	0x1d03110a
 80095e4:	2b24      	.short	0x2b24
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 80095e6:	2003      	movs	r0, #3
 80095e8:	f001 f94a 	bl	800a880 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 80095ec:	4b15      	ldr	r3, [pc, #84]	@ (8009644 <RadioSetModem+0x78>)
 80095ee:	2200      	movs	r2, #0
 80095f0:	735a      	strb	r2, [r3, #13]
}
 80095f2:	bd10      	pop	{r4, pc}
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80095f4:	2000      	movs	r0, #0
 80095f6:	f001 f943 	bl	800a880 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 80095fa:	4b12      	ldr	r3, [pc, #72]	@ (8009644 <RadioSetModem+0x78>)
 80095fc:	2200      	movs	r2, #0
 80095fe:	735a      	strb	r2, [r3, #13]
        break;
 8009600:	e7f7      	b.n	80095f2 <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8009602:	2001      	movs	r0, #1
 8009604:	f001 f93c 	bl	800a880 <SUBGRF_SetPacketType>
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8009608:	4b0e      	ldr	r3, [pc, #56]	@ (8009644 <RadioSetModem+0x78>)
 800960a:	7b5a      	ldrb	r2, [r3, #13]
 800960c:	7b18      	ldrb	r0, [r3, #12]
 800960e:	4282      	cmp	r2, r0
 8009610:	d0ef      	beq.n	80095f2 <RadioSetModem+0x26>
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8009612:	7358      	strb	r0, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8009614:	f000 fade 	bl	8009bd4 <RadioSetPublicNetwork>
 8009618:	e7eb      	b.n	80095f2 <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 800961a:	2002      	movs	r0, #2
 800961c:	f001 f930 	bl	800a880 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8009620:	4b08      	ldr	r3, [pc, #32]	@ (8009644 <RadioSetModem+0x78>)
 8009622:	2200      	movs	r2, #0
 8009624:	735a      	strb	r2, [r3, #13]
        break;
 8009626:	e7e4      	b.n	80095f2 <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8009628:	2002      	movs	r0, #2
 800962a:	f001 f929 	bl	800a880 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 800962e:	4b05      	ldr	r3, [pc, #20]	@ (8009644 <RadioSetModem+0x78>)
 8009630:	2200      	movs	r2, #0
 8009632:	735a      	strb	r2, [r3, #13]
        break;
 8009634:	e7dd      	b.n	80095f2 <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8009636:	2000      	movs	r0, #0
 8009638:	f001 f922 	bl	800a880 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 800963c:	4b01      	ldr	r3, [pc, #4]	@ (8009644 <RadioSetModem+0x78>)
 800963e:	2200      	movs	r2, #0
 8009640:	735a      	strb	r2, [r3, #13]
}
 8009642:	e7d6      	b.n	80095f2 <RadioSetModem+0x26>
 8009644:	2000586c 	.word	0x2000586c

08009648 <RadioSetTxGenericConfig>:
{
 8009648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800964c:	b086      	sub	sp, #24
 800964e:	4605      	mov	r5, r0
 8009650:	460c      	mov	r4, r1
 8009652:	4617      	mov	r7, r2
 8009654:	461e      	mov	r6, r3
    uint8_t syncword[8] = {0};
 8009656:	2100      	movs	r1, #0
 8009658:	9104      	str	r1, [sp, #16]
 800965a:	9105      	str	r1, [sp, #20]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 800965c:	f001 fc3f 	bl	800aede <RFW_DeInit>
    switch( modem )
 8009660:	2d03      	cmp	r5, #3
 8009662:	f200 8153 	bhi.w	800990c <RadioSetTxGenericConfig+0x2c4>
 8009666:	e8df f015 	tbh	[pc, r5, lsl #1]
 800966a:	0079      	.short	0x0079
 800966c:	013d00db 	.word	0x013d00db
 8009670:	0004      	.short	0x0004
        if( config->msk.SyncWordLength > 8 )
 8009672:	7ca2      	ldrb	r2, [r4, #18]
 8009674:	2a08      	cmp	r2, #8
 8009676:	f200 8156 	bhi.w	8009926 <RadioSetTxGenericConfig+0x2de>
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 800967a:	68a1      	ldr	r1, [r4, #8]
 800967c:	a804      	add	r0, sp, #16
 800967e:	f001 fe2b 	bl	800b2d8 <UTIL_MEM_cpy_8>
        if( ( config->msk.BitRate == 0 ) )
 8009682:	6823      	ldr	r3, [r4, #0]
 8009684:	2b00      	cmp	r3, #0
 8009686:	f000 8151 	beq.w	800992c <RadioSetTxGenericConfig+0x2e4>
        else if( config->msk.BitRate <= 10000 )
 800968a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800968e:	4293      	cmp	r3, r2
 8009690:	d823      	bhi.n	80096da <RadioSetTxGenericConfig+0x92>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 8009692:	4bac      	ldr	r3, [pc, #688]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 8009694:	2203      	movs	r2, #3
 8009696:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 8009698:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 800969c:	6822      	ldr	r2, [r4, #0]
 800969e:	63da      	str	r2, [r3, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80096a0:	7ce2      	ldrb	r2, [r4, #19]
 80096a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            radio_modem = MODEM_MSK;
 80096a6:	2502      	movs	r5, #2
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 80096a8:	6863      	ldr	r3, [r4, #4]
 80096aa:	00da      	lsls	r2, r3, #3
 80096ac:	4ba5      	ldr	r3, [pc, #660]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 80096ae:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 80096b0:	2204      	movs	r2, #4
 80096b2:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 80096b4:	7ca2      	ldrb	r2, [r4, #18]
 80096b6:	00d2      	lsls	r2, r2, #3
 80096b8:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 80096ba:	2200      	movs	r2, #0
 80096bc:	751a      	strb	r2, [r3, #20]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80096be:	7da3      	ldrb	r3, [r4, #22]
 80096c0:	2b02      	cmp	r3, #2
 80096c2:	d018      	beq.n	80096f6 <RadioSetTxGenericConfig+0xae>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80096c4:	7d23      	ldrb	r3, [r4, #20]
 80096c6:	2b02      	cmp	r3, #2
 80096c8:	d015      	beq.n	80096f6 <RadioSetTxGenericConfig+0xae>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 80096ca:	7d62      	ldrb	r2, [r4, #21]
 80096cc:	4b9d      	ldr	r3, [pc, #628]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 80096ce:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 80096d0:	7da2      	ldrb	r2, [r4, #22]
 80096d2:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 80096d4:	7d22      	ldrb	r2, [r4, #20]
 80096d6:	755a      	strb	r2, [r3, #21]
 80096d8:	e026      	b.n	8009728 <RadioSetTxGenericConfig+0xe0>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80096da:	4b9a      	ldr	r3, [pc, #616]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 80096dc:	2500      	movs	r5, #0
 80096de:	739d      	strb	r5, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80096e0:	f883 5038 	strb.w	r5, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80096e4:	6822      	ldr	r2, [r4, #0]
 80096e6:	63da      	str	r2, [r3, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80096e8:	7ce2      	ldrb	r2, [r4, #19]
 80096ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 80096ee:	6822      	ldr	r2, [r4, #0]
 80096f0:	0892      	lsrs	r2, r2, #2
 80096f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80096f4:	e7d8      	b.n	80096a8 <RadioSetTxGenericConfig+0x60>
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80096f6:	7d62      	ldrb	r2, [r4, #21]
 80096f8:	f102 030f 	add.w	r3, r2, #15
 80096fc:	b2db      	uxtb	r3, r3
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d901      	bls.n	8009706 <RadioSetTxGenericConfig+0xbe>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8009702:	2a01      	cmp	r2, #1
 8009704:	d127      	bne.n	8009756 <RadioSetTxGenericConfig+0x10e>
            ConfigGeneric.TxConfig = config;
 8009706:	9401      	str	r4, [sp, #4]
            ConfigGeneric.rtx = CONFIG_TX;
 8009708:	2301      	movs	r3, #1
 800970a:	f88d 300c 	strb.w	r3, [sp, #12]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800970e:	4a8e      	ldr	r2, [pc, #568]	@ (8009948 <RadioSetTxGenericConfig+0x300>)
 8009710:	4b8e      	ldr	r3, [pc, #568]	@ (800994c <RadioSetTxGenericConfig+0x304>)
 8009712:	6819      	ldr	r1, [r3, #0]
 8009714:	a801      	add	r0, sp, #4
 8009716:	f001 fbdf 	bl	800aed8 <RFW_Init>
 800971a:	b9e0      	cbnz	r0, 8009756 <RadioSetTxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800971c:	4b89      	ldr	r3, [pc, #548]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 800971e:	2200      	movs	r2, #0
 8009720:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8009722:	2101      	movs	r1, #1
 8009724:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8009726:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8009728:	f7ff fc22 	bl	8008f70 <RadioStandby>
        RadioSetModem( radio_modem );
 800972c:	4628      	mov	r0, r5
 800972e:	f7ff ff4d 	bl	80095cc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009732:	4d87      	ldr	r5, [pc, #540]	@ (8009950 <RadioSetTxGenericConfig+0x308>)
 8009734:	4628      	mov	r0, r5
 8009736:	f001 f94b 	bl	800a9d0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800973a:	f1a5 002a 	sub.w	r0, r5, #42	@ 0x2a
 800973e:	f001 f9c9 	bl	800aad4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8009742:	a804      	add	r0, sp, #16
 8009744:	f000 fdb6 	bl	800a2b4 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 8009748:	8a20      	ldrh	r0, [r4, #16]
 800974a:	f000 fd8a 	bl	800a262 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 800974e:	89a0      	ldrh	r0, [r4, #12]
 8009750:	f000 fdcd 	bl	800a2ee <SUBGRF_SetCrcPolynomial>
        break;
 8009754:	e0da      	b.n	800990c <RadioSetTxGenericConfig+0x2c4>
                return -1;
 8009756:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800975a:	e0e1      	b.n	8009920 <RadioSetTxGenericConfig+0x2d8>
        if( config->fsk.BitRate == 0 )
 800975c:	6823      	ldr	r3, [r4, #0]
 800975e:	2b00      	cmp	r3, #0
 8009760:	f000 80e7 	beq.w	8009932 <RadioSetTxGenericConfig+0x2ea>
        if( config->fsk.SyncWordLength > 8 )
 8009764:	7ca2      	ldrb	r2, [r4, #18]
 8009766:	2a08      	cmp	r2, #8
 8009768:	f200 80e6 	bhi.w	8009938 <RadioSetTxGenericConfig+0x2f0>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 800976c:	68a1      	ldr	r1, [r4, #8]
 800976e:	a804      	add	r0, sp, #16
 8009770:	f001 fdb2 	bl	800b2d8 <UTIL_MEM_cpy_8>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009774:	4b73      	ldr	r3, [pc, #460]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 8009776:	2200      	movs	r2, #0
 8009778:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800977c:	6821      	ldr	r1, [r4, #0]
 800977e:	63d9      	str	r1, [r3, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8009780:	7ce1      	ldrb	r1, [r4, #19]
 8009782:	f883 1044 	strb.w	r1, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8009786:	69a1      	ldr	r1, [r4, #24]
 8009788:	6419      	str	r1, [r3, #64]	@ 0x40
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800978a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 800978c:	6861      	ldr	r1, [r4, #4]
 800978e:	00c9      	lsls	r1, r1, #3
 8009790:	8219      	strh	r1, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8009792:	2104      	movs	r1, #4
 8009794:	7499      	strb	r1, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8009796:	7ca1      	ldrb	r1, [r4, #18]
 8009798:	00c9      	lsls	r1, r1, #3
 800979a:	74d9      	strb	r1, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 800979c:	751a      	strb	r2, [r3, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 800979e:	7da3      	ldrb	r3, [r4, #22]
 80097a0:	2b02      	cmp	r3, #2
 80097a2:	d00a      	beq.n	80097ba <RadioSetTxGenericConfig+0x172>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80097a4:	7d23      	ldrb	r3, [r4, #20]
 80097a6:	2b02      	cmp	r3, #2
 80097a8:	d007      	beq.n	80097ba <RadioSetTxGenericConfig+0x172>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80097aa:	7d62      	ldrb	r2, [r4, #21]
 80097ac:	4b65      	ldr	r3, [pc, #404]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 80097ae:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80097b0:	7da2      	ldrb	r2, [r4, #22]
 80097b2:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 80097b4:	7d22      	ldrb	r2, [r4, #20]
 80097b6:	755a      	strb	r2, [r3, #21]
 80097b8:	e018      	b.n	80097ec <RadioSetTxGenericConfig+0x1a4>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80097ba:	7d62      	ldrb	r2, [r4, #21]
 80097bc:	f102 030f 	add.w	r3, r2, #15
 80097c0:	b2db      	uxtb	r3, r3
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d901      	bls.n	80097ca <RadioSetTxGenericConfig+0x182>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80097c6:	2a01      	cmp	r2, #1
 80097c8:	d127      	bne.n	800981a <RadioSetTxGenericConfig+0x1d2>
            ConfigGeneric.rtx = CONFIG_TX;
 80097ca:	2301      	movs	r3, #1
 80097cc:	f88d 300c 	strb.w	r3, [sp, #12]
            ConfigGeneric.TxConfig = config;
 80097d0:	9401      	str	r4, [sp, #4]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80097d2:	4a5d      	ldr	r2, [pc, #372]	@ (8009948 <RadioSetTxGenericConfig+0x300>)
 80097d4:	4b5d      	ldr	r3, [pc, #372]	@ (800994c <RadioSetTxGenericConfig+0x304>)
 80097d6:	6819      	ldr	r1, [r3, #0]
 80097d8:	a801      	add	r0, sp, #4
 80097da:	f001 fb7d 	bl	800aed8 <RFW_Init>
 80097de:	b9e0      	cbnz	r0, 800981a <RadioSetTxGenericConfig+0x1d2>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80097e0:	4b58      	ldr	r3, [pc, #352]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 80097e2:	2200      	movs	r2, #0
 80097e4:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80097e6:	2101      	movs	r1, #1
 80097e8:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80097ea:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 80097ec:	f7ff fbc0 	bl	8008f70 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80097f0:	2000      	movs	r0, #0
 80097f2:	f7ff feeb 	bl	80095cc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80097f6:	4d56      	ldr	r5, [pc, #344]	@ (8009950 <RadioSetTxGenericConfig+0x308>)
 80097f8:	4628      	mov	r0, r5
 80097fa:	f001 f8e9 	bl	800a9d0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80097fe:	f1a5 002a 	sub.w	r0, r5, #42	@ 0x2a
 8009802:	f001 f967 	bl	800aad4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8009806:	a804      	add	r0, sp, #16
 8009808:	f000 fd54 	bl	800a2b4 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800980c:	8a20      	ldrh	r0, [r4, #16]
 800980e:	f000 fd28 	bl	800a262 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8009812:	89a0      	ldrh	r0, [r4, #12]
 8009814:	f000 fd6b 	bl	800a2ee <SUBGRF_SetCrcPolynomial>
        break;
 8009818:	e078      	b.n	800990c <RadioSetTxGenericConfig+0x2c4>
                return -1;
 800981a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800981e:	e07f      	b.n	8009920 <RadioSetTxGenericConfig+0x2d8>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009820:	4b48      	ldr	r3, [pc, #288]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 8009822:	2201      	movs	r2, #1
 8009824:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8009828:	7822      	ldrb	r2, [r4, #0]
 800982a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 800982e:	7862      	ldrb	r2, [r4, #1]
 8009830:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8009834:	78a2      	ldrb	r2, [r4, #2]
 8009836:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 800983a:	78e3      	ldrb	r3, [r4, #3]
 800983c:	2b01      	cmp	r3, #1
 800983e:	d032      	beq.n	80098a6 <RadioSetTxGenericConfig+0x25e>
 8009840:	2b02      	cmp	r3, #2
 8009842:	d035      	beq.n	80098b0 <RadioSetTxGenericConfig+0x268>
 8009844:	b91b      	cbnz	r3, 800984e <RadioSetTxGenericConfig+0x206>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009846:	4b3f      	ldr	r3, [pc, #252]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 8009848:	2200      	movs	r2, #0
 800984a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800984e:	4d3d      	ldr	r5, [pc, #244]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 8009850:	f04f 0801 	mov.w	r8, #1
 8009854:	f885 800e 	strb.w	r8, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8009858:	88a3      	ldrh	r3, [r4, #4]
 800985a:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800985c:	79a3      	ldrb	r3, [r4, #6]
 800985e:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8009860:	79e3      	ldrb	r3, [r4, #7]
 8009862:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8009866:	7a23      	ldrb	r3, [r4, #8]
 8009868:	f885 3021 	strb.w	r3, [r5, #33]	@ 0x21
        RadioStandby( );
 800986c:	f7ff fb80 	bl	8008f70 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8009870:	4640      	mov	r0, r8
 8009872:	f7ff feab 	bl	80095cc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009876:	f105 0038 	add.w	r0, r5, #56	@ 0x38
 800987a:	f001 f8a9 	bl	800a9d0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800987e:	f105 000e 	add.w	r0, r5, #14
 8009882:	f001 f927 	bl	800aad4 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8009886:	f895 3051 	ldrb.w	r3, [r5, #81]	@ 0x51
 800988a:	2b06      	cmp	r3, #6
 800988c:	d01f      	beq.n	80098ce <RadioSetTxGenericConfig+0x286>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 800988e:	f640 0089 	movw	r0, #2185	@ 0x889
 8009892:	f000 fcbf 	bl	800a214 <SUBGRF_ReadRegister>
 8009896:	f040 0104 	orr.w	r1, r0, #4
 800989a:	b2c9      	uxtb	r1, r1
 800989c:	f640 0089 	movw	r0, #2185	@ 0x889
 80098a0:	f000 fca4 	bl	800a1ec <SUBGRF_WriteRegister>
 80098a4:	e032      	b.n	800990c <RadioSetTxGenericConfig+0x2c4>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80098a6:	4b27      	ldr	r3, [pc, #156]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 80098a8:	2201      	movs	r2, #1
 80098aa:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80098ae:	e7ce      	b.n	800984e <RadioSetTxGenericConfig+0x206>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 80098b0:	7823      	ldrb	r3, [r4, #0]
 80098b2:	3b0b      	subs	r3, #11
 80098b4:	b2db      	uxtb	r3, r3
 80098b6:	2b01      	cmp	r3, #1
 80098b8:	d904      	bls.n	80098c4 <RadioSetTxGenericConfig+0x27c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80098ba:	4b22      	ldr	r3, [pc, #136]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 80098bc:	2200      	movs	r2, #0
 80098be:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80098c2:	e7c4      	b.n	800984e <RadioSetTxGenericConfig+0x206>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80098c4:	4b1f      	ldr	r3, [pc, #124]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 80098c6:	2201      	movs	r2, #1
 80098c8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80098cc:	e7bf      	b.n	800984e <RadioSetTxGenericConfig+0x206>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 80098ce:	f640 0089 	movw	r0, #2185	@ 0x889
 80098d2:	f000 fc9f 	bl	800a214 <SUBGRF_ReadRegister>
 80098d6:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
 80098da:	f640 0089 	movw	r0, #2185	@ 0x889
 80098de:	f000 fc85 	bl	800a1ec <SUBGRF_WriteRegister>
 80098e2:	e013      	b.n	800990c <RadioSetTxGenericConfig+0x2c4>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 80098e4:	6823      	ldr	r3, [r4, #0]
 80098e6:	3b01      	subs	r3, #1
 80098e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80098ec:	d227      	bcs.n	800993e <RadioSetTxGenericConfig+0x2f6>
        RadioSetModem( MODEM_BPSK );
 80098ee:	2003      	movs	r0, #3
 80098f0:	f7ff fe6c 	bl	80095cc <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 80098f4:	4813      	ldr	r0, [pc, #76]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 80098f6:	2302      	movs	r3, #2
 80098f8:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 80098fc:	6823      	ldr	r3, [r4, #0]
 80098fe:	6483      	str	r3, [r0, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8009900:	2316      	movs	r3, #22
 8009902:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009906:	3038      	adds	r0, #56	@ 0x38
 8009908:	f001 f862 	bl	800a9d0 <SUBGRF_SetModulationParams>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800990c:	4638      	mov	r0, r7
 800990e:	f001 fa09 	bl	800ad24 <SUBGRF_SetRfTxPower>
 8009912:	4c0c      	ldr	r4, [pc, #48]	@ (8009944 <RadioSetTxGenericConfig+0x2fc>)
 8009914:	f884 0056 	strb.w	r0, [r4, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8009918:	f001 fae6 	bl	800aee8 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800991c:	6066      	str	r6, [r4, #4]
    return 0;
 800991e:	2000      	movs	r0, #0
}
 8009920:	b006      	add	sp, #24
 8009922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return -1;
 8009926:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800992a:	e7f9      	b.n	8009920 <RadioSetTxGenericConfig+0x2d8>
            return -1;
 800992c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009930:	e7f6      	b.n	8009920 <RadioSetTxGenericConfig+0x2d8>
            return -1;
 8009932:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009936:	e7f3      	b.n	8009920 <RadioSetTxGenericConfig+0x2d8>
            return -1;
 8009938:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800993c:	e7f0      	b.n	8009920 <RadioSetTxGenericConfig+0x2d8>
            return -1;
 800993e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009942:	e7ed      	b.n	8009920 <RadioSetTxGenericConfig+0x2d8>
 8009944:	2000586c 	.word	0x2000586c
 8009948:	20005854 	.word	0x20005854
 800994c:	200058c8 	.word	0x200058c8
 8009950:	200058a4 	.word	0x200058a4

08009954 <RadioSetRxGenericConfig>:
{
 8009954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009958:	b086      	sub	sp, #24
 800995a:	4606      	mov	r6, r0
 800995c:	460c      	mov	r4, r1
 800995e:	4615      	mov	r5, r2
 8009960:	461f      	mov	r7, r3
    uint8_t syncword[8] = {0};
 8009962:	2300      	movs	r3, #0
 8009964:	9304      	str	r3, [sp, #16]
 8009966:	9305      	str	r3, [sp, #20]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8009968:	f001 fab9 	bl	800aede <RFW_DeInit>
    if( rxContinuous != 0 )
 800996c:	b105      	cbz	r5, 8009970 <RadioSetRxGenericConfig+0x1c>
        symbTimeout = 0;
 800996e:	2700      	movs	r7, #0
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8009970:	3d00      	subs	r5, #0
 8009972:	bf18      	it	ne
 8009974:	2501      	movne	r5, #1
 8009976:	4b93      	ldr	r3, [pc, #588]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009978:	705d      	strb	r5, [r3, #1]
    switch( modem )
 800997a:	b136      	cbz	r6, 800998a <RadioSetRxGenericConfig+0x36>
 800997c:	2e01      	cmp	r6, #1
 800997e:	f000 808f 	beq.w	8009aa0 <RadioSetRxGenericConfig+0x14c>
 8009982:	2000      	movs	r0, #0
}
 8009984:	b006      	add	sp, #24
 8009986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 800998a:	68a3      	ldr	r3, [r4, #8]
 800998c:	2b00      	cmp	r3, #0
 800998e:	f000 810c 	beq.w	8009baa <RadioSetRxGenericConfig+0x256>
 8009992:	68e3      	ldr	r3, [r4, #12]
 8009994:	2b00      	cmp	r3, #0
 8009996:	f000 810b 	beq.w	8009bb0 <RadioSetRxGenericConfig+0x25c>
        if( config->fsk.SyncWordLength > 8 )
 800999a:	7fa2      	ldrb	r2, [r4, #30]
 800999c:	2a08      	cmp	r2, #8
 800999e:	f200 810a 	bhi.w	8009bb6 <RadioSetRxGenericConfig+0x262>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 80099a2:	6921      	ldr	r1, [r4, #16]
 80099a4:	a804      	add	r0, sp, #16
 80099a6:	f001 fc97 	bl	800b2d8 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 80099aa:	6820      	ldr	r0, [r4, #0]
 80099ac:	3800      	subs	r0, #0
 80099ae:	bf18      	it	ne
 80099b0:	2001      	movne	r0, #1
 80099b2:	f000 fe01 	bl	800a5b8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80099b6:	4d83      	ldr	r5, [pc, #524]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 80099b8:	2600      	movs	r6, #0
 80099ba:	f885 6038 	strb.w	r6, [r5, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 80099be:	68a3      	ldr	r3, [r4, #8]
 80099c0:	63eb      	str	r3, [r5, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 80099c2:	f894 3020 	ldrb.w	r3, [r4, #32]
 80099c6:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 80099ca:	6860      	ldr	r0, [r4, #4]
 80099cc:	f001 fa22 	bl	800ae14 <SUBGRF_GetFskBandwidthRegValue>
 80099d0:	f885 0045 	strb.w	r0, [r5, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80099d4:	73ae      	strb	r6, [r5, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 80099d6:	68e3      	ldr	r3, [r4, #12]
 80099d8:	00db      	lsls	r3, r3, #3
 80099da:	822b      	strh	r3, [r5, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 80099dc:	7fe3      	ldrb	r3, [r4, #31]
 80099de:	74ab      	strb	r3, [r5, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 80099e0:	7fa3      	ldrb	r3, [r4, #30]
 80099e2:	00db      	lsls	r3, r3, #3
 80099e4:	74eb      	strb	r3, [r5, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 80099e6:	f894 3021 	ldrb.w	r3, [r4, #33]	@ 0x21
 80099ea:	752b      	strb	r3, [r5, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80099ec:	f894 3022 	ldrb.w	r3, [r4, #34]	@ 0x22
 80099f0:	b973      	cbnz	r3, 8009a10 <RadioSetRxGenericConfig+0xbc>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 80099f2:	6961      	ldr	r1, [r4, #20]
 80099f4:	75a9      	strb	r1, [r5, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80099f6:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 80099fa:	2a02      	cmp	r2, #2
 80099fc:	d012      	beq.n	8009a24 <RadioSetRxGenericConfig+0xd0>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	d010      	beq.n	8009a24 <RadioSetRxGenericConfig+0xd0>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8009a02:	f894 0023 	ldrb.w	r0, [r4, #35]	@ 0x23
 8009a06:	496f      	ldr	r1, [pc, #444]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009a08:	75c8      	strb	r0, [r1, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8009a0a:	760a      	strb	r2, [r1, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8009a0c:	754b      	strb	r3, [r1, #21]
 8009a0e:	e023      	b.n	8009a58 <RadioSetRxGenericConfig+0x104>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 8009a10:	2b02      	cmp	r3, #2
 8009a12:	d003      	beq.n	8009a1c <RadioSetRxGenericConfig+0xc8>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8009a14:	4a6b      	ldr	r2, [pc, #428]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009a16:	21ff      	movs	r1, #255	@ 0xff
 8009a18:	7591      	strb	r1, [r2, #22]
 8009a1a:	e7ec      	b.n	80099f6 <RadioSetRxGenericConfig+0xa2>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8009a1c:	4a69      	ldr	r2, [pc, #420]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009a1e:	21ff      	movs	r1, #255	@ 0xff
 8009a20:	7591      	strb	r1, [r2, #22]
 8009a22:	e7e8      	b.n	80099f6 <RadioSetRxGenericConfig+0xa2>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8009a24:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 8009a28:	f102 030f 	add.w	r3, r2, #15
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d901      	bls.n	8009a36 <RadioSetRxGenericConfig+0xe2>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8009a32:	2a01      	cmp	r2, #1
 8009a34:	d131      	bne.n	8009a9a <RadioSetRxGenericConfig+0x146>
            ConfigGeneric.rtx = CONFIG_RX;
 8009a36:	2300      	movs	r3, #0
 8009a38:	f88d 300c 	strb.w	r3, [sp, #12]
            ConfigGeneric.RxConfig = config;
 8009a3c:	9402      	str	r4, [sp, #8]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8009a3e:	4a62      	ldr	r2, [pc, #392]	@ (8009bc8 <RadioSetRxGenericConfig+0x274>)
 8009a40:	4b62      	ldr	r3, [pc, #392]	@ (8009bcc <RadioSetRxGenericConfig+0x278>)
 8009a42:	6819      	ldr	r1, [r3, #0]
 8009a44:	a801      	add	r0, sp, #4
 8009a46:	f001 fa47 	bl	800aed8 <RFW_Init>
 8009a4a:	bb30      	cbnz	r0, 8009a9a <RadioSetRxGenericConfig+0x146>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8009a4c:	4b5d      	ldr	r3, [pc, #372]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009a4e:	2200      	movs	r2, #0
 8009a50:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8009a52:	2101      	movs	r1, #1
 8009a54:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8009a56:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8009a58:	f7ff fa8a 	bl	8008f70 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8009a5c:	2000      	movs	r0, #0
 8009a5e:	f7ff fdb5 	bl	80095cc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009a62:	4d5b      	ldr	r5, [pc, #364]	@ (8009bd0 <RadioSetRxGenericConfig+0x27c>)
 8009a64:	4628      	mov	r0, r5
 8009a66:	f000 ffb3 	bl	800a9d0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009a6a:	f1a5 002a 	sub.w	r0, r5, #42	@ 0x2a
 8009a6e:	f001 f831 	bl	800aad4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8009a72:	a804      	add	r0, sp, #16
 8009a74:	f000 fc1e 	bl	800a2b4 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8009a78:	8ba0      	ldrh	r0, [r4, #28]
 8009a7a:	f000 fbf2 	bl	800a262 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8009a7e:	8b20      	ldrh	r0, [r4, #24]
 8009a80:	f000 fc35 	bl	800a2ee <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8009a84:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8009a88:	fb07 f303 	mul.w	r3, r7, r3
 8009a8c:	68a2      	ldr	r2, [r4, #8]
 8009a8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a92:	f845 3c30 	str.w	r3, [r5, #-48]
    return status;
 8009a96:	2000      	movs	r0, #0
        break;
 8009a98:	e774      	b.n	8009984 <RadioSetRxGenericConfig+0x30>
                return -1;
 8009a9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a9e:	e771      	b.n	8009984 <RadioSetRxGenericConfig+0x30>
        if( config->lora.PreambleLen == 0 )
 8009aa0:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	f000 808a 	beq.w	8009bbc <RadioSetRxGenericConfig+0x268>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8009aa8:	f894 3032 	ldrb.w	r3, [r4, #50]	@ 0x32
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d059      	beq.n	8009b64 <RadioSetRxGenericConfig+0x210>
            MaxPayloadLength = 0xFF;
 8009ab0:	f04f 08ff 	mov.w	r8, #255	@ 0xff
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8009ab4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8009ab6:	3800      	subs	r0, #0
 8009ab8:	bf18      	it	ne
 8009aba:	2001      	movne	r0, #1
 8009abc:	f000 fd7c 	bl	800a5b8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8009ac0:	b2f8      	uxtb	r0, r7
 8009ac2:	f000 fd86 	bl	800a5d2 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009ac6:	4b3f      	ldr	r3, [pc, #252]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009ac8:	2201      	movs	r2, #1
 8009aca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8009ace:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 8009ad2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8009ad6:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8009ada:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8009ade:	f894 202e 	ldrb.w	r2, [r4, #46]	@ 0x2e
 8009ae2:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8009ae6:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d03d      	beq.n	8009b6a <RadioSetRxGenericConfig+0x216>
 8009aee:	2b02      	cmp	r3, #2
 8009af0:	d040      	beq.n	8009b74 <RadioSetRxGenericConfig+0x220>
 8009af2:	b91b      	cbnz	r3, 8009afc <RadioSetRxGenericConfig+0x1a8>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009af4:	4b33      	ldr	r3, [pc, #204]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009af6:	2200      	movs	r2, #0
 8009af8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009afc:	4d31      	ldr	r5, [pc, #196]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009afe:	2601      	movs	r6, #1
 8009b00:	73ae      	strb	r6, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8009b02:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8009b04:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8009b06:	f894 3032 	ldrb.w	r3, [r4, #50]	@ 0x32
 8009b0a:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8009b0c:	f885 801f 	strb.w	r8, [r5, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8009b10:	f894 3034 	ldrb.w	r3, [r4, #52]	@ 0x34
 8009b14:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8009b18:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8009b1c:	f885 3021 	strb.w	r3, [r5, #33]	@ 0x21
        RadioStandby( );
 8009b20:	f7ff fa26 	bl	8008f70 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8009b24:	4630      	mov	r0, r6
 8009b26:	f7ff fd51 	bl	80095cc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009b2a:	f105 0038 	add.w	r0, r5, #56	@ 0x38
 8009b2e:	f000 ff4f 	bl	800a9d0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009b32:	f105 000e 	add.w	r0, r5, #14
 8009b36:	f000 ffcd 	bl	800aad4 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8009b3a:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 8009b3e:	42b3      	cmp	r3, r6
 8009b40:	d028      	beq.n	8009b94 <RadioSetRxGenericConfig+0x240>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8009b42:	f240 7036 	movw	r0, #1846	@ 0x736
 8009b46:	f000 fb65 	bl	800a214 <SUBGRF_ReadRegister>
 8009b4a:	f040 0104 	orr.w	r1, r0, #4
 8009b4e:	b2c9      	uxtb	r1, r1
 8009b50:	f240 7036 	movw	r0, #1846	@ 0x736
 8009b54:	f000 fb4a 	bl	800a1ec <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8009b58:	4b1a      	ldr	r3, [pc, #104]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009b5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009b5e:	609a      	str	r2, [r3, #8]
    return status;
 8009b60:	2000      	movs	r0, #0
        break;
 8009b62:	e70f      	b.n	8009984 <RadioSetRxGenericConfig+0x30>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 8009b64:	f894 8033 	ldrb.w	r8, [r4, #51]	@ 0x33
 8009b68:	e7a4      	b.n	8009ab4 <RadioSetRxGenericConfig+0x160>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009b6a:	4b16      	ldr	r3, [pc, #88]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009b72:	e7c3      	b.n	8009afc <RadioSetRxGenericConfig+0x1a8>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8009b74:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8009b78:	3b0b      	subs	r3, #11
 8009b7a:	b2db      	uxtb	r3, r3
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d904      	bls.n	8009b8a <RadioSetRxGenericConfig+0x236>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009b80:	4b10      	ldr	r3, [pc, #64]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009b82:	2200      	movs	r2, #0
 8009b84:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8009b88:	e7b8      	b.n	8009afc <RadioSetRxGenericConfig+0x1a8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8009bc4 <RadioSetRxGenericConfig+0x270>)
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8009b92:	e7b3      	b.n	8009afc <RadioSetRxGenericConfig+0x1a8>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8009b94:	f240 7036 	movw	r0, #1846	@ 0x736
 8009b98:	f000 fb3c 	bl	800a214 <SUBGRF_ReadRegister>
 8009b9c:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
 8009ba0:	f240 7036 	movw	r0, #1846	@ 0x736
 8009ba4:	f000 fb22 	bl	800a1ec <SUBGRF_WriteRegister>
 8009ba8:	e7d6      	b.n	8009b58 <RadioSetRxGenericConfig+0x204>
            return -1;
 8009baa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009bae:	e6e9      	b.n	8009984 <RadioSetRxGenericConfig+0x30>
 8009bb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009bb4:	e6e6      	b.n	8009984 <RadioSetRxGenericConfig+0x30>
            return -1;
 8009bb6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009bba:	e6e3      	b.n	8009984 <RadioSetRxGenericConfig+0x30>
            return -1;
 8009bbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009bc0:	e6e0      	b.n	8009984 <RadioSetRxGenericConfig+0x30>
 8009bc2:	bf00      	nop
 8009bc4:	2000586c 	.word	0x2000586c
 8009bc8:	2000583c 	.word	0x2000583c
 8009bcc:	200058c8 	.word	0x200058c8
 8009bd0:	200058a4 	.word	0x200058a4

08009bd4 <RadioSetPublicNetwork>:
{
 8009bd4:	b510      	push	{r4, lr}
 8009bd6:	4604      	mov	r4, r0
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8009bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8009c14 <RadioSetPublicNetwork+0x40>)
 8009bda:	7318      	strb	r0, [r3, #12]
 8009bdc:	7358      	strb	r0, [r3, #13]
    RadioSetModem( MODEM_LORA );
 8009bde:	2001      	movs	r0, #1
 8009be0:	f7ff fcf4 	bl	80095cc <RadioSetModem>
    if( enable == true )
 8009be4:	b154      	cbz	r4, 8009bfc <RadioSetPublicNetwork+0x28>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8009be6:	2134      	movs	r1, #52	@ 0x34
 8009be8:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8009bec:	f000 fafe 	bl	800a1ec <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8009bf0:	2144      	movs	r1, #68	@ 0x44
 8009bf2:	f240 7041 	movw	r0, #1857	@ 0x741
 8009bf6:	f000 faf9 	bl	800a1ec <SUBGRF_WriteRegister>
}
 8009bfa:	bd10      	pop	{r4, pc}
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8009bfc:	2114      	movs	r1, #20
 8009bfe:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8009c02:	f000 faf3 	bl	800a1ec <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8009c06:	2124      	movs	r1, #36	@ 0x24
 8009c08:	f240 7041 	movw	r0, #1857	@ 0x741
 8009c0c:	f000 faee 	bl	800a1ec <SUBGRF_WriteRegister>
}
 8009c10:	e7f3      	b.n	8009bfa <RadioSetPublicNetwork+0x26>
 8009c12:	bf00      	nop
 8009c14:	2000586c 	.word	0x2000586c

08009c18 <RadioSetTxConfig>:
{
 8009c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c1c:	b083      	sub	sp, #12
 8009c1e:	4604      	mov	r4, r0
 8009c20:	460d      	mov	r5, r1
 8009c22:	4691      	mov	r9, r2
 8009c24:	461f      	mov	r7, r3
 8009c26:	f8bd 6038 	ldrh.w	r6, [sp, #56]	@ 0x38
 8009c2a:	f89d 803c 	ldrb.w	r8, [sp, #60]	@ 0x3c
 8009c2e:	f89d a040 	ldrb.w	sl, [sp, #64]	@ 0x40
    RFW_DeInit();
 8009c32:	f001 f954 	bl	800aede <RFW_DeInit>
    switch( modem )
 8009c36:	2c01      	cmp	r4, #1
 8009c38:	d05d      	beq.n	8009cf6 <RadioSetTxConfig+0xde>
 8009c3a:	2c04      	cmp	r4, #4
 8009c3c:	f000 80aa 	beq.w	8009d94 <RadioSetTxConfig+0x17c>
 8009c40:	2c00      	cmp	r4, #0
 8009c42:	d140      	bne.n	8009cc6 <RadioSetTxConfig+0xae>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009c44:	4c5b      	ldr	r4, [pc, #364]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009c46:	f04f 0b00 	mov.w	fp, #0
 8009c4a:	f884 b038 	strb.w	fp, [r4, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8009c4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c50:	63e3      	str	r3, [r4, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8009c52:	230b      	movs	r3, #11
 8009c54:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009c58:	4638      	mov	r0, r7
 8009c5a:	f001 f8db 	bl	800ae14 <SUBGRF_GetFskBandwidthRegValue>
 8009c5e:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8009c62:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009c66:	f884 b00e 	strb.w	fp, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009c6a:	00f6      	lsls	r6, r6, #3
 8009c6c:	8226      	strh	r6, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8009c6e:	2304      	movs	r3, #4
 8009c70:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8009c72:	2318      	movs	r3, #24
 8009c74:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8009c76:	f884 b014 	strb.w	fp, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8009c7a:	f088 0801 	eor.w	r8, r8, #1
 8009c7e:	f884 8015 	strb.w	r8, [r4, #21]
            if( crcOn == true )
 8009c82:	f1ba 0f00 	cmp.w	sl, #0
 8009c86:	d032      	beq.n	8009cee <RadioSetTxConfig+0xd6>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8009c88:	22f2      	movs	r2, #242	@ 0xf2
 8009c8a:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8009c8c:	4c49      	ldr	r4, [pc, #292]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009c8e:	2301      	movs	r3, #1
 8009c90:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8009c92:	f7ff f96d 	bl	8008f70 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8009c96:	2000      	movs	r0, #0
 8009c98:	f7ff fc98 	bl	80095cc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009c9c:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8009ca0:	f000 fe96 	bl	800a9d0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009ca4:	f104 000e 	add.w	r0, r4, #14
 8009ca8:	f000 ff14 	bl	800aad4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8009cac:	4a42      	ldr	r2, [pc, #264]	@ (8009db8 <RadioSetTxConfig+0x1a0>)
 8009cae:	466b      	mov	r3, sp
 8009cb0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009cb4:	e883 0003 	stmia.w	r3, {r0, r1}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f000 fafb 	bl	800a2b4 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009cbe:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8009cc2:	f000 face 	bl	800a262 <SUBGRF_SetWhiteningSeed>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	f001 f82c 	bl	800ad24 <SUBGRF_SetRfTxPower>
 8009ccc:	4c39      	ldr	r4, [pc, #228]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009cce:	f884 0056 	strb.w	r0, [r4, #86]	@ 0x56
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8009cd2:	210e      	movs	r1, #14
 8009cd4:	f640 101f 	movw	r0, #2335	@ 0x91f
 8009cd8:	f000 fa88 	bl	800a1ec <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8009cdc:	f894 0056 	ldrb.w	r0, [r4, #86]	@ 0x56
 8009ce0:	f001 f902 	bl	800aee8 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8009ce4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009ce6:	6063      	str	r3, [r4, #4]
}
 8009ce8:	b003      	add	sp, #12
 8009cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8009cee:	4b31      	ldr	r3, [pc, #196]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	75da      	strb	r2, [r3, #23]
 8009cf4:	e7ca      	b.n	8009c8c <RadioSetTxConfig+0x74>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009cf6:	4a2f      	ldr	r2, [pc, #188]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8009cfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d00:	b2db      	uxtb	r3, r3
 8009d02:	f882 3050 	strb.w	r3, [r2, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8009d06:	492d      	ldr	r1, [pc, #180]	@ (8009dbc <RadioSetTxConfig+0x1a4>)
 8009d08:	5dc9      	ldrb	r1, [r1, r7]
 8009d0a:	f882 1051 	strb.w	r1, [r2, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8009d0e:	f89d 1034 	ldrb.w	r1, [sp, #52]	@ 0x34
 8009d12:	f882 1052 	strb.w	r1, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009d16:	b91f      	cbnz	r7, 8009d20 <RadioSetTxConfig+0x108>
 8009d18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009d1a:	3a0b      	subs	r2, #11
 8009d1c:	2a01      	cmp	r2, #1
 8009d1e:	d92b      	bls.n	8009d78 <RadioSetTxConfig+0x160>
 8009d20:	2f01      	cmp	r7, #1
 8009d22:	d026      	beq.n	8009d72 <RadioSetTxConfig+0x15a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8009d24:	4a23      	ldr	r2, [pc, #140]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009d26:	2100      	movs	r1, #0
 8009d28:	f882 1053 	strb.w	r1, [r2, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009d2c:	4a21      	ldr	r2, [pc, #132]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009d2e:	2101      	movs	r1, #1
 8009d30:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8009d32:	3b05      	subs	r3, #5
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	428b      	cmp	r3, r1
 8009d38:	d923      	bls.n	8009d82 <RadioSetTxConfig+0x16a>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8009d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009d3c:	839e      	strh	r6, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8009d3e:	4c1d      	ldr	r4, [pc, #116]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009d40:	f884 801e 	strb.w	r8, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8009d44:	4b1e      	ldr	r3, [pc, #120]	@ (8009dc0 <RadioSetTxConfig+0x1a8>)
 8009d46:	781b      	ldrb	r3, [r3, #0]
 8009d48:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8009d4a:	f884 a020 	strb.w	sl, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8009d4e:	f89d 304c 	ldrb.w	r3, [sp, #76]	@ 0x4c
 8009d52:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
            RadioStandby( );
 8009d56:	f7ff f90b 	bl	8008f70 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8009d5a:	2001      	movs	r0, #1
 8009d5c:	f7ff fc36 	bl	80095cc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009d60:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8009d64:	f000 fe34 	bl	800a9d0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009d68:	f104 000e 	add.w	r0, r4, #14
 8009d6c:	f000 feb2 	bl	800aad4 <SUBGRF_SetPacketParams>
            break;
 8009d70:	e7a9      	b.n	8009cc6 <RadioSetTxConfig+0xae>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8009d72:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009d74:	2a0c      	cmp	r2, #12
 8009d76:	d1d5      	bne.n	8009d24 <RadioSetTxConfig+0x10c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8009d78:	4a0e      	ldr	r2, [pc, #56]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009d7a:	2101      	movs	r1, #1
 8009d7c:	f882 1053 	strb.w	r1, [r2, #83]	@ 0x53
 8009d80:	e7d4      	b.n	8009d2c <RadioSetTxConfig+0x114>
                if( preambleLen < 12 )
 8009d82:	2e0b      	cmp	r6, #11
 8009d84:	d803      	bhi.n	8009d8e <RadioSetTxConfig+0x176>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8009d86:	4613      	mov	r3, r2
 8009d88:	220c      	movs	r2, #12
 8009d8a:	839a      	strh	r2, [r3, #28]
 8009d8c:	e7d7      	b.n	8009d3e <RadioSetTxConfig+0x126>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8009d8e:	4b09      	ldr	r3, [pc, #36]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009d90:	839e      	strh	r6, [r3, #28]
 8009d92:	e7d4      	b.n	8009d3e <RadioSetTxConfig+0x126>
            RadioSetModem(MODEM_SIGFOX_TX);
 8009d94:	2004      	movs	r0, #4
 8009d96:	f7ff fc19 	bl	80095cc <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8009d9a:	4806      	ldr	r0, [pc, #24]	@ (8009db4 <RadioSetTxConfig+0x19c>)
 8009d9c:	2302      	movs	r3, #2
 8009d9e:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8009da2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009da4:	6483      	str	r3, [r0, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8009da6:	2316      	movs	r3, #22
 8009da8:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009dac:	3038      	adds	r0, #56	@ 0x38
 8009dae:	f000 fe0f 	bl	800a9d0 <SUBGRF_SetModulationParams>
            break;
 8009db2:	e788      	b.n	8009cc6 <RadioSetTxConfig+0xae>
 8009db4:	2000586c 	.word	0x2000586c
 8009db8:	0800ea84 	.word	0x0800ea84
 8009dbc:	08010a9c 	.word	0x08010a9c
 8009dc0:	200000ec 	.word	0x200000ec

08009dc4 <RadioSetRxConfig>:
{
 8009dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dc8:	b087      	sub	sp, #28
 8009dca:	4604      	mov	r4, r0
 8009dcc:	460e      	mov	r6, r1
 8009dce:	4615      	mov	r5, r2
 8009dd0:	9301      	str	r3, [sp, #4]
 8009dd2:	f8bd 9044 	ldrh.w	r9, [sp, #68]	@ 0x44
 8009dd6:	f8bd a048 	ldrh.w	sl, [sp, #72]	@ 0x48
 8009dda:	f89d 704c 	ldrb.w	r7, [sp, #76]	@ 0x4c
 8009dde:	f89d b054 	ldrb.w	fp, [sp, #84]	@ 0x54
 8009de2:	f89d 8064 	ldrb.w	r8, [sp, #100]	@ 0x64
    SubgRf.RxContinuous = rxContinuous;
 8009de6:	4bb1      	ldr	r3, [pc, #708]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 8009de8:	f883 8001 	strb.w	r8, [r3, #1]
    RFW_DeInit();
 8009dec:	f001 f877 	bl	800aede <RFW_DeInit>
    if( rxContinuous == true )
 8009df0:	f1b8 0f00 	cmp.w	r8, #0
 8009df4:	d001      	beq.n	8009dfa <RadioSetRxConfig+0x36>
        symbTimeout = 0;
 8009df6:	f04f 0a00 	mov.w	sl, #0
    if( fixLen == true )
 8009dfa:	2f00      	cmp	r7, #0
 8009dfc:	d059      	beq.n	8009eb2 <RadioSetRxConfig+0xee>
        MaxPayloadLength = payloadLen;
 8009dfe:	f89d 2050 	ldrb.w	r2, [sp, #80]	@ 0x50
 8009e02:	4bab      	ldr	r3, [pc, #684]	@ (800a0b0 <RadioSetRxConfig+0x2ec>)
 8009e04:	701a      	strb	r2, [r3, #0]
    switch( modem )
 8009e06:	2c01      	cmp	r4, #1
 8009e08:	f000 80d3 	beq.w	8009fb2 <RadioSetRxConfig+0x1ee>
 8009e0c:	2c05      	cmp	r4, #5
 8009e0e:	d054      	beq.n	8009eba <RadioSetRxConfig+0xf6>
 8009e10:	2c00      	cmp	r4, #0
 8009e12:	f040 80c7 	bne.w	8009fa4 <RadioSetRxConfig+0x1e0>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8009e16:	2000      	movs	r0, #0
 8009e18:	f000 fbce 	bl	800a5b8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009e1c:	4ca3      	ldr	r4, [pc, #652]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 8009e1e:	f04f 0800 	mov.w	r8, #0
 8009e22:	f884 8038 	strb.w	r8, [r4, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8009e26:	63e5      	str	r5, [r4, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8009e28:	230b      	movs	r3, #11
 8009e2a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009e2e:	4630      	mov	r0, r6
 8009e30:	f000 fff0 	bl	800ae14 <SUBGRF_GetFskBandwidthRegValue>
 8009e34:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009e38:	f884 800e 	strb.w	r8, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009e3c:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 8009e40:	f8a4 9010 	strh.w	r9, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8009e44:	2304      	movs	r3, #4
 8009e46:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8009e48:	2318      	movs	r3, #24
 8009e4a:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8009e4c:	f884 8014 	strb.w	r8, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8009e50:	f087 0701 	eor.w	r7, r7, #1
 8009e54:	7567      	strb	r7, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8009e56:	4b96      	ldr	r3, [pc, #600]	@ (800a0b0 <RadioSetRxConfig+0x2ec>)
 8009e58:	781b      	ldrb	r3, [r3, #0]
 8009e5a:	75a3      	strb	r3, [r4, #22]
            if( crcOn == true )
 8009e5c:	f1bb 0f00 	cmp.w	fp, #0
 8009e60:	f000 80a3 	beq.w	8009faa <RadioSetRxConfig+0x1e6>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8009e64:	22f2      	movs	r2, #242	@ 0xf2
 8009e66:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8009e68:	4c90      	ldr	r4, [pc, #576]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8009e6e:	f7ff f87f 	bl	8008f70 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8009e72:	2000      	movs	r0, #0
 8009e74:	f7ff fbaa 	bl	80095cc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009e78:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8009e7c:	f000 fda8 	bl	800a9d0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009e80:	f104 000e 	add.w	r0, r4, #14
 8009e84:	f000 fe26 	bl	800aad4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8009e88:	4a8a      	ldr	r2, [pc, #552]	@ (800a0b4 <RadioSetRxConfig+0x2f0>)
 8009e8a:	ab04      	add	r3, sp, #16
 8009e8c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009e90:	e883 0003 	stmia.w	r3, {r0, r1}
 8009e94:	4618      	mov	r0, r3
 8009e96:	f000 fa0d 	bl	800a2b4 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009e9a:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8009e9e:	f000 f9e0 	bl	800a262 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8009ea2:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8009ea6:	fb03 f30a 	mul.w	r3, r3, sl
 8009eaa:	fbb3 f3f5 	udiv	r3, r3, r5
 8009eae:	60a3      	str	r3, [r4, #8]
            break;
 8009eb0:	e078      	b.n	8009fa4 <RadioSetRxConfig+0x1e0>
        MaxPayloadLength = 0xFF;
 8009eb2:	4b7f      	ldr	r3, [pc, #508]	@ (800a0b0 <RadioSetRxConfig+0x2ec>)
 8009eb4:	22ff      	movs	r2, #255	@ 0xff
 8009eb6:	701a      	strb	r2, [r3, #0]
 8009eb8:	e7a5      	b.n	8009e06 <RadioSetRxConfig+0x42>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8009eba:	2001      	movs	r0, #1
 8009ebc:	f000 fb7c 	bl	800a5b8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009ec0:	4c7a      	ldr	r4, [pc, #488]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 8009ec2:	2700      	movs	r7, #0
 8009ec4:	f884 7038 	strb.w	r7, [r4, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8009ec8:	63e5      	str	r5, [r4, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8009eca:	2309      	movs	r3, #9
 8009ecc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8009ed0:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8009ed4:	6423      	str	r3, [r4, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8009ed6:	4630      	mov	r0, r6
 8009ed8:	f000 ff9c 	bl	800ae14 <SUBGRF_GetFskBandwidthRegValue>
 8009edc:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009ee0:	73a7      	strb	r7, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009ee2:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 8009ee6:	f8a4 9010 	strh.w	r9, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8009eea:	74a7      	strb	r7, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8009eec:	2310      	movs	r3, #16
 8009eee:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8009ef0:	7527      	strb	r7, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8009ef2:	7567      	strb	r7, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8009ef4:	4b6e      	ldr	r3, [pc, #440]	@ (800a0b0 <RadioSetRxConfig+0x2ec>)
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	75a3      	strb	r3, [r4, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8009efa:	2301      	movs	r3, #1
 8009efc:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8009efe:	7627      	strb	r7, [r4, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8009f00:	2005      	movs	r0, #5
 8009f02:	f7ff fb63 	bl	80095cc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009f06:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8009f0a:	f000 fd61 	bl	800a9d0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009f0e:	f104 000e 	add.w	r0, r4, #14
 8009f12:	f000 fddf 	bl	800aad4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8009f16:	ab02      	add	r3, sp, #8
 8009f18:	4a67      	ldr	r2, [pc, #412]	@ (800a0b8 <RadioSetRxConfig+0x2f4>)
 8009f1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009f1e:	e883 0003 	stmia.w	r3, {r0, r1}
 8009f22:	4618      	mov	r0, r3
 8009f24:	f000 f9c6 	bl	800a2b4 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009f28:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8009f2c:	f000 f999 	bl	800a262 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8009f30:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8009f34:	f7fe ff9c 	bl	8008e70 <RadioRead>
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8009f38:	f000 01ef 	and.w	r1, r0, #239	@ 0xef
 8009f3c:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8009f40:	f7fe ff9a 	bl	8008e78 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8009f44:	2104      	movs	r1, #4
 8009f46:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8009f4a:	f7fe ff95 	bl	8008e78 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 8009f4e:	f640 009b 	movw	r0, #2203	@ 0x89b
 8009f52:	f7fe ff8d 	bl	8008e70 <RadioRead>
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8009f56:	f000 01e3 	and.w	r1, r0, #227	@ 0xe3
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8009f5a:	f041 0108 	orr.w	r1, r1, #8
 8009f5e:	f640 009b 	movw	r0, #2203	@ 0x89b
 8009f62:	f7fe ff89 	bl	8008e78 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8009f66:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8009f6a:	f7fe ff81 	bl	8008e70 <RadioRead>
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8009f6e:	f000 01e7 	and.w	r1, r0, #231	@ 0xe7
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8009f72:	f041 0118 	orr.w	r1, r1, #24
 8009f76:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8009f7a:	f7fe ff7d 	bl	8008e78 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 8009f7e:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8009f82:	f7fe ff75 	bl	8008e70 <RadioRead>
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8009f86:	f000 018f 	and.w	r1, r0, #143	@ 0x8f
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8009f8a:	f041 0150 	orr.w	r1, r1, #80	@ 0x50
 8009f8e:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8009f92:	f7fe ff71 	bl	8008e78 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8009f96:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8009f9a:	fb03 f30a 	mul.w	r3, r3, sl
 8009f9e:	fbb3 f3f5 	udiv	r3, r3, r5
 8009fa2:	60a3      	str	r3, [r4, #8]
}
 8009fa4:	b007      	add	sp, #28
 8009fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8009faa:	4b40      	ldr	r3, [pc, #256]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 8009fac:	2201      	movs	r2, #1
 8009fae:	75da      	strb	r2, [r3, #23]
 8009fb0:	e75a      	b.n	8009e68 <RadioSetRxConfig+0xa4>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8009fb2:	2000      	movs	r0, #0
 8009fb4:	f000 fb00 	bl	800a5b8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009fb8:	4a3c      	ldr	r2, [pc, #240]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 8009fba:	2301      	movs	r3, #1
 8009fbc:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8009fc0:	b2eb      	uxtb	r3, r5
 8009fc2:	f882 3050 	strb.w	r3, [r2, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8009fc6:	493d      	ldr	r1, [pc, #244]	@ (800a0bc <RadioSetRxConfig+0x2f8>)
 8009fc8:	5d89      	ldrb	r1, [r1, r6]
 8009fca:	f882 1051 	strb.w	r1, [r2, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8009fce:	9901      	ldr	r1, [sp, #4]
 8009fd0:	f882 1052 	strb.w	r1, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009fd4:	b91e      	cbnz	r6, 8009fde <RadioSetRxConfig+0x21a>
 8009fd6:	f1a5 020b 	sub.w	r2, r5, #11
 8009fda:	2a01      	cmp	r2, #1
 8009fdc:	d94b      	bls.n	800a076 <RadioSetRxConfig+0x2b2>
 8009fde:	2e01      	cmp	r6, #1
 8009fe0:	d047      	beq.n	800a072 <RadioSetRxConfig+0x2ae>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8009fe2:	4a32      	ldr	r2, [pc, #200]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 8009fe4:	2100      	movs	r1, #0
 8009fe6:	f882 1053 	strb.w	r1, [r2, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009fea:	4a30      	ldr	r2, [pc, #192]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 8009fec:	2101      	movs	r1, #1
 8009fee:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8009ff0:	3b05      	subs	r3, #5
 8009ff2:	b2db      	uxtb	r3, r3
 8009ff4:	428b      	cmp	r3, r1
 8009ff6:	d943      	bls.n	800a080 <RadioSetRxConfig+0x2bc>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8009ff8:	4b2c      	ldr	r3, [pc, #176]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 8009ffa:	f8a3 901c 	strh.w	r9, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8009ffe:	4c2b      	ldr	r4, [pc, #172]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 800a000:	77a7      	strb	r7, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800a002:	4b2b      	ldr	r3, [pc, #172]	@ (800a0b0 <RadioSetRxConfig+0x2ec>)
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800a008:	f884 b020 	strb.w	fp, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800a00c:	f89d 3060 	ldrb.w	r3, [sp, #96]	@ 0x60
 800a010:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
            RadioStandby( );
 800a014:	f7fe ffac 	bl	8008f70 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800a018:	2001      	movs	r0, #1
 800a01a:	f7ff fad7 	bl	80095cc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a01e:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 800a022:	f000 fcd5 	bl	800a9d0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a026:	f104 000e 	add.w	r0, r4, #14
 800a02a:	f000 fd53 	bl	800aad4 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800a02e:	fa5f f08a 	uxtb.w	r0, sl
 800a032:	f000 face 	bl	800a5d2 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 800a036:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 800a03a:	f000 f8eb 	bl	800a214 <SUBGRF_ReadRegister>
 800a03e:	f000 0101 	and.w	r1, r0, #1
 800a042:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 800a046:	f000 f8d1 	bl	800a1ec <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800a04a:	f894 3021 	ldrb.w	r3, [r4, #33]	@ 0x21
 800a04e:	2b01      	cmp	r3, #1
 800a050:	d021      	beq.n	800a096 <RadioSetRxConfig+0x2d2>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 800a052:	f240 7036 	movw	r0, #1846	@ 0x736
 800a056:	f000 f8dd 	bl	800a214 <SUBGRF_ReadRegister>
 800a05a:	f040 0104 	orr.w	r1, r0, #4
 800a05e:	b2c9      	uxtb	r1, r1
 800a060:	f240 7036 	movw	r0, #1846	@ 0x736
 800a064:	f000 f8c2 	bl	800a1ec <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800a068:	4b10      	ldr	r3, [pc, #64]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 800a06a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a06e:	609a      	str	r2, [r3, #8]
}
 800a070:	e798      	b.n	8009fa4 <RadioSetRxConfig+0x1e0>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800a072:	2d0c      	cmp	r5, #12
 800a074:	d1b5      	bne.n	8009fe2 <RadioSetRxConfig+0x21e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800a076:	4a0d      	ldr	r2, [pc, #52]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 800a078:	2101      	movs	r1, #1
 800a07a:	f882 1053 	strb.w	r1, [r2, #83]	@ 0x53
 800a07e:	e7b4      	b.n	8009fea <RadioSetRxConfig+0x226>
                if( preambleLen < 12 )
 800a080:	f1b9 0f0b 	cmp.w	r9, #11
 800a084:	d803      	bhi.n	800a08e <RadioSetRxConfig+0x2ca>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800a086:	4613      	mov	r3, r2
 800a088:	220c      	movs	r2, #12
 800a08a:	839a      	strh	r2, [r3, #28]
 800a08c:	e7b7      	b.n	8009ffe <RadioSetRxConfig+0x23a>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800a08e:	4b07      	ldr	r3, [pc, #28]	@ (800a0ac <RadioSetRxConfig+0x2e8>)
 800a090:	f8a3 901c 	strh.w	r9, [r3, #28]
 800a094:	e7b3      	b.n	8009ffe <RadioSetRxConfig+0x23a>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 800a096:	f240 7036 	movw	r0, #1846	@ 0x736
 800a09a:	f000 f8bb 	bl	800a214 <SUBGRF_ReadRegister>
 800a09e:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
 800a0a2:	f240 7036 	movw	r0, #1846	@ 0x736
 800a0a6:	f000 f8a1 	bl	800a1ec <SUBGRF_WriteRegister>
 800a0aa:	e7dd      	b.n	800a068 <RadioSetRxConfig+0x2a4>
 800a0ac:	2000586c 	.word	0x2000586c
 800a0b0:	200000ec 	.word	0x200000ec
 800a0b4:	0800ea84 	.word	0x0800ea84
 800a0b8:	0800ea8c 	.word	0x0800ea8c
 800a0bc:	08010a9c 	.word	0x08010a9c

0800a0c0 <RadioIsChannelFree>:
{
 800a0c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0c2:	b08b      	sub	sp, #44	@ 0x2c
 800a0c4:	4604      	mov	r4, r0
 800a0c6:	460f      	mov	r7, r1
 800a0c8:	4616      	mov	r6, r2
 800a0ca:	461d      	mov	r5, r3
    RadioStandby( );
 800a0cc:	f7fe ff50 	bl	8008f70 <RadioStandby>
    RadioSetModem( MODEM_FSK );
 800a0d0:	2000      	movs	r0, #0
 800a0d2:	f7ff fa7b 	bl	80095cc <RadioSetModem>
    RadioSetChannel( freq );
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	f7ff f942 	bl	8009360 <RadioSetChannel>
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 800a0dc:	2301      	movs	r3, #1
 800a0de:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0e0:	2400      	movs	r4, #0
 800a0e2:	9408      	str	r4, [sp, #32]
 800a0e4:	9407      	str	r4, [sp, #28]
 800a0e6:	9406      	str	r4, [sp, #24]
 800a0e8:	9405      	str	r4, [sp, #20]
 800a0ea:	9404      	str	r4, [sp, #16]
 800a0ec:	9403      	str	r4, [sp, #12]
 800a0ee:	9402      	str	r4, [sp, #8]
 800a0f0:	2303      	movs	r3, #3
 800a0f2:	9301      	str	r3, [sp, #4]
 800a0f4:	9700      	str	r7, [sp, #0]
 800a0f6:	4623      	mov	r3, r4
 800a0f8:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800a0fc:	4639      	mov	r1, r7
 800a0fe:	4620      	mov	r0, r4
 800a100:	f7ff fe60 	bl	8009dc4 <RadioSetRxConfig>
    RadioRx( 0 );
 800a104:	4620      	mov	r0, r4
 800a106:	f7ff f943 	bl	8009390 <RadioRx>
    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 800a10a:	f7ff f8f5 	bl	80092f8 <RadioGetWakeupTime>
 800a10e:	f7f8 ffbf 	bl	8003090 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 800a112:	f001 fa3b 	bl	800b58c <UTIL_TIMER_GetCurrentTime>
 800a116:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800a118:	4620      	mov	r0, r4
 800a11a:	f001 fa41 	bl	800b5a0 <UTIL_TIMER_GetElapsedTime>
 800a11e:	42a8      	cmp	r0, r5
 800a120:	d206      	bcs.n	800a130 <RadioIsChannelFree+0x70>
        rssi = RadioRssi( MODEM_FSK );
 800a122:	2000      	movs	r0, #0
 800a124:	f7ff f8f5 	bl	8009312 <RadioRssi>
        if( rssi > rssiThresh )
 800a128:	42b0      	cmp	r0, r6
 800a12a:	ddf5      	ble.n	800a118 <RadioIsChannelFree+0x58>
            status = false;
 800a12c:	2400      	movs	r4, #0
 800a12e:	e000      	b.n	800a132 <RadioIsChannelFree+0x72>
    bool status = true;
 800a130:	2401      	movs	r4, #1
    RadioStandby( );
 800a132:	f7fe ff1d 	bl	8008f70 <RadioStandby>
}
 800a136:	4620      	mov	r0, r4
 800a138:	b00b      	add	sp, #44	@ 0x2c
 800a13a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a13c <RadioInit>:
{
 800a13c:	b570      	push	{r4, r5, r6, lr}
 800a13e:	b082      	sub	sp, #8
    RadioEvents = events;
 800a140:	4b1d      	ldr	r3, [pc, #116]	@ (800a1b8 <RadioInit+0x7c>)
 800a142:	6018      	str	r0, [r3, #0]
    SubgRf.RxContinuous = false;
 800a144:	4d1d      	ldr	r5, [pc, #116]	@ (800a1bc <RadioInit+0x80>)
 800a146:	2400      	movs	r4, #0
 800a148:	706c      	strb	r4, [r5, #1]
    SubgRf.TxTimeout = 0;
 800a14a:	606c      	str	r4, [r5, #4]
    SubgRf.RxTimeout = 0;
 800a14c:	60ac      	str	r4, [r5, #8]
    SubgRf.RxDcPreambleDetectTimeout = 0;
 800a14e:	65ac      	str	r4, [r5, #88]	@ 0x58
    SUBGRF_Init( RadioOnDioIrq );
 800a150:	481b      	ldr	r0, [pc, #108]	@ (800a1c0 <RadioInit+0x84>)
 800a152:	f000 fb2f 	bl	800a7b4 <SUBGRF_Init>
    SubgRf.PublicNetwork.Current = false;
 800a156:	736c      	strb	r4, [r5, #13]
    SubgRf.PublicNetwork.Previous = false;
 800a158:	732c      	strb	r4, [r5, #12]
    SUBGRF_SetRegulatorMode( );
 800a15a:	f000 fa5b 	bl	800a614 <SUBGRF_SetRegulatorMode>
    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 800a15e:	4621      	mov	r1, r4
 800a160:	4620      	mov	r0, r4
 800a162:	f000 fd27 	bl	800abb4 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 800a166:	2204      	movs	r2, #4
 800a168:	4621      	mov	r1, r4
 800a16a:	2001      	movs	r0, #1
 800a16c:	f000 fba2 	bl	800a8b4 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800a170:	4623      	mov	r3, r4
 800a172:	4622      	mov	r2, r4
 800a174:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800a178:	4608      	mov	r0, r1
 800a17a:	f000 fae2 	bl	800a742 <SUBGRF_SetDioIrqParams>
    RadioSleep();
 800a17e:	f7ff f93f 	bl	8009400 <RadioSleep>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 800a182:	4e10      	ldr	r6, [pc, #64]	@ (800a1c4 <RadioInit+0x88>)
 800a184:	9400      	str	r4, [sp, #0]
 800a186:	4b10      	ldr	r3, [pc, #64]	@ (800a1c8 <RadioInit+0x8c>)
 800a188:	4622      	mov	r2, r4
 800a18a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800a18e:	4630      	mov	r0, r6
 800a190:	f001 f9de 	bl	800b550 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 800a194:	4d0d      	ldr	r5, [pc, #52]	@ (800a1cc <RadioInit+0x90>)
 800a196:	9400      	str	r4, [sp, #0]
 800a198:	4b0d      	ldr	r3, [pc, #52]	@ (800a1d0 <RadioInit+0x94>)
 800a19a:	4622      	mov	r2, r4
 800a19c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	f001 f9d5 	bl	800b550 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 800a1a6:	4630      	mov	r0, r6
 800a1a8:	f001 fa30 	bl	800b60c <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 800a1ac:	4628      	mov	r0, r5
 800a1ae:	f001 fa2d 	bl	800b60c <UTIL_TIMER_Stop>
}
 800a1b2:	b002      	add	sp, #8
 800a1b4:	bd70      	pop	{r4, r5, r6, pc}
 800a1b6:	bf00      	nop
 800a1b8:	200058c8 	.word	0x200058c8
 800a1bc:	2000586c 	.word	0x2000586c
 800a1c0:	080092e5 	.word	0x080092e5
 800a1c4:	20005854 	.word	0x20005854
 800a1c8:	08008d51 	.word	0x08008d51
 800a1cc:	2000583c 	.word	0x2000583c
 800a1d0:	08008d79 	.word	0x08008d79

0800a1d4 <SUBGRF_GetOperatingMode>:
}

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
    return OperatingMode;
}
 800a1d4:	4b01      	ldr	r3, [pc, #4]	@ (800a1dc <SUBGRF_GetOperatingMode+0x8>)
 800a1d6:	7818      	ldrb	r0, [r3, #0]
 800a1d8:	4770      	bx	lr
 800a1da:	bf00      	nop
 800a1dc:	200059da 	.word	0x200059da

0800a1e0 <SUBGRF_GetPacketType>:
}

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
    return PacketType;
}
 800a1e0:	4b01      	ldr	r3, [pc, #4]	@ (800a1e8 <SUBGRF_GetPacketType+0x8>)
 800a1e2:	7818      	ldrb	r0, [r3, #0]
 800a1e4:	4770      	bx	lr
 800a1e6:	bf00      	nop
 800a1e8:	200059d9 	.word	0x200059d9

0800a1ec <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800a1ec:	b510      	push	{r4, lr}
 800a1ee:	b082      	sub	sp, #8
 800a1f0:	f88d 1007 	strb.w	r1, [sp, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a1f4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a1f8:	b672      	cpsid	i
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	f10d 0207 	add.w	r2, sp, #7
 800a200:	4601      	mov	r1, r0
 800a202:	4803      	ldr	r0, [pc, #12]	@ (800a210 <SUBGRF_WriteRegister+0x24>)
 800a204:	f7fc fd7c 	bl	8006d00 <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a208:	f384 8810 	msr	PRIMASK, r4
    CRITICAL_SECTION_END();
}
 800a20c:	b002      	add	sp, #8
 800a20e:	bd10      	pop	{r4, pc}
 800a210:	20000fc0 	.word	0x20000fc0

0800a214 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800a214:	b510      	push	{r4, lr}
 800a216:	b082      	sub	sp, #8
 800a218:	4601      	mov	r1, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a21a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a21e:	b672      	cpsid	i
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800a220:	2301      	movs	r3, #1
 800a222:	f10d 0207 	add.w	r2, sp, #7
 800a226:	4804      	ldr	r0, [pc, #16]	@ (800a238 <SUBGRF_ReadRegister+0x24>)
 800a228:	f7fc fdba 	bl	8006da0 <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a22c:	f384 8810 	msr	PRIMASK, r4
    CRITICAL_SECTION_END();
    return data;
}
 800a230:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800a234:	b002      	add	sp, #8
 800a236:	bd10      	pop	{r4, pc}
 800a238:	20000fc0 	.word	0x20000fc0

0800a23c <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
}

static void Radio_SMPS_Set(uint8_t level)
{
 800a23c:	b510      	push	{r4, lr}
 800a23e:	4604      	mov	r4, r0
  if ( 1U == RBI_IsDCDC() )
 800a240:	f7fa fd34 	bl	8004cac <RBI_IsDCDC>
 800a244:	2801      	cmp	r0, #1
 800a246:	d000      	beq.n	800a24a <Radio_SMPS_Set+0xe>
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
    modReg&= (~SMPS_DRV_MASK);
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
  }
}
 800a248:	bd10      	pop	{r4, pc}
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800a24a:	f640 1023 	movw	r0, #2339	@ 0x923
 800a24e:	f7ff ffe1 	bl	800a214 <SUBGRF_ReadRegister>
    modReg&= (~SMPS_DRV_MASK);
 800a252:	f000 01f9 	and.w	r1, r0, #249	@ 0xf9
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800a256:	4321      	orrs	r1, r4
 800a258:	f640 1023 	movw	r0, #2339	@ 0x923
 800a25c:	f7ff ffc6 	bl	800a1ec <SUBGRF_WriteRegister>
}
 800a260:	e7f2      	b.n	800a248 <Radio_SMPS_Set+0xc>

0800a262 <SUBGRF_SetWhiteningSeed>:
{
 800a262:	b510      	push	{r4, lr}
 800a264:	4604      	mov	r4, r0
    switch( SUBGRF_GetPacketType( ) )
 800a266:	f7ff ffbb 	bl	800a1e0 <SUBGRF_GetPacketType>
 800a26a:	b100      	cbz	r0, 800a26e <SUBGRF_SetWhiteningSeed+0xc>
}
 800a26c:	bd10      	pop	{r4, pc}
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800a26e:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 800a272:	f7ff ffcf 	bl	800a214 <SUBGRF_ReadRegister>
 800a276:	f000 00fe 	and.w	r0, r0, #254	@ 0xfe
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800a27a:	f3c4 2100 	ubfx	r1, r4, #8, #1
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800a27e:	4301      	orrs	r1, r0
 800a280:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 800a284:	f7ff ffb2 	bl	800a1ec <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800a288:	b2e1      	uxtb	r1, r4
 800a28a:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 800a28e:	f7ff ffad 	bl	800a1ec <SUBGRF_WriteRegister>
}
 800a292:	e7eb      	b.n	800a26c <SUBGRF_SetWhiteningSeed+0xa>

0800a294 <SUBGRF_WriteRegisters>:
{
 800a294:	b510      	push	{r4, lr}
 800a296:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a298:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a29c:	b672      	cpsid	i
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800a29e:	460a      	mov	r2, r1
 800a2a0:	4601      	mov	r1, r0
 800a2a2:	4803      	ldr	r0, [pc, #12]	@ (800a2b0 <SUBGRF_WriteRegisters+0x1c>)
 800a2a4:	f7fc fd2c 	bl	8006d00 <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2a8:	f384 8810 	msr	PRIMASK, r4
}
 800a2ac:	bd10      	pop	{r4, pc}
 800a2ae:	bf00      	nop
 800a2b0:	20000fc0 	.word	0x20000fc0

0800a2b4 <SUBGRF_SetSyncWord>:
{
 800a2b4:	b508      	push	{r3, lr}
 800a2b6:	4601      	mov	r1, r0
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800a2b8:	2208      	movs	r2, #8
 800a2ba:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 800a2be:	f7ff ffe9 	bl	800a294 <SUBGRF_WriteRegisters>
}
 800a2c2:	2000      	movs	r0, #0
 800a2c4:	bd08      	pop	{r3, pc}

0800a2c6 <SUBGRF_SetCrcSeed>:
{
 800a2c6:	b500      	push	{lr}
 800a2c8:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800a2ca:	0a03      	lsrs	r3, r0, #8
 800a2cc:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800a2d0:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 800a2d4:	f7ff ff84 	bl	800a1e0 <SUBGRF_GetPacketType>
 800a2d8:	b110      	cbz	r0, 800a2e0 <SUBGRF_SetCrcSeed+0x1a>
}
 800a2da:	b003      	add	sp, #12
 800a2dc:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800a2e0:	2202      	movs	r2, #2
 800a2e2:	a901      	add	r1, sp, #4
 800a2e4:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 800a2e8:	f7ff ffd4 	bl	800a294 <SUBGRF_WriteRegisters>
}
 800a2ec:	e7f5      	b.n	800a2da <SUBGRF_SetCrcSeed+0x14>

0800a2ee <SUBGRF_SetCrcPolynomial>:
{
 800a2ee:	b500      	push	{lr}
 800a2f0:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800a2f2:	0a03      	lsrs	r3, r0, #8
 800a2f4:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800a2f8:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 800a2fc:	f7ff ff70 	bl	800a1e0 <SUBGRF_GetPacketType>
 800a300:	b110      	cbz	r0, 800a308 <SUBGRF_SetCrcPolynomial+0x1a>
}
 800a302:	b003      	add	sp, #12
 800a304:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800a308:	2202      	movs	r2, #2
 800a30a:	a901      	add	r1, sp, #4
 800a30c:	f240 60be 	movw	r0, #1726	@ 0x6be
 800a310:	f7ff ffc0 	bl	800a294 <SUBGRF_WriteRegisters>
}
 800a314:	e7f5      	b.n	800a302 <SUBGRF_SetCrcPolynomial+0x14>
	...

0800a318 <SUBGRF_ReadRegisters>:
{
 800a318:	b510      	push	{r4, lr}
 800a31a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a31c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a320:	b672      	cpsid	i
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800a322:	460a      	mov	r2, r1
 800a324:	4601      	mov	r1, r0
 800a326:	4803      	ldr	r0, [pc, #12]	@ (800a334 <SUBGRF_ReadRegisters+0x1c>)
 800a328:	f7fc fd3a 	bl	8006da0 <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a32c:	f384 8810 	msr	PRIMASK, r4
}
 800a330:	bd10      	pop	{r4, pc}
 800a332:	bf00      	nop
 800a334:	20000fc0 	.word	0x20000fc0

0800a338 <SUBGRF_WriteBuffer>:
{
 800a338:	b510      	push	{r4, lr}
 800a33a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a33c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a340:	b672      	cpsid	i
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800a342:	460a      	mov	r2, r1
 800a344:	4601      	mov	r1, r0
 800a346:	4803      	ldr	r0, [pc, #12]	@ (800a354 <SUBGRF_WriteBuffer+0x1c>)
 800a348:	f7fc fe8c 	bl	8007064 <HAL_SUBGHZ_WriteBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a34c:	f384 8810 	msr	PRIMASK, r4
}
 800a350:	bd10      	pop	{r4, pc}
 800a352:	bf00      	nop
 800a354:	20000fc0 	.word	0x20000fc0

0800a358 <SUBGRF_SetPayload>:
{
 800a358:	b508      	push	{r3, lr}
 800a35a:	460a      	mov	r2, r1
    SUBGRF_WriteBuffer( 0x00, payload, size );
 800a35c:	4601      	mov	r1, r0
 800a35e:	2000      	movs	r0, #0
 800a360:	f7ff ffea 	bl	800a338 <SUBGRF_WriteBuffer>
}
 800a364:	bd08      	pop	{r3, pc}
	...

0800a368 <SUBGRF_ReadBuffer>:
{
 800a368:	b510      	push	{r4, lr}
 800a36a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a36c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a370:	b672      	cpsid	i
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800a372:	460a      	mov	r2, r1
 800a374:	4601      	mov	r1, r0
 800a376:	4803      	ldr	r0, [pc, #12]	@ (800a384 <SUBGRF_ReadBuffer+0x1c>)
 800a378:	f7fc febe 	bl	80070f8 <HAL_SUBGHZ_ReadBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a37c:	f384 8810 	msr	PRIMASK, r4
}
 800a380:	bd10      	pop	{r4, pc}
 800a382:	bf00      	nop
 800a384:	20000fc0 	.word	0x20000fc0

0800a388 <SUBGRF_WriteCommand>:
{
 800a388:	b510      	push	{r4, lr}
 800a38a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a38c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a390:	b672      	cpsid	i
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800a392:	460a      	mov	r2, r1
 800a394:	4601      	mov	r1, r0
 800a396:	4803      	ldr	r0, [pc, #12]	@ (800a3a4 <SUBGRF_WriteCommand+0x1c>)
 800a398:	f7fc fd56 	bl	8006e48 <HAL_SUBGHZ_ExecSetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a39c:	f384 8810 	msr	PRIMASK, r4
}
 800a3a0:	bd10      	pop	{r4, pc}
 800a3a2:	bf00      	nop
 800a3a4:	20000fc0 	.word	0x20000fc0

0800a3a8 <SUBGRF_SetSleep>:
{
 800a3a8:	b510      	push	{r4, lr}
 800a3aa:	b082      	sub	sp, #8
 800a3ac:	4604      	mov	r4, r0
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 800a3ae:	2000      	movs	r0, #0
 800a3b0:	f7fa fc70 	bl	8004c94 <RBI_ConfigRFSwitch>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800a3b4:	2002      	movs	r0, #2
 800a3b6:	f7ff ff41 	bl	800a23c <Radio_SMPS_Set>
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800a3ba:	f004 0304 	and.w	r3, r4, #4
 800a3be:	f004 0202 	and.w	r2, r4, #2
 800a3c2:	4313      	orrs	r3, r2
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800a3c4:	f004 0401 	and.w	r4, r4, #1
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800a3c8:	4323      	orrs	r3, r4
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800a3ca:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	f10d 0107 	add.w	r1, sp, #7
 800a3d4:	2084      	movs	r0, #132	@ 0x84
 800a3d6:	f7ff ffd7 	bl	800a388 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 800a3da:	4b02      	ldr	r3, [pc, #8]	@ (800a3e4 <SUBGRF_SetSleep+0x3c>)
 800a3dc:	2200      	movs	r2, #0
 800a3de:	701a      	strb	r2, [r3, #0]
}
 800a3e0:	b002      	add	sp, #8
 800a3e2:	bd10      	pop	{r4, pc}
 800a3e4:	200059da 	.word	0x200059da

0800a3e8 <SUBGRF_SetStandby>:
{
 800a3e8:	b500      	push	{lr}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800a3f0:	2201      	movs	r2, #1
 800a3f2:	f10d 0107 	add.w	r1, sp, #7
 800a3f6:	2080      	movs	r0, #128	@ 0x80
 800a3f8:	f7ff ffc6 	bl	800a388 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 800a3fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a400:	b92b      	cbnz	r3, 800a40e <SUBGRF_SetStandby+0x26>
        OperatingMode = MODE_STDBY_RC;
 800a402:	4b05      	ldr	r3, [pc, #20]	@ (800a418 <SUBGRF_SetStandby+0x30>)
 800a404:	2201      	movs	r2, #1
 800a406:	701a      	strb	r2, [r3, #0]
}
 800a408:	b003      	add	sp, #12
 800a40a:	f85d fb04 	ldr.w	pc, [sp], #4
        OperatingMode = MODE_STDBY_XOSC;
 800a40e:	4b02      	ldr	r3, [pc, #8]	@ (800a418 <SUBGRF_SetStandby+0x30>)
 800a410:	2202      	movs	r2, #2
 800a412:	701a      	strb	r2, [r3, #0]
}
 800a414:	e7f8      	b.n	800a408 <SUBGRF_SetStandby+0x20>
 800a416:	bf00      	nop
 800a418:	200059da 	.word	0x200059da

0800a41c <SUBGRF_SetTx>:
{
 800a41c:	b500      	push	{lr}
 800a41e:	b083      	sub	sp, #12
    OperatingMode = MODE_TX;
 800a420:	4b0a      	ldr	r3, [pc, #40]	@ (800a44c <SUBGRF_SetTx+0x30>)
 800a422:	2204      	movs	r2, #4
 800a424:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a426:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800a42a:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a42e:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800a432:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a436:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800a43a:	2203      	movs	r2, #3
 800a43c:	a901      	add	r1, sp, #4
 800a43e:	2083      	movs	r0, #131	@ 0x83
 800a440:	f7ff ffa2 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a444:	b003      	add	sp, #12
 800a446:	f85d fb04 	ldr.w	pc, [sp], #4
 800a44a:	bf00      	nop
 800a44c:	200059da 	.word	0x200059da

0800a450 <SUBGRF_SendPayload>:
{
 800a450:	b510      	push	{r4, lr}
 800a452:	4614      	mov	r4, r2
    SUBGRF_SetPayload( payload, size );
 800a454:	f7ff ff80 	bl	800a358 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800a458:	4620      	mov	r0, r4
 800a45a:	f7ff ffdf 	bl	800a41c <SUBGRF_SetTx>
}
 800a45e:	bd10      	pop	{r4, pc}

0800a460 <SUBGRF_SetRx>:
{
 800a460:	b500      	push	{lr}
 800a462:	b083      	sub	sp, #12
    OperatingMode = MODE_RX;
 800a464:	4b0a      	ldr	r3, [pc, #40]	@ (800a490 <SUBGRF_SetRx+0x30>)
 800a466:	2205      	movs	r2, #5
 800a468:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a46a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800a46e:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a472:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800a476:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a47a:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a47e:	2203      	movs	r2, #3
 800a480:	a901      	add	r1, sp, #4
 800a482:	2082      	movs	r0, #130	@ 0x82
 800a484:	f7ff ff80 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a488:	b003      	add	sp, #12
 800a48a:	f85d fb04 	ldr.w	pc, [sp], #4
 800a48e:	bf00      	nop
 800a490:	200059da 	.word	0x200059da

0800a494 <SUBGRF_GetRandom>:
{
 800a494:	b570      	push	{r4, r5, r6, lr}
 800a496:	b082      	sub	sp, #8
    uint32_t number = 0;
 800a498:	2600      	movs	r6, #0
 800a49a:	9601      	str	r6, [sp, #4]
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800a49c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800a4a0:	f7ff feb8 	bl	800a214 <SUBGRF_ReadRegister>
 800a4a4:	4605      	mov	r5, r0
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800a4a6:	f000 01fe 	and.w	r1, r0, #254	@ 0xfe
 800a4aa:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800a4ae:	f7ff fe9d 	bl	800a1ec <SUBGRF_WriteRegister>
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800a4b2:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800a4b6:	f7ff fead 	bl	800a214 <SUBGRF_ReadRegister>
 800a4ba:	4604      	mov	r4, r0
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800a4bc:	f000 017f 	and.w	r1, r0, #127	@ 0x7f
 800a4c0:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800a4c4:	f7ff fe92 	bl	800a1ec <SUBGRF_WriteRegister>
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800a4c8:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 800a4cc:	f7ff ffc8 	bl	800a460 <SUBGRF_SetRx>
    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800a4d0:	2204      	movs	r2, #4
 800a4d2:	eb0d 0102 	add.w	r1, sp, r2
 800a4d6:	f640 0019 	movw	r0, #2073	@ 0x819
 800a4da:	f7ff ff1d 	bl	800a318 <SUBGRF_ReadRegisters>
    SUBGRF_SetStandby( STDBY_RC );
 800a4de:	4630      	mov	r0, r6
 800a4e0:	f7ff ff82 	bl	800a3e8 <SUBGRF_SetStandby>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800a4e4:	4629      	mov	r1, r5
 800a4e6:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800a4ea:	f7ff fe7f 	bl	800a1ec <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800a4ee:	4621      	mov	r1, r4
 800a4f0:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800a4f4:	f7ff fe7a 	bl	800a1ec <SUBGRF_WriteRegister>
}
 800a4f8:	9801      	ldr	r0, [sp, #4]
 800a4fa:	b002      	add	sp, #8
 800a4fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a500 <SUBGRF_SetRxBoosted>:
{
 800a500:	b510      	push	{r4, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	4604      	mov	r4, r0
    OperatingMode = MODE_RX;
 800a506:	4b0c      	ldr	r3, [pc, #48]	@ (800a538 <SUBGRF_SetRxBoosted+0x38>)
 800a508:	2205      	movs	r2, #5
 800a50a:	701a      	strb	r2, [r3, #0]
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800a50c:	2197      	movs	r1, #151	@ 0x97
 800a50e:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 800a512:	f7ff fe6b 	bl	800a1ec <SUBGRF_WriteRegister>
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a516:	f3c4 4307 	ubfx	r3, r4, #16, #8
 800a51a:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a51e:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800a522:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a526:	f88d 4006 	strb.w	r4, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a52a:	2203      	movs	r2, #3
 800a52c:	a901      	add	r1, sp, #4
 800a52e:	2082      	movs	r0, #130	@ 0x82
 800a530:	f7ff ff2a 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a534:	b002      	add	sp, #8
 800a536:	bd10      	pop	{r4, pc}
 800a538:	200059da 	.word	0x200059da

0800a53c <SUBGRF_SetRxDutyCycle>:
{
 800a53c:	b500      	push	{lr}
 800a53e:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800a540:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800a544:	f88d 3000 	strb.w	r3, [sp]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800a548:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800a54c:	f88d 3001 	strb.w	r3, [sp, #1]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800a550:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800a554:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800a558:	f88d 3003 	strb.w	r3, [sp, #3]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800a55c:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800a560:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 800a564:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800a568:	2206      	movs	r2, #6
 800a56a:	4669      	mov	r1, sp
 800a56c:	2094      	movs	r0, #148	@ 0x94
 800a56e:	f7ff ff0b 	bl	800a388 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 800a572:	4b03      	ldr	r3, [pc, #12]	@ (800a580 <SUBGRF_SetRxDutyCycle+0x44>)
 800a574:	2206      	movs	r2, #6
 800a576:	701a      	strb	r2, [r3, #0]
}
 800a578:	b003      	add	sp, #12
 800a57a:	f85d fb04 	ldr.w	pc, [sp], #4
 800a57e:	bf00      	nop
 800a580:	200059da 	.word	0x200059da

0800a584 <SUBGRF_SetCad>:
{
 800a584:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800a586:	2200      	movs	r2, #0
 800a588:	4611      	mov	r1, r2
 800a58a:	20c5      	movs	r0, #197	@ 0xc5
 800a58c:	f7ff fefc 	bl	800a388 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 800a590:	4b01      	ldr	r3, [pc, #4]	@ (800a598 <SUBGRF_SetCad+0x14>)
 800a592:	2207      	movs	r2, #7
 800a594:	701a      	strb	r2, [r3, #0]
}
 800a596:	bd08      	pop	{r3, pc}
 800a598:	200059da 	.word	0x200059da

0800a59c <SUBGRF_SetTxContinuousWave>:
{
 800a59c:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800a59e:	2200      	movs	r2, #0
 800a5a0:	4611      	mov	r1, r2
 800a5a2:	20d1      	movs	r0, #209	@ 0xd1
 800a5a4:	f7ff fef0 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a5a8:	bd08      	pop	{r3, pc}

0800a5aa <SUBGRF_SetTxInfinitePreamble>:
{
 800a5aa:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	4611      	mov	r1, r2
 800a5b0:	20d2      	movs	r0, #210	@ 0xd2
 800a5b2:	f7ff fee9 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a5b6:	bd08      	pop	{r3, pc}

0800a5b8 <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
 800a5b8:	b500      	push	{lr}
 800a5ba:	b083      	sub	sp, #12
 800a5bc:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800a5c0:	2201      	movs	r2, #1
 800a5c2:	f10d 0107 	add.w	r1, sp, #7
 800a5c6:	209f      	movs	r0, #159	@ 0x9f
 800a5c8:	f7ff fede 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a5cc:	b003      	add	sp, #12
 800a5ce:	f85d fb04 	ldr.w	pc, [sp], #4

0800a5d2 <SUBGRF_SetLoRaSymbNumTimeout>:
{
 800a5d2:	b500      	push	{lr}
 800a5d4:	b083      	sub	sp, #12
 800a5d6:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800a5da:	2201      	movs	r2, #1
 800a5dc:	f10d 0107 	add.w	r1, sp, #7
 800a5e0:	20a0      	movs	r0, #160	@ 0xa0
 800a5e2:	f7ff fed1 	bl	800a388 <SUBGRF_WriteCommand>
    if( symbNum >= 64 )
 800a5e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a5ea:	2b3f      	cmp	r3, #63	@ 0x3f
 800a5ec:	d90f      	bls.n	800a60e <SUBGRF_SetLoRaSymbNumTimeout+0x3c>
        uint8_t mant = symbNum >> 1;
 800a5ee:	085b      	lsrs	r3, r3, #1
        uint8_t exp  = 0;
 800a5f0:	2200      	movs	r2, #0
        while( mant > 31 )
 800a5f2:	e002      	b.n	800a5fa <SUBGRF_SetLoRaSymbNumTimeout+0x28>
            mant >>= 2;
 800a5f4:	089b      	lsrs	r3, r3, #2
            exp++;
 800a5f6:	3201      	adds	r2, #1
 800a5f8:	b2d2      	uxtb	r2, r2
        while( mant > 31 )
 800a5fa:	2b1f      	cmp	r3, #31
 800a5fc:	d8fa      	bhi.n	800a5f4 <SUBGRF_SetLoRaSymbNumTimeout+0x22>
        reg = exp + ( mant << 3 );
 800a5fe:	00d9      	lsls	r1, r3, #3
 800a600:	b2c9      	uxtb	r1, r1
 800a602:	4411      	add	r1, r2
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800a604:	b2c9      	uxtb	r1, r1
 800a606:	f240 7006 	movw	r0, #1798	@ 0x706
 800a60a:	f7ff fdef 	bl	800a1ec <SUBGRF_WriteRegister>
}
 800a60e:	b003      	add	sp, #12
 800a610:	f85d fb04 	ldr.w	pc, [sp], #4

0800a614 <SUBGRF_SetRegulatorMode>:
{
 800a614:	b500      	push	{lr}
 800a616:	b083      	sub	sp, #12
    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 800a618:	f7fa fb48 	bl	8004cac <RBI_IsDCDC>
 800a61c:	2801      	cmp	r0, #1
 800a61e:	d00b      	beq.n	800a638 <SUBGRF_SetRegulatorMode+0x24>
        mode = USE_LDO ;
 800a620:	2300      	movs	r3, #0
 800a622:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800a626:	2201      	movs	r2, #1
 800a628:	f10d 0107 	add.w	r1, sp, #7
 800a62c:	2096      	movs	r0, #150	@ 0x96
 800a62e:	f7ff feab 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a632:	b003      	add	sp, #12
 800a634:	f85d fb04 	ldr.w	pc, [sp], #4
        mode = USE_DCDC ;
 800a638:	2301      	movs	r3, #1
 800a63a:	f88d 3007 	strb.w	r3, [sp, #7]
 800a63e:	e7f2      	b.n	800a626 <SUBGRF_SetRegulatorMode+0x12>

0800a640 <SUBGRF_Calibrate>:
{
 800a640:	b500      	push	{lr}
 800a642:	b083      	sub	sp, #12
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a644:	f000 0340 	and.w	r3, r0, #64	@ 0x40
 800a648:	f000 0220 	and.w	r2, r0, #32
 800a64c:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800a64e:	f000 0210 	and.w	r2, r0, #16
 800a652:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800a654:	f000 0208 	and.w	r2, r0, #8
 800a658:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800a65a:	f000 0204 	and.w	r2, r0, #4
 800a65e:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800a660:	f000 0202 	and.w	r2, r0, #2
 800a664:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800a666:	f000 0001 	and.w	r0, r0, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a66a:	4303      	orrs	r3, r0
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a66c:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800a670:	2201      	movs	r2, #1
 800a672:	f10d 0107 	add.w	r1, sp, #7
 800a676:	2089      	movs	r0, #137	@ 0x89
 800a678:	f7ff fe86 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a67c:	b003      	add	sp, #12
 800a67e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800a684 <SUBGRF_CalibrateImage>:
{
 800a684:	b500      	push	{lr}
 800a686:	b083      	sub	sp, #12
    if( freq > 900000000 )
 800a688:	4b1f      	ldr	r3, [pc, #124]	@ (800a708 <SUBGRF_CalibrateImage+0x84>)
 800a68a:	4298      	cmp	r0, r3
 800a68c:	d90d      	bls.n	800a6aa <SUBGRF_CalibrateImage+0x26>
        calFreq[0] = 0xE1;
 800a68e:	23e1      	movs	r3, #225	@ 0xe1
 800a690:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xE9;
 800a694:	23e9      	movs	r3, #233	@ 0xe9
 800a696:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800a69a:	2202      	movs	r2, #2
 800a69c:	a901      	add	r1, sp, #4
 800a69e:	2098      	movs	r0, #152	@ 0x98
 800a6a0:	f7ff fe72 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a6a4:	b003      	add	sp, #12
 800a6a6:	f85d fb04 	ldr.w	pc, [sp], #4
    else if( freq > 850000000 )
 800a6aa:	4b18      	ldr	r3, [pc, #96]	@ (800a70c <SUBGRF_CalibrateImage+0x88>)
 800a6ac:	4298      	cmp	r0, r3
 800a6ae:	d906      	bls.n	800a6be <SUBGRF_CalibrateImage+0x3a>
        calFreq[0] = 0xD7;
 800a6b0:	23d7      	movs	r3, #215	@ 0xd7
 800a6b2:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xDB;
 800a6b6:	23db      	movs	r3, #219	@ 0xdb
 800a6b8:	f88d 3005 	strb.w	r3, [sp, #5]
 800a6bc:	e7ed      	b.n	800a69a <SUBGRF_CalibrateImage+0x16>
    else if( freq > 770000000 )
 800a6be:	4b14      	ldr	r3, [pc, #80]	@ (800a710 <SUBGRF_CalibrateImage+0x8c>)
 800a6c0:	4298      	cmp	r0, r3
 800a6c2:	d906      	bls.n	800a6d2 <SUBGRF_CalibrateImage+0x4e>
        calFreq[0] = 0xC1;
 800a6c4:	23c1      	movs	r3, #193	@ 0xc1
 800a6c6:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xC5;
 800a6ca:	23c5      	movs	r3, #197	@ 0xc5
 800a6cc:	f88d 3005 	strb.w	r3, [sp, #5]
 800a6d0:	e7e3      	b.n	800a69a <SUBGRF_CalibrateImage+0x16>
    else if( freq > 460000000 )
 800a6d2:	4b10      	ldr	r3, [pc, #64]	@ (800a714 <SUBGRF_CalibrateImage+0x90>)
 800a6d4:	4298      	cmp	r0, r3
 800a6d6:	d906      	bls.n	800a6e6 <SUBGRF_CalibrateImage+0x62>
        calFreq[0] = 0x75;
 800a6d8:	2375      	movs	r3, #117	@ 0x75
 800a6da:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x81;
 800a6de:	2381      	movs	r3, #129	@ 0x81
 800a6e0:	f88d 3005 	strb.w	r3, [sp, #5]
 800a6e4:	e7d9      	b.n	800a69a <SUBGRF_CalibrateImage+0x16>
    else if( freq > 425000000 )
 800a6e6:	4b0c      	ldr	r3, [pc, #48]	@ (800a718 <SUBGRF_CalibrateImage+0x94>)
 800a6e8:	4298      	cmp	r0, r3
 800a6ea:	d906      	bls.n	800a6fa <SUBGRF_CalibrateImage+0x76>
        calFreq[0] = 0x6B;
 800a6ec:	236b      	movs	r3, #107	@ 0x6b
 800a6ee:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x6F;
 800a6f2:	236f      	movs	r3, #111	@ 0x6f
 800a6f4:	f88d 3005 	strb.w	r3, [sp, #5]
 800a6f8:	e7cf      	b.n	800a69a <SUBGRF_CalibrateImage+0x16>
        calFreq[0] = 0x29;
 800a6fa:	2329      	movs	r3, #41	@ 0x29
 800a6fc:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x2B ;
 800a700:	232b      	movs	r3, #43	@ 0x2b
 800a702:	f88d 3005 	strb.w	r3, [sp, #5]
 800a706:	e7c8      	b.n	800a69a <SUBGRF_CalibrateImage+0x16>
 800a708:	35a4e900 	.word	0x35a4e900
 800a70c:	32a9f880 	.word	0x32a9f880
 800a710:	2de54480 	.word	0x2de54480
 800a714:	1b6b0b00 	.word	0x1b6b0b00
 800a718:	1954fc40 	.word	0x1954fc40

0800a71c <SUBGRF_SetPaConfig>:
{
 800a71c:	b500      	push	{lr}
 800a71e:	b083      	sub	sp, #12
    buf[0] = paDutyCycle;
 800a720:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = hpMax;
 800a724:	f88d 1005 	strb.w	r1, [sp, #5]
    buf[2] = deviceSel;
 800a728:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[3] = paLut;
 800a72c:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800a730:	2204      	movs	r2, #4
 800a732:	eb0d 0102 	add.w	r1, sp, r2
 800a736:	2095      	movs	r0, #149	@ 0x95
 800a738:	f7ff fe26 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a73c:	b003      	add	sp, #12
 800a73e:	f85d fb04 	ldr.w	pc, [sp], #4

0800a742 <SUBGRF_SetDioIrqParams>:
{
 800a742:	b500      	push	{lr}
 800a744:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800a746:	ea4f 2c10 	mov.w	ip, r0, lsr #8
 800a74a:	f88d c000 	strb.w	ip, [sp]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800a74e:	f88d 0001 	strb.w	r0, [sp, #1]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800a752:	0a08      	lsrs	r0, r1, #8
 800a754:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800a758:	f88d 1003 	strb.w	r1, [sp, #3]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800a75c:	0a11      	lsrs	r1, r2, #8
 800a75e:	f88d 1004 	strb.w	r1, [sp, #4]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800a762:	f88d 2005 	strb.w	r2, [sp, #5]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800a766:	0a1a      	lsrs	r2, r3, #8
 800a768:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800a76c:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800a770:	2208      	movs	r2, #8
 800a772:	4669      	mov	r1, sp
 800a774:	4610      	mov	r0, r2
 800a776:	f7ff fe07 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a77a:	b003      	add	sp, #12
 800a77c:	f85d fb04 	ldr.w	pc, [sp], #4

0800a780 <SUBGRF_SetTcxoMode>:
{
 800a780:	b500      	push	{lr}
 800a782:	b083      	sub	sp, #12
    buf[0] = tcxoVoltage & 0x07;
 800a784:	f000 0007 	and.w	r0, r0, #7
 800a788:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a78c:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800a790:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a794:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800a798:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800a79c:	f88d 1007 	strb.w	r1, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800a7a0:	2204      	movs	r2, #4
 800a7a2:	eb0d 0102 	add.w	r1, sp, r2
 800a7a6:	2097      	movs	r0, #151	@ 0x97
 800a7a8:	f7ff fdee 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a7ac:	b003      	add	sp, #12
 800a7ae:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800a7b4 <SUBGRF_Init>:
{
 800a7b4:	b508      	push	{r3, lr}
    if ( dioIrq != NULL)
 800a7b6:	b108      	cbz	r0, 800a7bc <SUBGRF_Init+0x8>
        RadioOnDioIrqCb = dioIrq;
 800a7b8:	4a18      	ldr	r2, [pc, #96]	@ (800a81c <SUBGRF_Init+0x68>)
 800a7ba:	6010      	str	r0, [r2, #0]
    RADIO_INIT();
 800a7bc:	f7f8 fbd8 	bl	8002f70 <MX_SUBGHZ_Init>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800a7c0:	2002      	movs	r0, #2
 800a7c2:	f7ff fd3b 	bl	800a23c <Radio_SMPS_Set>
    ImageCalibrated = false;
 800a7c6:	2000      	movs	r0, #0
 800a7c8:	4b15      	ldr	r3, [pc, #84]	@ (800a820 <SUBGRF_Init+0x6c>)
 800a7ca:	7018      	strb	r0, [r3, #0]
    SUBGRF_SetStandby( STDBY_RC );
 800a7cc:	f7ff fe0c 	bl	800a3e8 <SUBGRF_SetStandby>
    if (1U == RBI_IsTCXO() )
 800a7d0:	f7fa fa68 	bl	8004ca4 <RBI_IsTCXO>
 800a7d4:	2801      	cmp	r0, #1
 800a7d6:	d014      	beq.n	800a802 <SUBGRF_Init+0x4e>
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800a7d8:	2120      	movs	r1, #32
 800a7da:	f640 1011 	movw	r0, #2321	@ 0x911
 800a7de:	f7ff fd05 	bl	800a1ec <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800a7e2:	2120      	movs	r1, #32
 800a7e4:	f640 1012 	movw	r0, #2322	@ 0x912
 800a7e8:	f7ff fd00 	bl	800a1ec <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800a7ec:	210e      	movs	r1, #14
 800a7ee:	f640 101f 	movw	r0, #2335	@ 0x91f
 800a7f2:	f7ff fcfb 	bl	800a1ec <SUBGRF_WriteRegister>
    RBI_Init();
 800a7f6:	f7fa fa49 	bl	8004c8c <RBI_Init>
    OperatingMode = MODE_STDBY_RC;
 800a7fa:	4b0a      	ldr	r3, [pc, #40]	@ (800a824 <SUBGRF_Init+0x70>)
 800a7fc:	2201      	movs	r2, #1
 800a7fe:	701a      	strb	r2, [r3, #0]
}
 800a800:	bd08      	pop	{r3, pc}
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 800a802:	2140      	movs	r1, #64	@ 0x40
 800a804:	f7ff ffbc 	bl	800a780 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800a808:	2100      	movs	r1, #0
 800a80a:	f640 1011 	movw	r0, #2321	@ 0x911
 800a80e:	f7ff fced 	bl	800a1ec <SUBGRF_WriteRegister>
        SUBGRF_Calibrate( calibParam );
 800a812:	f04f 007f 	mov.w	r0, #127	@ 0x7f
 800a816:	f7ff ff13 	bl	800a640 <SUBGRF_Calibrate>
 800a81a:	e7e7      	b.n	800a7ec <SUBGRF_Init+0x38>
 800a81c:	200059cc 	.word	0x200059cc
 800a820:	200059d0 	.word	0x200059d0
 800a824:	200059da 	.word	0x200059da

0800a828 <SUBGRF_SetRfFrequency>:
{
 800a828:	b510      	push	{r4, lr}
 800a82a:	b082      	sub	sp, #8
 800a82c:	4604      	mov	r4, r0
    if( ImageCalibrated == false )
 800a82e:	4b12      	ldr	r3, [pc, #72]	@ (800a878 <SUBGRF_SetRfFrequency+0x50>)
 800a830:	781b      	ldrb	r3, [r3, #0]
 800a832:	b1d3      	cbz	r3, 800a86a <SUBGRF_SetRfFrequency+0x42>
    SX_FREQ_TO_CHANNEL(chan, frequency);
 800a834:	4a11      	ldr	r2, [pc, #68]	@ (800a87c <SUBGRF_SetRfFrequency+0x54>)
 800a836:	2300      	movs	r3, #0
 800a838:	0660      	lsls	r0, r4, #25
 800a83a:	09e1      	lsrs	r1, r4, #7
 800a83c:	f7f6 fbea 	bl	8001014 <__aeabi_uldivmod>
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800a840:	0e03      	lsrs	r3, r0, #24
 800a842:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 800a846:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800a84a:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800a84e:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800a852:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( chan & 0xFF );
 800a856:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800a85a:	2204      	movs	r2, #4
 800a85c:	eb0d 0102 	add.w	r1, sp, r2
 800a860:	2086      	movs	r0, #134	@ 0x86
 800a862:	f7ff fd91 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a866:	b002      	add	sp, #8
 800a868:	bd10      	pop	{r4, pc}
        SUBGRF_CalibrateImage( frequency );
 800a86a:	f7ff ff0b 	bl	800a684 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800a86e:	4b02      	ldr	r3, [pc, #8]	@ (800a878 <SUBGRF_SetRfFrequency+0x50>)
 800a870:	2201      	movs	r2, #1
 800a872:	701a      	strb	r2, [r3, #0]
 800a874:	e7de      	b.n	800a834 <SUBGRF_SetRfFrequency+0xc>
 800a876:	bf00      	nop
 800a878:	200059d0 	.word	0x200059d0
 800a87c:	01e84800 	.word	0x01e84800

0800a880 <SUBGRF_SetPacketType>:
{
 800a880:	b500      	push	{lr}
 800a882:	b083      	sub	sp, #12
 800a884:	f88d 0007 	strb.w	r0, [sp, #7]
    PacketType = packetType;
 800a888:	b2c3      	uxtb	r3, r0
 800a88a:	4a09      	ldr	r2, [pc, #36]	@ (800a8b0 <SUBGRF_SetPacketType+0x30>)
 800a88c:	7013      	strb	r3, [r2, #0]
    if( packetType == PACKET_TYPE_GFSK )
 800a88e:	b143      	cbz	r3, 800a8a2 <SUBGRF_SetPacketType+0x22>
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800a890:	2201      	movs	r2, #1
 800a892:	f10d 0107 	add.w	r1, sp, #7
 800a896:	208a      	movs	r0, #138	@ 0x8a
 800a898:	f7ff fd76 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a89c:	b003      	add	sp, #12
 800a89e:	f85d fb04 	ldr.w	pc, [sp], #4
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800a8a2:	2100      	movs	r1, #0
 800a8a4:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 800a8a8:	f7ff fca0 	bl	800a1ec <SUBGRF_WriteRegister>
 800a8ac:	e7f0      	b.n	800a890 <SUBGRF_SetPacketType+0x10>
 800a8ae:	bf00      	nop
 800a8b0:	200059d9 	.word	0x200059d9

0800a8b4 <SUBGRF_SetTxParams>:
{
 800a8b4:	b570      	push	{r4, r5, r6, lr}
 800a8b6:	b082      	sub	sp, #8
 800a8b8:	460c      	mov	r4, r1
 800a8ba:	4616      	mov	r6, r2
    if (paSelect == RFO_LP)
 800a8bc:	2801      	cmp	r0, #1
 800a8be:	d035      	beq.n	800a92c <SUBGRF_SetTxParams+0x78>
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 800a8c0:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800a8c4:	f7ff fca6 	bl	800a214 <SUBGRF_ReadRegister>
 800a8c8:	f040 011e 	orr.w	r1, r0, #30
 800a8cc:	b2c9      	uxtb	r1, r1
 800a8ce:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800a8d2:	f7ff fc8b 	bl	800a1ec <SUBGRF_WriteRegister>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 800a8d6:	2001      	movs	r0, #1
 800a8d8:	f7fa f9ec 	bl	8004cb4 <RBI_GetRFOMaxPowerConfig>
 800a8dc:	4605      	mov	r5, r0
        if (power > max_power)
 800a8de:	4284      	cmp	r4, r0
 800a8e0:	dd00      	ble.n	800a8e4 <SUBGRF_SetTxParams+0x30>
            power = max_power;
 800a8e2:	b244      	sxtb	r4, r0
        if (max_power == 20)
 800a8e4:	2d14      	cmp	r5, #20
 800a8e6:	d054      	beq.n	800a992 <SUBGRF_SetTxParams+0xde>
        else if (max_power == 17)
 800a8e8:	2d11      	cmp	r5, #17
 800a8ea:	d05c      	beq.n	800a9a6 <SUBGRF_SetTxParams+0xf2>
        else if (max_power == 14)
 800a8ec:	2d0e      	cmp	r5, #14
 800a8ee:	d064      	beq.n	800a9ba <SUBGRF_SetTxParams+0x106>
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 800a8f0:	2301      	movs	r3, #1
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	2107      	movs	r1, #7
 800a8f6:	2004      	movs	r0, #4
 800a8f8:	f7ff ff10 	bl	800a71c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800a8fc:	1b64      	subs	r4, r4, r5
 800a8fe:	3416      	adds	r4, #22
 800a900:	b265      	sxtb	r5, r4
        if (power < -9)
 800a902:	f115 0f09 	cmn.w	r5, #9
 800a906:	da01      	bge.n	800a90c <SUBGRF_SetTxParams+0x58>
            power = -9;
 800a908:	f06f 0508 	mvn.w	r5, #8
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 800a90c:	2138      	movs	r1, #56	@ 0x38
 800a90e:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 800a912:	f7ff fc6b 	bl	800a1ec <SUBGRF_WriteRegister>
    buf[0] = power;
 800a916:	f88d 5004 	strb.w	r5, [sp, #4]
    buf[1] = (uint8_t)rampTime;
 800a91a:	f88d 6005 	strb.w	r6, [sp, #5]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 800a91e:	2202      	movs	r2, #2
 800a920:	a901      	add	r1, sp, #4
 800a922:	208e      	movs	r0, #142	@ 0x8e
 800a924:	f7ff fd30 	bl	800a388 <SUBGRF_WriteCommand>
}
 800a928:	b002      	add	sp, #8
 800a92a:	bd70      	pop	{r4, r5, r6, pc}
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 800a92c:	2000      	movs	r0, #0
 800a92e:	f7fa f9c1 	bl	8004cb4 <RBI_GetRFOMaxPowerConfig>
 800a932:	4605      	mov	r5, r0
        if (power >  max_power)
 800a934:	4284      	cmp	r4, r0
 800a936:	dd00      	ble.n	800a93a <SUBGRF_SetTxParams+0x86>
          power = max_power;
 800a938:	b244      	sxtb	r4, r0
        if (max_power == 14)
 800a93a:	2d0e      	cmp	r5, #14
 800a93c:	d015      	beq.n	800a96a <SUBGRF_SetTxParams+0xb6>
        else if (max_power == 10)
 800a93e:	2d0a      	cmp	r5, #10
 800a940:	d01d      	beq.n	800a97e <SUBGRF_SetTxParams+0xca>
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 800a942:	2301      	movs	r3, #1
 800a944:	461a      	mov	r2, r3
 800a946:	2100      	movs	r1, #0
 800a948:	2007      	movs	r0, #7
 800a94a:	f7ff fee7 	bl	800a71c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800a94e:	1b65      	subs	r5, r4, r5
 800a950:	350e      	adds	r5, #14
 800a952:	b26d      	sxtb	r5, r5
        if (power < -17)
 800a954:	f115 0f11 	cmn.w	r5, #17
 800a958:	da01      	bge.n	800a95e <SUBGRF_SetTxParams+0xaa>
            power = -17;
 800a95a:	f06f 0510 	mvn.w	r5, #16
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 800a95e:	2118      	movs	r1, #24
 800a960:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 800a964:	f7ff fc42 	bl	800a1ec <SUBGRF_WriteRegister>
 800a968:	e7d5      	b.n	800a916 <SUBGRF_SetTxParams+0x62>
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 800a96a:	2301      	movs	r3, #1
 800a96c:	461a      	mov	r2, r3
 800a96e:	2100      	movs	r1, #0
 800a970:	2004      	movs	r0, #4
 800a972:	f7ff fed3 	bl	800a71c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800a976:	1b65      	subs	r5, r4, r5
 800a978:	350e      	adds	r5, #14
 800a97a:	b26d      	sxtb	r5, r5
 800a97c:	e7ea      	b.n	800a954 <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 800a97e:	2301      	movs	r3, #1
 800a980:	461a      	mov	r2, r3
 800a982:	2100      	movs	r1, #0
 800a984:	4618      	mov	r0, r3
 800a986:	f7ff fec9 	bl	800a71c <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 800a98a:	1b65      	subs	r5, r4, r5
 800a98c:	350d      	adds	r5, #13
 800a98e:	b26d      	sxtb	r5, r5
 800a990:	e7e0      	b.n	800a954 <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 800a992:	2301      	movs	r3, #1
 800a994:	2200      	movs	r2, #0
 800a996:	2105      	movs	r1, #5
 800a998:	2003      	movs	r0, #3
 800a99a:	f7ff febf 	bl	800a71c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800a99e:	1b65      	subs	r5, r4, r5
 800a9a0:	3516      	adds	r5, #22
 800a9a2:	b26d      	sxtb	r5, r5
 800a9a4:	e7ad      	b.n	800a902 <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	2103      	movs	r1, #3
 800a9ac:	2002      	movs	r0, #2
 800a9ae:	f7ff feb5 	bl	800a71c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800a9b2:	1b65      	subs	r5, r4, r5
 800a9b4:	3516      	adds	r5, #22
 800a9b6:	b26d      	sxtb	r5, r5
 800a9b8:	e7a3      	b.n	800a902 <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	2200      	movs	r2, #0
 800a9be:	2102      	movs	r1, #2
 800a9c0:	4608      	mov	r0, r1
 800a9c2:	f7ff feab 	bl	800a71c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800a9c6:	1b65      	subs	r5, r4, r5
 800a9c8:	350e      	adds	r5, #14
 800a9ca:	b26d      	sxtb	r5, r5
 800a9cc:	e799      	b.n	800a902 <SUBGRF_SetTxParams+0x4e>
	...

0800a9d0 <SUBGRF_SetModulationParams>:
{
 800a9d0:	b510      	push	{r4, lr}
 800a9d2:	b082      	sub	sp, #8
 800a9d4:	4604      	mov	r4, r0
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	9300      	str	r3, [sp, #0]
 800a9da:	9301      	str	r3, [sp, #4]
    if( PacketType != modulationParams->PacketType )
 800a9dc:	7800      	ldrb	r0, [r0, #0]
 800a9de:	4b3a      	ldr	r3, [pc, #232]	@ (800aac8 <SUBGRF_SetModulationParams+0xf8>)
 800a9e0:	781b      	ldrb	r3, [r3, #0]
 800a9e2:	4298      	cmp	r0, r3
 800a9e4:	d106      	bne.n	800a9f4 <SUBGRF_SetModulationParams+0x24>
    switch( modulationParams->PacketType )
 800a9e6:	7823      	ldrb	r3, [r4, #0]
 800a9e8:	2b03      	cmp	r3, #3
 800a9ea:	d82c      	bhi.n	800aa46 <SUBGRF_SetModulationParams+0x76>
 800a9ec:	e8df f003 	tbb	[pc, r3]
 800a9f0:	542d4205 	.word	0x542d4205
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800a9f4:	f7ff ff44 	bl	800a880 <SUBGRF_SetPacketType>
 800a9f8:	e7f5      	b.n	800a9e6 <SUBGRF_SetModulationParams+0x16>
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 800a9fa:	6862      	ldr	r2, [r4, #4]
 800a9fc:	4b33      	ldr	r3, [pc, #204]	@ (800aacc <SUBGRF_SetModulationParams+0xfc>)
 800a9fe:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800aa02:	0c1a      	lsrs	r2, r3, #16
 800aa04:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800aa08:	0a1a      	lsrs	r2, r3, #8
 800aa0a:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 800aa0e:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800aa12:	7b23      	ldrb	r3, [r4, #12]
 800aa14:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800aa18:	7b63      	ldrb	r3, [r4, #13]
 800aa1a:	f88d 3004 	strb.w	r3, [sp, #4]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800aa1e:	68a1      	ldr	r1, [r4, #8]
 800aa20:	4a2b      	ldr	r2, [pc, #172]	@ (800aad0 <SUBGRF_SetModulationParams+0x100>)
 800aa22:	2300      	movs	r3, #0
 800aa24:	0648      	lsls	r0, r1, #25
 800aa26:	09c9      	lsrs	r1, r1, #7
 800aa28:	f7f6 faf4 	bl	8001014 <__aeabi_uldivmod>
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800aa2c:	0c03      	lsrs	r3, r0, #16
 800aa2e:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800aa32:	0a03      	lsrs	r3, r0, #8
 800aa34:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[7] = ( tempVal& 0xFF );
 800aa38:	f88d 0007 	strb.w	r0, [sp, #7]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800aa3c:	2208      	movs	r2, #8
 800aa3e:	4669      	mov	r1, sp
 800aa40:	208b      	movs	r0, #139	@ 0x8b
 800aa42:	f7ff fca1 	bl	800a388 <SUBGRF_WriteCommand>
}
 800aa46:	b002      	add	sp, #8
 800aa48:	bd10      	pop	{r4, pc}
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800aa4a:	6922      	ldr	r2, [r4, #16]
 800aa4c:	4b1f      	ldr	r3, [pc, #124]	@ (800aacc <SUBGRF_SetModulationParams+0xfc>)
 800aa4e:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800aa52:	0c1a      	lsrs	r2, r3, #16
 800aa54:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800aa58:	0a1a      	lsrs	r2, r3, #8
 800aa5a:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 800aa5e:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800aa62:	7d23      	ldrb	r3, [r4, #20]
 800aa64:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800aa68:	2204      	movs	r2, #4
 800aa6a:	4669      	mov	r1, sp
 800aa6c:	208b      	movs	r0, #139	@ 0x8b
 800aa6e:	f7ff fc8b 	bl	800a388 <SUBGRF_WriteCommand>
        break;
 800aa72:	e7e8      	b.n	800aa46 <SUBGRF_SetModulationParams+0x76>
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800aa74:	7e23      	ldrb	r3, [r4, #24]
 800aa76:	f88d 3000 	strb.w	r3, [sp]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800aa7a:	7e63      	ldrb	r3, [r4, #25]
 800aa7c:	f88d 3001 	strb.w	r3, [sp, #1]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800aa80:	7ea3      	ldrb	r3, [r4, #26]
 800aa82:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800aa86:	7ee3      	ldrb	r3, [r4, #27]
 800aa88:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800aa8c:	2204      	movs	r2, #4
 800aa8e:	4669      	mov	r1, sp
 800aa90:	208b      	movs	r0, #139	@ 0x8b
 800aa92:	f7ff fc79 	bl	800a388 <SUBGRF_WriteCommand>
        break;
 800aa96:	e7d6      	b.n	800aa46 <SUBGRF_SetModulationParams+0x76>
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800aa98:	6862      	ldr	r2, [r4, #4]
 800aa9a:	4b0c      	ldr	r3, [pc, #48]	@ (800aacc <SUBGRF_SetModulationParams+0xfc>)
 800aa9c:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800aaa0:	0c1a      	lsrs	r2, r3, #16
 800aaa2:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800aaa6:	0a1a      	lsrs	r2, r3, #8
 800aaa8:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 800aaac:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800aab0:	7b23      	ldrb	r3, [r4, #12]
 800aab2:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800aab6:	7b63      	ldrb	r3, [r4, #13]
 800aab8:	f88d 3004 	strb.w	r3, [sp, #4]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800aabc:	2205      	movs	r2, #5
 800aabe:	4669      	mov	r1, sp
 800aac0:	208b      	movs	r0, #139	@ 0x8b
 800aac2:	f7ff fc61 	bl	800a388 <SUBGRF_WriteCommand>
}
 800aac6:	e7be      	b.n	800aa46 <SUBGRF_SetModulationParams+0x76>
 800aac8:	200059d9 	.word	0x200059d9
 800aacc:	3d090000 	.word	0x3d090000
 800aad0:	01e84800 	.word	0x01e84800

0800aad4 <SUBGRF_SetPacketParams>:
{
 800aad4:	b510      	push	{r4, lr}
 800aad6:	b084      	sub	sp, #16
 800aad8:	4604      	mov	r4, r0
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800aada:	2300      	movs	r3, #0
 800aadc:	9301      	str	r3, [sp, #4]
 800aade:	9302      	str	r3, [sp, #8]
 800aae0:	f88d 300c 	strb.w	r3, [sp, #12]
    if( PacketType != packetParams->PacketType )
 800aae4:	7800      	ldrb	r0, [r0, #0]
 800aae6:	4b31      	ldr	r3, [pc, #196]	@ (800abac <SUBGRF_SetPacketParams+0xd8>)
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	4298      	cmp	r0, r3
 800aaec:	d106      	bne.n	800aafc <SUBGRF_SetPacketParams+0x28>
    switch( packetParams->PacketType )
 800aaee:	7823      	ldrb	r3, [r4, #0]
 800aaf0:	2b03      	cmp	r3, #3
 800aaf2:	d82a      	bhi.n	800ab4a <SUBGRF_SetPacketParams+0x76>
 800aaf4:	e8df f003 	tbb	[pc, r3]
 800aaf8:	053f4405 	.word	0x053f4405
        SUBGRF_SetPacketType( packetParams->PacketType );
 800aafc:	f7ff fec0 	bl	800a880 <SUBGRF_SetPacketType>
 800ab00:	e7f5      	b.n	800aaee <SUBGRF_SetPacketParams+0x1a>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800ab02:	7a63      	ldrb	r3, [r4, #9]
 800ab04:	2bf1      	cmp	r3, #241	@ 0xf1
 800ab06:	d022      	beq.n	800ab4e <SUBGRF_SetPacketParams+0x7a>
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800ab08:	2bf2      	cmp	r3, #242	@ 0xf2
 800ab0a:	d02a      	beq.n	800ab62 <SUBGRF_SetPacketParams+0x8e>
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800ab0c:	8862      	ldrh	r2, [r4, #2]
 800ab0e:	0a11      	lsrs	r1, r2, #8
 800ab10:	f88d 1004 	strb.w	r1, [sp, #4]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800ab14:	f88d 2005 	strb.w	r2, [sp, #5]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800ab18:	7922      	ldrb	r2, [r4, #4]
 800ab1a:	f88d 2006 	strb.w	r2, [sp, #6]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800ab1e:	7962      	ldrb	r2, [r4, #5]
 800ab20:	f88d 2007 	strb.w	r2, [sp, #7]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800ab24:	79a2      	ldrb	r2, [r4, #6]
 800ab26:	f88d 2008 	strb.w	r2, [sp, #8]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800ab2a:	79e2      	ldrb	r2, [r4, #7]
 800ab2c:	f88d 2009 	strb.w	r2, [sp, #9]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800ab30:	7a22      	ldrb	r2, [r4, #8]
 800ab32:	f88d 200a 	strb.w	r2, [sp, #10]
        buf[7] = crcVal;
 800ab36:	f88d 300b 	strb.w	r3, [sp, #11]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800ab3a:	7aa3      	ldrb	r3, [r4, #10]
 800ab3c:	f88d 300c 	strb.w	r3, [sp, #12]
        n = 9;
 800ab40:	2209      	movs	r2, #9
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800ab42:	a901      	add	r1, sp, #4
 800ab44:	208c      	movs	r0, #140	@ 0x8c
 800ab46:	f7ff fc1f 	bl	800a388 <SUBGRF_WriteCommand>
}
 800ab4a:	b004      	add	sp, #16
 800ab4c:	bd10      	pop	{r4, pc}
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800ab4e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800ab52:	f7ff fbb8 	bl	800a2c6 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800ab56:	f248 0005 	movw	r0, #32773	@ 0x8005
 800ab5a:	f7ff fbc8 	bl	800a2ee <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800ab5e:	2302      	movs	r3, #2
 800ab60:	e7d4      	b.n	800ab0c <SUBGRF_SetPacketParams+0x38>
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800ab62:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 800ab66:	f7ff fbae 	bl	800a2c6 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800ab6a:	f241 0021 	movw	r0, #4129	@ 0x1021
 800ab6e:	f7ff fbbe 	bl	800a2ee <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800ab72:	2306      	movs	r3, #6
 800ab74:	e7ca      	b.n	800ab0c <SUBGRF_SetPacketParams+0x38>
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800ab76:	7b23      	ldrb	r3, [r4, #12]
 800ab78:	f88d 3004 	strb.w	r3, [sp, #4]
        n = 1;
 800ab7c:	2201      	movs	r2, #1
        break;
 800ab7e:	e7e0      	b.n	800ab42 <SUBGRF_SetPacketParams+0x6e>
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800ab80:	89e3      	ldrh	r3, [r4, #14]
 800ab82:	0a1a      	lsrs	r2, r3, #8
 800ab84:	f88d 2004 	strb.w	r2, [sp, #4]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800ab88:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800ab8c:	7c23      	ldrb	r3, [r4, #16]
 800ab8e:	4a08      	ldr	r2, [pc, #32]	@ (800abb0 <SUBGRF_SetPacketParams+0xdc>)
 800ab90:	7013      	strb	r3, [r2, #0]
 800ab92:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800ab96:	7c63      	ldrb	r3, [r4, #17]
 800ab98:	f88d 3007 	strb.w	r3, [sp, #7]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800ab9c:	7ca3      	ldrb	r3, [r4, #18]
 800ab9e:	f88d 3008 	strb.w	r3, [sp, #8]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800aba2:	7ce3      	ldrb	r3, [r4, #19]
 800aba4:	f88d 3009 	strb.w	r3, [sp, #9]
        n = 6;
 800aba8:	2206      	movs	r2, #6
        break;
 800abaa:	e7ca      	b.n	800ab42 <SUBGRF_SetPacketParams+0x6e>
 800abac:	200059d9 	.word	0x200059d9
 800abb0:	200059d8 	.word	0x200059d8

0800abb4 <SUBGRF_SetBufferBaseAddress>:
{
 800abb4:	b500      	push	{lr}
 800abb6:	b083      	sub	sp, #12
    buf[0] = txBaseAddress;
 800abb8:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = rxBaseAddress;
 800abbc:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800abc0:	2202      	movs	r2, #2
 800abc2:	a901      	add	r1, sp, #4
 800abc4:	208f      	movs	r0, #143	@ 0x8f
 800abc6:	f7ff fbdf 	bl	800a388 <SUBGRF_WriteCommand>
}
 800abca:	b003      	add	sp, #12
 800abcc:	f85d fb04 	ldr.w	pc, [sp], #4

0800abd0 <SUBGRF_ReadCommand>:
{
 800abd0:	b510      	push	{r4, lr}
 800abd2:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abd4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800abd8:	b672      	cpsid	i
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 800abda:	460a      	mov	r2, r1
 800abdc:	4601      	mov	r1, r0
 800abde:	4803      	ldr	r0, [pc, #12]	@ (800abec <SUBGRF_ReadCommand+0x1c>)
 800abe0:	f7fc f988 	bl	8006ef4 <HAL_SUBGHZ_ExecGetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abe4:	f384 8810 	msr	PRIMASK, r4
}
 800abe8:	bd10      	pop	{r4, pc}
 800abea:	bf00      	nop
 800abec:	20000fc0 	.word	0x20000fc0

0800abf0 <SUBGRF_GetRssiInst>:
{
 800abf0:	b500      	push	{lr}
 800abf2:	b083      	sub	sp, #12
    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800abf4:	2201      	movs	r2, #1
 800abf6:	a901      	add	r1, sp, #4
 800abf8:	2015      	movs	r0, #21
 800abfa:	f7ff ffe9 	bl	800abd0 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 800abfe:	f89d 0004 	ldrb.w	r0, [sp, #4]
 800ac02:	4240      	negs	r0, r0
}
 800ac04:	1040      	asrs	r0, r0, #1
 800ac06:	b003      	add	sp, #12
 800ac08:	f85d fb04 	ldr.w	pc, [sp], #4

0800ac0c <SUBGRF_GetRxBufferStatus>:
{
 800ac0c:	b530      	push	{r4, r5, lr}
 800ac0e:	b083      	sub	sp, #12
 800ac10:	4605      	mov	r5, r0
 800ac12:	460c      	mov	r4, r1
    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800ac14:	2202      	movs	r2, #2
 800ac16:	a901      	add	r1, sp, #4
 800ac18:	2013      	movs	r0, #19
 800ac1a:	f7ff ffd9 	bl	800abd0 <SUBGRF_ReadCommand>
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800ac1e:	f7ff fadf 	bl	800a1e0 <SUBGRF_GetPacketType>
 800ac22:	2801      	cmp	r0, #1
 800ac24:	d007      	beq.n	800ac36 <SUBGRF_GetRxBufferStatus+0x2a>
        *payloadLength = status[0];
 800ac26:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800ac2a:	702b      	strb	r3, [r5, #0]
    *rxStartBufferPointer = status[1];
 800ac2c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800ac30:	7023      	strb	r3, [r4, #0]
}
 800ac32:	b003      	add	sp, #12
 800ac34:	bd30      	pop	{r4, r5, pc}
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800ac36:	4b05      	ldr	r3, [pc, #20]	@ (800ac4c <SUBGRF_GetRxBufferStatus+0x40>)
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	b2db      	uxtb	r3, r3
 800ac3c:	2b01      	cmp	r3, #1
 800ac3e:	d1f2      	bne.n	800ac26 <SUBGRF_GetRxBufferStatus+0x1a>
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800ac40:	f240 7002 	movw	r0, #1794	@ 0x702
 800ac44:	f7ff fae6 	bl	800a214 <SUBGRF_ReadRegister>
 800ac48:	7028      	strb	r0, [r5, #0]
 800ac4a:	e7ef      	b.n	800ac2c <SUBGRF_GetRxBufferStatus+0x20>
 800ac4c:	200059d8 	.word	0x200059d8

0800ac50 <SUBGRF_GetPayload>:
{
 800ac50:	b570      	push	{r4, r5, r6, lr}
 800ac52:	b082      	sub	sp, #8
 800ac54:	4606      	mov	r6, r0
 800ac56:	460c      	mov	r4, r1
 800ac58:	4615      	mov	r5, r2
    uint8_t offset = 0;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_GetRxBufferStatus( size, &offset );
 800ac60:	f10d 0107 	add.w	r1, sp, #7
 800ac64:	4620      	mov	r0, r4
 800ac66:	f7ff ffd1 	bl	800ac0c <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800ac6a:	7822      	ldrb	r2, [r4, #0]
 800ac6c:	42aa      	cmp	r2, r5
 800ac6e:	d902      	bls.n	800ac76 <SUBGRF_GetPayload+0x26>
        return 1;
 800ac70:	2001      	movs	r0, #1
}
 800ac72:	b002      	add	sp, #8
 800ac74:	bd70      	pop	{r4, r5, r6, pc}
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800ac76:	4631      	mov	r1, r6
 800ac78:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800ac7c:	f7ff fb74 	bl	800a368 <SUBGRF_ReadBuffer>
    return 0;
 800ac80:	2000      	movs	r0, #0
 800ac82:	e7f6      	b.n	800ac72 <SUBGRF_GetPayload+0x22>

0800ac84 <SUBGRF_GetPacketStatus>:
{
 800ac84:	b510      	push	{r4, lr}
 800ac86:	b082      	sub	sp, #8
 800ac88:	4604      	mov	r4, r0
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800ac8a:	2203      	movs	r2, #3
 800ac8c:	a901      	add	r1, sp, #4
 800ac8e:	2014      	movs	r0, #20
 800ac90:	f7ff ff9e 	bl	800abd0 <SUBGRF_ReadCommand>
    pktStatus->packetType = SUBGRF_GetPacketType( );
 800ac94:	f7ff faa4 	bl	800a1e0 <SUBGRF_GetPacketType>
 800ac98:	7020      	strb	r0, [r4, #0]
    switch( pktStatus->packetType )
 800ac9a:	b148      	cbz	r0, 800acb0 <SUBGRF_GetPacketStatus+0x2c>
 800ac9c:	2801      	cmp	r0, #1
 800ac9e:	d018      	beq.n	800acd2 <SUBGRF_GetPacketStatus+0x4e>
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800aca0:	2214      	movs	r2, #20
 800aca2:	2100      	movs	r1, #0
 800aca4:	4620      	mov	r0, r4
 800aca6:	f000 fb22 	bl	800b2ee <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800acaa:	230f      	movs	r3, #15
 800acac:	7023      	strb	r3, [r4, #0]
}
 800acae:	e00e      	b.n	800acce <SUBGRF_GetPacketStatus+0x4a>
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800acb0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800acb4:	7123      	strb	r3, [r4, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800acb6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800acba:	425b      	negs	r3, r3
 800acbc:	105b      	asrs	r3, r3, #1
 800acbe:	71a3      	strb	r3, [r4, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800acc0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800acc4:	425b      	negs	r3, r3
 800acc6:	105b      	asrs	r3, r3, #1
 800acc8:	7163      	strb	r3, [r4, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800acca:	2300      	movs	r3, #0
 800accc:	60a3      	str	r3, [r4, #8]
}
 800acce:	b002      	add	sp, #8
 800acd0:	bd10      	pop	{r4, pc}
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800acd2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800acd6:	425b      	negs	r3, r3
 800acd8:	105b      	asrs	r3, r3, #1
 800acda:	7323      	strb	r3, [r4, #12]
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800acdc:	f99d 3005 	ldrsb.w	r3, [sp, #5]
 800ace0:	3302      	adds	r3, #2
 800ace2:	109b      	asrs	r3, r3, #2
 800ace4:	7363      	strb	r3, [r4, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800ace6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800acea:	425b      	negs	r3, r3
 800acec:	105b      	asrs	r3, r3, #1
 800acee:	73a3      	strb	r3, [r4, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800acf0:	4b01      	ldr	r3, [pc, #4]	@ (800acf8 <SUBGRF_GetPacketStatus+0x74>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	6123      	str	r3, [r4, #16]
            break;
 800acf6:	e7ea      	b.n	800acce <SUBGRF_GetPacketStatus+0x4a>
 800acf8:	200059d4 	.word	0x200059d4

0800acfc <SUBGRF_SetSwitch>:
{
 800acfc:	b510      	push	{r4, lr}
    if (rxtx == RFSWITCH_TX)
 800acfe:	2901      	cmp	r1, #1
 800ad00:	d003      	beq.n	800ad0a <SUBGRF_SetSwitch+0xe>
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800ad02:	2001      	movs	r0, #1
    RBI_ConfigRFSwitch(state);
 800ad04:	f7f9 ffc6 	bl	8004c94 <RBI_ConfigRFSwitch>
}
 800ad08:	bd10      	pop	{r4, pc}
 800ad0a:	4604      	mov	r4, r0
 800ad0c:	4608      	mov	r0, r1
        if (paSelect == RFO_LP)
 800ad0e:	2c01      	cmp	r4, #1
 800ad10:	d003      	beq.n	800ad1a <SUBGRF_SetSwitch+0x1e>
        if (paSelect == RFO_HP)
 800ad12:	2c02      	cmp	r4, #2
 800ad14:	d1f6      	bne.n	800ad04 <SUBGRF_SetSwitch+0x8>
            state = RBI_SWITCH_RFO_HP;
 800ad16:	2003      	movs	r0, #3
 800ad18:	e7f4      	b.n	800ad04 <SUBGRF_SetSwitch+0x8>
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800ad1a:	2004      	movs	r0, #4
 800ad1c:	f7ff fa8e 	bl	800a23c <Radio_SMPS_Set>
            state = RBI_SWITCH_RFO_LP;
 800ad20:	2002      	movs	r0, #2
 800ad22:	e7f6      	b.n	800ad12 <SUBGRF_SetSwitch+0x16>

0800ad24 <SUBGRF_SetRfTxPower>:
{
 800ad24:	b538      	push	{r3, r4, r5, lr}
 800ad26:	4604      	mov	r4, r0
    int32_t TxConfig = RBI_GetTxConfig();
 800ad28:	f7f9 ffb8 	bl	8004c9c <RBI_GetTxConfig>
    switch (TxConfig)
 800ad2c:	b148      	cbz	r0, 800ad42 <SUBGRF_SetRfTxPower+0x1e>
 800ad2e:	2802      	cmp	r0, #2
 800ad30:	d10d      	bne.n	800ad4e <SUBGRF_SetRfTxPower+0x2a>
            paSelect = RFO_HP;
 800ad32:	2502      	movs	r5, #2
    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800ad34:	2202      	movs	r2, #2
 800ad36:	4621      	mov	r1, r4
 800ad38:	4628      	mov	r0, r5
 800ad3a:	f7ff fdbb 	bl	800a8b4 <SUBGRF_SetTxParams>
}
 800ad3e:	4628      	mov	r0, r5
 800ad40:	bd38      	pop	{r3, r4, r5, pc}
            if (power > 15)
 800ad42:	2c0f      	cmp	r4, #15
 800ad44:	dc01      	bgt.n	800ad4a <SUBGRF_SetRfTxPower+0x26>
                paSelect = RFO_LP;
 800ad46:	2501      	movs	r5, #1
 800ad48:	e7f4      	b.n	800ad34 <SUBGRF_SetRfTxPower+0x10>
                paSelect = RFO_HP;
 800ad4a:	2502      	movs	r5, #2
 800ad4c:	e7f2      	b.n	800ad34 <SUBGRF_SetRfTxPower+0x10>
    switch (TxConfig)
 800ad4e:	2501      	movs	r5, #1
 800ad50:	e7f0      	b.n	800ad34 <SUBGRF_SetRfTxPower+0x10>

0800ad52 <SUBGRF_GetRadioWakeUpTime>:
}
 800ad52:	2001      	movs	r0, #1
 800ad54:	4770      	bx	lr
	...

0800ad58 <HAL_SUBGHZ_TxCpltCallback>:
{
 800ad58:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800ad5a:	4b02      	ldr	r3, [pc, #8]	@ (800ad64 <HAL_SUBGHZ_TxCpltCallback+0xc>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	2001      	movs	r0, #1
 800ad60:	4798      	blx	r3
}
 800ad62:	bd08      	pop	{r3, pc}
 800ad64:	200059cc 	.word	0x200059cc

0800ad68 <HAL_SUBGHZ_RxCpltCallback>:
{
 800ad68:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800ad6a:	4b02      	ldr	r3, [pc, #8]	@ (800ad74 <HAL_SUBGHZ_RxCpltCallback+0xc>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	2002      	movs	r0, #2
 800ad70:	4798      	blx	r3
}
 800ad72:	bd08      	pop	{r3, pc}
 800ad74:	200059cc 	.word	0x200059cc

0800ad78 <HAL_SUBGHZ_CRCErrorCallback>:
{
 800ad78:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800ad7a:	4b02      	ldr	r3, [pc, #8]	@ (800ad84 <HAL_SUBGHZ_CRCErrorCallback+0xc>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	2040      	movs	r0, #64	@ 0x40
 800ad80:	4798      	blx	r3
}
 800ad82:	bd08      	pop	{r3, pc}
 800ad84:	200059cc 	.word	0x200059cc

0800ad88 <HAL_SUBGHZ_CADStatusCallback>:
{
 800ad88:	b508      	push	{r3, lr}
    switch (cadstatus)
 800ad8a:	b139      	cbz	r1, 800ad9c <HAL_SUBGHZ_CADStatusCallback+0x14>
 800ad8c:	2901      	cmp	r1, #1
 800ad8e:	d109      	bne.n	800ada4 <HAL_SUBGHZ_CADStatusCallback+0x1c>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800ad90:	4b05      	ldr	r3, [pc, #20]	@ (800ada8 <HAL_SUBGHZ_CADStatusCallback+0x20>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800ad98:	4798      	blx	r3
}
 800ad9a:	e003      	b.n	800ada4 <HAL_SUBGHZ_CADStatusCallback+0x1c>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800ad9c:	4b02      	ldr	r3, [pc, #8]	@ (800ada8 <HAL_SUBGHZ_CADStatusCallback+0x20>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2080      	movs	r0, #128	@ 0x80
 800ada2:	4798      	blx	r3
}
 800ada4:	bd08      	pop	{r3, pc}
 800ada6:	bf00      	nop
 800ada8:	200059cc 	.word	0x200059cc

0800adac <HAL_SUBGHZ_RxTxTimeoutCallback>:
{
 800adac:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800adae:	4b03      	ldr	r3, [pc, #12]	@ (800adbc <HAL_SUBGHZ_RxTxTimeoutCallback+0x10>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800adb6:	4798      	blx	r3
}
 800adb8:	bd08      	pop	{r3, pc}
 800adba:	bf00      	nop
 800adbc:	200059cc 	.word	0x200059cc

0800adc0 <HAL_SUBGHZ_HeaderErrorCallback>:
{
 800adc0:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800adc2:	4b02      	ldr	r3, [pc, #8]	@ (800adcc <HAL_SUBGHZ_HeaderErrorCallback+0xc>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	2020      	movs	r0, #32
 800adc8:	4798      	blx	r3
}
 800adca:	bd08      	pop	{r3, pc}
 800adcc:	200059cc 	.word	0x200059cc

0800add0 <HAL_SUBGHZ_PreambleDetectedCallback>:
{
 800add0:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800add2:	4b02      	ldr	r3, [pc, #8]	@ (800addc <HAL_SUBGHZ_PreambleDetectedCallback+0xc>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	2004      	movs	r0, #4
 800add8:	4798      	blx	r3
}
 800adda:	bd08      	pop	{r3, pc}
 800addc:	200059cc 	.word	0x200059cc

0800ade0 <HAL_SUBGHZ_SyncWordValidCallback>:
{
 800ade0:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800ade2:	4b02      	ldr	r3, [pc, #8]	@ (800adec <HAL_SUBGHZ_SyncWordValidCallback+0xc>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	2008      	movs	r0, #8
 800ade8:	4798      	blx	r3
}
 800adea:	bd08      	pop	{r3, pc}
 800adec:	200059cc 	.word	0x200059cc

0800adf0 <HAL_SUBGHZ_HeaderValidCallback>:
{
 800adf0:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800adf2:	4b02      	ldr	r3, [pc, #8]	@ (800adfc <HAL_SUBGHZ_HeaderValidCallback+0xc>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	2010      	movs	r0, #16
 800adf8:	4798      	blx	r3
}
 800adfa:	bd08      	pop	{r3, pc}
 800adfc:	200059cc 	.word	0x200059cc

0800ae00 <HAL_SUBGHZ_LrFhssHopCallback>:
{
 800ae00:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 800ae02:	4b03      	ldr	r3, [pc, #12]	@ (800ae10 <HAL_SUBGHZ_LrFhssHopCallback+0x10>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800ae0a:	4798      	blx	r3
}
 800ae0c:	bd08      	pop	{r3, pc}
 800ae0e:	bf00      	nop
 800ae10:	200059cc 	.word	0x200059cc

0800ae14 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
    uint8_t i;

    if( bandwidth == 0 )
 800ae14:	4601      	mov	r1, r0
 800ae16:	b180      	cbz	r0, 800ae3a <SUBGRF_GetFskBandwidthRegValue+0x26>
    {
        return( 0x1F );
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800ae18:	2300      	movs	r3, #0
 800ae1a:	2b15      	cmp	r3, #21
 800ae1c:	d80c      	bhi.n	800ae38 <SUBGRF_GetFskBandwidthRegValue+0x24>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800ae1e:	4a08      	ldr	r2, [pc, #32]	@ (800ae40 <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 800ae20:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800ae24:	428a      	cmp	r2, r1
 800ae26:	d802      	bhi.n	800ae2e <SUBGRF_GetFskBandwidthRegValue+0x1a>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800ae28:	3301      	adds	r3, #1
 800ae2a:	b2db      	uxtb	r3, r3
 800ae2c:	e7f5      	b.n	800ae1a <SUBGRF_GetFskBandwidthRegValue+0x6>
        {
            return FskBandwidths[i].RegValue;
 800ae2e:	4a04      	ldr	r2, [pc, #16]	@ (800ae40 <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 800ae30:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ae34:	7918      	ldrb	r0, [r3, #4]
 800ae36:	4770      	bx	lr
        }
    }
    // ERROR: Value not found
    while( 1 );
 800ae38:	e7fe      	b.n	800ae38 <SUBGRF_GetFskBandwidthRegValue+0x24>
        return( 0x1F );
 800ae3a:	201f      	movs	r0, #31
}
 800ae3c:	4770      	bx	lr
 800ae3e:	bf00      	nop
 800ae40:	08010b2c 	.word	0x08010b2c

0800ae44 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 800ae44:	b570      	push	{r4, r5, r6, lr}
 800ae46:	b082      	sub	sp, #8
 800ae48:	4605      	mov	r5, r0
 800ae4a:	460c      	mov	r4, r1
  uint8_t BwMant[] = {4, 8, 10, 12};
 800ae4c:	4b1d      	ldr	r3, [pc, #116]	@ (800aec4 <SUBGRF_GetCFO+0x80>)
 800ae4e:	9301      	str	r3, [sp, #4]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800ae50:	f640 0007 	movw	r0, #2055	@ 0x807
 800ae54:	f7ff f9de 	bl	800a214 <SUBGRF_ReadRegister>
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 800ae58:	f3c0 03c1 	ubfx	r3, r0, #3, #2
 800ae5c:	3308      	adds	r3, #8
 800ae5e:	446b      	add	r3, sp
 800ae60:	f813 2c04 	ldrb.w	r2, [r3, #-4]
  uint8_t bandwidth_exp = reg & 0x7;
 800ae64:	f000 0307 	and.w	r3, r0, #7
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 800ae68:	3301      	adds	r3, #1
 800ae6a:	409a      	lsls	r2, r3
 800ae6c:	4b16      	ldr	r3, [pc, #88]	@ (800aec8 <SUBGRF_GetCFO+0x84>)
 800ae6e:	fbb3 f3f2 	udiv	r3, r3, r2
  uint32_t cf_osr = cf_fs / bitRate;
 800ae72:	fbb3 f0f5 	udiv	r0, r3, r5
  uint8_t interp = 1;
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 800ae76:	2807      	cmp	r0, #7
 800ae78:	d804      	bhi.n	800ae84 <SUBGRF_GetCFO+0x40>
  {
    interp = 2;
  }
  if (cf_osr * interp < 4)
 800ae7a:	0040      	lsls	r0, r0, #1
 800ae7c:	2803      	cmp	r0, #3
 800ae7e:	d91e      	bls.n	800aebe <SUBGRF_GetCFO+0x7a>
 800ae80:	2502      	movs	r5, #2
 800ae82:	e000      	b.n	800ae86 <SUBGRF_GetCFO+0x42>
  uint8_t interp = 1;
 800ae84:	2501      	movs	r5, #1
  {
    interp = 4;
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 800ae86:	fb03 f505 	mul.w	r5, r3, r5
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800ae8a:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 800ae8e:	f7ff f9c1 	bl	800a214 <SUBGRF_ReadRegister>
 800ae92:	0206      	lsls	r6, r0, #8
 800ae94:	f406 6670 	and.w	r6, r6, #3840	@ 0xf00
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800ae98:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 800ae9c:	f7ff f9ba 	bl	800a214 <SUBGRF_ReadRegister>
 800aea0:	4330      	orrs	r0, r6
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 800aea2:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 800aea6:	d003      	beq.n	800aeb0 <SUBGRF_GetCFO+0x6c>
  {
    cfo_bin |= 0xFFFFF000;
 800aea8:	ea6f 5000 	mvn.w	r0, r0, lsl #20
 800aeac:	ea6f 5010 	mvn.w	r0, r0, lsr #20
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800aeb0:	096d      	lsrs	r5, r5, #5
 800aeb2:	fb05 f000 	mul.w	r0, r5, r0
 800aeb6:	11c0      	asrs	r0, r0, #7
 800aeb8:	6020      	str	r0, [r4, #0]
}
 800aeba:	b002      	add	sp, #8
 800aebc:	bd70      	pop	{r4, r5, r6, pc}
    interp = 4;
 800aebe:	2504      	movs	r5, #4
 800aec0:	e7e1      	b.n	800ae86 <SUBGRF_GetCFO+0x42>
 800aec2:	bf00      	nop
 800aec4:	0c0a0804 	.word	0x0c0a0804
 800aec8:	01e84800 	.word	0x01e84800

0800aecc <RFW_TransmitLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 800aecc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aed0:	4770      	bx	lr

0800aed2 <RFW_ReceiveLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 800aed2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aed6:	4770      	bx	lr

0800aed8 <RFW_Init>:
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 800aed8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aedc:	4770      	bx	lr

0800aede <RFW_DeInit>:
void RFW_DeInit( void )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 800aede:	4770      	bx	lr

0800aee0 <RFW_Is_Init>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 800aee0:	2000      	movs	r0, #0
 800aee2:	4770      	bx	lr

0800aee4 <RFW_Is_LongPacketModeEnabled>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 800aee4:	2000      	movs	r0, #0
 800aee6:	4770      	bx	lr

0800aee8 <RFW_SetAntSwitch>:
void RFW_SetAntSwitch( uint8_t AntSwitch )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 800aee8:	4770      	bx	lr

0800aeea <RFW_TransmitInit>:

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
}
 800aeea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aeee:	4770      	bx	lr

0800aef0 <RFW_ReceiveInit>:
    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 800aef0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aef4:	4770      	bx	lr

0800aef6 <RFW_DeInit_TxLongPacket>:
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 800aef6:	4770      	bx	lr

0800aef8 <RFW_ReceivePayload>:
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 800aef8:	4770      	bx	lr

0800aefa <RFW_SetRadioModem>:
void RFW_SetRadioModem( RadioModems_t Modem )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 800aefa:	4770      	bx	lr

0800aefc <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 800aefc:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aefe:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800af02:	b672      	cpsid	i
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 800af04:	4b1e      	ldr	r3, [pc, #120]	@ (800af80 <TRACE_AllocateBufer+0x84>)
 800af06:	f8b3 e012 	ldrh.w	lr, [r3, #18]
 800af0a:	8a1a      	ldrh	r2, [r3, #16]
 800af0c:	4596      	cmp	lr, r2
 800af0e:	d011      	beq.n	800af34 <TRACE_AllocateBufer+0x38>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800af10:	4596      	cmp	lr, r2
 800af12:	d921      	bls.n	800af58 <TRACE_AllocateBufer+0x5c>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800af14:	f5ce 7300 	rsb	r3, lr, #512	@ 0x200
 800af18:	b29b      	uxth	r3, r3
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800af1a:	4283      	cmp	r3, r0
 800af1c:	d81f      	bhi.n	800af5e <TRACE_AllocateBufer+0x62>
 800af1e:	4282      	cmp	r2, r0
 800af20:	d91d      	bls.n	800af5e <TRACE_AllocateBufer+0x62>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800af22:	4b17      	ldr	r3, [pc, #92]	@ (800af80 <TRACE_AllocateBufer+0x84>)
 800af24:	2401      	movs	r4, #1
 800af26:	709c      	strb	r4, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800af28:	f8a3 e000 	strh.w	lr, [r3]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800af2c:	2400      	movs	r4, #0
 800af2e:	825c      	strh	r4, [r3, #18]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800af30:	4613      	mov	r3, r2
 800af32:	e014      	b.n	800af5e <TRACE_AllocateBufer+0x62>
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800af34:	f5ce 7300 	rsb	r3, lr, #512	@ 0x200
 800af38:	b29b      	uxth	r3, r3
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 800af3a:	4298      	cmp	r0, r3
 800af3c:	d30f      	bcc.n	800af5e <TRACE_AllocateBufer+0x62>
 800af3e:	4282      	cmp	r2, r0
 800af40:	d90d      	bls.n	800af5e <TRACE_AllocateBufer+0x62>
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800af42:	4b0f      	ldr	r3, [pc, #60]	@ (800af80 <TRACE_AllocateBufer+0x84>)
 800af44:	2401      	movs	r4, #1
 800af46:	709c      	strb	r4, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800af48:	f8a3 e000 	strh.w	lr, [r3]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 800af4c:	f04f 0e00 	mov.w	lr, #0
 800af50:	f8a3 e012 	strh.w	lr, [r3, #18]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800af54:	4613      	mov	r3, r2
 800af56:	e002      	b.n	800af5e <TRACE_AllocateBufer+0x62>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 800af58:	eba2 020e 	sub.w	r2, r2, lr
 800af5c:	b293      	uxth	r3, r2
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 800af5e:	4283      	cmp	r3, r0
 800af60:	d90a      	bls.n	800af78 <TRACE_AllocateBufer+0x7c>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800af62:	4a07      	ldr	r2, [pc, #28]	@ (800af80 <TRACE_AllocateBufer+0x84>)
 800af64:	8a53      	ldrh	r3, [r2, #18]
 800af66:	800b      	strh	r3, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 800af68:	4403      	add	r3, r0
 800af6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af6e:	8253      	strh	r3, [r2, #18]
    ret = 0;
 800af70:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800af72:	f38c 8810 	msr	PRIMASK, ip
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
}
 800af76:	bd10      	pop	{r4, pc}
  int16_t ret = -1;
 800af78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af7c:	e7f9      	b.n	800af72 <TRACE_AllocateBufer+0x76>
 800af7e:	bf00      	nop
 800af80:	20005cdc 	.word	0x20005cdc

0800af84 <TRACE_Lock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af84:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800af88:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 800af8a:	4a03      	ldr	r2, [pc, #12]	@ (800af98 <TRACE_Lock+0x14>)
 800af8c:	8ad3      	ldrh	r3, [r2, #22]
 800af8e:	3301      	adds	r3, #1
 800af90:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800af92:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800af96:	4770      	bx	lr
 800af98:	20005cdc 	.word	0x20005cdc

0800af9c <TRACE_UnLock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af9c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800afa0:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 800afa2:	4a03      	ldr	r2, [pc, #12]	@ (800afb0 <TRACE_UnLock+0x14>)
 800afa4:	8ad3      	ldrh	r3, [r2, #22]
 800afa6:	3b01      	subs	r3, #1
 800afa8:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800afaa:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800afae:	4770      	bx	lr
 800afb0:	20005cdc 	.word	0x20005cdc

0800afb4 <TRACE_IsLocked>:
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800afb4:	4b02      	ldr	r3, [pc, #8]	@ (800afc0 <TRACE_IsLocked+0xc>)
 800afb6:	8ad8      	ldrh	r0, [r3, #22]
}
 800afb8:	3800      	subs	r0, #0
 800afba:	bf18      	it	ne
 800afbc:	2001      	movne	r0, #1
 800afbe:	4770      	bx	lr
 800afc0:	20005cdc 	.word	0x20005cdc

0800afc4 <UTIL_ADV_TRACE_Init>:
{
 800afc4:	b508      	push	{r3, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800afc6:	2218      	movs	r2, #24
 800afc8:	2100      	movs	r1, #0
 800afca:	4807      	ldr	r0, [pc, #28]	@ (800afe8 <UTIL_ADV_TRACE_Init+0x24>)
 800afcc:	f000 f98f 	bl	800b2ee <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800afd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800afd4:	2100      	movs	r1, #0
 800afd6:	4805      	ldr	r0, [pc, #20]	@ (800afec <UTIL_ADV_TRACE_Init+0x28>)
 800afd8:	f000 f989 	bl	800b2ee <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800afdc:	4b04      	ldr	r3, [pc, #16]	@ (800aff0 <UTIL_ADV_TRACE_Init+0x2c>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	4804      	ldr	r0, [pc, #16]	@ (800aff4 <UTIL_ADV_TRACE_Init+0x30>)
 800afe2:	4798      	blx	r3
}
 800afe4:	bd08      	pop	{r3, pc}
 800afe6:	bf00      	nop
 800afe8:	20005cdc 	.word	0x20005cdc
 800afec:	20005adc 	.word	0x20005adc
 800aff0:	080109c4 	.word	0x080109c4
 800aff4:	0800b175 	.word	0x0800b175

0800aff8 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 800aff8:	4b01      	ldr	r3, [pc, #4]	@ (800b000 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x8>)
 800affa:	6058      	str	r0, [r3, #4]
}
 800affc:	4770      	bx	lr
 800affe:	bf00      	nop
 800b000:	20005cdc 	.word	0x20005cdc

0800b004 <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800b004:	4b01      	ldr	r3, [pc, #4]	@ (800b00c <UTIL_ADV_TRACE_SetVerboseLevel+0x8>)
 800b006:	7218      	strb	r0, [r3, #8]
}
 800b008:	4770      	bx	lr
 800b00a:	bf00      	nop
 800b00c:	20005cdc 	.word	0x20005cdc

0800b010 <TRACE_Send>:
{
 800b010:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b012:	f3ef 8310 	mrs	r3, PRIMASK
 800b016:	461c      	mov	r4, r3
  __ASM volatile ("cpsid i" : : : "memory");
 800b018:	b672      	cpsid	i
  if(TRACE_IsLocked() == 0u)
 800b01a:	f7ff ffcb 	bl	800afb4 <TRACE_IsLocked>
 800b01e:	b118      	cbz	r0, 800b028 <TRACE_Send+0x18>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b020:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 800b024:	2000      	movs	r0, #0
}
 800b026:	bd70      	pop	{r4, r5, r6, pc}
    TRACE_Lock();
 800b028:	f7ff ffac 	bl	800af84 <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 800b02c:	4b1c      	ldr	r3, [pc, #112]	@ (800b0a0 <TRACE_Send+0x90>)
 800b02e:	8a1a      	ldrh	r2, [r3, #16]
 800b030:	8a5b      	ldrh	r3, [r3, #18]
 800b032:	429a      	cmp	r2, r3
 800b034:	d02e      	beq.n	800b094 <TRACE_Send+0x84>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800b036:	491a      	ldr	r1, [pc, #104]	@ (800b0a0 <TRACE_Send+0x90>)
 800b038:	7889      	ldrb	r1, [r1, #2]
 800b03a:	2901      	cmp	r1, #1
 800b03c:	d017      	beq.n	800b06e <TRACE_Send+0x5e>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800b03e:	4a18      	ldr	r2, [pc, #96]	@ (800b0a0 <TRACE_Send+0x90>)
 800b040:	7892      	ldrb	r2, [r2, #2]
 800b042:	b932      	cbnz	r2, 800b052 <TRACE_Send+0x42>
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800b044:	4a16      	ldr	r2, [pc, #88]	@ (800b0a0 <TRACE_Send+0x90>)
 800b046:	8a12      	ldrh	r2, [r2, #16]
 800b048:	4293      	cmp	r3, r2
 800b04a:	d91e      	bls.n	800b08a <TRACE_Send+0x7a>
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800b04c:	1a9b      	subs	r3, r3, r2
 800b04e:	4a14      	ldr	r2, [pc, #80]	@ (800b0a0 <TRACE_Send+0x90>)
 800b050:	8293      	strh	r3, [r2, #20]
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800b052:	4e13      	ldr	r6, [pc, #76]	@ (800b0a0 <TRACE_Send+0x90>)
 800b054:	8a35      	ldrh	r5, [r6, #16]
 800b056:	4b13      	ldr	r3, [pc, #76]	@ (800b0a4 <TRACE_Send+0x94>)
 800b058:	441d      	add	r5, r3
 800b05a:	f384 8810 	msr	PRIMASK, r4
      UTIL_ADV_TRACE_PreSendHook();
 800b05e:	f7f7 fffd 	bl	800305c <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800b062:	4b11      	ldr	r3, [pc, #68]	@ (800b0a8 <TRACE_Send+0x98>)
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	8ab1      	ldrh	r1, [r6, #20]
 800b068:	4628      	mov	r0, r5
 800b06a:	4798      	blx	r3
 800b06c:	e7db      	b.n	800b026 <TRACE_Send+0x16>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800b06e:	480c      	ldr	r0, [pc, #48]	@ (800b0a0 <TRACE_Send+0x90>)
 800b070:	8801      	ldrh	r1, [r0, #0]
 800b072:	1a8a      	subs	r2, r1, r2
 800b074:	b292      	uxth	r2, r2
 800b076:	8282      	strh	r2, [r0, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800b078:	2102      	movs	r1, #2
 800b07a:	7081      	strb	r1, [r0, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 800b07c:	2100      	movs	r1, #0
 800b07e:	8001      	strh	r1, [r0, #0]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800b080:	2a00      	cmp	r2, #0
 800b082:	d1dc      	bne.n	800b03e <TRACE_Send+0x2e>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800b084:	7081      	strb	r1, [r0, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800b086:	8201      	strh	r1, [r0, #16]
 800b088:	e7d9      	b.n	800b03e <TRACE_Send+0x2e>
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800b08a:	f5c2 7200 	rsb	r2, r2, #512	@ 0x200
 800b08e:	4b04      	ldr	r3, [pc, #16]	@ (800b0a0 <TRACE_Send+0x90>)
 800b090:	829a      	strh	r2, [r3, #20]
 800b092:	e7de      	b.n	800b052 <TRACE_Send+0x42>
      TRACE_UnLock();
 800b094:	f7ff ff82 	bl	800af9c <TRACE_UnLock>
 800b098:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 800b09c:	2000      	movs	r0, #0
}
 800b09e:	e7c2      	b.n	800b026 <TRACE_Send+0x16>
 800b0a0:	20005cdc 	.word	0x20005cdc
 800b0a4:	20005adc 	.word	0x20005adc
 800b0a8:	080109c4 	.word	0x080109c4

0800b0ac <UTIL_ADV_TRACE_COND_FSend>:
{
 800b0ac:	b408      	push	{r3}
 800b0ae:	b530      	push	{r4, r5, lr}
 800b0b0:	b086      	sub	sp, #24
 800b0b2:	9c09      	ldr	r4, [sp, #36]	@ 0x24
  uint16_t timestamp_size = 0u;
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	f8ad 3002 	strh.w	r3, [sp, #2]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800b0ba:	4b2b      	ldr	r3, [pc, #172]	@ (800b168 <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 800b0bc:	7a1b      	ldrb	r3, [r3, #8]
 800b0be:	4283      	cmp	r3, r0
 800b0c0:	d34c      	bcc.n	800b15c <UTIL_ADV_TRACE_COND_FSend+0xb0>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800b0c2:	4b29      	ldr	r3, [pc, #164]	@ (800b168 <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 800b0c4:	68db      	ldr	r3, [r3, #12]
 800b0c6:	4399      	bics	r1, r3
 800b0c8:	d14b      	bne.n	800b162 <UTIL_ADV_TRACE_COND_FSend+0xb6>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 800b0ca:	4b27      	ldr	r3, [pc, #156]	@ (800b168 <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 800b0cc:	685b      	ldr	r3, [r3, #4]
 800b0ce:	b123      	cbz	r3, 800b0da <UTIL_ADV_TRACE_COND_FSend+0x2e>
 800b0d0:	b11a      	cbz	r2, 800b0da <UTIL_ADV_TRACE_COND_FSend+0x2e>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800b0d2:	f10d 0102 	add.w	r1, sp, #2
 800b0d6:	a801      	add	r0, sp, #4
 800b0d8:	4798      	blx	r3
  va_start( vaArgs, strFormat);
 800b0da:	ab0a      	add	r3, sp, #40	@ 0x28
 800b0dc:	9305      	str	r3, [sp, #20]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800b0de:	4622      	mov	r2, r4
 800b0e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b0e4:	4821      	ldr	r0, [pc, #132]	@ (800b16c <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 800b0e6:	f000 fc2f 	bl	800b948 <tiny_vsnprintf_like>
 800b0ea:	b285      	uxth	r5, r0
  TRACE_Lock();
 800b0ec:	f7ff ff4a 	bl	800af84 <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 800b0f0:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 800b0f4:	18e8      	adds	r0, r5, r3
 800b0f6:	4669      	mov	r1, sp
 800b0f8:	b280      	uxth	r0, r0
 800b0fa:	f7ff feff 	bl	800aefc <TRACE_AllocateBufer>
 800b0fe:	f1b0 3fff 	cmp.w	r0, #4294967295	@ 0xffffffff
 800b102:	d026      	beq.n	800b152 <UTIL_ADV_TRACE_COND_FSend+0xa6>
    for (idx = 0u; idx < timestamp_size; idx++)
 800b104:	2300      	movs	r3, #0
 800b106:	e00d      	b.n	800b124 <UTIL_ADV_TRACE_COND_FSend+0x78>
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800b108:	f8bd 2000 	ldrh.w	r2, [sp]
 800b10c:	f103 0118 	add.w	r1, r3, #24
 800b110:	4469      	add	r1, sp
 800b112:	f811 0c14 	ldrb.w	r0, [r1, #-20]
 800b116:	4916      	ldr	r1, [pc, #88]	@ (800b170 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 800b118:	5488      	strb	r0, [r1, r2]
      writepos = writepos + 1u;
 800b11a:	3201      	adds	r2, #1
 800b11c:	f8ad 2000 	strh.w	r2, [sp]
    for (idx = 0u; idx < timestamp_size; idx++)
 800b120:	3301      	adds	r3, #1
 800b122:	b29b      	uxth	r3, r3
 800b124:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800b128:	429a      	cmp	r2, r3
 800b12a:	d8ed      	bhi.n	800b108 <UTIL_ADV_TRACE_COND_FSend+0x5c>
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800b12c:	f8bd 0000 	ldrh.w	r0, [sp]
 800b130:	9b05      	ldr	r3, [sp, #20]
 800b132:	4622      	mov	r2, r4
 800b134:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b138:	4c0d      	ldr	r4, [pc, #52]	@ (800b170 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 800b13a:	4420      	add	r0, r4
 800b13c:	f000 fc04 	bl	800b948 <tiny_vsnprintf_like>
    TRACE_UnLock();
 800b140:	f7ff ff2c 	bl	800af9c <TRACE_UnLock>
    return TRACE_Send();
 800b144:	f7ff ff64 	bl	800b010 <TRACE_Send>
}
 800b148:	b006      	add	sp, #24
 800b14a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b14e:	b001      	add	sp, #4
 800b150:	4770      	bx	lr
  TRACE_UnLock();
 800b152:	f7ff ff23 	bl	800af9c <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 800b156:	f06f 0002 	mvn.w	r0, #2
 800b15a:	e7f5      	b.n	800b148 <UTIL_ADV_TRACE_COND_FSend+0x9c>
    return UTIL_ADV_TRACE_GIVEUP;
 800b15c:	f06f 0004 	mvn.w	r0, #4
 800b160:	e7f2      	b.n	800b148 <UTIL_ADV_TRACE_COND_FSend+0x9c>
    return UTIL_ADV_TRACE_REGIONMASKED;
 800b162:	f06f 0005 	mvn.w	r0, #5
 800b166:	e7ef      	b.n	800b148 <UTIL_ADV_TRACE_COND_FSend+0x9c>
 800b168:	20005cdc 	.word	0x20005cdc
 800b16c:	200059dc 	.word	0x200059dc
 800b170:	20005adc 	.word	0x20005adc

0800b174 <TRACE_TxCpltCallback>:
{
 800b174:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b176:	f3ef 8310 	mrs	r3, PRIMASK
 800b17a:	4619      	mov	r1, r3
  __ASM volatile ("cpsid i" : : : "memory");
 800b17c:	b672      	cpsid	i
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800b17e:	4b26      	ldr	r3, [pc, #152]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b180:	789b      	ldrb	r3, [r3, #2]
 800b182:	2b02      	cmp	r3, #2
 800b184:	d016      	beq.n	800b1b4 <TRACE_TxCpltCallback+0x40>
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800b186:	4a24      	ldr	r2, [pc, #144]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b188:	8a13      	ldrh	r3, [r2, #16]
 800b18a:	8a90      	ldrh	r0, [r2, #20]
 800b18c:	4403      	add	r3, r0
 800b18e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b192:	8213      	strh	r3, [r2, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800b194:	4b20      	ldr	r3, [pc, #128]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b196:	8a1a      	ldrh	r2, [r3, #16]
 800b198:	8a5b      	ldrh	r3, [r3, #18]
 800b19a:	429a      	cmp	r2, r3
 800b19c:	d003      	beq.n	800b1a6 <TRACE_TxCpltCallback+0x32>
 800b19e:	481e      	ldr	r0, [pc, #120]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b1a0:	8ac0      	ldrh	r0, [r0, #22]
 800b1a2:	2801      	cmp	r0, #1
 800b1a4:	d00b      	beq.n	800b1be <TRACE_TxCpltCallback+0x4a>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b1a6:	f381 8810 	msr	PRIMASK, r1
    UTIL_ADV_TRACE_PostSendHook();
 800b1aa:	f7f7 ff5d 	bl	8003068 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 800b1ae:	f7ff fef5 	bl	800af9c <TRACE_UnLock>
}
 800b1b2:	bd10      	pop	{r4, pc}
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800b1b4:	4b18      	ldr	r3, [pc, #96]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 800b1ba:	821a      	strh	r2, [r3, #16]
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
 800b1bc:	e7ea      	b.n	800b194 <TRACE_TxCpltCallback+0x20>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800b1be:	4816      	ldr	r0, [pc, #88]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b1c0:	7880      	ldrb	r0, [r0, #2]
 800b1c2:	2801      	cmp	r0, #1
 800b1c4:	d014      	beq.n	800b1f0 <TRACE_TxCpltCallback+0x7c>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800b1c6:	4a14      	ldr	r2, [pc, #80]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b1c8:	7892      	ldrb	r2, [r2, #2]
 800b1ca:	b932      	cbnz	r2, 800b1da <TRACE_TxCpltCallback+0x66>
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800b1cc:	4a12      	ldr	r2, [pc, #72]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b1ce:	8a12      	ldrh	r2, [r2, #16]
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d91b      	bls.n	800b20c <TRACE_TxCpltCallback+0x98>
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800b1d4:	1a9b      	subs	r3, r3, r2
 800b1d6:	4a10      	ldr	r2, [pc, #64]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b1d8:	8293      	strh	r3, [r2, #20]
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800b1da:	4b0f      	ldr	r3, [pc, #60]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b1dc:	8a18      	ldrh	r0, [r3, #16]
 800b1de:	4a0f      	ldr	r2, [pc, #60]	@ (800b21c <TRACE_TxCpltCallback+0xa8>)
 800b1e0:	4410      	add	r0, r2
 800b1e2:	f381 8810 	msr	PRIMASK, r1
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800b1e6:	4a0e      	ldr	r2, [pc, #56]	@ (800b220 <TRACE_TxCpltCallback+0xac>)
 800b1e8:	68d2      	ldr	r2, [r2, #12]
 800b1ea:	8a99      	ldrh	r1, [r3, #20]
 800b1ec:	4790      	blx	r2
 800b1ee:	e7e0      	b.n	800b1b2 <TRACE_TxCpltCallback+0x3e>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800b1f0:	4c09      	ldr	r4, [pc, #36]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b1f2:	8820      	ldrh	r0, [r4, #0]
 800b1f4:	1a82      	subs	r2, r0, r2
 800b1f6:	b292      	uxth	r2, r2
 800b1f8:	82a2      	strh	r2, [r4, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800b1fa:	2002      	movs	r0, #2
 800b1fc:	70a0      	strb	r0, [r4, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800b1fe:	2000      	movs	r0, #0
 800b200:	8020      	strh	r0, [r4, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800b202:	2a00      	cmp	r2, #0
 800b204:	d1df      	bne.n	800b1c6 <TRACE_TxCpltCallback+0x52>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800b206:	70a0      	strb	r0, [r4, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800b208:	8220      	strh	r0, [r4, #16]
 800b20a:	e7dc      	b.n	800b1c6 <TRACE_TxCpltCallback+0x52>
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800b20c:	f5c2 7200 	rsb	r2, r2, #512	@ 0x200
 800b210:	4b01      	ldr	r3, [pc, #4]	@ (800b218 <TRACE_TxCpltCallback+0xa4>)
 800b212:	829a      	strh	r2, [r3, #20]
 800b214:	e7e1      	b.n	800b1da <TRACE_TxCpltCallback+0x66>
 800b216:	bf00      	nop
 800b218:	20005cdc 	.word	0x20005cdc
 800b21c:	20005adc 	.word	0x20005adc
 800b220:	080109c4 	.word	0x080109c4

0800b224 <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800b224:	2300      	movs	r3, #0
 800b226:	4a02      	ldr	r2, [pc, #8]	@ (800b230 <UTIL_LPM_Init+0xc>)
 800b228:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800b22a:	4a02      	ldr	r2, [pc, #8]	@ (800b234 <UTIL_LPM_Init+0x10>)
 800b22c:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800b22e:	4770      	bx	lr
 800b230:	20005cf8 	.word	0x20005cf8
 800b234:	20005cf4 	.word	0x20005cf4

0800b238 <UTIL_LPM_SetStopMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b238:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b23c:	b672      	cpsid	i

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch( state )
 800b23e:	b141      	cbz	r1, 800b252 <UTIL_LPM_SetStopMode+0x1a>
 800b240:	2901      	cmp	r1, #1
 800b242:	d103      	bne.n	800b24c <UTIL_LPM_SetStopMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800b244:	4906      	ldr	r1, [pc, #24]	@ (800b260 <UTIL_LPM_SetStopMode+0x28>)
 800b246:	680a      	ldr	r2, [r1, #0]
 800b248:	4302      	orrs	r2, r0
 800b24a:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b24c:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800b250:	4770      	bx	lr
      StopModeDisable &= ( ~lpm_id_bm );
 800b252:	4903      	ldr	r1, [pc, #12]	@ (800b260 <UTIL_LPM_SetStopMode+0x28>)
 800b254:	680a      	ldr	r2, [r1, #0]
 800b256:	ea22 0200 	bic.w	r2, r2, r0
 800b25a:	600a      	str	r2, [r1, #0]
      break;
 800b25c:	e7f6      	b.n	800b24c <UTIL_LPM_SetStopMode+0x14>
 800b25e:	bf00      	nop
 800b260:	20005cf8 	.word	0x20005cf8

0800b264 <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b264:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b268:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 800b26a:	b141      	cbz	r1, 800b27e <UTIL_LPM_SetOffMode+0x1a>
 800b26c:	2901      	cmp	r1, #1
 800b26e:	d103      	bne.n	800b278 <UTIL_LPM_SetOffMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800b270:	4906      	ldr	r1, [pc, #24]	@ (800b28c <UTIL_LPM_SetOffMode+0x28>)
 800b272:	680a      	ldr	r2, [r1, #0]
 800b274:	4302      	orrs	r2, r0
 800b276:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b278:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800b27c:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 800b27e:	4903      	ldr	r1, [pc, #12]	@ (800b28c <UTIL_LPM_SetOffMode+0x28>)
 800b280:	680a      	ldr	r2, [r1, #0]
 800b282:	ea22 0200 	bic.w	r2, r2, r0
 800b286:	600a      	str	r2, [r1, #0]
      break;
 800b288:	e7f6      	b.n	800b278 <UTIL_LPM_SetOffMode+0x14>
 800b28a:	bf00      	nop
 800b28c:	20005cf4 	.word	0x20005cf4

0800b290 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 800b290:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b292:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b296:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 800b298:	4b0c      	ldr	r3, [pc, #48]	@ (800b2cc <UTIL_LPM_EnterLowPower+0x3c>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	b13b      	cbz	r3, 800b2ae <UTIL_LPM_EnterLowPower+0x1e>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 800b29e:	4d0c      	ldr	r5, [pc, #48]	@ (800b2d0 <UTIL_LPM_EnterLowPower+0x40>)
 800b2a0:	682b      	ldr	r3, [r5, #0]
 800b2a2:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800b2a4:	686b      	ldr	r3, [r5, #4]
 800b2a6:	4798      	blx	r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2a8:	f384 8810 	msr	PRIMASK, r4
      UTIL_PowerDriver.ExitOffMode( );
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 800b2ac:	bd38      	pop	{r3, r4, r5, pc}
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 800b2ae:	4b09      	ldr	r3, [pc, #36]	@ (800b2d4 <UTIL_LPM_EnterLowPower+0x44>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	b12b      	cbz	r3, 800b2c0 <UTIL_LPM_EnterLowPower+0x30>
        UTIL_PowerDriver.EnterStopMode( );
 800b2b4:	4d06      	ldr	r5, [pc, #24]	@ (800b2d0 <UTIL_LPM_EnterLowPower+0x40>)
 800b2b6:	68ab      	ldr	r3, [r5, #8]
 800b2b8:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 800b2ba:	68eb      	ldr	r3, [r5, #12]
 800b2bc:	4798      	blx	r3
 800b2be:	e7f3      	b.n	800b2a8 <UTIL_LPM_EnterLowPower+0x18>
      UTIL_PowerDriver.EnterOffMode( );
 800b2c0:	4d03      	ldr	r5, [pc, #12]	@ (800b2d0 <UTIL_LPM_EnterLowPower+0x40>)
 800b2c2:	692b      	ldr	r3, [r5, #16]
 800b2c4:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800b2c6:	696b      	ldr	r3, [r5, #20]
 800b2c8:	4798      	blx	r3
 800b2ca:	e7ed      	b.n	800b2a8 <UTIL_LPM_EnterLowPower+0x18>
 800b2cc:	20005cf8 	.word	0x20005cf8
 800b2d0:	0801096c 	.word	0x0801096c
 800b2d4:	20005cf4 	.word	0x20005cf4

0800b2d8 <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 800b2d8:	e004      	b.n	800b2e4 <UTIL_MEM_cpy_8+0xc>
    {
        *dst8++ = *src8++;
 800b2da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b2de:	f800 2b01 	strb.w	r2, [r0], #1
  while( size-- )
 800b2e2:	461a      	mov	r2, r3
 800b2e4:	1e53      	subs	r3, r2, #1
 800b2e6:	b29b      	uxth	r3, r3
 800b2e8:	2a00      	cmp	r2, #0
 800b2ea:	d1f6      	bne.n	800b2da <UTIL_MEM_cpy_8+0x2>
    }
}
 800b2ec:	4770      	bx	lr

0800b2ee <UTIL_MEM_set_8>:
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
 800b2ee:	e002      	b.n	800b2f6 <UTIL_MEM_set_8+0x8>
  {
    *dst8++ = value;
 800b2f0:	f800 1b01 	strb.w	r1, [r0], #1
  while( size-- )
 800b2f4:	461a      	mov	r2, r3
 800b2f6:	1e53      	subs	r3, r2, #1
 800b2f8:	b29b      	uxth	r3, r3
 800b2fa:	2a00      	cmp	r2, #0
 800b2fc:	d1f8      	bne.n	800b2f0 <UTIL_MEM_set_8+0x2>
  }
}
 800b2fe:	4770      	bx	lr

0800b300 <UTIL_SEQ_SetTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b300:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b304:	b672      	cpsid	i

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskSet |= TaskId_bm;
 800b306:	4a06      	ldr	r2, [pc, #24]	@ (800b320 <UTIL_SEQ_SetTask+0x20>)
 800b308:	6813      	ldr	r3, [r2, #0]
 800b30a:	4303      	orrs	r3, r0
 800b30c:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800b30e:	4a05      	ldr	r2, [pc, #20]	@ (800b324 <UTIL_SEQ_SetTask+0x24>)
 800b310:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
 800b314:	4303      	orrs	r3, r0
 800b316:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b31a:	f38c 8810 	msr	PRIMASK, ip

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 800b31e:	4770      	bx	lr
 800b320:	20005d18 	.word	0x20005d18
 800b324:	20005cfc 	.word	0x20005cfc

0800b328 <UTIL_SEQ_PreIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 800b328:	4770      	bx	lr

0800b32a <UTIL_SEQ_PostIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 800b32a:	4770      	bx	lr

0800b32c <SEQ_BitPosition>:
uint8_t SEQ_BitPosition(uint32_t Value)
{
uint8_t n = 0U;
uint32_t lvalue = Value;

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800b32c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b330:	d216      	bcs.n	800b360 <SEQ_BitPosition+0x34>
 800b332:	0400      	lsls	r0, r0, #16
 800b334:	2310      	movs	r3, #16
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800b336:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800b33a:	d202      	bcs.n	800b342 <SEQ_BitPosition+0x16>
 800b33c:	3308      	adds	r3, #8
 800b33e:	b2db      	uxtb	r3, r3
 800b340:	0200      	lsls	r0, r0, #8
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800b342:	f1b0 5f80 	cmp.w	r0, #268435456	@ 0x10000000
 800b346:	d202      	bcs.n	800b34e <SEQ_BitPosition+0x22>
 800b348:	3304      	adds	r3, #4
 800b34a:	b2db      	uxtb	r3, r3
 800b34c:	0100      	lsls	r0, r0, #4

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800b34e:	0f00      	lsrs	r0, r0, #28
 800b350:	4a04      	ldr	r2, [pc, #16]	@ (800b364 <SEQ_BitPosition+0x38>)
 800b352:	5c10      	ldrb	r0, [r2, r0]
 800b354:	4418      	add	r0, r3
 800b356:	b2c0      	uxtb	r0, r0

  return (uint8_t)(31U-n);
 800b358:	f1c0 001f 	rsb	r0, r0, #31
}
 800b35c:	b2c0      	uxtb	r0, r0
 800b35e:	4770      	bx	lr
uint8_t n = 0U;
 800b360:	2300      	movs	r3, #0
 800b362:	e7e8      	b.n	800b336 <SEQ_BitPosition+0xa>
 800b364:	08010bdc 	.word	0x08010bdc

0800b368 <UTIL_SEQ_Run>:
{
 800b368:	b570      	push	{r4, r5, r6, lr}
  super_mask_backup = SuperMask;
 800b36a:	4b42      	ldr	r3, [pc, #264]	@ (800b474 <UTIL_SEQ_Run+0x10c>)
 800b36c:	681c      	ldr	r4, [r3, #0]
  SuperMask &= Mask_bm;
 800b36e:	4020      	ands	r0, r4
 800b370:	6018      	str	r0, [r3, #0]
  local_taskset = TaskSet;
 800b372:	4b41      	ldr	r3, [pc, #260]	@ (800b478 <UTIL_SEQ_Run+0x110>)
 800b374:	681a      	ldr	r2, [r3, #0]
  local_evtset = EvtSet;
 800b376:	4b41      	ldr	r3, [pc, #260]	@ (800b47c <UTIL_SEQ_Run+0x114>)
 800b378:	681b      	ldr	r3, [r3, #0]
  local_taskmask = TaskMask;
 800b37a:	4941      	ldr	r1, [pc, #260]	@ (800b480 <UTIL_SEQ_Run+0x118>)
 800b37c:	6808      	ldr	r0, [r1, #0]
  local_evtwaited =  EvtWaited;
 800b37e:	4941      	ldr	r1, [pc, #260]	@ (800b484 <UTIL_SEQ_Run+0x11c>)
 800b380:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800b382:	e02f      	b.n	800b3e4 <UTIL_SEQ_Run+0x7c>
      counter++;
 800b384:	3301      	adds	r3, #1
 800b386:	e034      	b.n	800b3f2 <UTIL_SEQ_Run+0x8a>
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800b388:	4d3f      	ldr	r5, [pc, #252]	@ (800b488 <UTIL_SEQ_Run+0x120>)
 800b38a:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800b38e:	6868      	ldr	r0, [r5, #4]
 800b390:	4010      	ands	r0, r2
 800b392:	f7ff ffcb 	bl	800b32c <SEQ_BitPosition>
 800b396:	4e3d      	ldr	r6, [pc, #244]	@ (800b48c <UTIL_SEQ_Run+0x124>)
 800b398:	6030      	str	r0, [r6, #0]
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800b39a:	686a      	ldr	r2, [r5, #4]
 800b39c:	2301      	movs	r3, #1
 800b39e:	fa03 f000 	lsl.w	r0, r3, r0
 800b3a2:	ea22 0200 	bic.w	r2, r2, r0
 800b3a6:	606a      	str	r2, [r5, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b3a8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b3ac:	b672      	cpsid	i
    TaskSet &= ~(1U << CurrentTaskIdx);
 800b3ae:	6832      	ldr	r2, [r6, #0]
 800b3b0:	fa03 f202 	lsl.w	r2, r3, r2
 800b3b4:	43d6      	mvns	r6, r2
 800b3b6:	4d30      	ldr	r5, [pc, #192]	@ (800b478 <UTIL_SEQ_Run+0x110>)
 800b3b8:	6828      	ldr	r0, [r5, #0]
 800b3ba:	ea20 0202 	bic.w	r2, r0, r2
 800b3be:	602a      	str	r2, [r5, #0]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d12d      	bne.n	800b420 <UTIL_SEQ_Run+0xb8>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b3c4:	f381 8810 	msr	PRIMASK, r1
    TaskCb[CurrentTaskIdx]( );
 800b3c8:	4b30      	ldr	r3, [pc, #192]	@ (800b48c <UTIL_SEQ_Run+0x124>)
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	4b30      	ldr	r3, [pc, #192]	@ (800b490 <UTIL_SEQ_Run+0x128>)
 800b3ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3d2:	4798      	blx	r3
    local_taskset = TaskSet;
 800b3d4:	4b28      	ldr	r3, [pc, #160]	@ (800b478 <UTIL_SEQ_Run+0x110>)
 800b3d6:	681a      	ldr	r2, [r3, #0]
    local_evtset = EvtSet;
 800b3d8:	4b28      	ldr	r3, [pc, #160]	@ (800b47c <UTIL_SEQ_Run+0x114>)
 800b3da:	681b      	ldr	r3, [r3, #0]
    local_taskmask = TaskMask;
 800b3dc:	4928      	ldr	r1, [pc, #160]	@ (800b480 <UTIL_SEQ_Run+0x118>)
 800b3de:	6808      	ldr	r0, [r1, #0]
    local_evtwaited = EvtWaited;
 800b3e0:	4928      	ldr	r1, [pc, #160]	@ (800b484 <UTIL_SEQ_Run+0x11c>)
 800b3e2:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800b3e4:	4002      	ands	r2, r0
 800b3e6:	4d23      	ldr	r5, [pc, #140]	@ (800b474 <UTIL_SEQ_Run+0x10c>)
 800b3e8:	682d      	ldr	r5, [r5, #0]
 800b3ea:	422a      	tst	r2, r5
 800b3ec:	d020      	beq.n	800b430 <UTIL_SEQ_Run+0xc8>
 800b3ee:	400b      	ands	r3, r1
 800b3f0:	d11e      	bne.n	800b430 <UTIL_SEQ_Run+0xc8>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800b3f2:	4a25      	ldr	r2, [pc, #148]	@ (800b488 <UTIL_SEQ_Run+0x120>)
 800b3f4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b3f8:	4002      	ands	r2, r0
 800b3fa:	422a      	tst	r2, r5
 800b3fc:	d0c2      	beq.n	800b384 <UTIL_SEQ_Run+0x1c>
    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800b3fe:	4922      	ldr	r1, [pc, #136]	@ (800b488 <UTIL_SEQ_Run+0x120>)
 800b400:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 800b404:	4002      	ands	r2, r0
 800b406:	402a      	ands	r2, r5
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800b408:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b40c:	6849      	ldr	r1, [r1, #4]
 800b40e:	4211      	tst	r1, r2
 800b410:	d1ba      	bne.n	800b388 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800b412:	491d      	ldr	r1, [pc, #116]	@ (800b488 <UTIL_SEQ_Run+0x120>)
 800b414:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b418:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b41c:	6048      	str	r0, [r1, #4]
 800b41e:	e7b3      	b.n	800b388 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800b420:	3b01      	subs	r3, #1
 800b422:	4819      	ldr	r0, [pc, #100]	@ (800b488 <UTIL_SEQ_Run+0x120>)
 800b424:	f850 2033 	ldr.w	r2, [r0, r3, lsl #3]
 800b428:	4032      	ands	r2, r6
 800b42a:	f840 2033 	str.w	r2, [r0, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800b42e:	e7c7      	b.n	800b3c0 <UTIL_SEQ_Run+0x58>
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800b430:	4b16      	ldr	r3, [pc, #88]	@ (800b48c <UTIL_SEQ_Run+0x124>)
 800b432:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b436:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800b438:	f7ff ff76 	bl	800b328 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b43c:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b440:	b672      	cpsid	i
  local_taskset = TaskSet;
 800b442:	4b0d      	ldr	r3, [pc, #52]	@ (800b478 <UTIL_SEQ_Run+0x110>)
 800b444:	681b      	ldr	r3, [r3, #0]
  local_evtset = EvtSet;
 800b446:	4a0d      	ldr	r2, [pc, #52]	@ (800b47c <UTIL_SEQ_Run+0x114>)
 800b448:	6811      	ldr	r1, [r2, #0]
  local_taskmask = TaskMask;
 800b44a:	4a0d      	ldr	r2, [pc, #52]	@ (800b480 <UTIL_SEQ_Run+0x118>)
 800b44c:	6812      	ldr	r2, [r2, #0]
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800b44e:	4013      	ands	r3, r2
 800b450:	4a08      	ldr	r2, [pc, #32]	@ (800b474 <UTIL_SEQ_Run+0x10c>)
 800b452:	6812      	ldr	r2, [r2, #0]
 800b454:	4213      	tst	r3, r2
 800b456:	d103      	bne.n	800b460 <UTIL_SEQ_Run+0xf8>
    if ((local_evtset & EvtWaited)== 0U)
 800b458:	4b0a      	ldr	r3, [pc, #40]	@ (800b484 <UTIL_SEQ_Run+0x11c>)
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	420b      	tst	r3, r1
 800b45e:	d006      	beq.n	800b46e <UTIL_SEQ_Run+0x106>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b460:	f385 8810 	msr	PRIMASK, r5
  UTIL_SEQ_PostIdle( );
 800b464:	f7ff ff61 	bl	800b32a <UTIL_SEQ_PostIdle>
  SuperMask = super_mask_backup;
 800b468:	4b02      	ldr	r3, [pc, #8]	@ (800b474 <UTIL_SEQ_Run+0x10c>)
 800b46a:	601c      	str	r4, [r3, #0]
}
 800b46c:	bd70      	pop	{r4, r5, r6, pc}
      UTIL_SEQ_Idle( );
 800b46e:	f7f7 fdf1 	bl	8003054 <UTIL_SEQ_Idle>
 800b472:	e7f5      	b.n	800b460 <UTIL_SEQ_Run+0xf8>
 800b474:	200000f0 	.word	0x200000f0
 800b478:	20005d18 	.word	0x20005d18
 800b47c:	20005d14 	.word	0x20005d14
 800b480:	200000f4 	.word	0x200000f4
 800b484:	20005d10 	.word	0x20005d10
 800b488:	20005cfc 	.word	0x20005cfc
 800b48c:	20005d0c 	.word	0x20005d0c
 800b490:	20005d04 	.word	0x20005d04

0800b494 <UTIL_SEQ_RegTask>:
{
 800b494:	b538      	push	{r3, r4, r5, lr}
 800b496:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b498:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b49c:	b672      	cpsid	i
  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800b49e:	f7ff ff45 	bl	800b32c <SEQ_BitPosition>
 800b4a2:	4b03      	ldr	r3, [pc, #12]	@ (800b4b0 <UTIL_SEQ_RegTask+0x1c>)
 800b4a4:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b4a8:	f385 8810 	msr	PRIMASK, r5
}
 800b4ac:	bd38      	pop	{r3, r4, r5, pc}
 800b4ae:	bf00      	nop
 800b4b0:	20005d04 	.word	0x20005d04

0800b4b4 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 800b4b4:	b082      	sub	sp, #8
 800b4b6:	b082      	sub	sp, #8
 800b4b8:	f10d 0c08 	add.w	ip, sp, #8
 800b4bc:	e90c 0006 	stmdb	ip, {r1, r2}
 800b4c0:	9303      	str	r3, [sp, #12]
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	6002      	str	r2, [r0, #0]
 800b4c6:	8082      	strh	r2, [r0, #4]

  c.Seconds = a.Seconds + b.Seconds;
 800b4c8:	440b      	add	r3, r1
 800b4ca:	6003      	str	r3, [r0, #0]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 800b4cc:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 800b4d0:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 800b4d4:	440a      	add	r2, r1
 800b4d6:	b291      	uxth	r1, r2
 800b4d8:	b212      	sxth	r2, r2
 800b4da:	8082      	strh	r2, [r0, #4]
  if( c.SubSeconds >= 1000 )
 800b4dc:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 800b4e0:	db04      	blt.n	800b4ec <SysTimeAdd+0x38>
  {
    c.Seconds++;
 800b4e2:	3301      	adds	r3, #1
 800b4e4:	6003      	str	r3, [r0, #0]
    c.SubSeconds -= 1000;
 800b4e6:	f5a1 717a 	sub.w	r1, r1, #1000	@ 0x3e8
 800b4ea:	8081      	strh	r1, [r0, #4]
  }
  return c;
}
 800b4ec:	b002      	add	sp, #8
 800b4ee:	b002      	add	sp, #8
 800b4f0:	4770      	bx	lr
	...

0800b4f4 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800b4f4:	b530      	push	{r4, r5, lr}
 800b4f6:	b087      	sub	sp, #28
 800b4f8:	4604      	mov	r4, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	9304      	str	r3, [sp, #16]
 800b4fe:	f8ad 3014 	strh.w	r3, [sp, #20]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 800b502:	6003      	str	r3, [r0, #0]
 800b504:	8083      	strh	r3, [r0, #4]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800b506:	4d0b      	ldr	r5, [pc, #44]	@ (800b534 <SysTimeGet+0x40>)
 800b508:	692b      	ldr	r3, [r5, #16]
 800b50a:	a805      	add	r0, sp, #20
 800b50c:	4798      	blx	r3
 800b50e:	9004      	str	r0, [sp, #16]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800b510:	68eb      	ldr	r3, [r5, #12]
 800b512:	4798      	blx	r3
 800b514:	f8ad 000c 	strh.w	r0, [sp, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800b518:	686b      	ldr	r3, [r5, #4]
 800b51a:	4798      	blx	r3
 800b51c:	9002      	str	r0, [sp, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 800b51e:	9b05      	ldr	r3, [sp, #20]
 800b520:	9300      	str	r3, [sp, #0]
 800b522:	9b04      	ldr	r3, [sp, #16]
 800b524:	aa02      	add	r2, sp, #8
 800b526:	ca06      	ldmia	r2, {r1, r2}
 800b528:	4620      	mov	r0, r4
 800b52a:	f7ff ffc3 	bl	800b4b4 <SysTimeAdd>

  return sysTime;
}
 800b52e:	4620      	mov	r0, r4
 800b530:	b007      	add	sp, #28
 800b532:	bd30      	pop	{r4, r5, pc}
 800b534:	08010984 	.word	0x08010984

0800b538 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 800b538:	b508      	push	{r3, lr}
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800b53a:	4b03      	ldr	r3, [pc, #12]	@ (800b548 <UTIL_TIMER_Init+0x10>)
 800b53c:	2200      	movs	r2, #0
 800b53e:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800b540:	4b02      	ldr	r3, [pc, #8]	@ (800b54c <UTIL_TIMER_Init+0x14>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4798      	blx	r3
}
 800b546:	bd08      	pop	{r3, pc}
 800b548:	20005d1c 	.word	0x20005d1c
 800b54c:	08010998 	.word	0x08010998

0800b550 <UTIL_TIMER_Create>:
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
  if((TimerObject != NULL) && (Callback != NULL))
 800b550:	b1a8      	cbz	r0, 800b57e <UTIL_TIMER_Create+0x2e>
{
 800b552:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b554:	4617      	mov	r7, r2
 800b556:	461e      	mov	r6, r3
 800b558:	4604      	mov	r4, r0
  if((TimerObject != NULL) && (Callback != NULL))
 800b55a:	b193      	cbz	r3, 800b582 <UTIL_TIMER_Create+0x32>
  {
    TimerObject->Timestamp = 0U;
 800b55c:	2500      	movs	r5, #0
 800b55e:	6005      	str	r5, [r0, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800b560:	4b09      	ldr	r3, [pc, #36]	@ (800b588 <UTIL_TIMER_Create+0x38>)
 800b562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b564:	4608      	mov	r0, r1
 800b566:	4798      	blx	r3
 800b568:	6060      	str	r0, [r4, #4]
    TimerObject->IsPending = 0U;
 800b56a:	7225      	strb	r5, [r4, #8]
    TimerObject->IsRunning = 0U;
 800b56c:	7265      	strb	r5, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 800b56e:	72a5      	strb	r5, [r4, #10]
    TimerObject->Callback = Callback;
 800b570:	60e6      	str	r6, [r4, #12]
    TimerObject->argument = Argument;
 800b572:	9b06      	ldr	r3, [sp, #24]
 800b574:	6123      	str	r3, [r4, #16]
    TimerObject->Mode = Mode;
 800b576:	72e7      	strb	r7, [r4, #11]
    TimerObject->Next = NULL;
 800b578:	6165      	str	r5, [r4, #20]
    return UTIL_TIMER_OK;
 800b57a:	4628      	mov	r0, r5
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
  }
}
 800b57c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return UTIL_TIMER_INVALID_PARAM;
 800b57e:	2001      	movs	r0, #1
}
 800b580:	4770      	bx	lr
    return UTIL_TIMER_INVALID_PARAM;
 800b582:	2001      	movs	r0, #1
 800b584:	e7fa      	b.n	800b57c <UTIL_TIMER_Create+0x2c>
 800b586:	bf00      	nop
 800b588:	08010998 	.word	0x08010998

0800b58c <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800b58c:	b510      	push	{r4, lr}
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800b58e:	4c03      	ldr	r4, [pc, #12]	@ (800b59c <UTIL_TIMER_GetCurrentTime+0x10>)
 800b590:	69e3      	ldr	r3, [r4, #28]
 800b592:	4798      	blx	r3
  return  UTIL_TimerDriver.Tick2ms(now);
 800b594:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b596:	4798      	blx	r3
}
 800b598:	bd10      	pop	{r4, pc}
 800b59a:	bf00      	nop
 800b59c:	08010998 	.word	0x08010998

0800b5a0 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800b5a0:	b570      	push	{r4, r5, r6, lr}
 800b5a2:	4606      	mov	r6, r0
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800b5a4:	4d05      	ldr	r5, [pc, #20]	@ (800b5bc <UTIL_TIMER_GetElapsedTime+0x1c>)
 800b5a6:	69eb      	ldr	r3, [r5, #28]
 800b5a8:	4798      	blx	r3
 800b5aa:	4604      	mov	r4, r0
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800b5ac:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800b5ae:	4630      	mov	r0, r6
 800b5b0:	4798      	blx	r3
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800b5b2:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800b5b4:	1a20      	subs	r0, r4, r0
 800b5b6:	4798      	blx	r3
}
 800b5b8:	bd70      	pop	{r4, r5, r6, pc}
 800b5ba:	bf00      	nop
 800b5bc:	08010998 	.word	0x08010998

0800b5c0 <TimerExists>:
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b5c0:	4b05      	ldr	r3, [pc, #20]	@ (800b5d8 <TimerExists+0x18>)
 800b5c2:	681b      	ldr	r3, [r3, #0]

  while( cur != NULL )
 800b5c4:	e000      	b.n	800b5c8 <TimerExists+0x8>
  {
    if( cur == TimerObject )
    {
      return true;
    }
    cur = cur->Next;
 800b5c6:	695b      	ldr	r3, [r3, #20]
  while( cur != NULL )
 800b5c8:	b11b      	cbz	r3, 800b5d2 <TimerExists+0x12>
    if( cur == TimerObject )
 800b5ca:	4283      	cmp	r3, r0
 800b5cc:	d1fb      	bne.n	800b5c6 <TimerExists+0x6>
      return true;
 800b5ce:	2001      	movs	r0, #1
  }
  return false;
}
 800b5d0:	4770      	bx	lr
  return false;
 800b5d2:	2000      	movs	r0, #0
 800b5d4:	4770      	bx	lr
 800b5d6:	bf00      	nop
 800b5d8:	20005d1c 	.word	0x20005d1c

0800b5dc <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800b5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5de:	4604      	mov	r4, r0
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800b5e0:	4e09      	ldr	r6, [pc, #36]	@ (800b608 <TimerSetTimeout+0x2c>)
 800b5e2:	6a33      	ldr	r3, [r6, #32]
 800b5e4:	4798      	blx	r3
 800b5e6:	4605      	mov	r5, r0
  TimerObject->IsPending = 1;
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	7223      	strb	r3, [r4, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800b5ec:	6827      	ldr	r7, [r4, #0]
 800b5ee:	69b6      	ldr	r6, [r6, #24]
 800b5f0:	47b0      	blx	r6
 800b5f2:	4428      	add	r0, r5
 800b5f4:	4287      	cmp	r7, r0
 800b5f6:	d202      	bcs.n	800b5fe <TimerSetTimeout+0x22>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800b5f8:	47b0      	blx	r6
 800b5fa:	4428      	add	r0, r5
 800b5fc:	6020      	str	r0, [r4, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800b5fe:	4b02      	ldr	r3, [pc, #8]	@ (800b608 <TimerSetTimeout+0x2c>)
 800b600:	689b      	ldr	r3, [r3, #8]
 800b602:	6820      	ldr	r0, [r4, #0]
 800b604:	4798      	blx	r3
}
 800b606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b608:	08010998 	.word	0x08010998

0800b60c <UTIL_TIMER_Stop>:
  if (NULL != TimerObject)
 800b60c:	b368      	cbz	r0, 800b66a <UTIL_TIMER_Stop+0x5e>
{
 800b60e:	b510      	push	{r4, lr}
 800b610:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b612:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b616:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800b618:	4b15      	ldr	r3, [pc, #84]	@ (800b670 <UTIL_TIMER_Stop+0x64>)
 800b61a:	6819      	ldr	r1, [r3, #0]
    TimerObject->IsReloadStopped = 1U;
 800b61c:	2301      	movs	r3, #1
 800b61e:	7283      	strb	r3, [r0, #10]
    if(NULL != TimerListHead)
 800b620:	b1e1      	cbz	r1, 800b65c <UTIL_TIMER_Stop+0x50>
      TimerObject->IsRunning = 0U;
 800b622:	2300      	movs	r3, #0
 800b624:	7243      	strb	r3, [r0, #9]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800b626:	4288      	cmp	r0, r1
 800b628:	d006      	beq.n	800b638 <UTIL_TIMER_Stop+0x2c>
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800b62a:	460b      	mov	r3, r1
        while( cur != NULL )
 800b62c:	b1b3      	cbz	r3, 800b65c <UTIL_TIMER_Stop+0x50>
          if( cur == TimerObject )
 800b62e:	4293      	cmp	r3, r2
 800b630:	d011      	beq.n	800b656 <UTIL_TIMER_Stop+0x4a>
            prev = cur;
 800b632:	4619      	mov	r1, r3
            cur = cur->Next;
 800b634:	695b      	ldr	r3, [r3, #20]
 800b636:	e7f9      	b.n	800b62c <UTIL_TIMER_Stop+0x20>
          TimerListHead->IsPending = 0;
 800b638:	720b      	strb	r3, [r1, #8]
          if( TimerListHead->Next != NULL )
 800b63a:	6948      	ldr	r0, [r1, #20]
 800b63c:	b120      	cbz	r0, 800b648 <UTIL_TIMER_Stop+0x3c>
            TimerListHead = TimerListHead->Next;
 800b63e:	4b0c      	ldr	r3, [pc, #48]	@ (800b670 <UTIL_TIMER_Stop+0x64>)
 800b640:	6018      	str	r0, [r3, #0]
            TimerSetTimeout( TimerListHead );
 800b642:	f7ff ffcb 	bl	800b5dc <TimerSetTimeout>
 800b646:	e009      	b.n	800b65c <UTIL_TIMER_Stop+0x50>
            UTIL_TimerDriver.StopTimerEvt( );
 800b648:	4b0a      	ldr	r3, [pc, #40]	@ (800b674 <UTIL_TIMER_Stop+0x68>)
 800b64a:	68db      	ldr	r3, [r3, #12]
 800b64c:	4798      	blx	r3
            TimerListHead = NULL;
 800b64e:	4b08      	ldr	r3, [pc, #32]	@ (800b670 <UTIL_TIMER_Stop+0x64>)
 800b650:	2200      	movs	r2, #0
 800b652:	601a      	str	r2, [r3, #0]
 800b654:	e002      	b.n	800b65c <UTIL_TIMER_Stop+0x50>
            if( cur->Next != NULL )
 800b656:	695b      	ldr	r3, [r3, #20]
 800b658:	b123      	cbz	r3, 800b664 <UTIL_TIMER_Stop+0x58>
              prev->Next = cur;
 800b65a:	614b      	str	r3, [r1, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b65c:	f384 8810 	msr	PRIMASK, r4
}
 800b660:	2000      	movs	r0, #0
}
 800b662:	bd10      	pop	{r4, pc}
              prev->Next = cur;
 800b664:	2300      	movs	r3, #0
 800b666:	614b      	str	r3, [r1, #20]
 800b668:	e7f8      	b.n	800b65c <UTIL_TIMER_Stop+0x50>
    ret = UTIL_TIMER_INVALID_PARAM;
 800b66a:	2001      	movs	r0, #1
}
 800b66c:	4770      	bx	lr
 800b66e:	bf00      	nop
 800b670:	20005d1c 	.word	0x20005d1c
 800b674:	08010998 	.word	0x08010998

0800b678 <TimerInsertTimer>:
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b678:	4b09      	ldr	r3, [pc, #36]	@ (800b6a0 <TimerInsertTimer+0x28>)
 800b67a:	681a      	ldr	r2, [r3, #0]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800b67c:	6953      	ldr	r3, [r2, #20]

  while (cur->Next != NULL )
 800b67e:	e001      	b.n	800b684 <TimerInsertTimer+0xc>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
    {
        cur = next;
 800b680:	461a      	mov	r2, r3
        next = next->Next;
 800b682:	695b      	ldr	r3, [r3, #20]
  while (cur->Next != NULL )
 800b684:	6951      	ldr	r1, [r2, #20]
 800b686:	b139      	cbz	r1, 800b698 <TimerInsertTimer+0x20>
    if( TimerObject->Timestamp  > next->Timestamp )
 800b688:	6819      	ldr	r1, [r3, #0]
 800b68a:	f8d0 c000 	ldr.w	ip, [r0]
 800b68e:	458c      	cmp	ip, r1
 800b690:	d8f6      	bhi.n	800b680 <TimerInsertTimer+0x8>
    }
    else
    {
        cur->Next = TimerObject;
 800b692:	6150      	str	r0, [r2, #20]
        TimerObject->Next = next;
 800b694:	6143      	str	r3, [r0, #20]
        return;
 800b696:	4770      	bx	lr

    }
  }
  cur->Next = TimerObject;
 800b698:	6150      	str	r0, [r2, #20]
  TimerObject->Next = NULL;
 800b69a:	2300      	movs	r3, #0
 800b69c:	6143      	str	r3, [r0, #20]
}
 800b69e:	4770      	bx	lr
 800b6a0:	20005d1c 	.word	0x20005d1c

0800b6a4 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800b6a4:	b508      	push	{r3, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b6a6:	4b05      	ldr	r3, [pc, #20]	@ (800b6bc <TimerInsertNewHeadTimer+0x18>)
 800b6a8:	681b      	ldr	r3, [r3, #0]

  if( cur != NULL )
 800b6aa:	b10b      	cbz	r3, 800b6b0 <TimerInsertNewHeadTimer+0xc>
  {
    cur->IsPending = 0;
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800b6b0:	6143      	str	r3, [r0, #20]
  TimerListHead = TimerObject;
 800b6b2:	4b02      	ldr	r3, [pc, #8]	@ (800b6bc <TimerInsertNewHeadTimer+0x18>)
 800b6b4:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 800b6b6:	f7ff ff91 	bl	800b5dc <TimerSetTimeout>
}
 800b6ba:	bd08      	pop	{r3, pc}
 800b6bc:	20005d1c 	.word	0x20005d1c

0800b6c0 <UTIL_TIMER_Start>:
{
 800b6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800b6c2:	2800      	cmp	r0, #0
 800b6c4:	d036      	beq.n	800b734 <UTIL_TIMER_Start+0x74>
 800b6c6:	4604      	mov	r4, r0
 800b6c8:	f7ff ff7a 	bl	800b5c0 <TimerExists>
 800b6cc:	2800      	cmp	r0, #0
 800b6ce:	d134      	bne.n	800b73a <UTIL_TIMER_Start+0x7a>
 800b6d0:	7a65      	ldrb	r5, [r4, #9]
 800b6d2:	2d00      	cmp	r5, #0
 800b6d4:	d133      	bne.n	800b73e <UTIL_TIMER_Start+0x7e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6d6:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b6da:	b672      	cpsid	i
    ticks = TimerObject->ReloadValue;
 800b6dc:	6867      	ldr	r7, [r4, #4]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800b6de:	4b19      	ldr	r3, [pc, #100]	@ (800b744 <UTIL_TIMER_Start+0x84>)
 800b6e0:	6a1b      	ldr	r3, [r3, #32]
 800b6e2:	4798      	blx	r3
    if( ticks < minValue )
 800b6e4:	4287      	cmp	r7, r0
 800b6e6:	d300      	bcc.n	800b6ea <UTIL_TIMER_Start+0x2a>
    ticks = TimerObject->ReloadValue;
 800b6e8:	4638      	mov	r0, r7
    TimerObject->Timestamp = ticks;
 800b6ea:	6020      	str	r0, [r4, #0]
    TimerObject->IsPending = 0U;
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	7223      	strb	r3, [r4, #8]
    TimerObject->IsRunning = 1U;
 800b6f0:	2201      	movs	r2, #1
 800b6f2:	7262      	strb	r2, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 800b6f4:	72a3      	strb	r3, [r4, #10]
    if( TimerListHead == NULL )
 800b6f6:	4b14      	ldr	r3, [pc, #80]	@ (800b748 <UTIL_TIMER_Start+0x88>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	b183      	cbz	r3, 800b71e <UTIL_TIMER_Start+0x5e>
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800b6fc:	4b11      	ldr	r3, [pc, #68]	@ (800b744 <UTIL_TIMER_Start+0x84>)
 800b6fe:	699b      	ldr	r3, [r3, #24]
 800b700:	4798      	blx	r3
      TimerObject->Timestamp += elapsedTime;
 800b702:	6823      	ldr	r3, [r4, #0]
 800b704:	4418      	add	r0, r3
 800b706:	6020      	str	r0, [r4, #0]
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800b708:	4b0f      	ldr	r3, [pc, #60]	@ (800b748 <UTIL_TIMER_Start+0x88>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	4298      	cmp	r0, r3
 800b710:	d20c      	bcs.n	800b72c <UTIL_TIMER_Start+0x6c>
        TimerInsertNewHeadTimer( TimerObject);
 800b712:	4620      	mov	r0, r4
 800b714:	f7ff ffc6 	bl	800b6a4 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b718:	f386 8810 	msr	PRIMASK, r6
}
 800b71c:	e00b      	b.n	800b736 <UTIL_TIMER_Start+0x76>
      UTIL_TimerDriver.SetTimerContext();
 800b71e:	4b09      	ldr	r3, [pc, #36]	@ (800b744 <UTIL_TIMER_Start+0x84>)
 800b720:	691b      	ldr	r3, [r3, #16]
 800b722:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800b724:	4620      	mov	r0, r4
 800b726:	f7ff ffbd 	bl	800b6a4 <TimerInsertNewHeadTimer>
 800b72a:	e7f5      	b.n	800b718 <UTIL_TIMER_Start+0x58>
        TimerInsertTimer( TimerObject);
 800b72c:	4620      	mov	r0, r4
 800b72e:	f7ff ffa3 	bl	800b678 <TimerInsertTimer>
 800b732:	e7f1      	b.n	800b718 <UTIL_TIMER_Start+0x58>
    ret =  UTIL_TIMER_INVALID_PARAM;
 800b734:	2501      	movs	r5, #1
}
 800b736:	4628      	mov	r0, r5
 800b738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret =  UTIL_TIMER_INVALID_PARAM;
 800b73a:	2501      	movs	r5, #1
 800b73c:	e7fb      	b.n	800b736 <UTIL_TIMER_Start+0x76>
 800b73e:	2501      	movs	r5, #1
 800b740:	e7f9      	b.n	800b736 <UTIL_TIMER_Start+0x76>
 800b742:	bf00      	nop
 800b744:	08010998 	.word	0x08010998
 800b748:	20005d1c 	.word	0x20005d1c

0800b74c <UTIL_TIMER_SetPeriod>:
  if(NULL == TimerObject)
 800b74c:	b198      	cbz	r0, 800b776 <UTIL_TIMER_SetPeriod+0x2a>
{
 800b74e:	b510      	push	{r4, lr}
 800b750:	4604      	mov	r4, r0
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800b752:	4b0a      	ldr	r3, [pc, #40]	@ (800b77c <UTIL_TIMER_SetPeriod+0x30>)
 800b754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b756:	4608      	mov	r0, r1
 800b758:	4798      	blx	r3
 800b75a:	6060      	str	r0, [r4, #4]
    if(TimerExists(TimerObject))
 800b75c:	4620      	mov	r0, r4
 800b75e:	f7ff ff2f 	bl	800b5c0 <TimerExists>
 800b762:	b908      	cbnz	r0, 800b768 <UTIL_TIMER_SetPeriod+0x1c>
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b764:	2000      	movs	r0, #0
}
 800b766:	bd10      	pop	{r4, pc}
      (void)UTIL_TIMER_Stop(TimerObject);
 800b768:	4620      	mov	r0, r4
 800b76a:	f7ff ff4f 	bl	800b60c <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800b76e:	4620      	mov	r0, r4
 800b770:	f7ff ffa6 	bl	800b6c0 <UTIL_TIMER_Start>
 800b774:	e7f7      	b.n	800b766 <UTIL_TIMER_SetPeriod+0x1a>
	  ret = UTIL_TIMER_INVALID_PARAM;
 800b776:	2001      	movs	r0, #1
}
 800b778:	4770      	bx	lr
 800b77a:	bf00      	nop
 800b77c:	08010998 	.word	0x08010998

0800b780 <UTIL_TIMER_IRQ_Handler>:
{
 800b780:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b782:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800b786:	b672      	cpsid	i
  old  =  UTIL_TimerDriver.GetTimerContext( );
 800b788:	4c1e      	ldr	r4, [pc, #120]	@ (800b804 <UTIL_TIMER_IRQ_Handler+0x84>)
 800b78a:	6963      	ldr	r3, [r4, #20]
 800b78c:	4798      	blx	r3
 800b78e:	4606      	mov	r6, r0
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800b790:	6923      	ldr	r3, [r4, #16]
 800b792:	4798      	blx	r3
  DeltaContext = now  - old; /*intentional wrap around */
 800b794:	1b84      	subs	r4, r0, r6
  if ( TimerListHead != NULL )
 800b796:	4b1c      	ldr	r3, [pc, #112]	@ (800b808 <UTIL_TIMER_IRQ_Handler+0x88>)
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	b923      	cbnz	r3, 800b7a6 <UTIL_TIMER_IRQ_Handler+0x26>
 800b79c:	e018      	b.n	800b7d0 <UTIL_TIMER_IRQ_Handler+0x50>
        cur->Timestamp = 0;
 800b79e:	2200      	movs	r2, #0
 800b7a0:	601a      	str	r2, [r3, #0]
      cur = cur->Next;
 800b7a2:	695b      	ldr	r3, [r3, #20]
    } while(cur != NULL);
 800b7a4:	b1a3      	cbz	r3, 800b7d0 <UTIL_TIMER_IRQ_Handler+0x50>
      if (cur->Timestamp > DeltaContext)
 800b7a6:	681a      	ldr	r2, [r3, #0]
 800b7a8:	42a2      	cmp	r2, r4
 800b7aa:	d9f8      	bls.n	800b79e <UTIL_TIMER_IRQ_Handler+0x1e>
        cur->Timestamp -= DeltaContext;
 800b7ac:	1a31      	subs	r1, r6, r0
 800b7ae:	440a      	add	r2, r1
 800b7b0:	601a      	str	r2, [r3, #0]
 800b7b2:	e7f6      	b.n	800b7a2 <UTIL_TIMER_IRQ_Handler+0x22>
      cur = TimerListHead;
 800b7b4:	4b14      	ldr	r3, [pc, #80]	@ (800b808 <UTIL_TIMER_IRQ_Handler+0x88>)
 800b7b6:	681c      	ldr	r4, [r3, #0]
      TimerListHead = TimerListHead->Next;
 800b7b8:	6962      	ldr	r2, [r4, #20]
 800b7ba:	601a      	str	r2, [r3, #0]
      cur->IsPending = 0;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	7223      	strb	r3, [r4, #8]
      cur->IsRunning = 0;
 800b7c0:	7263      	strb	r3, [r4, #9]
      cur->Callback(cur->argument);
 800b7c2:	68e3      	ldr	r3, [r4, #12]
 800b7c4:	6920      	ldr	r0, [r4, #16]
 800b7c6:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800b7c8:	8963      	ldrh	r3, [r4, #10]
 800b7ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b7ce:	d012      	beq.n	800b7f6 <UTIL_TIMER_IRQ_Handler+0x76>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800b7d0:	4b0d      	ldr	r3, [pc, #52]	@ (800b808 <UTIL_TIMER_IRQ_Handler+0x88>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	b13b      	cbz	r3, 800b7e6 <UTIL_TIMER_IRQ_Handler+0x66>
 800b7d6:	681c      	ldr	r4, [r3, #0]
 800b7d8:	2c00      	cmp	r4, #0
 800b7da:	d0eb      	beq.n	800b7b4 <UTIL_TIMER_IRQ_Handler+0x34>
 800b7dc:	4b09      	ldr	r3, [pc, #36]	@ (800b804 <UTIL_TIMER_IRQ_Handler+0x84>)
 800b7de:	699b      	ldr	r3, [r3, #24]
 800b7e0:	4798      	blx	r3
 800b7e2:	4284      	cmp	r4, r0
 800b7e4:	d3e6      	bcc.n	800b7b4 <UTIL_TIMER_IRQ_Handler+0x34>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800b7e6:	4b08      	ldr	r3, [pc, #32]	@ (800b808 <UTIL_TIMER_IRQ_Handler+0x88>)
 800b7e8:	6818      	ldr	r0, [r3, #0]
 800b7ea:	b108      	cbz	r0, 800b7f0 <UTIL_TIMER_IRQ_Handler+0x70>
 800b7ec:	7a03      	ldrb	r3, [r0, #8]
 800b7ee:	b133      	cbz	r3, 800b7fe <UTIL_TIMER_IRQ_Handler+0x7e>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b7f0:	f385 8810 	msr	PRIMASK, r5
}
 800b7f4:	bd70      	pop	{r4, r5, r6, pc}
        (void)UTIL_TIMER_Start(cur);
 800b7f6:	4620      	mov	r0, r4
 800b7f8:	f7ff ff62 	bl	800b6c0 <UTIL_TIMER_Start>
 800b7fc:	e7e8      	b.n	800b7d0 <UTIL_TIMER_IRQ_Handler+0x50>
    TimerSetTimeout( TimerListHead );
 800b7fe:	f7ff feed 	bl	800b5dc <TimerSetTimeout>
 800b802:	e7f5      	b.n	800b7f0 <UTIL_TIMER_IRQ_Handler+0x70>
 800b804:	08010998 	.word	0x08010998
 800b808:	20005d1c 	.word	0x20005d1c

0800b80c <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 800b80c:	4601      	mov	r1, r0
  int i = 0;
 800b80e:	2000      	movs	r0, #0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 800b810:	e008      	b.n	800b824 <ee_skip_atoi+0x18>
 800b812:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800b816:	1c53      	adds	r3, r2, #1
 800b818:	600b      	str	r3, [r1, #0]
 800b81a:	7813      	ldrb	r3, [r2, #0]
 800b81c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800b820:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 800b824:	680a      	ldr	r2, [r1, #0]
 800b826:	7813      	ldrb	r3, [r2, #0]
 800b828:	3b30      	subs	r3, #48	@ 0x30
 800b82a:	b2db      	uxtb	r3, r3
 800b82c:	2b09      	cmp	r3, #9
 800b82e:	d9f0      	bls.n	800b812 <ee_skip_atoi+0x6>
  return i;
}
 800b830:	4770      	bx	lr
	...

0800b834 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 800b834:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
 800b838:	b093      	sub	sp, #76	@ 0x4c
 800b83a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b83c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 800b83e:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800b842:	d110      	bne.n	800b866 <ee_number+0x32>
  char *dig = lower_digits;
 800b844:	f8df a0f8 	ldr.w	sl, [pc, #248]	@ 800b940 <ee_number+0x10c>
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 800b848:	1e9f      	subs	r7, r3, #2
 800b84a:	2f22      	cmp	r7, #34	@ 0x22
 800b84c:	d875      	bhi.n	800b93a <ee_number+0x106>

  c = (type & ZEROPAD) ? '0' : ' ';
 800b84e:	f016 0401 	ands.w	r4, r6, #1
 800b852:	d00b      	beq.n	800b86c <ee_number+0x38>
 800b854:	f04f 0e30 	mov.w	lr, #48	@ 0x30
  sign = 0;
  if (type & SIGN)
 800b858:	f016 0f02 	tst.w	r6, #2
 800b85c:	d00f      	beq.n	800b87e <ee_number+0x4a>
  {
    if (num < 0)
 800b85e:	2a00      	cmp	r2, #0
 800b860:	db07      	blt.n	800b872 <ee_number+0x3e>
  sign = 0;
 800b862:	2700      	movs	r7, #0
 800b864:	e00c      	b.n	800b880 <ee_number+0x4c>
  if (type & UPPERCASE)  dig = upper_digits;
 800b866:	f8df a0dc 	ldr.w	sl, [pc, #220]	@ 800b944 <ee_number+0x110>
 800b86a:	e7ed      	b.n	800b848 <ee_number+0x14>
  c = (type & ZEROPAD) ? '0' : ' ';
 800b86c:	f04f 0e20 	mov.w	lr, #32
 800b870:	e7f2      	b.n	800b858 <ee_number+0x24>
    {
      sign = '-';
      num = -num;
 800b872:	4252      	negs	r2, r2
      size--;
 800b874:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800b876:	3e01      	subs	r6, #1
 800b878:	961a      	str	r6, [sp, #104]	@ 0x68
      sign = '-';
 800b87a:	272d      	movs	r7, #45	@ 0x2d
 800b87c:	e000      	b.n	800b880 <ee_number+0x4c>
  sign = 0;
 800b87e:	2700      	movs	r7, #0
  }
#endif

  i = 0;

  if (num == 0)
 800b880:	bb5a      	cbnz	r2, 800b8da <ee_number+0xa6>
    tmp[i++] = '0';
 800b882:	2330      	movs	r3, #48	@ 0x30
 800b884:	f88d 3004 	strb.w	r3, [sp, #4]
 800b888:	f04f 0c01 	mov.w	ip, #1
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
      num = ((unsigned long) num) / (unsigned) base;
    }
  }

  if (i > precision) precision = i;
 800b88c:	45ac      	cmp	ip, r5
 800b88e:	dd00      	ble.n	800b892 <ee_number+0x5e>
 800b890:	4665      	mov	r5, ip
  size -= precision;
 800b892:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b894:	1b5b      	subs	r3, r3, r5
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800b896:	b31c      	cbz	r4, 800b8e0 <ee_number+0xac>
  if (sign) ASSIGN_STR(sign);
 800b898:	b11f      	cbz	r7, 800b8a2 <ee_number+0x6e>
 800b89a:	f800 7b01 	strb.w	r7, [r0], #1
 800b89e:	3901      	subs	r1, #1
 800b8a0:	d007      	beq.n	800b8b2 <ee_number+0x7e>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b8a8:	dd24      	ble.n	800b8f4 <ee_number+0xc0>
 800b8aa:	f800 eb01 	strb.w	lr, [r0], #1
 800b8ae:	3901      	subs	r1, #1
 800b8b0:	d1f7      	bne.n	800b8a2 <ee_number+0x6e>
  while (i < precision--) ASSIGN_STR('0');
  while (i-- > 0) ASSIGN_STR(tmp[i]);
  while (size-- > 0) ASSIGN_STR(' ');

  return str;
}
 800b8b2:	b013      	add	sp, #76	@ 0x4c
 800b8b4:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800b8b8:	fbb2 f6f3 	udiv	r6, r2, r3
 800b8bc:	fb03 2216 	mls	r2, r3, r6, r2
 800b8c0:	f81a 8002 	ldrb.w	r8, [sl, r2]
 800b8c4:	f10c 0248 	add.w	r2, ip, #72	@ 0x48
 800b8c8:	446a      	add	r2, sp
 800b8ca:	f802 8c44 	strb.w	r8, [r2, #-68]
      num = ((unsigned long) num) / (unsigned) base;
 800b8ce:	4632      	mov	r2, r6
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800b8d0:	f10c 0c01 	add.w	ip, ip, #1
    while (num != 0)
 800b8d4:	2a00      	cmp	r2, #0
 800b8d6:	d1ef      	bne.n	800b8b8 <ee_number+0x84>
 800b8d8:	e7d8      	b.n	800b88c <ee_number+0x58>
  i = 0;
 800b8da:	f04f 0c00 	mov.w	ip, #0
 800b8de:	e7f9      	b.n	800b8d4 <ee_number+0xa0>
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b8e6:	ddd7      	ble.n	800b898 <ee_number+0x64>
 800b8e8:	2220      	movs	r2, #32
 800b8ea:	f800 2b01 	strb.w	r2, [r0], #1
 800b8ee:	3901      	subs	r1, #1
 800b8f0:	d1f6      	bne.n	800b8e0 <ee_number+0xac>
 800b8f2:	e7de      	b.n	800b8b2 <ee_number+0x7e>
  while (i < precision--) ASSIGN_STR('0');
 800b8f4:	4565      	cmp	r5, ip
 800b8f6:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 800b8fa:	dd05      	ble.n	800b908 <ee_number+0xd4>
 800b8fc:	2230      	movs	r2, #48	@ 0x30
 800b8fe:	f800 2b01 	strb.w	r2, [r0], #1
 800b902:	3901      	subs	r1, #1
 800b904:	d1f6      	bne.n	800b8f4 <ee_number+0xc0>
 800b906:	e7d4      	b.n	800b8b2 <ee_number+0x7e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800b908:	4662      	mov	r2, ip
 800b90a:	2a00      	cmp	r2, #0
 800b90c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800b910:	dd09      	ble.n	800b926 <ee_number+0xf2>
 800b912:	f10c 0248 	add.w	r2, ip, #72	@ 0x48
 800b916:	446a      	add	r2, sp
 800b918:	f812 2c44 	ldrb.w	r2, [r2, #-68]
 800b91c:	f800 2b01 	strb.w	r2, [r0], #1
 800b920:	3901      	subs	r1, #1
 800b922:	d1f1      	bne.n	800b908 <ee_number+0xd4>
 800b924:	e7c5      	b.n	800b8b2 <ee_number+0x7e>
  while (size-- > 0) ASSIGN_STR(' ');
 800b926:	2b00      	cmp	r3, #0
 800b928:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b92c:	ddc1      	ble.n	800b8b2 <ee_number+0x7e>
 800b92e:	2220      	movs	r2, #32
 800b930:	f800 2b01 	strb.w	r2, [r0], #1
 800b934:	3901      	subs	r1, #1
 800b936:	d1f6      	bne.n	800b926 <ee_number+0xf2>
 800b938:	e7bb      	b.n	800b8b2 <ee_number+0x7e>
  if (base < 2 || base > 36) return 0;
 800b93a:	2000      	movs	r0, #0
 800b93c:	e7b9      	b.n	800b8b2 <ee_number+0x7e>
 800b93e:	bf00      	nop
 800b940:	08010914 	.word	0x08010914
 800b944:	0801093c 	.word	0x0801093c

0800b948 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 800b948:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b94c:	b087      	sub	sp, #28
 800b94e:	9205      	str	r2, [sp, #20]
 800b950:	9304      	str	r3, [sp, #16]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800b952:	1e0f      	subs	r7, r1, #0
 800b954:	f340 80b8 	ble.w	800bac8 <tiny_vsnprintf_like+0x180>
 800b958:	4606      	mov	r6, r0
  {
    return 0;
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b95a:	4604      	mov	r4, r0
 800b95c:	e004      	b.n	800b968 <tiny_vsnprintf_like+0x20>
  {
    CHECK_STR_SIZE(buf, str, size);

    if (*fmt != '%')
    {
      *str++ = *fmt;
 800b95e:	f804 2b01 	strb.w	r2, [r4], #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b962:	9b05      	ldr	r3, [sp, #20]
 800b964:	3301      	adds	r3, #1
 800b966:	9305      	str	r3, [sp, #20]
 800b968:	9905      	ldr	r1, [sp, #20]
 800b96a:	780a      	ldrb	r2, [r1, #0]
 800b96c:	b922      	cbnz	r2, 800b978 <tiny_vsnprintf_like+0x30>
 800b96e:	1ba3      	subs	r3, r4, r6
 800b970:	1e78      	subs	r0, r7, #1
 800b972:	4283      	cmp	r3, r0
 800b974:	f2c0 80a2 	blt.w	800babc <tiny_vsnprintf_like+0x174>
    CHECK_STR_SIZE(buf, str, size);
 800b978:	1ba3      	subs	r3, r4, r6
 800b97a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b97e:	4543      	cmp	r3, r8
 800b980:	f280 809c 	bge.w	800babc <tiny_vsnprintf_like+0x174>
    if (*fmt != '%')
 800b984:	2a25      	cmp	r2, #37	@ 0x25
 800b986:	d1ea      	bne.n	800b95e <tiny_vsnprintf_like+0x16>

    // Process flags
    flags = 0;
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 800b988:	1c4b      	adds	r3, r1, #1
 800b98a:	9305      	str	r3, [sp, #20]
    if (*fmt == '0')
 800b98c:	784b      	ldrb	r3, [r1, #1]
 800b98e:	2b30      	cmp	r3, #48	@ 0x30
 800b990:	d020      	beq.n	800b9d4 <tiny_vsnprintf_like+0x8c>
    flags = 0;
 800b992:	f04f 0900 	mov.w	r9, #0
    }
#endif

    // Get field width
    field_width = -1;
    if (is_digit(*fmt))
 800b996:	3b30      	subs	r3, #48	@ 0x30
 800b998:	b2db      	uxtb	r3, r3
 800b99a:	2b09      	cmp	r3, #9
 800b99c:	d91d      	bls.n	800b9da <tiny_vsnprintf_like+0x92>
    field_width = -1;
 800b99e:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
#endif

    // Default base
    base = 10;

    switch (*fmt)
 800b9a2:	9b05      	ldr	r3, [sp, #20]
 800b9a4:	781a      	ldrb	r2, [r3, #0]
 800b9a6:	f1a2 0358 	sub.w	r3, r2, #88	@ 0x58
 800b9aa:	2b20      	cmp	r3, #32
 800b9ac:	d867      	bhi.n	800ba7e <tiny_vsnprintf_like+0x136>
 800b9ae:	e8df f003 	tbb	[pc, r3]
 800b9b2:	664a      	.short	0x664a
 800b9b4:	66666666 	.word	0x66666666
 800b9b8:	66666666 	.word	0x66666666
 800b9bc:	66621e66 	.word	0x66621e66
 800b9c0:	62666666 	.word	0x62666666
 800b9c4:	66666666 	.word	0x66666666
 800b9c8:	66666666 	.word	0x66666666
 800b9cc:	19662866 	.word	0x19662866
 800b9d0:	6666      	.short	0x6666
 800b9d2:	7c          	.byte	0x7c
 800b9d3:	00          	.byte	0x00
      flags |= ZEROPAD;
 800b9d4:	f04f 0901 	mov.w	r9, #1
 800b9d8:	e7dd      	b.n	800b996 <tiny_vsnprintf_like+0x4e>
      field_width = ee_skip_atoi(&fmt);
 800b9da:	a805      	add	r0, sp, #20
 800b9dc:	f7ff ff16 	bl	800b80c <ee_skip_atoi>
 800b9e0:	4605      	mov	r5, r0
 800b9e2:	e7de      	b.n	800b9a2 <tiny_vsnprintf_like+0x5a>
    switch (*fmt)
 800b9e4:	230a      	movs	r3, #10
 800b9e6:	e031      	b.n	800ba4c <tiny_vsnprintf_like+0x104>
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 800b9e8:	2320      	movs	r3, #32
 800b9ea:	f804 3b01 	strb.w	r3, [r4], #1
 800b9ee:	3d01      	subs	r5, #1
 800b9f0:	2d00      	cmp	r5, #0
 800b9f2:	dcf9      	bgt.n	800b9e8 <tiny_vsnprintf_like+0xa0>
        *str++ = (unsigned char) va_arg(args, int);
 800b9f4:	9b04      	ldr	r3, [sp, #16]
 800b9f6:	1d1a      	adds	r2, r3, #4
 800b9f8:	9204      	str	r2, [sp, #16]
 800b9fa:	781b      	ldrb	r3, [r3, #0]
 800b9fc:	f804 3b01 	strb.w	r3, [r4], #1
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 800ba00:	e7af      	b.n	800b962 <tiny_vsnprintf_like+0x1a>

      case 's':
        s = va_arg(args, char *);
 800ba02:	9b04      	ldr	r3, [sp, #16]
 800ba04:	1d1a      	adds	r2, r3, #4
 800ba06:	9204      	str	r2, [sp, #16]
 800ba08:	f8d3 8000 	ldr.w	r8, [r3]
        if (!s) s = "<NULL>";
 800ba0c:	f1b8 0f00 	cmp.w	r8, #0
 800ba10:	d003      	beq.n	800ba1a <tiny_vsnprintf_like+0xd2>
#ifdef TINY_PRINTF
        len = strlen(s);
 800ba12:	4640      	mov	r0, r8
 800ba14:	f7f4 fc04 	bl	8000220 <strlen>
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 800ba18:	e006      	b.n	800ba28 <tiny_vsnprintf_like+0xe0>
        if (!s) s = "<NULL>";
 800ba1a:	f8df 80b0 	ldr.w	r8, [pc, #176]	@ 800bacc <tiny_vsnprintf_like+0x184>
 800ba1e:	e7f8      	b.n	800ba12 <tiny_vsnprintf_like+0xca>
          while (len < field_width--) *str++ = ' ';
 800ba20:	2220      	movs	r2, #32
 800ba22:	f804 2b01 	strb.w	r2, [r4], #1
 800ba26:	461d      	mov	r5, r3
 800ba28:	1e6b      	subs	r3, r5, #1
 800ba2a:	4285      	cmp	r5, r0
 800ba2c:	dcf8      	bgt.n	800ba20 <tiny_vsnprintf_like+0xd8>
        for (i = 0; i < len; ++i) *str++ = *s++;
 800ba2e:	2200      	movs	r2, #0
 800ba30:	e006      	b.n	800ba40 <tiny_vsnprintf_like+0xf8>
 800ba32:	4643      	mov	r3, r8
 800ba34:	f813 1b01 	ldrb.w	r1, [r3], #1
 800ba38:	f804 1b01 	strb.w	r1, [r4], #1
 800ba3c:	3201      	adds	r2, #1
 800ba3e:	4698      	mov	r8, r3
 800ba40:	4282      	cmp	r2, r0
 800ba42:	dbf6      	blt.n	800ba32 <tiny_vsnprintf_like+0xea>
 800ba44:	e78d      	b.n	800b962 <tiny_vsnprintf_like+0x1a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 800ba46:	f049 0940 	orr.w	r9, r9, #64	@ 0x40

      case 'x':
        base = 16;
 800ba4a:	2310      	movs	r3, #16
        continue;
    }

    if (qualifier == 'l')
      num = va_arg(args, unsigned long);
    else if (flags & SIGN)
 800ba4c:	f019 0f02 	tst.w	r9, #2
 800ba50:	d02f      	beq.n	800bab2 <tiny_vsnprintf_like+0x16a>
      num = va_arg(args, int);
 800ba52:	9a04      	ldr	r2, [sp, #16]
 800ba54:	1d11      	adds	r1, r2, #4
 800ba56:	9104      	str	r1, [sp, #16]
 800ba58:	6812      	ldr	r2, [r2, #0]
    else
      num = va_arg(args, unsigned int);

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800ba5a:	1ba1      	subs	r1, r4, r6
 800ba5c:	f8cd 9008 	str.w	r9, [sp, #8]
 800ba60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba64:	9001      	str	r0, [sp, #4]
 800ba66:	9500      	str	r5, [sp, #0]
 800ba68:	eba8 0101 	sub.w	r1, r8, r1
 800ba6c:	4620      	mov	r0, r4
 800ba6e:	f7ff fee1 	bl	800b834 <ee_number>
 800ba72:	4604      	mov	r4, r0
 800ba74:	e775      	b.n	800b962 <tiny_vsnprintf_like+0x1a>
        flags |= SIGN;
 800ba76:	f049 0902 	orr.w	r9, r9, #2
    base = 10;
 800ba7a:	230a      	movs	r3, #10
 800ba7c:	e7e6      	b.n	800ba4c <tiny_vsnprintf_like+0x104>
        if (*fmt != '%') *str++ = '%';
 800ba7e:	2a25      	cmp	r2, #37	@ 0x25
 800ba80:	d002      	beq.n	800ba88 <tiny_vsnprintf_like+0x140>
 800ba82:	2325      	movs	r3, #37	@ 0x25
 800ba84:	f804 3b01 	strb.w	r3, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 800ba88:	1ba3      	subs	r3, r4, r6
 800ba8a:	4598      	cmp	r8, r3
 800ba8c:	dd0f      	ble.n	800baae <tiny_vsnprintf_like+0x166>
        if (*fmt)
 800ba8e:	9b05      	ldr	r3, [sp, #20]
 800ba90:	781a      	ldrb	r2, [r3, #0]
 800ba92:	b13a      	cbz	r2, 800baa4 <tiny_vsnprintf_like+0x15c>
          *str++ = *fmt;
 800ba94:	f804 2b01 	strb.w	r2, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 800ba98:	1ba3      	subs	r3, r4, r6
 800ba9a:	4598      	cmp	r8, r3
 800ba9c:	f73f af61 	bgt.w	800b962 <tiny_vsnprintf_like+0x1a>
    base = 10;
 800baa0:	230a      	movs	r3, #10
 800baa2:	e7d3      	b.n	800ba4c <tiny_vsnprintf_like+0x104>
          --fmt;
 800baa4:	3b01      	subs	r3, #1
 800baa6:	9305      	str	r3, [sp, #20]
 800baa8:	e7f6      	b.n	800ba98 <tiny_vsnprintf_like+0x150>
        base = 16;
 800baaa:	2310      	movs	r3, #16
 800baac:	e7ce      	b.n	800ba4c <tiny_vsnprintf_like+0x104>
    base = 10;
 800baae:	230a      	movs	r3, #10
 800bab0:	e7cc      	b.n	800ba4c <tiny_vsnprintf_like+0x104>
      num = va_arg(args, unsigned int);
 800bab2:	9a04      	ldr	r2, [sp, #16]
 800bab4:	1d11      	adds	r1, r2, #4
 800bab6:	9104      	str	r1, [sp, #16]
 800bab8:	6812      	ldr	r2, [r2, #0]
 800baba:	e7ce      	b.n	800ba5a <tiny_vsnprintf_like+0x112>
  }

  *str = '\0';
 800babc:	2300      	movs	r3, #0
 800babe:	7023      	strb	r3, [r4, #0]
  return str - buf;
 800bac0:	1ba0      	subs	r0, r4, r6
}
 800bac2:	b007      	add	sp, #28
 800bac4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return 0;
 800bac8:	2000      	movs	r0, #0
 800baca:	e7fa      	b.n	800bac2 <tiny_vsnprintf_like+0x17a>
 800bacc:	08010964 	.word	0x08010964

0800bad0 <atoi>:
 800bad0:	220a      	movs	r2, #10
 800bad2:	2100      	movs	r1, #0
 800bad4:	f000 b87a 	b.w	800bbcc <strtol>

0800bad8 <_strtol_l.isra.0>:
 800bad8:	2b24      	cmp	r3, #36	@ 0x24
 800bada:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bade:	4686      	mov	lr, r0
 800bae0:	4690      	mov	r8, r2
 800bae2:	d801      	bhi.n	800bae8 <_strtol_l.isra.0+0x10>
 800bae4:	2b01      	cmp	r3, #1
 800bae6:	d106      	bne.n	800baf6 <_strtol_l.isra.0+0x1e>
 800bae8:	f000 ffd0 	bl	800ca8c <__errno>
 800baec:	2316      	movs	r3, #22
 800baee:	6003      	str	r3, [r0, #0]
 800baf0:	2000      	movs	r0, #0
 800baf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baf6:	4834      	ldr	r0, [pc, #208]	@ (800bbc8 <_strtol_l.isra.0+0xf0>)
 800baf8:	460d      	mov	r5, r1
 800bafa:	462a      	mov	r2, r5
 800bafc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb00:	5d06      	ldrb	r6, [r0, r4]
 800bb02:	f016 0608 	ands.w	r6, r6, #8
 800bb06:	d1f8      	bne.n	800bafa <_strtol_l.isra.0+0x22>
 800bb08:	2c2d      	cmp	r4, #45	@ 0x2d
 800bb0a:	d110      	bne.n	800bb2e <_strtol_l.isra.0+0x56>
 800bb0c:	782c      	ldrb	r4, [r5, #0]
 800bb0e:	2601      	movs	r6, #1
 800bb10:	1c95      	adds	r5, r2, #2
 800bb12:	f033 0210 	bics.w	r2, r3, #16
 800bb16:	d115      	bne.n	800bb44 <_strtol_l.isra.0+0x6c>
 800bb18:	2c30      	cmp	r4, #48	@ 0x30
 800bb1a:	d10d      	bne.n	800bb38 <_strtol_l.isra.0+0x60>
 800bb1c:	782a      	ldrb	r2, [r5, #0]
 800bb1e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bb22:	2a58      	cmp	r2, #88	@ 0x58
 800bb24:	d108      	bne.n	800bb38 <_strtol_l.isra.0+0x60>
 800bb26:	786c      	ldrb	r4, [r5, #1]
 800bb28:	3502      	adds	r5, #2
 800bb2a:	2310      	movs	r3, #16
 800bb2c:	e00a      	b.n	800bb44 <_strtol_l.isra.0+0x6c>
 800bb2e:	2c2b      	cmp	r4, #43	@ 0x2b
 800bb30:	bf04      	itt	eq
 800bb32:	782c      	ldrbeq	r4, [r5, #0]
 800bb34:	1c95      	addeq	r5, r2, #2
 800bb36:	e7ec      	b.n	800bb12 <_strtol_l.isra.0+0x3a>
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d1f6      	bne.n	800bb2a <_strtol_l.isra.0+0x52>
 800bb3c:	2c30      	cmp	r4, #48	@ 0x30
 800bb3e:	bf14      	ite	ne
 800bb40:	230a      	movne	r3, #10
 800bb42:	2308      	moveq	r3, #8
 800bb44:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bb48:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	fbbc f9f3 	udiv	r9, ip, r3
 800bb52:	4610      	mov	r0, r2
 800bb54:	fb03 ca19 	mls	sl, r3, r9, ip
 800bb58:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bb5c:	2f09      	cmp	r7, #9
 800bb5e:	d80f      	bhi.n	800bb80 <_strtol_l.isra.0+0xa8>
 800bb60:	463c      	mov	r4, r7
 800bb62:	42a3      	cmp	r3, r4
 800bb64:	dd1b      	ble.n	800bb9e <_strtol_l.isra.0+0xc6>
 800bb66:	1c57      	adds	r7, r2, #1
 800bb68:	d007      	beq.n	800bb7a <_strtol_l.isra.0+0xa2>
 800bb6a:	4581      	cmp	r9, r0
 800bb6c:	d314      	bcc.n	800bb98 <_strtol_l.isra.0+0xc0>
 800bb6e:	d101      	bne.n	800bb74 <_strtol_l.isra.0+0x9c>
 800bb70:	45a2      	cmp	sl, r4
 800bb72:	db11      	blt.n	800bb98 <_strtol_l.isra.0+0xc0>
 800bb74:	fb00 4003 	mla	r0, r0, r3, r4
 800bb78:	2201      	movs	r2, #1
 800bb7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb7e:	e7eb      	b.n	800bb58 <_strtol_l.isra.0+0x80>
 800bb80:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bb84:	2f19      	cmp	r7, #25
 800bb86:	d801      	bhi.n	800bb8c <_strtol_l.isra.0+0xb4>
 800bb88:	3c37      	subs	r4, #55	@ 0x37
 800bb8a:	e7ea      	b.n	800bb62 <_strtol_l.isra.0+0x8a>
 800bb8c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bb90:	2f19      	cmp	r7, #25
 800bb92:	d804      	bhi.n	800bb9e <_strtol_l.isra.0+0xc6>
 800bb94:	3c57      	subs	r4, #87	@ 0x57
 800bb96:	e7e4      	b.n	800bb62 <_strtol_l.isra.0+0x8a>
 800bb98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bb9c:	e7ed      	b.n	800bb7a <_strtol_l.isra.0+0xa2>
 800bb9e:	1c53      	adds	r3, r2, #1
 800bba0:	d108      	bne.n	800bbb4 <_strtol_l.isra.0+0xdc>
 800bba2:	2322      	movs	r3, #34	@ 0x22
 800bba4:	f8ce 3000 	str.w	r3, [lr]
 800bba8:	4660      	mov	r0, ip
 800bbaa:	f1b8 0f00 	cmp.w	r8, #0
 800bbae:	d0a0      	beq.n	800baf2 <_strtol_l.isra.0+0x1a>
 800bbb0:	1e69      	subs	r1, r5, #1
 800bbb2:	e006      	b.n	800bbc2 <_strtol_l.isra.0+0xea>
 800bbb4:	b106      	cbz	r6, 800bbb8 <_strtol_l.isra.0+0xe0>
 800bbb6:	4240      	negs	r0, r0
 800bbb8:	f1b8 0f00 	cmp.w	r8, #0
 800bbbc:	d099      	beq.n	800baf2 <_strtol_l.isra.0+0x1a>
 800bbbe:	2a00      	cmp	r2, #0
 800bbc0:	d1f6      	bne.n	800bbb0 <_strtol_l.isra.0+0xd8>
 800bbc2:	f8c8 1000 	str.w	r1, [r8]
 800bbc6:	e794      	b.n	800baf2 <_strtol_l.isra.0+0x1a>
 800bbc8:	08010bed 	.word	0x08010bed

0800bbcc <strtol>:
 800bbcc:	4613      	mov	r3, r2
 800bbce:	460a      	mov	r2, r1
 800bbd0:	4601      	mov	r1, r0
 800bbd2:	4802      	ldr	r0, [pc, #8]	@ (800bbdc <strtol+0x10>)
 800bbd4:	6800      	ldr	r0, [r0, #0]
 800bbd6:	f7ff bf7f 	b.w	800bad8 <_strtol_l.isra.0>
 800bbda:	bf00      	nop
 800bbdc:	20000104 	.word	0x20000104

0800bbe0 <__cvt>:
 800bbe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbe4:	b088      	sub	sp, #32
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	461d      	mov	r5, r3
 800bbea:	4614      	mov	r4, r2
 800bbec:	bfbc      	itt	lt
 800bbee:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800bbf2:	4614      	movlt	r4, r2
 800bbf4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bbf6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800bbf8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800bbfc:	bfb6      	itet	lt
 800bbfe:	461d      	movlt	r5, r3
 800bc00:	2300      	movge	r3, #0
 800bc02:	232d      	movlt	r3, #45	@ 0x2d
 800bc04:	7013      	strb	r3, [r2, #0]
 800bc06:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bc08:	f023 0820 	bic.w	r8, r3, #32
 800bc0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bc10:	d005      	beq.n	800bc1e <__cvt+0x3e>
 800bc12:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bc16:	d100      	bne.n	800bc1a <__cvt+0x3a>
 800bc18:	3601      	adds	r6, #1
 800bc1a:	2302      	movs	r3, #2
 800bc1c:	e000      	b.n	800bc20 <__cvt+0x40>
 800bc1e:	2303      	movs	r3, #3
 800bc20:	aa07      	add	r2, sp, #28
 800bc22:	9204      	str	r2, [sp, #16]
 800bc24:	aa06      	add	r2, sp, #24
 800bc26:	e9cd a202 	strd	sl, r2, [sp, #8]
 800bc2a:	e9cd 3600 	strd	r3, r6, [sp]
 800bc2e:	4622      	mov	r2, r4
 800bc30:	462b      	mov	r3, r5
 800bc32:	f000 fff1 	bl	800cc18 <_dtoa_r>
 800bc36:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bc3a:	4607      	mov	r7, r0
 800bc3c:	d119      	bne.n	800bc72 <__cvt+0x92>
 800bc3e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bc40:	07db      	lsls	r3, r3, #31
 800bc42:	d50e      	bpl.n	800bc62 <__cvt+0x82>
 800bc44:	eb00 0906 	add.w	r9, r0, r6
 800bc48:	2200      	movs	r2, #0
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	4620      	mov	r0, r4
 800bc4e:	4629      	mov	r1, r5
 800bc50:	f7f4 ff12 	bl	8000a78 <__aeabi_dcmpeq>
 800bc54:	b108      	cbz	r0, 800bc5a <__cvt+0x7a>
 800bc56:	f8cd 901c 	str.w	r9, [sp, #28]
 800bc5a:	2230      	movs	r2, #48	@ 0x30
 800bc5c:	9b07      	ldr	r3, [sp, #28]
 800bc5e:	454b      	cmp	r3, r9
 800bc60:	d31e      	bcc.n	800bca0 <__cvt+0xc0>
 800bc62:	9b07      	ldr	r3, [sp, #28]
 800bc64:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800bc66:	1bdb      	subs	r3, r3, r7
 800bc68:	4638      	mov	r0, r7
 800bc6a:	6013      	str	r3, [r2, #0]
 800bc6c:	b008      	add	sp, #32
 800bc6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc72:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bc76:	eb00 0906 	add.w	r9, r0, r6
 800bc7a:	d1e5      	bne.n	800bc48 <__cvt+0x68>
 800bc7c:	7803      	ldrb	r3, [r0, #0]
 800bc7e:	2b30      	cmp	r3, #48	@ 0x30
 800bc80:	d10a      	bne.n	800bc98 <__cvt+0xb8>
 800bc82:	2200      	movs	r2, #0
 800bc84:	2300      	movs	r3, #0
 800bc86:	4620      	mov	r0, r4
 800bc88:	4629      	mov	r1, r5
 800bc8a:	f7f4 fef5 	bl	8000a78 <__aeabi_dcmpeq>
 800bc8e:	b918      	cbnz	r0, 800bc98 <__cvt+0xb8>
 800bc90:	f1c6 0601 	rsb	r6, r6, #1
 800bc94:	f8ca 6000 	str.w	r6, [sl]
 800bc98:	f8da 3000 	ldr.w	r3, [sl]
 800bc9c:	4499      	add	r9, r3
 800bc9e:	e7d3      	b.n	800bc48 <__cvt+0x68>
 800bca0:	1c59      	adds	r1, r3, #1
 800bca2:	9107      	str	r1, [sp, #28]
 800bca4:	701a      	strb	r2, [r3, #0]
 800bca6:	e7d9      	b.n	800bc5c <__cvt+0x7c>

0800bca8 <__exponent>:
 800bca8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bcaa:	2900      	cmp	r1, #0
 800bcac:	bfba      	itte	lt
 800bcae:	4249      	neglt	r1, r1
 800bcb0:	232d      	movlt	r3, #45	@ 0x2d
 800bcb2:	232b      	movge	r3, #43	@ 0x2b
 800bcb4:	2909      	cmp	r1, #9
 800bcb6:	7002      	strb	r2, [r0, #0]
 800bcb8:	7043      	strb	r3, [r0, #1]
 800bcba:	dd29      	ble.n	800bd10 <__exponent+0x68>
 800bcbc:	f10d 0307 	add.w	r3, sp, #7
 800bcc0:	461d      	mov	r5, r3
 800bcc2:	270a      	movs	r7, #10
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	fbb1 f6f7 	udiv	r6, r1, r7
 800bcca:	fb07 1416 	mls	r4, r7, r6, r1
 800bcce:	3430      	adds	r4, #48	@ 0x30
 800bcd0:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bcd4:	460c      	mov	r4, r1
 800bcd6:	2c63      	cmp	r4, #99	@ 0x63
 800bcd8:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800bcdc:	4631      	mov	r1, r6
 800bcde:	dcf1      	bgt.n	800bcc4 <__exponent+0x1c>
 800bce0:	3130      	adds	r1, #48	@ 0x30
 800bce2:	1e94      	subs	r4, r2, #2
 800bce4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bce8:	1c41      	adds	r1, r0, #1
 800bcea:	4623      	mov	r3, r4
 800bcec:	42ab      	cmp	r3, r5
 800bcee:	d30a      	bcc.n	800bd06 <__exponent+0x5e>
 800bcf0:	f10d 0309 	add.w	r3, sp, #9
 800bcf4:	1a9b      	subs	r3, r3, r2
 800bcf6:	42ac      	cmp	r4, r5
 800bcf8:	bf88      	it	hi
 800bcfa:	2300      	movhi	r3, #0
 800bcfc:	3302      	adds	r3, #2
 800bcfe:	4403      	add	r3, r0
 800bd00:	1a18      	subs	r0, r3, r0
 800bd02:	b003      	add	sp, #12
 800bd04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd06:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bd0a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bd0e:	e7ed      	b.n	800bcec <__exponent+0x44>
 800bd10:	2330      	movs	r3, #48	@ 0x30
 800bd12:	3130      	adds	r1, #48	@ 0x30
 800bd14:	7083      	strb	r3, [r0, #2]
 800bd16:	70c1      	strb	r1, [r0, #3]
 800bd18:	1d03      	adds	r3, r0, #4
 800bd1a:	e7f1      	b.n	800bd00 <__exponent+0x58>

0800bd1c <_printf_float>:
 800bd1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd20:	b091      	sub	sp, #68	@ 0x44
 800bd22:	460c      	mov	r4, r1
 800bd24:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800bd28:	4616      	mov	r6, r2
 800bd2a:	461f      	mov	r7, r3
 800bd2c:	4605      	mov	r5, r0
 800bd2e:	f000 fe63 	bl	800c9f8 <_localeconv_r>
 800bd32:	6803      	ldr	r3, [r0, #0]
 800bd34:	9308      	str	r3, [sp, #32]
 800bd36:	4618      	mov	r0, r3
 800bd38:	f7f4 fa72 	bl	8000220 <strlen>
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	930e      	str	r3, [sp, #56]	@ 0x38
 800bd40:	f8d8 3000 	ldr.w	r3, [r8]
 800bd44:	9009      	str	r0, [sp, #36]	@ 0x24
 800bd46:	3307      	adds	r3, #7
 800bd48:	f023 0307 	bic.w	r3, r3, #7
 800bd4c:	f103 0208 	add.w	r2, r3, #8
 800bd50:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bd54:	f8d4 b000 	ldr.w	fp, [r4]
 800bd58:	f8c8 2000 	str.w	r2, [r8]
 800bd5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bd60:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bd64:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bd66:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800bd6a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bd6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bd72:	4b9d      	ldr	r3, [pc, #628]	@ (800bfe8 <_printf_float+0x2cc>)
 800bd74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bd78:	f7f4 feb0 	bl	8000adc <__aeabi_dcmpun>
 800bd7c:	bb70      	cbnz	r0, 800bddc <_printf_float+0xc0>
 800bd7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bd82:	4b99      	ldr	r3, [pc, #612]	@ (800bfe8 <_printf_float+0x2cc>)
 800bd84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bd88:	f7f4 fe8a 	bl	8000aa0 <__aeabi_dcmple>
 800bd8c:	bb30      	cbnz	r0, 800bddc <_printf_float+0xc0>
 800bd8e:	2200      	movs	r2, #0
 800bd90:	2300      	movs	r3, #0
 800bd92:	4640      	mov	r0, r8
 800bd94:	4649      	mov	r1, r9
 800bd96:	f7f4 fe79 	bl	8000a8c <__aeabi_dcmplt>
 800bd9a:	b110      	cbz	r0, 800bda2 <_printf_float+0x86>
 800bd9c:	232d      	movs	r3, #45	@ 0x2d
 800bd9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bda2:	4a92      	ldr	r2, [pc, #584]	@ (800bfec <_printf_float+0x2d0>)
 800bda4:	4b92      	ldr	r3, [pc, #584]	@ (800bff0 <_printf_float+0x2d4>)
 800bda6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bdaa:	bf8c      	ite	hi
 800bdac:	4690      	movhi	r8, r2
 800bdae:	4698      	movls	r8, r3
 800bdb0:	2303      	movs	r3, #3
 800bdb2:	6123      	str	r3, [r4, #16]
 800bdb4:	f02b 0304 	bic.w	r3, fp, #4
 800bdb8:	6023      	str	r3, [r4, #0]
 800bdba:	f04f 0900 	mov.w	r9, #0
 800bdbe:	9700      	str	r7, [sp, #0]
 800bdc0:	4633      	mov	r3, r6
 800bdc2:	aa0f      	add	r2, sp, #60	@ 0x3c
 800bdc4:	4621      	mov	r1, r4
 800bdc6:	4628      	mov	r0, r5
 800bdc8:	f000 f9d4 	bl	800c174 <_printf_common>
 800bdcc:	3001      	adds	r0, #1
 800bdce:	f040 808f 	bne.w	800bef0 <_printf_float+0x1d4>
 800bdd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bdd6:	b011      	add	sp, #68	@ 0x44
 800bdd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bddc:	4642      	mov	r2, r8
 800bdde:	464b      	mov	r3, r9
 800bde0:	4640      	mov	r0, r8
 800bde2:	4649      	mov	r1, r9
 800bde4:	f7f4 fe7a 	bl	8000adc <__aeabi_dcmpun>
 800bde8:	b140      	cbz	r0, 800bdfc <_printf_float+0xe0>
 800bdea:	464b      	mov	r3, r9
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	bfbc      	itt	lt
 800bdf0:	232d      	movlt	r3, #45	@ 0x2d
 800bdf2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bdf6:	4a7f      	ldr	r2, [pc, #508]	@ (800bff4 <_printf_float+0x2d8>)
 800bdf8:	4b7f      	ldr	r3, [pc, #508]	@ (800bff8 <_printf_float+0x2dc>)
 800bdfa:	e7d4      	b.n	800bda6 <_printf_float+0x8a>
 800bdfc:	6863      	ldr	r3, [r4, #4]
 800bdfe:	1c5a      	adds	r2, r3, #1
 800be00:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800be04:	d13f      	bne.n	800be86 <_printf_float+0x16a>
 800be06:	2306      	movs	r3, #6
 800be08:	6063      	str	r3, [r4, #4]
 800be0a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800be0e:	2200      	movs	r2, #0
 800be10:	6023      	str	r3, [r4, #0]
 800be12:	9206      	str	r2, [sp, #24]
 800be14:	aa0e      	add	r2, sp, #56	@ 0x38
 800be16:	e9cd a204 	strd	sl, r2, [sp, #16]
 800be1a:	aa0d      	add	r2, sp, #52	@ 0x34
 800be1c:	9203      	str	r2, [sp, #12]
 800be1e:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800be22:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800be26:	6863      	ldr	r3, [r4, #4]
 800be28:	9300      	str	r3, [sp, #0]
 800be2a:	4642      	mov	r2, r8
 800be2c:	464b      	mov	r3, r9
 800be2e:	4628      	mov	r0, r5
 800be30:	910a      	str	r1, [sp, #40]	@ 0x28
 800be32:	f7ff fed5 	bl	800bbe0 <__cvt>
 800be36:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be38:	2947      	cmp	r1, #71	@ 0x47
 800be3a:	4680      	mov	r8, r0
 800be3c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800be3e:	d128      	bne.n	800be92 <_printf_float+0x176>
 800be40:	1cc8      	adds	r0, r1, #3
 800be42:	db02      	blt.n	800be4a <_printf_float+0x12e>
 800be44:	6863      	ldr	r3, [r4, #4]
 800be46:	4299      	cmp	r1, r3
 800be48:	dd40      	ble.n	800becc <_printf_float+0x1b0>
 800be4a:	f1aa 0a02 	sub.w	sl, sl, #2
 800be4e:	fa5f fa8a 	uxtb.w	sl, sl
 800be52:	3901      	subs	r1, #1
 800be54:	4652      	mov	r2, sl
 800be56:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800be5a:	910d      	str	r1, [sp, #52]	@ 0x34
 800be5c:	f7ff ff24 	bl	800bca8 <__exponent>
 800be60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800be62:	1813      	adds	r3, r2, r0
 800be64:	2a01      	cmp	r2, #1
 800be66:	4681      	mov	r9, r0
 800be68:	6123      	str	r3, [r4, #16]
 800be6a:	dc02      	bgt.n	800be72 <_printf_float+0x156>
 800be6c:	6822      	ldr	r2, [r4, #0]
 800be6e:	07d2      	lsls	r2, r2, #31
 800be70:	d501      	bpl.n	800be76 <_printf_float+0x15a>
 800be72:	3301      	adds	r3, #1
 800be74:	6123      	str	r3, [r4, #16]
 800be76:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d09f      	beq.n	800bdbe <_printf_float+0xa2>
 800be7e:	232d      	movs	r3, #45	@ 0x2d
 800be80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be84:	e79b      	b.n	800bdbe <_printf_float+0xa2>
 800be86:	2947      	cmp	r1, #71	@ 0x47
 800be88:	d1bf      	bne.n	800be0a <_printf_float+0xee>
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d1bd      	bne.n	800be0a <_printf_float+0xee>
 800be8e:	2301      	movs	r3, #1
 800be90:	e7ba      	b.n	800be08 <_printf_float+0xec>
 800be92:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800be96:	d9dc      	bls.n	800be52 <_printf_float+0x136>
 800be98:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800be9c:	d118      	bne.n	800bed0 <_printf_float+0x1b4>
 800be9e:	2900      	cmp	r1, #0
 800bea0:	6863      	ldr	r3, [r4, #4]
 800bea2:	dd0b      	ble.n	800bebc <_printf_float+0x1a0>
 800bea4:	6121      	str	r1, [r4, #16]
 800bea6:	b913      	cbnz	r3, 800beae <_printf_float+0x192>
 800bea8:	6822      	ldr	r2, [r4, #0]
 800beaa:	07d0      	lsls	r0, r2, #31
 800beac:	d502      	bpl.n	800beb4 <_printf_float+0x198>
 800beae:	3301      	adds	r3, #1
 800beb0:	440b      	add	r3, r1
 800beb2:	6123      	str	r3, [r4, #16]
 800beb4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800beb6:	f04f 0900 	mov.w	r9, #0
 800beba:	e7dc      	b.n	800be76 <_printf_float+0x15a>
 800bebc:	b913      	cbnz	r3, 800bec4 <_printf_float+0x1a8>
 800bebe:	6822      	ldr	r2, [r4, #0]
 800bec0:	07d2      	lsls	r2, r2, #31
 800bec2:	d501      	bpl.n	800bec8 <_printf_float+0x1ac>
 800bec4:	3302      	adds	r3, #2
 800bec6:	e7f4      	b.n	800beb2 <_printf_float+0x196>
 800bec8:	2301      	movs	r3, #1
 800beca:	e7f2      	b.n	800beb2 <_printf_float+0x196>
 800becc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bed0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bed2:	4299      	cmp	r1, r3
 800bed4:	db05      	blt.n	800bee2 <_printf_float+0x1c6>
 800bed6:	6823      	ldr	r3, [r4, #0]
 800bed8:	6121      	str	r1, [r4, #16]
 800beda:	07d8      	lsls	r0, r3, #31
 800bedc:	d5ea      	bpl.n	800beb4 <_printf_float+0x198>
 800bede:	1c4b      	adds	r3, r1, #1
 800bee0:	e7e7      	b.n	800beb2 <_printf_float+0x196>
 800bee2:	2900      	cmp	r1, #0
 800bee4:	bfd4      	ite	le
 800bee6:	f1c1 0202 	rsble	r2, r1, #2
 800beea:	2201      	movgt	r2, #1
 800beec:	4413      	add	r3, r2
 800beee:	e7e0      	b.n	800beb2 <_printf_float+0x196>
 800bef0:	6823      	ldr	r3, [r4, #0]
 800bef2:	055a      	lsls	r2, r3, #21
 800bef4:	d407      	bmi.n	800bf06 <_printf_float+0x1ea>
 800bef6:	6923      	ldr	r3, [r4, #16]
 800bef8:	4642      	mov	r2, r8
 800befa:	4631      	mov	r1, r6
 800befc:	4628      	mov	r0, r5
 800befe:	47b8      	blx	r7
 800bf00:	3001      	adds	r0, #1
 800bf02:	d12b      	bne.n	800bf5c <_printf_float+0x240>
 800bf04:	e765      	b.n	800bdd2 <_printf_float+0xb6>
 800bf06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bf0a:	f240 80dd 	bls.w	800c0c8 <_printf_float+0x3ac>
 800bf0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bf12:	2200      	movs	r2, #0
 800bf14:	2300      	movs	r3, #0
 800bf16:	f7f4 fdaf 	bl	8000a78 <__aeabi_dcmpeq>
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	d033      	beq.n	800bf86 <_printf_float+0x26a>
 800bf1e:	4a37      	ldr	r2, [pc, #220]	@ (800bffc <_printf_float+0x2e0>)
 800bf20:	2301      	movs	r3, #1
 800bf22:	4631      	mov	r1, r6
 800bf24:	4628      	mov	r0, r5
 800bf26:	47b8      	blx	r7
 800bf28:	3001      	adds	r0, #1
 800bf2a:	f43f af52 	beq.w	800bdd2 <_printf_float+0xb6>
 800bf2e:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800bf32:	4543      	cmp	r3, r8
 800bf34:	db02      	blt.n	800bf3c <_printf_float+0x220>
 800bf36:	6823      	ldr	r3, [r4, #0]
 800bf38:	07d8      	lsls	r0, r3, #31
 800bf3a:	d50f      	bpl.n	800bf5c <_printf_float+0x240>
 800bf3c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bf40:	4631      	mov	r1, r6
 800bf42:	4628      	mov	r0, r5
 800bf44:	47b8      	blx	r7
 800bf46:	3001      	adds	r0, #1
 800bf48:	f43f af43 	beq.w	800bdd2 <_printf_float+0xb6>
 800bf4c:	f04f 0900 	mov.w	r9, #0
 800bf50:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800bf54:	f104 0a1a 	add.w	sl, r4, #26
 800bf58:	45c8      	cmp	r8, r9
 800bf5a:	dc09      	bgt.n	800bf70 <_printf_float+0x254>
 800bf5c:	6823      	ldr	r3, [r4, #0]
 800bf5e:	079b      	lsls	r3, r3, #30
 800bf60:	f100 8103 	bmi.w	800c16a <_printf_float+0x44e>
 800bf64:	68e0      	ldr	r0, [r4, #12]
 800bf66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf68:	4298      	cmp	r0, r3
 800bf6a:	bfb8      	it	lt
 800bf6c:	4618      	movlt	r0, r3
 800bf6e:	e732      	b.n	800bdd6 <_printf_float+0xba>
 800bf70:	2301      	movs	r3, #1
 800bf72:	4652      	mov	r2, sl
 800bf74:	4631      	mov	r1, r6
 800bf76:	4628      	mov	r0, r5
 800bf78:	47b8      	blx	r7
 800bf7a:	3001      	adds	r0, #1
 800bf7c:	f43f af29 	beq.w	800bdd2 <_printf_float+0xb6>
 800bf80:	f109 0901 	add.w	r9, r9, #1
 800bf84:	e7e8      	b.n	800bf58 <_printf_float+0x23c>
 800bf86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	dc39      	bgt.n	800c000 <_printf_float+0x2e4>
 800bf8c:	4a1b      	ldr	r2, [pc, #108]	@ (800bffc <_printf_float+0x2e0>)
 800bf8e:	2301      	movs	r3, #1
 800bf90:	4631      	mov	r1, r6
 800bf92:	4628      	mov	r0, r5
 800bf94:	47b8      	blx	r7
 800bf96:	3001      	adds	r0, #1
 800bf98:	f43f af1b 	beq.w	800bdd2 <_printf_float+0xb6>
 800bf9c:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800bfa0:	ea59 0303 	orrs.w	r3, r9, r3
 800bfa4:	d102      	bne.n	800bfac <_printf_float+0x290>
 800bfa6:	6823      	ldr	r3, [r4, #0]
 800bfa8:	07d9      	lsls	r1, r3, #31
 800bfaa:	d5d7      	bpl.n	800bf5c <_printf_float+0x240>
 800bfac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bfb0:	4631      	mov	r1, r6
 800bfb2:	4628      	mov	r0, r5
 800bfb4:	47b8      	blx	r7
 800bfb6:	3001      	adds	r0, #1
 800bfb8:	f43f af0b 	beq.w	800bdd2 <_printf_float+0xb6>
 800bfbc:	f04f 0a00 	mov.w	sl, #0
 800bfc0:	f104 0b1a 	add.w	fp, r4, #26
 800bfc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bfc6:	425b      	negs	r3, r3
 800bfc8:	4553      	cmp	r3, sl
 800bfca:	dc01      	bgt.n	800bfd0 <_printf_float+0x2b4>
 800bfcc:	464b      	mov	r3, r9
 800bfce:	e793      	b.n	800bef8 <_printf_float+0x1dc>
 800bfd0:	2301      	movs	r3, #1
 800bfd2:	465a      	mov	r2, fp
 800bfd4:	4631      	mov	r1, r6
 800bfd6:	4628      	mov	r0, r5
 800bfd8:	47b8      	blx	r7
 800bfda:	3001      	adds	r0, #1
 800bfdc:	f43f aef9 	beq.w	800bdd2 <_printf_float+0xb6>
 800bfe0:	f10a 0a01 	add.w	sl, sl, #1
 800bfe4:	e7ee      	b.n	800bfc4 <_printf_float+0x2a8>
 800bfe6:	bf00      	nop
 800bfe8:	7fefffff 	.word	0x7fefffff
 800bfec:	08010cf1 	.word	0x08010cf1
 800bff0:	08010ced 	.word	0x08010ced
 800bff4:	08010cf9 	.word	0x08010cf9
 800bff8:	08010cf5 	.word	0x08010cf5
 800bffc:	08010cfd 	.word	0x08010cfd
 800c000:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c002:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800c006:	4553      	cmp	r3, sl
 800c008:	bfa8      	it	ge
 800c00a:	4653      	movge	r3, sl
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	4699      	mov	r9, r3
 800c010:	dc36      	bgt.n	800c080 <_printf_float+0x364>
 800c012:	f04f 0b00 	mov.w	fp, #0
 800c016:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c01a:	f104 021a 	add.w	r2, r4, #26
 800c01e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c020:	930a      	str	r3, [sp, #40]	@ 0x28
 800c022:	eba3 0309 	sub.w	r3, r3, r9
 800c026:	455b      	cmp	r3, fp
 800c028:	dc31      	bgt.n	800c08e <_printf_float+0x372>
 800c02a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c02c:	459a      	cmp	sl, r3
 800c02e:	dc3a      	bgt.n	800c0a6 <_printf_float+0x38a>
 800c030:	6823      	ldr	r3, [r4, #0]
 800c032:	07da      	lsls	r2, r3, #31
 800c034:	d437      	bmi.n	800c0a6 <_printf_float+0x38a>
 800c036:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c038:	ebaa 0903 	sub.w	r9, sl, r3
 800c03c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c03e:	ebaa 0303 	sub.w	r3, sl, r3
 800c042:	4599      	cmp	r9, r3
 800c044:	bfa8      	it	ge
 800c046:	4699      	movge	r9, r3
 800c048:	f1b9 0f00 	cmp.w	r9, #0
 800c04c:	dc33      	bgt.n	800c0b6 <_printf_float+0x39a>
 800c04e:	f04f 0800 	mov.w	r8, #0
 800c052:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c056:	f104 0b1a 	add.w	fp, r4, #26
 800c05a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c05c:	ebaa 0303 	sub.w	r3, sl, r3
 800c060:	eba3 0309 	sub.w	r3, r3, r9
 800c064:	4543      	cmp	r3, r8
 800c066:	f77f af79 	ble.w	800bf5c <_printf_float+0x240>
 800c06a:	2301      	movs	r3, #1
 800c06c:	465a      	mov	r2, fp
 800c06e:	4631      	mov	r1, r6
 800c070:	4628      	mov	r0, r5
 800c072:	47b8      	blx	r7
 800c074:	3001      	adds	r0, #1
 800c076:	f43f aeac 	beq.w	800bdd2 <_printf_float+0xb6>
 800c07a:	f108 0801 	add.w	r8, r8, #1
 800c07e:	e7ec      	b.n	800c05a <_printf_float+0x33e>
 800c080:	4642      	mov	r2, r8
 800c082:	4631      	mov	r1, r6
 800c084:	4628      	mov	r0, r5
 800c086:	47b8      	blx	r7
 800c088:	3001      	adds	r0, #1
 800c08a:	d1c2      	bne.n	800c012 <_printf_float+0x2f6>
 800c08c:	e6a1      	b.n	800bdd2 <_printf_float+0xb6>
 800c08e:	2301      	movs	r3, #1
 800c090:	4631      	mov	r1, r6
 800c092:	4628      	mov	r0, r5
 800c094:	920a      	str	r2, [sp, #40]	@ 0x28
 800c096:	47b8      	blx	r7
 800c098:	3001      	adds	r0, #1
 800c09a:	f43f ae9a 	beq.w	800bdd2 <_printf_float+0xb6>
 800c09e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c0a0:	f10b 0b01 	add.w	fp, fp, #1
 800c0a4:	e7bb      	b.n	800c01e <_printf_float+0x302>
 800c0a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c0aa:	4631      	mov	r1, r6
 800c0ac:	4628      	mov	r0, r5
 800c0ae:	47b8      	blx	r7
 800c0b0:	3001      	adds	r0, #1
 800c0b2:	d1c0      	bne.n	800c036 <_printf_float+0x31a>
 800c0b4:	e68d      	b.n	800bdd2 <_printf_float+0xb6>
 800c0b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c0b8:	464b      	mov	r3, r9
 800c0ba:	4442      	add	r2, r8
 800c0bc:	4631      	mov	r1, r6
 800c0be:	4628      	mov	r0, r5
 800c0c0:	47b8      	blx	r7
 800c0c2:	3001      	adds	r0, #1
 800c0c4:	d1c3      	bne.n	800c04e <_printf_float+0x332>
 800c0c6:	e684      	b.n	800bdd2 <_printf_float+0xb6>
 800c0c8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800c0cc:	f1ba 0f01 	cmp.w	sl, #1
 800c0d0:	dc01      	bgt.n	800c0d6 <_printf_float+0x3ba>
 800c0d2:	07db      	lsls	r3, r3, #31
 800c0d4:	d536      	bpl.n	800c144 <_printf_float+0x428>
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	4642      	mov	r2, r8
 800c0da:	4631      	mov	r1, r6
 800c0dc:	4628      	mov	r0, r5
 800c0de:	47b8      	blx	r7
 800c0e0:	3001      	adds	r0, #1
 800c0e2:	f43f ae76 	beq.w	800bdd2 <_printf_float+0xb6>
 800c0e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c0ea:	4631      	mov	r1, r6
 800c0ec:	4628      	mov	r0, r5
 800c0ee:	47b8      	blx	r7
 800c0f0:	3001      	adds	r0, #1
 800c0f2:	f43f ae6e 	beq.w	800bdd2 <_printf_float+0xb6>
 800c0f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c102:	f7f4 fcb9 	bl	8000a78 <__aeabi_dcmpeq>
 800c106:	b9c0      	cbnz	r0, 800c13a <_printf_float+0x41e>
 800c108:	4653      	mov	r3, sl
 800c10a:	f108 0201 	add.w	r2, r8, #1
 800c10e:	4631      	mov	r1, r6
 800c110:	4628      	mov	r0, r5
 800c112:	47b8      	blx	r7
 800c114:	3001      	adds	r0, #1
 800c116:	d10c      	bne.n	800c132 <_printf_float+0x416>
 800c118:	e65b      	b.n	800bdd2 <_printf_float+0xb6>
 800c11a:	2301      	movs	r3, #1
 800c11c:	465a      	mov	r2, fp
 800c11e:	4631      	mov	r1, r6
 800c120:	4628      	mov	r0, r5
 800c122:	47b8      	blx	r7
 800c124:	3001      	adds	r0, #1
 800c126:	f43f ae54 	beq.w	800bdd2 <_printf_float+0xb6>
 800c12a:	f108 0801 	add.w	r8, r8, #1
 800c12e:	45d0      	cmp	r8, sl
 800c130:	dbf3      	blt.n	800c11a <_printf_float+0x3fe>
 800c132:	464b      	mov	r3, r9
 800c134:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c138:	e6df      	b.n	800befa <_printf_float+0x1de>
 800c13a:	f04f 0800 	mov.w	r8, #0
 800c13e:	f104 0b1a 	add.w	fp, r4, #26
 800c142:	e7f4      	b.n	800c12e <_printf_float+0x412>
 800c144:	2301      	movs	r3, #1
 800c146:	4642      	mov	r2, r8
 800c148:	e7e1      	b.n	800c10e <_printf_float+0x3f2>
 800c14a:	2301      	movs	r3, #1
 800c14c:	464a      	mov	r2, r9
 800c14e:	4631      	mov	r1, r6
 800c150:	4628      	mov	r0, r5
 800c152:	47b8      	blx	r7
 800c154:	3001      	adds	r0, #1
 800c156:	f43f ae3c 	beq.w	800bdd2 <_printf_float+0xb6>
 800c15a:	f108 0801 	add.w	r8, r8, #1
 800c15e:	68e3      	ldr	r3, [r4, #12]
 800c160:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c162:	1a5b      	subs	r3, r3, r1
 800c164:	4543      	cmp	r3, r8
 800c166:	dcf0      	bgt.n	800c14a <_printf_float+0x42e>
 800c168:	e6fc      	b.n	800bf64 <_printf_float+0x248>
 800c16a:	f04f 0800 	mov.w	r8, #0
 800c16e:	f104 0919 	add.w	r9, r4, #25
 800c172:	e7f4      	b.n	800c15e <_printf_float+0x442>

0800c174 <_printf_common>:
 800c174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c178:	4616      	mov	r6, r2
 800c17a:	4698      	mov	r8, r3
 800c17c:	688a      	ldr	r2, [r1, #8]
 800c17e:	690b      	ldr	r3, [r1, #16]
 800c180:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c184:	4293      	cmp	r3, r2
 800c186:	bfb8      	it	lt
 800c188:	4613      	movlt	r3, r2
 800c18a:	6033      	str	r3, [r6, #0]
 800c18c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c190:	4607      	mov	r7, r0
 800c192:	460c      	mov	r4, r1
 800c194:	b10a      	cbz	r2, 800c19a <_printf_common+0x26>
 800c196:	3301      	adds	r3, #1
 800c198:	6033      	str	r3, [r6, #0]
 800c19a:	6823      	ldr	r3, [r4, #0]
 800c19c:	0699      	lsls	r1, r3, #26
 800c19e:	bf42      	ittt	mi
 800c1a0:	6833      	ldrmi	r3, [r6, #0]
 800c1a2:	3302      	addmi	r3, #2
 800c1a4:	6033      	strmi	r3, [r6, #0]
 800c1a6:	6825      	ldr	r5, [r4, #0]
 800c1a8:	f015 0506 	ands.w	r5, r5, #6
 800c1ac:	d106      	bne.n	800c1bc <_printf_common+0x48>
 800c1ae:	f104 0a19 	add.w	sl, r4, #25
 800c1b2:	68e3      	ldr	r3, [r4, #12]
 800c1b4:	6832      	ldr	r2, [r6, #0]
 800c1b6:	1a9b      	subs	r3, r3, r2
 800c1b8:	42ab      	cmp	r3, r5
 800c1ba:	dc26      	bgt.n	800c20a <_printf_common+0x96>
 800c1bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c1c0:	6822      	ldr	r2, [r4, #0]
 800c1c2:	3b00      	subs	r3, #0
 800c1c4:	bf18      	it	ne
 800c1c6:	2301      	movne	r3, #1
 800c1c8:	0692      	lsls	r2, r2, #26
 800c1ca:	d42b      	bmi.n	800c224 <_printf_common+0xb0>
 800c1cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c1d0:	4641      	mov	r1, r8
 800c1d2:	4638      	mov	r0, r7
 800c1d4:	47c8      	blx	r9
 800c1d6:	3001      	adds	r0, #1
 800c1d8:	d01e      	beq.n	800c218 <_printf_common+0xa4>
 800c1da:	6823      	ldr	r3, [r4, #0]
 800c1dc:	6922      	ldr	r2, [r4, #16]
 800c1de:	f003 0306 	and.w	r3, r3, #6
 800c1e2:	2b04      	cmp	r3, #4
 800c1e4:	bf02      	ittt	eq
 800c1e6:	68e5      	ldreq	r5, [r4, #12]
 800c1e8:	6833      	ldreq	r3, [r6, #0]
 800c1ea:	1aed      	subeq	r5, r5, r3
 800c1ec:	68a3      	ldr	r3, [r4, #8]
 800c1ee:	bf0c      	ite	eq
 800c1f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c1f4:	2500      	movne	r5, #0
 800c1f6:	4293      	cmp	r3, r2
 800c1f8:	bfc4      	itt	gt
 800c1fa:	1a9b      	subgt	r3, r3, r2
 800c1fc:	18ed      	addgt	r5, r5, r3
 800c1fe:	2600      	movs	r6, #0
 800c200:	341a      	adds	r4, #26
 800c202:	42b5      	cmp	r5, r6
 800c204:	d11a      	bne.n	800c23c <_printf_common+0xc8>
 800c206:	2000      	movs	r0, #0
 800c208:	e008      	b.n	800c21c <_printf_common+0xa8>
 800c20a:	2301      	movs	r3, #1
 800c20c:	4652      	mov	r2, sl
 800c20e:	4641      	mov	r1, r8
 800c210:	4638      	mov	r0, r7
 800c212:	47c8      	blx	r9
 800c214:	3001      	adds	r0, #1
 800c216:	d103      	bne.n	800c220 <_printf_common+0xac>
 800c218:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c21c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c220:	3501      	adds	r5, #1
 800c222:	e7c6      	b.n	800c1b2 <_printf_common+0x3e>
 800c224:	18e1      	adds	r1, r4, r3
 800c226:	1c5a      	adds	r2, r3, #1
 800c228:	2030      	movs	r0, #48	@ 0x30
 800c22a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c22e:	4422      	add	r2, r4
 800c230:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c234:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c238:	3302      	adds	r3, #2
 800c23a:	e7c7      	b.n	800c1cc <_printf_common+0x58>
 800c23c:	2301      	movs	r3, #1
 800c23e:	4622      	mov	r2, r4
 800c240:	4641      	mov	r1, r8
 800c242:	4638      	mov	r0, r7
 800c244:	47c8      	blx	r9
 800c246:	3001      	adds	r0, #1
 800c248:	d0e6      	beq.n	800c218 <_printf_common+0xa4>
 800c24a:	3601      	adds	r6, #1
 800c24c:	e7d9      	b.n	800c202 <_printf_common+0x8e>
	...

0800c250 <_printf_i>:
 800c250:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c254:	7e0f      	ldrb	r7, [r1, #24]
 800c256:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c258:	2f78      	cmp	r7, #120	@ 0x78
 800c25a:	4691      	mov	r9, r2
 800c25c:	4680      	mov	r8, r0
 800c25e:	460c      	mov	r4, r1
 800c260:	469a      	mov	sl, r3
 800c262:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c266:	d807      	bhi.n	800c278 <_printf_i+0x28>
 800c268:	2f62      	cmp	r7, #98	@ 0x62
 800c26a:	d80a      	bhi.n	800c282 <_printf_i+0x32>
 800c26c:	2f00      	cmp	r7, #0
 800c26e:	f000 80d1 	beq.w	800c414 <_printf_i+0x1c4>
 800c272:	2f58      	cmp	r7, #88	@ 0x58
 800c274:	f000 80b8 	beq.w	800c3e8 <_printf_i+0x198>
 800c278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c27c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c280:	e03a      	b.n	800c2f8 <_printf_i+0xa8>
 800c282:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c286:	2b15      	cmp	r3, #21
 800c288:	d8f6      	bhi.n	800c278 <_printf_i+0x28>
 800c28a:	a101      	add	r1, pc, #4	@ (adr r1, 800c290 <_printf_i+0x40>)
 800c28c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c290:	0800c2e9 	.word	0x0800c2e9
 800c294:	0800c2fd 	.word	0x0800c2fd
 800c298:	0800c279 	.word	0x0800c279
 800c29c:	0800c279 	.word	0x0800c279
 800c2a0:	0800c279 	.word	0x0800c279
 800c2a4:	0800c279 	.word	0x0800c279
 800c2a8:	0800c2fd 	.word	0x0800c2fd
 800c2ac:	0800c279 	.word	0x0800c279
 800c2b0:	0800c279 	.word	0x0800c279
 800c2b4:	0800c279 	.word	0x0800c279
 800c2b8:	0800c279 	.word	0x0800c279
 800c2bc:	0800c3fb 	.word	0x0800c3fb
 800c2c0:	0800c327 	.word	0x0800c327
 800c2c4:	0800c3b5 	.word	0x0800c3b5
 800c2c8:	0800c279 	.word	0x0800c279
 800c2cc:	0800c279 	.word	0x0800c279
 800c2d0:	0800c41d 	.word	0x0800c41d
 800c2d4:	0800c279 	.word	0x0800c279
 800c2d8:	0800c327 	.word	0x0800c327
 800c2dc:	0800c279 	.word	0x0800c279
 800c2e0:	0800c279 	.word	0x0800c279
 800c2e4:	0800c3bd 	.word	0x0800c3bd
 800c2e8:	6833      	ldr	r3, [r6, #0]
 800c2ea:	1d1a      	adds	r2, r3, #4
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	6032      	str	r2, [r6, #0]
 800c2f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c2f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	e09c      	b.n	800c436 <_printf_i+0x1e6>
 800c2fc:	6833      	ldr	r3, [r6, #0]
 800c2fe:	6820      	ldr	r0, [r4, #0]
 800c300:	1d19      	adds	r1, r3, #4
 800c302:	6031      	str	r1, [r6, #0]
 800c304:	0606      	lsls	r6, r0, #24
 800c306:	d501      	bpl.n	800c30c <_printf_i+0xbc>
 800c308:	681d      	ldr	r5, [r3, #0]
 800c30a:	e003      	b.n	800c314 <_printf_i+0xc4>
 800c30c:	0645      	lsls	r5, r0, #25
 800c30e:	d5fb      	bpl.n	800c308 <_printf_i+0xb8>
 800c310:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c314:	2d00      	cmp	r5, #0
 800c316:	da03      	bge.n	800c320 <_printf_i+0xd0>
 800c318:	232d      	movs	r3, #45	@ 0x2d
 800c31a:	426d      	negs	r5, r5
 800c31c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c320:	4858      	ldr	r0, [pc, #352]	@ (800c484 <_printf_i+0x234>)
 800c322:	230a      	movs	r3, #10
 800c324:	e011      	b.n	800c34a <_printf_i+0xfa>
 800c326:	6821      	ldr	r1, [r4, #0]
 800c328:	6833      	ldr	r3, [r6, #0]
 800c32a:	0608      	lsls	r0, r1, #24
 800c32c:	f853 5b04 	ldr.w	r5, [r3], #4
 800c330:	d402      	bmi.n	800c338 <_printf_i+0xe8>
 800c332:	0649      	lsls	r1, r1, #25
 800c334:	bf48      	it	mi
 800c336:	b2ad      	uxthmi	r5, r5
 800c338:	2f6f      	cmp	r7, #111	@ 0x6f
 800c33a:	4852      	ldr	r0, [pc, #328]	@ (800c484 <_printf_i+0x234>)
 800c33c:	6033      	str	r3, [r6, #0]
 800c33e:	bf14      	ite	ne
 800c340:	230a      	movne	r3, #10
 800c342:	2308      	moveq	r3, #8
 800c344:	2100      	movs	r1, #0
 800c346:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c34a:	6866      	ldr	r6, [r4, #4]
 800c34c:	60a6      	str	r6, [r4, #8]
 800c34e:	2e00      	cmp	r6, #0
 800c350:	db05      	blt.n	800c35e <_printf_i+0x10e>
 800c352:	6821      	ldr	r1, [r4, #0]
 800c354:	432e      	orrs	r6, r5
 800c356:	f021 0104 	bic.w	r1, r1, #4
 800c35a:	6021      	str	r1, [r4, #0]
 800c35c:	d04b      	beq.n	800c3f6 <_printf_i+0x1a6>
 800c35e:	4616      	mov	r6, r2
 800c360:	fbb5 f1f3 	udiv	r1, r5, r3
 800c364:	fb03 5711 	mls	r7, r3, r1, r5
 800c368:	5dc7      	ldrb	r7, [r0, r7]
 800c36a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c36e:	462f      	mov	r7, r5
 800c370:	42bb      	cmp	r3, r7
 800c372:	460d      	mov	r5, r1
 800c374:	d9f4      	bls.n	800c360 <_printf_i+0x110>
 800c376:	2b08      	cmp	r3, #8
 800c378:	d10b      	bne.n	800c392 <_printf_i+0x142>
 800c37a:	6823      	ldr	r3, [r4, #0]
 800c37c:	07df      	lsls	r7, r3, #31
 800c37e:	d508      	bpl.n	800c392 <_printf_i+0x142>
 800c380:	6923      	ldr	r3, [r4, #16]
 800c382:	6861      	ldr	r1, [r4, #4]
 800c384:	4299      	cmp	r1, r3
 800c386:	bfde      	ittt	le
 800c388:	2330      	movle	r3, #48	@ 0x30
 800c38a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c38e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c392:	1b92      	subs	r2, r2, r6
 800c394:	6122      	str	r2, [r4, #16]
 800c396:	f8cd a000 	str.w	sl, [sp]
 800c39a:	464b      	mov	r3, r9
 800c39c:	aa03      	add	r2, sp, #12
 800c39e:	4621      	mov	r1, r4
 800c3a0:	4640      	mov	r0, r8
 800c3a2:	f7ff fee7 	bl	800c174 <_printf_common>
 800c3a6:	3001      	adds	r0, #1
 800c3a8:	d14a      	bne.n	800c440 <_printf_i+0x1f0>
 800c3aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3ae:	b004      	add	sp, #16
 800c3b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3b4:	6823      	ldr	r3, [r4, #0]
 800c3b6:	f043 0320 	orr.w	r3, r3, #32
 800c3ba:	6023      	str	r3, [r4, #0]
 800c3bc:	4832      	ldr	r0, [pc, #200]	@ (800c488 <_printf_i+0x238>)
 800c3be:	2778      	movs	r7, #120	@ 0x78
 800c3c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c3c4:	6823      	ldr	r3, [r4, #0]
 800c3c6:	6831      	ldr	r1, [r6, #0]
 800c3c8:	061f      	lsls	r7, r3, #24
 800c3ca:	f851 5b04 	ldr.w	r5, [r1], #4
 800c3ce:	d402      	bmi.n	800c3d6 <_printf_i+0x186>
 800c3d0:	065f      	lsls	r7, r3, #25
 800c3d2:	bf48      	it	mi
 800c3d4:	b2ad      	uxthmi	r5, r5
 800c3d6:	6031      	str	r1, [r6, #0]
 800c3d8:	07d9      	lsls	r1, r3, #31
 800c3da:	bf44      	itt	mi
 800c3dc:	f043 0320 	orrmi.w	r3, r3, #32
 800c3e0:	6023      	strmi	r3, [r4, #0]
 800c3e2:	b11d      	cbz	r5, 800c3ec <_printf_i+0x19c>
 800c3e4:	2310      	movs	r3, #16
 800c3e6:	e7ad      	b.n	800c344 <_printf_i+0xf4>
 800c3e8:	4826      	ldr	r0, [pc, #152]	@ (800c484 <_printf_i+0x234>)
 800c3ea:	e7e9      	b.n	800c3c0 <_printf_i+0x170>
 800c3ec:	6823      	ldr	r3, [r4, #0]
 800c3ee:	f023 0320 	bic.w	r3, r3, #32
 800c3f2:	6023      	str	r3, [r4, #0]
 800c3f4:	e7f6      	b.n	800c3e4 <_printf_i+0x194>
 800c3f6:	4616      	mov	r6, r2
 800c3f8:	e7bd      	b.n	800c376 <_printf_i+0x126>
 800c3fa:	6833      	ldr	r3, [r6, #0]
 800c3fc:	6825      	ldr	r5, [r4, #0]
 800c3fe:	6961      	ldr	r1, [r4, #20]
 800c400:	1d18      	adds	r0, r3, #4
 800c402:	6030      	str	r0, [r6, #0]
 800c404:	062e      	lsls	r6, r5, #24
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	d501      	bpl.n	800c40e <_printf_i+0x1be>
 800c40a:	6019      	str	r1, [r3, #0]
 800c40c:	e002      	b.n	800c414 <_printf_i+0x1c4>
 800c40e:	0668      	lsls	r0, r5, #25
 800c410:	d5fb      	bpl.n	800c40a <_printf_i+0x1ba>
 800c412:	8019      	strh	r1, [r3, #0]
 800c414:	2300      	movs	r3, #0
 800c416:	6123      	str	r3, [r4, #16]
 800c418:	4616      	mov	r6, r2
 800c41a:	e7bc      	b.n	800c396 <_printf_i+0x146>
 800c41c:	6833      	ldr	r3, [r6, #0]
 800c41e:	1d1a      	adds	r2, r3, #4
 800c420:	6032      	str	r2, [r6, #0]
 800c422:	681e      	ldr	r6, [r3, #0]
 800c424:	6862      	ldr	r2, [r4, #4]
 800c426:	2100      	movs	r1, #0
 800c428:	4630      	mov	r0, r6
 800c42a:	f7f3 fea9 	bl	8000180 <memchr>
 800c42e:	b108      	cbz	r0, 800c434 <_printf_i+0x1e4>
 800c430:	1b80      	subs	r0, r0, r6
 800c432:	6060      	str	r0, [r4, #4]
 800c434:	6863      	ldr	r3, [r4, #4]
 800c436:	6123      	str	r3, [r4, #16]
 800c438:	2300      	movs	r3, #0
 800c43a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c43e:	e7aa      	b.n	800c396 <_printf_i+0x146>
 800c440:	6923      	ldr	r3, [r4, #16]
 800c442:	4632      	mov	r2, r6
 800c444:	4649      	mov	r1, r9
 800c446:	4640      	mov	r0, r8
 800c448:	47d0      	blx	sl
 800c44a:	3001      	adds	r0, #1
 800c44c:	d0ad      	beq.n	800c3aa <_printf_i+0x15a>
 800c44e:	6823      	ldr	r3, [r4, #0]
 800c450:	079b      	lsls	r3, r3, #30
 800c452:	d413      	bmi.n	800c47c <_printf_i+0x22c>
 800c454:	68e0      	ldr	r0, [r4, #12]
 800c456:	9b03      	ldr	r3, [sp, #12]
 800c458:	4298      	cmp	r0, r3
 800c45a:	bfb8      	it	lt
 800c45c:	4618      	movlt	r0, r3
 800c45e:	e7a6      	b.n	800c3ae <_printf_i+0x15e>
 800c460:	2301      	movs	r3, #1
 800c462:	4632      	mov	r2, r6
 800c464:	4649      	mov	r1, r9
 800c466:	4640      	mov	r0, r8
 800c468:	47d0      	blx	sl
 800c46a:	3001      	adds	r0, #1
 800c46c:	d09d      	beq.n	800c3aa <_printf_i+0x15a>
 800c46e:	3501      	adds	r5, #1
 800c470:	68e3      	ldr	r3, [r4, #12]
 800c472:	9903      	ldr	r1, [sp, #12]
 800c474:	1a5b      	subs	r3, r3, r1
 800c476:	42ab      	cmp	r3, r5
 800c478:	dcf2      	bgt.n	800c460 <_printf_i+0x210>
 800c47a:	e7eb      	b.n	800c454 <_printf_i+0x204>
 800c47c:	2500      	movs	r5, #0
 800c47e:	f104 0619 	add.w	r6, r4, #25
 800c482:	e7f5      	b.n	800c470 <_printf_i+0x220>
 800c484:	08010cff 	.word	0x08010cff
 800c488:	08010d10 	.word	0x08010d10

0800c48c <std>:
 800c48c:	2300      	movs	r3, #0
 800c48e:	b510      	push	{r4, lr}
 800c490:	4604      	mov	r4, r0
 800c492:	e9c0 3300 	strd	r3, r3, [r0]
 800c496:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c49a:	6083      	str	r3, [r0, #8]
 800c49c:	8181      	strh	r1, [r0, #12]
 800c49e:	6643      	str	r3, [r0, #100]	@ 0x64
 800c4a0:	81c2      	strh	r2, [r0, #14]
 800c4a2:	6183      	str	r3, [r0, #24]
 800c4a4:	4619      	mov	r1, r3
 800c4a6:	2208      	movs	r2, #8
 800c4a8:	305c      	adds	r0, #92	@ 0x5c
 800c4aa:	f000 fa51 	bl	800c950 <memset>
 800c4ae:	4b0d      	ldr	r3, [pc, #52]	@ (800c4e4 <std+0x58>)
 800c4b0:	6263      	str	r3, [r4, #36]	@ 0x24
 800c4b2:	4b0d      	ldr	r3, [pc, #52]	@ (800c4e8 <std+0x5c>)
 800c4b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c4b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c4ec <std+0x60>)
 800c4b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c4ba:	4b0d      	ldr	r3, [pc, #52]	@ (800c4f0 <std+0x64>)
 800c4bc:	6323      	str	r3, [r4, #48]	@ 0x30
 800c4be:	4b0d      	ldr	r3, [pc, #52]	@ (800c4f4 <std+0x68>)
 800c4c0:	6224      	str	r4, [r4, #32]
 800c4c2:	429c      	cmp	r4, r3
 800c4c4:	d006      	beq.n	800c4d4 <std+0x48>
 800c4c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c4ca:	4294      	cmp	r4, r2
 800c4cc:	d002      	beq.n	800c4d4 <std+0x48>
 800c4ce:	33d0      	adds	r3, #208	@ 0xd0
 800c4d0:	429c      	cmp	r4, r3
 800c4d2:	d105      	bne.n	800c4e0 <std+0x54>
 800c4d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c4d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4dc:	f000 bb00 	b.w	800cae0 <__retarget_lock_init_recursive>
 800c4e0:	bd10      	pop	{r4, pc}
 800c4e2:	bf00      	nop
 800c4e4:	0800c7a1 	.word	0x0800c7a1
 800c4e8:	0800c7c3 	.word	0x0800c7c3
 800c4ec:	0800c7fb 	.word	0x0800c7fb
 800c4f0:	0800c81f 	.word	0x0800c81f
 800c4f4:	20005d20 	.word	0x20005d20

0800c4f8 <stdio_exit_handler>:
 800c4f8:	4a02      	ldr	r2, [pc, #8]	@ (800c504 <stdio_exit_handler+0xc>)
 800c4fa:	4903      	ldr	r1, [pc, #12]	@ (800c508 <stdio_exit_handler+0x10>)
 800c4fc:	4803      	ldr	r0, [pc, #12]	@ (800c50c <stdio_exit_handler+0x14>)
 800c4fe:	f000 b869 	b.w	800c5d4 <_fwalk_sglue>
 800c502:	bf00      	nop
 800c504:	200000f8 	.word	0x200000f8
 800c508:	0800e6d9 	.word	0x0800e6d9
 800c50c:	20000108 	.word	0x20000108

0800c510 <cleanup_stdio>:
 800c510:	6841      	ldr	r1, [r0, #4]
 800c512:	4b0c      	ldr	r3, [pc, #48]	@ (800c544 <cleanup_stdio+0x34>)
 800c514:	4299      	cmp	r1, r3
 800c516:	b510      	push	{r4, lr}
 800c518:	4604      	mov	r4, r0
 800c51a:	d001      	beq.n	800c520 <cleanup_stdio+0x10>
 800c51c:	f002 f8dc 	bl	800e6d8 <_fflush_r>
 800c520:	68a1      	ldr	r1, [r4, #8]
 800c522:	4b09      	ldr	r3, [pc, #36]	@ (800c548 <cleanup_stdio+0x38>)
 800c524:	4299      	cmp	r1, r3
 800c526:	d002      	beq.n	800c52e <cleanup_stdio+0x1e>
 800c528:	4620      	mov	r0, r4
 800c52a:	f002 f8d5 	bl	800e6d8 <_fflush_r>
 800c52e:	68e1      	ldr	r1, [r4, #12]
 800c530:	4b06      	ldr	r3, [pc, #24]	@ (800c54c <cleanup_stdio+0x3c>)
 800c532:	4299      	cmp	r1, r3
 800c534:	d004      	beq.n	800c540 <cleanup_stdio+0x30>
 800c536:	4620      	mov	r0, r4
 800c538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c53c:	f002 b8cc 	b.w	800e6d8 <_fflush_r>
 800c540:	bd10      	pop	{r4, pc}
 800c542:	bf00      	nop
 800c544:	20005d20 	.word	0x20005d20
 800c548:	20005d88 	.word	0x20005d88
 800c54c:	20005df0 	.word	0x20005df0

0800c550 <global_stdio_init.part.0>:
 800c550:	b510      	push	{r4, lr}
 800c552:	4b0b      	ldr	r3, [pc, #44]	@ (800c580 <global_stdio_init.part.0+0x30>)
 800c554:	4c0b      	ldr	r4, [pc, #44]	@ (800c584 <global_stdio_init.part.0+0x34>)
 800c556:	4a0c      	ldr	r2, [pc, #48]	@ (800c588 <global_stdio_init.part.0+0x38>)
 800c558:	601a      	str	r2, [r3, #0]
 800c55a:	4620      	mov	r0, r4
 800c55c:	2200      	movs	r2, #0
 800c55e:	2104      	movs	r1, #4
 800c560:	f7ff ff94 	bl	800c48c <std>
 800c564:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c568:	2201      	movs	r2, #1
 800c56a:	2109      	movs	r1, #9
 800c56c:	f7ff ff8e 	bl	800c48c <std>
 800c570:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c574:	2202      	movs	r2, #2
 800c576:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c57a:	2112      	movs	r1, #18
 800c57c:	f7ff bf86 	b.w	800c48c <std>
 800c580:	20005e58 	.word	0x20005e58
 800c584:	20005d20 	.word	0x20005d20
 800c588:	0800c4f9 	.word	0x0800c4f9

0800c58c <__sfp_lock_acquire>:
 800c58c:	4801      	ldr	r0, [pc, #4]	@ (800c594 <__sfp_lock_acquire+0x8>)
 800c58e:	f000 baa8 	b.w	800cae2 <__retarget_lock_acquire_recursive>
 800c592:	bf00      	nop
 800c594:	20005e61 	.word	0x20005e61

0800c598 <__sfp_lock_release>:
 800c598:	4801      	ldr	r0, [pc, #4]	@ (800c5a0 <__sfp_lock_release+0x8>)
 800c59a:	f000 baa3 	b.w	800cae4 <__retarget_lock_release_recursive>
 800c59e:	bf00      	nop
 800c5a0:	20005e61 	.word	0x20005e61

0800c5a4 <__sinit>:
 800c5a4:	b510      	push	{r4, lr}
 800c5a6:	4604      	mov	r4, r0
 800c5a8:	f7ff fff0 	bl	800c58c <__sfp_lock_acquire>
 800c5ac:	6a23      	ldr	r3, [r4, #32]
 800c5ae:	b11b      	cbz	r3, 800c5b8 <__sinit+0x14>
 800c5b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5b4:	f7ff bff0 	b.w	800c598 <__sfp_lock_release>
 800c5b8:	4b04      	ldr	r3, [pc, #16]	@ (800c5cc <__sinit+0x28>)
 800c5ba:	6223      	str	r3, [r4, #32]
 800c5bc:	4b04      	ldr	r3, [pc, #16]	@ (800c5d0 <__sinit+0x2c>)
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d1f5      	bne.n	800c5b0 <__sinit+0xc>
 800c5c4:	f7ff ffc4 	bl	800c550 <global_stdio_init.part.0>
 800c5c8:	e7f2      	b.n	800c5b0 <__sinit+0xc>
 800c5ca:	bf00      	nop
 800c5cc:	0800c511 	.word	0x0800c511
 800c5d0:	20005e58 	.word	0x20005e58

0800c5d4 <_fwalk_sglue>:
 800c5d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5d8:	4607      	mov	r7, r0
 800c5da:	4688      	mov	r8, r1
 800c5dc:	4614      	mov	r4, r2
 800c5de:	2600      	movs	r6, #0
 800c5e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c5e4:	f1b9 0901 	subs.w	r9, r9, #1
 800c5e8:	d505      	bpl.n	800c5f6 <_fwalk_sglue+0x22>
 800c5ea:	6824      	ldr	r4, [r4, #0]
 800c5ec:	2c00      	cmp	r4, #0
 800c5ee:	d1f7      	bne.n	800c5e0 <_fwalk_sglue+0xc>
 800c5f0:	4630      	mov	r0, r6
 800c5f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5f6:	89ab      	ldrh	r3, [r5, #12]
 800c5f8:	2b01      	cmp	r3, #1
 800c5fa:	d907      	bls.n	800c60c <_fwalk_sglue+0x38>
 800c5fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c600:	3301      	adds	r3, #1
 800c602:	d003      	beq.n	800c60c <_fwalk_sglue+0x38>
 800c604:	4629      	mov	r1, r5
 800c606:	4638      	mov	r0, r7
 800c608:	47c0      	blx	r8
 800c60a:	4306      	orrs	r6, r0
 800c60c:	3568      	adds	r5, #104	@ 0x68
 800c60e:	e7e9      	b.n	800c5e4 <_fwalk_sglue+0x10>

0800c610 <iprintf>:
 800c610:	b40f      	push	{r0, r1, r2, r3}
 800c612:	b507      	push	{r0, r1, r2, lr}
 800c614:	4906      	ldr	r1, [pc, #24]	@ (800c630 <iprintf+0x20>)
 800c616:	ab04      	add	r3, sp, #16
 800c618:	6808      	ldr	r0, [r1, #0]
 800c61a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c61e:	6881      	ldr	r1, [r0, #8]
 800c620:	9301      	str	r3, [sp, #4]
 800c622:	f001 fec1 	bl	800e3a8 <_vfiprintf_r>
 800c626:	b003      	add	sp, #12
 800c628:	f85d eb04 	ldr.w	lr, [sp], #4
 800c62c:	b004      	add	sp, #16
 800c62e:	4770      	bx	lr
 800c630:	20000104 	.word	0x20000104

0800c634 <_puts_r>:
 800c634:	6a03      	ldr	r3, [r0, #32]
 800c636:	b570      	push	{r4, r5, r6, lr}
 800c638:	6884      	ldr	r4, [r0, #8]
 800c63a:	4605      	mov	r5, r0
 800c63c:	460e      	mov	r6, r1
 800c63e:	b90b      	cbnz	r3, 800c644 <_puts_r+0x10>
 800c640:	f7ff ffb0 	bl	800c5a4 <__sinit>
 800c644:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c646:	07db      	lsls	r3, r3, #31
 800c648:	d405      	bmi.n	800c656 <_puts_r+0x22>
 800c64a:	89a3      	ldrh	r3, [r4, #12]
 800c64c:	0598      	lsls	r0, r3, #22
 800c64e:	d402      	bmi.n	800c656 <_puts_r+0x22>
 800c650:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c652:	f000 fa46 	bl	800cae2 <__retarget_lock_acquire_recursive>
 800c656:	89a3      	ldrh	r3, [r4, #12]
 800c658:	0719      	lsls	r1, r3, #28
 800c65a:	d502      	bpl.n	800c662 <_puts_r+0x2e>
 800c65c:	6923      	ldr	r3, [r4, #16]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d135      	bne.n	800c6ce <_puts_r+0x9a>
 800c662:	4621      	mov	r1, r4
 800c664:	4628      	mov	r0, r5
 800c666:	f000 f91d 	bl	800c8a4 <__swsetup_r>
 800c66a:	b380      	cbz	r0, 800c6ce <_puts_r+0x9a>
 800c66c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800c670:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c672:	07da      	lsls	r2, r3, #31
 800c674:	d405      	bmi.n	800c682 <_puts_r+0x4e>
 800c676:	89a3      	ldrh	r3, [r4, #12]
 800c678:	059b      	lsls	r3, r3, #22
 800c67a:	d402      	bmi.n	800c682 <_puts_r+0x4e>
 800c67c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c67e:	f000 fa31 	bl	800cae4 <__retarget_lock_release_recursive>
 800c682:	4628      	mov	r0, r5
 800c684:	bd70      	pop	{r4, r5, r6, pc}
 800c686:	2b00      	cmp	r3, #0
 800c688:	da04      	bge.n	800c694 <_puts_r+0x60>
 800c68a:	69a2      	ldr	r2, [r4, #24]
 800c68c:	429a      	cmp	r2, r3
 800c68e:	dc17      	bgt.n	800c6c0 <_puts_r+0x8c>
 800c690:	290a      	cmp	r1, #10
 800c692:	d015      	beq.n	800c6c0 <_puts_r+0x8c>
 800c694:	6823      	ldr	r3, [r4, #0]
 800c696:	1c5a      	adds	r2, r3, #1
 800c698:	6022      	str	r2, [r4, #0]
 800c69a:	7019      	strb	r1, [r3, #0]
 800c69c:	68a3      	ldr	r3, [r4, #8]
 800c69e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c6a2:	3b01      	subs	r3, #1
 800c6a4:	60a3      	str	r3, [r4, #8]
 800c6a6:	2900      	cmp	r1, #0
 800c6a8:	d1ed      	bne.n	800c686 <_puts_r+0x52>
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	da11      	bge.n	800c6d2 <_puts_r+0x9e>
 800c6ae:	4622      	mov	r2, r4
 800c6b0:	210a      	movs	r1, #10
 800c6b2:	4628      	mov	r0, r5
 800c6b4:	f000 f8b7 	bl	800c826 <__swbuf_r>
 800c6b8:	3001      	adds	r0, #1
 800c6ba:	d0d7      	beq.n	800c66c <_puts_r+0x38>
 800c6bc:	250a      	movs	r5, #10
 800c6be:	e7d7      	b.n	800c670 <_puts_r+0x3c>
 800c6c0:	4622      	mov	r2, r4
 800c6c2:	4628      	mov	r0, r5
 800c6c4:	f000 f8af 	bl	800c826 <__swbuf_r>
 800c6c8:	3001      	adds	r0, #1
 800c6ca:	d1e7      	bne.n	800c69c <_puts_r+0x68>
 800c6cc:	e7ce      	b.n	800c66c <_puts_r+0x38>
 800c6ce:	3e01      	subs	r6, #1
 800c6d0:	e7e4      	b.n	800c69c <_puts_r+0x68>
 800c6d2:	6823      	ldr	r3, [r4, #0]
 800c6d4:	1c5a      	adds	r2, r3, #1
 800c6d6:	6022      	str	r2, [r4, #0]
 800c6d8:	220a      	movs	r2, #10
 800c6da:	701a      	strb	r2, [r3, #0]
 800c6dc:	e7ee      	b.n	800c6bc <_puts_r+0x88>
	...

0800c6e0 <puts>:
 800c6e0:	4b02      	ldr	r3, [pc, #8]	@ (800c6ec <puts+0xc>)
 800c6e2:	4601      	mov	r1, r0
 800c6e4:	6818      	ldr	r0, [r3, #0]
 800c6e6:	f7ff bfa5 	b.w	800c634 <_puts_r>
 800c6ea:	bf00      	nop
 800c6ec:	20000104 	.word	0x20000104

0800c6f0 <sniprintf>:
 800c6f0:	b40c      	push	{r2, r3}
 800c6f2:	b530      	push	{r4, r5, lr}
 800c6f4:	4b18      	ldr	r3, [pc, #96]	@ (800c758 <sniprintf+0x68>)
 800c6f6:	1e0c      	subs	r4, r1, #0
 800c6f8:	681d      	ldr	r5, [r3, #0]
 800c6fa:	b09d      	sub	sp, #116	@ 0x74
 800c6fc:	da08      	bge.n	800c710 <sniprintf+0x20>
 800c6fe:	238b      	movs	r3, #139	@ 0x8b
 800c700:	602b      	str	r3, [r5, #0]
 800c702:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c706:	b01d      	add	sp, #116	@ 0x74
 800c708:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c70c:	b002      	add	sp, #8
 800c70e:	4770      	bx	lr
 800c710:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c714:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c718:	f04f 0300 	mov.w	r3, #0
 800c71c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c71e:	bf14      	ite	ne
 800c720:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c724:	4623      	moveq	r3, r4
 800c726:	9304      	str	r3, [sp, #16]
 800c728:	9307      	str	r3, [sp, #28]
 800c72a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c72e:	9002      	str	r0, [sp, #8]
 800c730:	9006      	str	r0, [sp, #24]
 800c732:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c736:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c738:	ab21      	add	r3, sp, #132	@ 0x84
 800c73a:	a902      	add	r1, sp, #8
 800c73c:	4628      	mov	r0, r5
 800c73e:	9301      	str	r3, [sp, #4]
 800c740:	f001 fd0e 	bl	800e160 <_svfiprintf_r>
 800c744:	1c43      	adds	r3, r0, #1
 800c746:	bfbc      	itt	lt
 800c748:	238b      	movlt	r3, #139	@ 0x8b
 800c74a:	602b      	strlt	r3, [r5, #0]
 800c74c:	2c00      	cmp	r4, #0
 800c74e:	d0da      	beq.n	800c706 <sniprintf+0x16>
 800c750:	9b02      	ldr	r3, [sp, #8]
 800c752:	2200      	movs	r2, #0
 800c754:	701a      	strb	r2, [r3, #0]
 800c756:	e7d6      	b.n	800c706 <sniprintf+0x16>
 800c758:	20000104 	.word	0x20000104

0800c75c <siprintf>:
 800c75c:	b40e      	push	{r1, r2, r3}
 800c75e:	b510      	push	{r4, lr}
 800c760:	b09d      	sub	sp, #116	@ 0x74
 800c762:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c764:	9002      	str	r0, [sp, #8]
 800c766:	9006      	str	r0, [sp, #24]
 800c768:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c76c:	480a      	ldr	r0, [pc, #40]	@ (800c798 <siprintf+0x3c>)
 800c76e:	9107      	str	r1, [sp, #28]
 800c770:	9104      	str	r1, [sp, #16]
 800c772:	490a      	ldr	r1, [pc, #40]	@ (800c79c <siprintf+0x40>)
 800c774:	f853 2b04 	ldr.w	r2, [r3], #4
 800c778:	9105      	str	r1, [sp, #20]
 800c77a:	2400      	movs	r4, #0
 800c77c:	a902      	add	r1, sp, #8
 800c77e:	6800      	ldr	r0, [r0, #0]
 800c780:	9301      	str	r3, [sp, #4]
 800c782:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c784:	f001 fcec 	bl	800e160 <_svfiprintf_r>
 800c788:	9b02      	ldr	r3, [sp, #8]
 800c78a:	701c      	strb	r4, [r3, #0]
 800c78c:	b01d      	add	sp, #116	@ 0x74
 800c78e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c792:	b003      	add	sp, #12
 800c794:	4770      	bx	lr
 800c796:	bf00      	nop
 800c798:	20000104 	.word	0x20000104
 800c79c:	ffff0208 	.word	0xffff0208

0800c7a0 <__sread>:
 800c7a0:	b510      	push	{r4, lr}
 800c7a2:	460c      	mov	r4, r1
 800c7a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7a8:	f000 f94c 	bl	800ca44 <_read_r>
 800c7ac:	2800      	cmp	r0, #0
 800c7ae:	bfab      	itete	ge
 800c7b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c7b2:	89a3      	ldrhlt	r3, [r4, #12]
 800c7b4:	181b      	addge	r3, r3, r0
 800c7b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c7ba:	bfac      	ite	ge
 800c7bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c7be:	81a3      	strhlt	r3, [r4, #12]
 800c7c0:	bd10      	pop	{r4, pc}

0800c7c2 <__swrite>:
 800c7c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7c6:	461f      	mov	r7, r3
 800c7c8:	898b      	ldrh	r3, [r1, #12]
 800c7ca:	05db      	lsls	r3, r3, #23
 800c7cc:	4605      	mov	r5, r0
 800c7ce:	460c      	mov	r4, r1
 800c7d0:	4616      	mov	r6, r2
 800c7d2:	d505      	bpl.n	800c7e0 <__swrite+0x1e>
 800c7d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7d8:	2302      	movs	r3, #2
 800c7da:	2200      	movs	r2, #0
 800c7dc:	f000 f920 	bl	800ca20 <_lseek_r>
 800c7e0:	89a3      	ldrh	r3, [r4, #12]
 800c7e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c7ea:	81a3      	strh	r3, [r4, #12]
 800c7ec:	4632      	mov	r2, r6
 800c7ee:	463b      	mov	r3, r7
 800c7f0:	4628      	mov	r0, r5
 800c7f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c7f6:	f000 b937 	b.w	800ca68 <_write_r>

0800c7fa <__sseek>:
 800c7fa:	b510      	push	{r4, lr}
 800c7fc:	460c      	mov	r4, r1
 800c7fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c802:	f000 f90d 	bl	800ca20 <_lseek_r>
 800c806:	1c43      	adds	r3, r0, #1
 800c808:	89a3      	ldrh	r3, [r4, #12]
 800c80a:	bf15      	itete	ne
 800c80c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c80e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c812:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c816:	81a3      	strheq	r3, [r4, #12]
 800c818:	bf18      	it	ne
 800c81a:	81a3      	strhne	r3, [r4, #12]
 800c81c:	bd10      	pop	{r4, pc}

0800c81e <__sclose>:
 800c81e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c822:	f000 b8ed 	b.w	800ca00 <_close_r>

0800c826 <__swbuf_r>:
 800c826:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c828:	460e      	mov	r6, r1
 800c82a:	4614      	mov	r4, r2
 800c82c:	4605      	mov	r5, r0
 800c82e:	b118      	cbz	r0, 800c838 <__swbuf_r+0x12>
 800c830:	6a03      	ldr	r3, [r0, #32]
 800c832:	b90b      	cbnz	r3, 800c838 <__swbuf_r+0x12>
 800c834:	f7ff feb6 	bl	800c5a4 <__sinit>
 800c838:	69a3      	ldr	r3, [r4, #24]
 800c83a:	60a3      	str	r3, [r4, #8]
 800c83c:	89a3      	ldrh	r3, [r4, #12]
 800c83e:	071a      	lsls	r2, r3, #28
 800c840:	d501      	bpl.n	800c846 <__swbuf_r+0x20>
 800c842:	6923      	ldr	r3, [r4, #16]
 800c844:	b943      	cbnz	r3, 800c858 <__swbuf_r+0x32>
 800c846:	4621      	mov	r1, r4
 800c848:	4628      	mov	r0, r5
 800c84a:	f000 f82b 	bl	800c8a4 <__swsetup_r>
 800c84e:	b118      	cbz	r0, 800c858 <__swbuf_r+0x32>
 800c850:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c854:	4638      	mov	r0, r7
 800c856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c858:	6823      	ldr	r3, [r4, #0]
 800c85a:	6922      	ldr	r2, [r4, #16]
 800c85c:	1a98      	subs	r0, r3, r2
 800c85e:	6963      	ldr	r3, [r4, #20]
 800c860:	b2f6      	uxtb	r6, r6
 800c862:	4283      	cmp	r3, r0
 800c864:	4637      	mov	r7, r6
 800c866:	dc05      	bgt.n	800c874 <__swbuf_r+0x4e>
 800c868:	4621      	mov	r1, r4
 800c86a:	4628      	mov	r0, r5
 800c86c:	f001 ff34 	bl	800e6d8 <_fflush_r>
 800c870:	2800      	cmp	r0, #0
 800c872:	d1ed      	bne.n	800c850 <__swbuf_r+0x2a>
 800c874:	68a3      	ldr	r3, [r4, #8]
 800c876:	3b01      	subs	r3, #1
 800c878:	60a3      	str	r3, [r4, #8]
 800c87a:	6823      	ldr	r3, [r4, #0]
 800c87c:	1c5a      	adds	r2, r3, #1
 800c87e:	6022      	str	r2, [r4, #0]
 800c880:	701e      	strb	r6, [r3, #0]
 800c882:	6962      	ldr	r2, [r4, #20]
 800c884:	1c43      	adds	r3, r0, #1
 800c886:	429a      	cmp	r2, r3
 800c888:	d004      	beq.n	800c894 <__swbuf_r+0x6e>
 800c88a:	89a3      	ldrh	r3, [r4, #12]
 800c88c:	07db      	lsls	r3, r3, #31
 800c88e:	d5e1      	bpl.n	800c854 <__swbuf_r+0x2e>
 800c890:	2e0a      	cmp	r6, #10
 800c892:	d1df      	bne.n	800c854 <__swbuf_r+0x2e>
 800c894:	4621      	mov	r1, r4
 800c896:	4628      	mov	r0, r5
 800c898:	f001 ff1e 	bl	800e6d8 <_fflush_r>
 800c89c:	2800      	cmp	r0, #0
 800c89e:	d0d9      	beq.n	800c854 <__swbuf_r+0x2e>
 800c8a0:	e7d6      	b.n	800c850 <__swbuf_r+0x2a>
	...

0800c8a4 <__swsetup_r>:
 800c8a4:	b538      	push	{r3, r4, r5, lr}
 800c8a6:	4b29      	ldr	r3, [pc, #164]	@ (800c94c <__swsetup_r+0xa8>)
 800c8a8:	4605      	mov	r5, r0
 800c8aa:	6818      	ldr	r0, [r3, #0]
 800c8ac:	460c      	mov	r4, r1
 800c8ae:	b118      	cbz	r0, 800c8b8 <__swsetup_r+0x14>
 800c8b0:	6a03      	ldr	r3, [r0, #32]
 800c8b2:	b90b      	cbnz	r3, 800c8b8 <__swsetup_r+0x14>
 800c8b4:	f7ff fe76 	bl	800c5a4 <__sinit>
 800c8b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8bc:	0719      	lsls	r1, r3, #28
 800c8be:	d422      	bmi.n	800c906 <__swsetup_r+0x62>
 800c8c0:	06da      	lsls	r2, r3, #27
 800c8c2:	d407      	bmi.n	800c8d4 <__swsetup_r+0x30>
 800c8c4:	2209      	movs	r2, #9
 800c8c6:	602a      	str	r2, [r5, #0]
 800c8c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c8cc:	81a3      	strh	r3, [r4, #12]
 800c8ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c8d2:	e033      	b.n	800c93c <__swsetup_r+0x98>
 800c8d4:	0758      	lsls	r0, r3, #29
 800c8d6:	d512      	bpl.n	800c8fe <__swsetup_r+0x5a>
 800c8d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c8da:	b141      	cbz	r1, 800c8ee <__swsetup_r+0x4a>
 800c8dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c8e0:	4299      	cmp	r1, r3
 800c8e2:	d002      	beq.n	800c8ea <__swsetup_r+0x46>
 800c8e4:	4628      	mov	r0, r5
 800c8e6:	f000 ff67 	bl	800d7b8 <_free_r>
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	6363      	str	r3, [r4, #52]	@ 0x34
 800c8ee:	89a3      	ldrh	r3, [r4, #12]
 800c8f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c8f4:	81a3      	strh	r3, [r4, #12]
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	6063      	str	r3, [r4, #4]
 800c8fa:	6923      	ldr	r3, [r4, #16]
 800c8fc:	6023      	str	r3, [r4, #0]
 800c8fe:	89a3      	ldrh	r3, [r4, #12]
 800c900:	f043 0308 	orr.w	r3, r3, #8
 800c904:	81a3      	strh	r3, [r4, #12]
 800c906:	6923      	ldr	r3, [r4, #16]
 800c908:	b94b      	cbnz	r3, 800c91e <__swsetup_r+0x7a>
 800c90a:	89a3      	ldrh	r3, [r4, #12]
 800c90c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c910:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c914:	d003      	beq.n	800c91e <__swsetup_r+0x7a>
 800c916:	4621      	mov	r1, r4
 800c918:	4628      	mov	r0, r5
 800c91a:	f001 ff2b 	bl	800e774 <__smakebuf_r>
 800c91e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c922:	f013 0201 	ands.w	r2, r3, #1
 800c926:	d00a      	beq.n	800c93e <__swsetup_r+0x9a>
 800c928:	2200      	movs	r2, #0
 800c92a:	60a2      	str	r2, [r4, #8]
 800c92c:	6962      	ldr	r2, [r4, #20]
 800c92e:	4252      	negs	r2, r2
 800c930:	61a2      	str	r2, [r4, #24]
 800c932:	6922      	ldr	r2, [r4, #16]
 800c934:	b942      	cbnz	r2, 800c948 <__swsetup_r+0xa4>
 800c936:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c93a:	d1c5      	bne.n	800c8c8 <__swsetup_r+0x24>
 800c93c:	bd38      	pop	{r3, r4, r5, pc}
 800c93e:	0799      	lsls	r1, r3, #30
 800c940:	bf58      	it	pl
 800c942:	6962      	ldrpl	r2, [r4, #20]
 800c944:	60a2      	str	r2, [r4, #8]
 800c946:	e7f4      	b.n	800c932 <__swsetup_r+0x8e>
 800c948:	2000      	movs	r0, #0
 800c94a:	e7f7      	b.n	800c93c <__swsetup_r+0x98>
 800c94c:	20000104 	.word	0x20000104

0800c950 <memset>:
 800c950:	4402      	add	r2, r0
 800c952:	4603      	mov	r3, r0
 800c954:	4293      	cmp	r3, r2
 800c956:	d100      	bne.n	800c95a <memset+0xa>
 800c958:	4770      	bx	lr
 800c95a:	f803 1b01 	strb.w	r1, [r3], #1
 800c95e:	e7f9      	b.n	800c954 <memset+0x4>

0800c960 <strchr>:
 800c960:	b2c9      	uxtb	r1, r1
 800c962:	4603      	mov	r3, r0
 800c964:	4618      	mov	r0, r3
 800c966:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c96a:	b112      	cbz	r2, 800c972 <strchr+0x12>
 800c96c:	428a      	cmp	r2, r1
 800c96e:	d1f9      	bne.n	800c964 <strchr+0x4>
 800c970:	4770      	bx	lr
 800c972:	2900      	cmp	r1, #0
 800c974:	bf18      	it	ne
 800c976:	2000      	movne	r0, #0
 800c978:	4770      	bx	lr

0800c97a <strncpy>:
 800c97a:	b510      	push	{r4, lr}
 800c97c:	3901      	subs	r1, #1
 800c97e:	4603      	mov	r3, r0
 800c980:	b132      	cbz	r2, 800c990 <strncpy+0x16>
 800c982:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c986:	f803 4b01 	strb.w	r4, [r3], #1
 800c98a:	3a01      	subs	r2, #1
 800c98c:	2c00      	cmp	r4, #0
 800c98e:	d1f7      	bne.n	800c980 <strncpy+0x6>
 800c990:	441a      	add	r2, r3
 800c992:	2100      	movs	r1, #0
 800c994:	4293      	cmp	r3, r2
 800c996:	d100      	bne.n	800c99a <strncpy+0x20>
 800c998:	bd10      	pop	{r4, pc}
 800c99a:	f803 1b01 	strb.w	r1, [r3], #1
 800c99e:	e7f9      	b.n	800c994 <strncpy+0x1a>

0800c9a0 <strrchr>:
 800c9a0:	b538      	push	{r3, r4, r5, lr}
 800c9a2:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	d10e      	bne.n	800c9c8 <strrchr+0x28>
 800c9aa:	4621      	mov	r1, r4
 800c9ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9b0:	f7ff bfd6 	b.w	800c960 <strchr>
 800c9b4:	1c43      	adds	r3, r0, #1
 800c9b6:	4605      	mov	r5, r0
 800c9b8:	4621      	mov	r1, r4
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f7ff ffd0 	bl	800c960 <strchr>
 800c9c0:	2800      	cmp	r0, #0
 800c9c2:	d1f7      	bne.n	800c9b4 <strrchr+0x14>
 800c9c4:	4628      	mov	r0, r5
 800c9c6:	bd38      	pop	{r3, r4, r5, pc}
 800c9c8:	2500      	movs	r5, #0
 800c9ca:	e7f5      	b.n	800c9b8 <strrchr+0x18>

0800c9cc <strstr>:
 800c9cc:	780a      	ldrb	r2, [r1, #0]
 800c9ce:	b570      	push	{r4, r5, r6, lr}
 800c9d0:	b96a      	cbnz	r2, 800c9ee <strstr+0x22>
 800c9d2:	bd70      	pop	{r4, r5, r6, pc}
 800c9d4:	429a      	cmp	r2, r3
 800c9d6:	d109      	bne.n	800c9ec <strstr+0x20>
 800c9d8:	460c      	mov	r4, r1
 800c9da:	4605      	mov	r5, r0
 800c9dc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d0f6      	beq.n	800c9d2 <strstr+0x6>
 800c9e4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800c9e8:	429e      	cmp	r6, r3
 800c9ea:	d0f7      	beq.n	800c9dc <strstr+0x10>
 800c9ec:	3001      	adds	r0, #1
 800c9ee:	7803      	ldrb	r3, [r0, #0]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d1ef      	bne.n	800c9d4 <strstr+0x8>
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	e7ec      	b.n	800c9d2 <strstr+0x6>

0800c9f8 <_localeconv_r>:
 800c9f8:	4800      	ldr	r0, [pc, #0]	@ (800c9fc <_localeconv_r+0x4>)
 800c9fa:	4770      	bx	lr
 800c9fc:	20000244 	.word	0x20000244

0800ca00 <_close_r>:
 800ca00:	b538      	push	{r3, r4, r5, lr}
 800ca02:	4d06      	ldr	r5, [pc, #24]	@ (800ca1c <_close_r+0x1c>)
 800ca04:	2300      	movs	r3, #0
 800ca06:	4604      	mov	r4, r0
 800ca08:	4608      	mov	r0, r1
 800ca0a:	602b      	str	r3, [r5, #0]
 800ca0c:	f7f6 fbc4 	bl	8003198 <_close>
 800ca10:	1c43      	adds	r3, r0, #1
 800ca12:	d102      	bne.n	800ca1a <_close_r+0x1a>
 800ca14:	682b      	ldr	r3, [r5, #0]
 800ca16:	b103      	cbz	r3, 800ca1a <_close_r+0x1a>
 800ca18:	6023      	str	r3, [r4, #0]
 800ca1a:	bd38      	pop	{r3, r4, r5, pc}
 800ca1c:	20005e5c 	.word	0x20005e5c

0800ca20 <_lseek_r>:
 800ca20:	b538      	push	{r3, r4, r5, lr}
 800ca22:	4d07      	ldr	r5, [pc, #28]	@ (800ca40 <_lseek_r+0x20>)
 800ca24:	4604      	mov	r4, r0
 800ca26:	4608      	mov	r0, r1
 800ca28:	4611      	mov	r1, r2
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	602a      	str	r2, [r5, #0]
 800ca2e:	461a      	mov	r2, r3
 800ca30:	f7f6 fbbc 	bl	80031ac <_lseek>
 800ca34:	1c43      	adds	r3, r0, #1
 800ca36:	d102      	bne.n	800ca3e <_lseek_r+0x1e>
 800ca38:	682b      	ldr	r3, [r5, #0]
 800ca3a:	b103      	cbz	r3, 800ca3e <_lseek_r+0x1e>
 800ca3c:	6023      	str	r3, [r4, #0]
 800ca3e:	bd38      	pop	{r3, r4, r5, pc}
 800ca40:	20005e5c 	.word	0x20005e5c

0800ca44 <_read_r>:
 800ca44:	b538      	push	{r3, r4, r5, lr}
 800ca46:	4d07      	ldr	r5, [pc, #28]	@ (800ca64 <_read_r+0x20>)
 800ca48:	4604      	mov	r4, r0
 800ca4a:	4608      	mov	r0, r1
 800ca4c:	4611      	mov	r1, r2
 800ca4e:	2200      	movs	r2, #0
 800ca50:	602a      	str	r2, [r5, #0]
 800ca52:	461a      	mov	r2, r3
 800ca54:	f7f6 fb82 	bl	800315c <_read>
 800ca58:	1c43      	adds	r3, r0, #1
 800ca5a:	d102      	bne.n	800ca62 <_read_r+0x1e>
 800ca5c:	682b      	ldr	r3, [r5, #0]
 800ca5e:	b103      	cbz	r3, 800ca62 <_read_r+0x1e>
 800ca60:	6023      	str	r3, [r4, #0]
 800ca62:	bd38      	pop	{r3, r4, r5, pc}
 800ca64:	20005e5c 	.word	0x20005e5c

0800ca68 <_write_r>:
 800ca68:	b538      	push	{r3, r4, r5, lr}
 800ca6a:	4d07      	ldr	r5, [pc, #28]	@ (800ca88 <_write_r+0x20>)
 800ca6c:	4604      	mov	r4, r0
 800ca6e:	4608      	mov	r0, r1
 800ca70:	4611      	mov	r1, r2
 800ca72:	2200      	movs	r2, #0
 800ca74:	602a      	str	r2, [r5, #0]
 800ca76:	461a      	mov	r2, r3
 800ca78:	f7f6 fb80 	bl	800317c <_write>
 800ca7c:	1c43      	adds	r3, r0, #1
 800ca7e:	d102      	bne.n	800ca86 <_write_r+0x1e>
 800ca80:	682b      	ldr	r3, [r5, #0]
 800ca82:	b103      	cbz	r3, 800ca86 <_write_r+0x1e>
 800ca84:	6023      	str	r3, [r4, #0]
 800ca86:	bd38      	pop	{r3, r4, r5, pc}
 800ca88:	20005e5c 	.word	0x20005e5c

0800ca8c <__errno>:
 800ca8c:	4b01      	ldr	r3, [pc, #4]	@ (800ca94 <__errno+0x8>)
 800ca8e:	6818      	ldr	r0, [r3, #0]
 800ca90:	4770      	bx	lr
 800ca92:	bf00      	nop
 800ca94:	20000104 	.word	0x20000104

0800ca98 <__libc_init_array>:
 800ca98:	b570      	push	{r4, r5, r6, lr}
 800ca9a:	4d0d      	ldr	r5, [pc, #52]	@ (800cad0 <__libc_init_array+0x38>)
 800ca9c:	4c0d      	ldr	r4, [pc, #52]	@ (800cad4 <__libc_init_array+0x3c>)
 800ca9e:	1b64      	subs	r4, r4, r5
 800caa0:	10a4      	asrs	r4, r4, #2
 800caa2:	2600      	movs	r6, #0
 800caa4:	42a6      	cmp	r6, r4
 800caa6:	d109      	bne.n	800cabc <__libc_init_array+0x24>
 800caa8:	4d0b      	ldr	r5, [pc, #44]	@ (800cad8 <__libc_init_array+0x40>)
 800caaa:	4c0c      	ldr	r4, [pc, #48]	@ (800cadc <__libc_init_array+0x44>)
 800caac:	f001 ffd0 	bl	800ea50 <_init>
 800cab0:	1b64      	subs	r4, r4, r5
 800cab2:	10a4      	asrs	r4, r4, #2
 800cab4:	2600      	movs	r6, #0
 800cab6:	42a6      	cmp	r6, r4
 800cab8:	d105      	bne.n	800cac6 <__libc_init_array+0x2e>
 800caba:	bd70      	pop	{r4, r5, r6, pc}
 800cabc:	f855 3b04 	ldr.w	r3, [r5], #4
 800cac0:	4798      	blx	r3
 800cac2:	3601      	adds	r6, #1
 800cac4:	e7ee      	b.n	800caa4 <__libc_init_array+0xc>
 800cac6:	f855 3b04 	ldr.w	r3, [r5], #4
 800caca:	4798      	blx	r3
 800cacc:	3601      	adds	r6, #1
 800cace:	e7f2      	b.n	800cab6 <__libc_init_array+0x1e>
 800cad0:	08010f68 	.word	0x08010f68
 800cad4:	08010f68 	.word	0x08010f68
 800cad8:	08010f68 	.word	0x08010f68
 800cadc:	08010f6c 	.word	0x08010f6c

0800cae0 <__retarget_lock_init_recursive>:
 800cae0:	4770      	bx	lr

0800cae2 <__retarget_lock_acquire_recursive>:
 800cae2:	4770      	bx	lr

0800cae4 <__retarget_lock_release_recursive>:
 800cae4:	4770      	bx	lr

0800cae6 <memcpy>:
 800cae6:	440a      	add	r2, r1
 800cae8:	4291      	cmp	r1, r2
 800caea:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800caee:	d100      	bne.n	800caf2 <memcpy+0xc>
 800caf0:	4770      	bx	lr
 800caf2:	b510      	push	{r4, lr}
 800caf4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800caf8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cafc:	4291      	cmp	r1, r2
 800cafe:	d1f9      	bne.n	800caf4 <memcpy+0xe>
 800cb00:	bd10      	pop	{r4, pc}

0800cb02 <quorem>:
 800cb02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb06:	6903      	ldr	r3, [r0, #16]
 800cb08:	690c      	ldr	r4, [r1, #16]
 800cb0a:	42a3      	cmp	r3, r4
 800cb0c:	4607      	mov	r7, r0
 800cb0e:	db7e      	blt.n	800cc0e <quorem+0x10c>
 800cb10:	3c01      	subs	r4, #1
 800cb12:	f101 0814 	add.w	r8, r1, #20
 800cb16:	00a3      	lsls	r3, r4, #2
 800cb18:	f100 0514 	add.w	r5, r0, #20
 800cb1c:	9300      	str	r3, [sp, #0]
 800cb1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb22:	9301      	str	r3, [sp, #4]
 800cb24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cb28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb2c:	3301      	adds	r3, #1
 800cb2e:	429a      	cmp	r2, r3
 800cb30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cb34:	fbb2 f6f3 	udiv	r6, r2, r3
 800cb38:	d32e      	bcc.n	800cb98 <quorem+0x96>
 800cb3a:	f04f 0a00 	mov.w	sl, #0
 800cb3e:	46c4      	mov	ip, r8
 800cb40:	46ae      	mov	lr, r5
 800cb42:	46d3      	mov	fp, sl
 800cb44:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cb48:	b298      	uxth	r0, r3
 800cb4a:	fb06 a000 	mla	r0, r6, r0, sl
 800cb4e:	0c02      	lsrs	r2, r0, #16
 800cb50:	0c1b      	lsrs	r3, r3, #16
 800cb52:	fb06 2303 	mla	r3, r6, r3, r2
 800cb56:	f8de 2000 	ldr.w	r2, [lr]
 800cb5a:	b280      	uxth	r0, r0
 800cb5c:	b292      	uxth	r2, r2
 800cb5e:	1a12      	subs	r2, r2, r0
 800cb60:	445a      	add	r2, fp
 800cb62:	f8de 0000 	ldr.w	r0, [lr]
 800cb66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cb6a:	b29b      	uxth	r3, r3
 800cb6c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cb70:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cb74:	b292      	uxth	r2, r2
 800cb76:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cb7a:	45e1      	cmp	r9, ip
 800cb7c:	f84e 2b04 	str.w	r2, [lr], #4
 800cb80:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cb84:	d2de      	bcs.n	800cb44 <quorem+0x42>
 800cb86:	9b00      	ldr	r3, [sp, #0]
 800cb88:	58eb      	ldr	r3, [r5, r3]
 800cb8a:	b92b      	cbnz	r3, 800cb98 <quorem+0x96>
 800cb8c:	9b01      	ldr	r3, [sp, #4]
 800cb8e:	3b04      	subs	r3, #4
 800cb90:	429d      	cmp	r5, r3
 800cb92:	461a      	mov	r2, r3
 800cb94:	d32f      	bcc.n	800cbf6 <quorem+0xf4>
 800cb96:	613c      	str	r4, [r7, #16]
 800cb98:	4638      	mov	r0, r7
 800cb9a:	f001 f97f 	bl	800de9c <__mcmp>
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	db25      	blt.n	800cbee <quorem+0xec>
 800cba2:	4629      	mov	r1, r5
 800cba4:	2000      	movs	r0, #0
 800cba6:	f858 2b04 	ldr.w	r2, [r8], #4
 800cbaa:	f8d1 c000 	ldr.w	ip, [r1]
 800cbae:	fa1f fe82 	uxth.w	lr, r2
 800cbb2:	fa1f f38c 	uxth.w	r3, ip
 800cbb6:	eba3 030e 	sub.w	r3, r3, lr
 800cbba:	4403      	add	r3, r0
 800cbbc:	0c12      	lsrs	r2, r2, #16
 800cbbe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cbc2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cbc6:	b29b      	uxth	r3, r3
 800cbc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbcc:	45c1      	cmp	r9, r8
 800cbce:	f841 3b04 	str.w	r3, [r1], #4
 800cbd2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cbd6:	d2e6      	bcs.n	800cba6 <quorem+0xa4>
 800cbd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cbdc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cbe0:	b922      	cbnz	r2, 800cbec <quorem+0xea>
 800cbe2:	3b04      	subs	r3, #4
 800cbe4:	429d      	cmp	r5, r3
 800cbe6:	461a      	mov	r2, r3
 800cbe8:	d30b      	bcc.n	800cc02 <quorem+0x100>
 800cbea:	613c      	str	r4, [r7, #16]
 800cbec:	3601      	adds	r6, #1
 800cbee:	4630      	mov	r0, r6
 800cbf0:	b003      	add	sp, #12
 800cbf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf6:	6812      	ldr	r2, [r2, #0]
 800cbf8:	3b04      	subs	r3, #4
 800cbfa:	2a00      	cmp	r2, #0
 800cbfc:	d1cb      	bne.n	800cb96 <quorem+0x94>
 800cbfe:	3c01      	subs	r4, #1
 800cc00:	e7c6      	b.n	800cb90 <quorem+0x8e>
 800cc02:	6812      	ldr	r2, [r2, #0]
 800cc04:	3b04      	subs	r3, #4
 800cc06:	2a00      	cmp	r2, #0
 800cc08:	d1ef      	bne.n	800cbea <quorem+0xe8>
 800cc0a:	3c01      	subs	r4, #1
 800cc0c:	e7ea      	b.n	800cbe4 <quorem+0xe2>
 800cc0e:	2000      	movs	r0, #0
 800cc10:	e7ee      	b.n	800cbf0 <quorem+0xee>
 800cc12:	0000      	movs	r0, r0
 800cc14:	0000      	movs	r0, r0
	...

0800cc18 <_dtoa_r>:
 800cc18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc1c:	69c7      	ldr	r7, [r0, #28]
 800cc1e:	b097      	sub	sp, #92	@ 0x5c
 800cc20:	4614      	mov	r4, r2
 800cc22:	461d      	mov	r5, r3
 800cc24:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cc28:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800cc2a:	4681      	mov	r9, r0
 800cc2c:	b97f      	cbnz	r7, 800cc4e <_dtoa_r+0x36>
 800cc2e:	2010      	movs	r0, #16
 800cc30:	f000 fe0c 	bl	800d84c <malloc>
 800cc34:	4602      	mov	r2, r0
 800cc36:	f8c9 001c 	str.w	r0, [r9, #28]
 800cc3a:	b920      	cbnz	r0, 800cc46 <_dtoa_r+0x2e>
 800cc3c:	4baa      	ldr	r3, [pc, #680]	@ (800cee8 <_dtoa_r+0x2d0>)
 800cc3e:	21ef      	movs	r1, #239	@ 0xef
 800cc40:	48aa      	ldr	r0, [pc, #680]	@ (800ceec <_dtoa_r+0x2d4>)
 800cc42:	f001 fe1f 	bl	800e884 <__assert_func>
 800cc46:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cc4a:	6007      	str	r7, [r0, #0]
 800cc4c:	60c7      	str	r7, [r0, #12]
 800cc4e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cc52:	6819      	ldr	r1, [r3, #0]
 800cc54:	b159      	cbz	r1, 800cc6e <_dtoa_r+0x56>
 800cc56:	685a      	ldr	r2, [r3, #4]
 800cc58:	604a      	str	r2, [r1, #4]
 800cc5a:	2301      	movs	r3, #1
 800cc5c:	4093      	lsls	r3, r2
 800cc5e:	608b      	str	r3, [r1, #8]
 800cc60:	4648      	mov	r0, r9
 800cc62:	f000 fee9 	bl	800da38 <_Bfree>
 800cc66:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	601a      	str	r2, [r3, #0]
 800cc6e:	1e2b      	subs	r3, r5, #0
 800cc70:	bfb9      	ittee	lt
 800cc72:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cc76:	9307      	strlt	r3, [sp, #28]
 800cc78:	2300      	movge	r3, #0
 800cc7a:	6033      	strge	r3, [r6, #0]
 800cc7c:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800cc80:	4b9b      	ldr	r3, [pc, #620]	@ (800cef0 <_dtoa_r+0x2d8>)
 800cc82:	bfbc      	itt	lt
 800cc84:	2201      	movlt	r2, #1
 800cc86:	6032      	strlt	r2, [r6, #0]
 800cc88:	ea33 0308 	bics.w	r3, r3, r8
 800cc8c:	d112      	bne.n	800ccb4 <_dtoa_r+0x9c>
 800cc8e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800cc90:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cc94:	6013      	str	r3, [r2, #0]
 800cc96:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800cc9a:	4323      	orrs	r3, r4
 800cc9c:	f000 855b 	beq.w	800d756 <_dtoa_r+0xb3e>
 800cca0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cca2:	f8df a250 	ldr.w	sl, [pc, #592]	@ 800cef4 <_dtoa_r+0x2dc>
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	f000 855d 	beq.w	800d766 <_dtoa_r+0xb4e>
 800ccac:	f10a 0303 	add.w	r3, sl, #3
 800ccb0:	f000 bd57 	b.w	800d762 <_dtoa_r+0xb4a>
 800ccb4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ccb8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ccbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	f7f3 fed8 	bl	8000a78 <__aeabi_dcmpeq>
 800ccc8:	4607      	mov	r7, r0
 800ccca:	b158      	cbz	r0, 800cce4 <_dtoa_r+0xcc>
 800cccc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ccce:	2301      	movs	r3, #1
 800ccd0:	6013      	str	r3, [r2, #0]
 800ccd2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ccd4:	b113      	cbz	r3, 800ccdc <_dtoa_r+0xc4>
 800ccd6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ccd8:	4b87      	ldr	r3, [pc, #540]	@ (800cef8 <_dtoa_r+0x2e0>)
 800ccda:	6013      	str	r3, [r2, #0]
 800ccdc:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800cefc <_dtoa_r+0x2e4>
 800cce0:	f000 bd41 	b.w	800d766 <_dtoa_r+0xb4e>
 800cce4:	ab14      	add	r3, sp, #80	@ 0x50
 800cce6:	9301      	str	r3, [sp, #4]
 800cce8:	ab15      	add	r3, sp, #84	@ 0x54
 800ccea:	9300      	str	r3, [sp, #0]
 800ccec:	4648      	mov	r0, r9
 800ccee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ccf2:	f001 f981 	bl	800dff8 <__d2b>
 800ccf6:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800ccfa:	9003      	str	r0, [sp, #12]
 800ccfc:	2e00      	cmp	r6, #0
 800ccfe:	d077      	beq.n	800cdf0 <_dtoa_r+0x1d8>
 800cd00:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd02:	9712      	str	r7, [sp, #72]	@ 0x48
 800cd04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd0c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cd10:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cd14:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cd18:	4619      	mov	r1, r3
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	4b78      	ldr	r3, [pc, #480]	@ (800cf00 <_dtoa_r+0x2e8>)
 800cd1e:	f7f3 fa8b 	bl	8000238 <__aeabi_dsub>
 800cd22:	a36b      	add	r3, pc, #428	@ (adr r3, 800ced0 <_dtoa_r+0x2b8>)
 800cd24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd28:	f7f3 fc3e 	bl	80005a8 <__aeabi_dmul>
 800cd2c:	a36a      	add	r3, pc, #424	@ (adr r3, 800ced8 <_dtoa_r+0x2c0>)
 800cd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd32:	f7f3 fa83 	bl	800023c <__adddf3>
 800cd36:	4604      	mov	r4, r0
 800cd38:	4630      	mov	r0, r6
 800cd3a:	460d      	mov	r5, r1
 800cd3c:	f7f3 fbca 	bl	80004d4 <__aeabi_i2d>
 800cd40:	a367      	add	r3, pc, #412	@ (adr r3, 800cee0 <_dtoa_r+0x2c8>)
 800cd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd46:	f7f3 fc2f 	bl	80005a8 <__aeabi_dmul>
 800cd4a:	4602      	mov	r2, r0
 800cd4c:	460b      	mov	r3, r1
 800cd4e:	4620      	mov	r0, r4
 800cd50:	4629      	mov	r1, r5
 800cd52:	f7f3 fa73 	bl	800023c <__adddf3>
 800cd56:	4604      	mov	r4, r0
 800cd58:	460d      	mov	r5, r1
 800cd5a:	f7f3 fed5 	bl	8000b08 <__aeabi_d2iz>
 800cd5e:	2200      	movs	r2, #0
 800cd60:	4607      	mov	r7, r0
 800cd62:	2300      	movs	r3, #0
 800cd64:	4620      	mov	r0, r4
 800cd66:	4629      	mov	r1, r5
 800cd68:	f7f3 fe90 	bl	8000a8c <__aeabi_dcmplt>
 800cd6c:	b140      	cbz	r0, 800cd80 <_dtoa_r+0x168>
 800cd6e:	4638      	mov	r0, r7
 800cd70:	f7f3 fbb0 	bl	80004d4 <__aeabi_i2d>
 800cd74:	4622      	mov	r2, r4
 800cd76:	462b      	mov	r3, r5
 800cd78:	f7f3 fe7e 	bl	8000a78 <__aeabi_dcmpeq>
 800cd7c:	b900      	cbnz	r0, 800cd80 <_dtoa_r+0x168>
 800cd7e:	3f01      	subs	r7, #1
 800cd80:	2f16      	cmp	r7, #22
 800cd82:	d853      	bhi.n	800ce2c <_dtoa_r+0x214>
 800cd84:	4b5f      	ldr	r3, [pc, #380]	@ (800cf04 <_dtoa_r+0x2ec>)
 800cd86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd92:	f7f3 fe7b 	bl	8000a8c <__aeabi_dcmplt>
 800cd96:	2800      	cmp	r0, #0
 800cd98:	d04a      	beq.n	800ce30 <_dtoa_r+0x218>
 800cd9a:	3f01      	subs	r7, #1
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cda0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cda2:	1b9b      	subs	r3, r3, r6
 800cda4:	1e5a      	subs	r2, r3, #1
 800cda6:	bf45      	ittet	mi
 800cda8:	f1c3 0301 	rsbmi	r3, r3, #1
 800cdac:	9304      	strmi	r3, [sp, #16]
 800cdae:	2300      	movpl	r3, #0
 800cdb0:	2300      	movmi	r3, #0
 800cdb2:	9209      	str	r2, [sp, #36]	@ 0x24
 800cdb4:	bf54      	ite	pl
 800cdb6:	9304      	strpl	r3, [sp, #16]
 800cdb8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800cdba:	2f00      	cmp	r7, #0
 800cdbc:	db3a      	blt.n	800ce34 <_dtoa_r+0x21c>
 800cdbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdc0:	970e      	str	r7, [sp, #56]	@ 0x38
 800cdc2:	443b      	add	r3, r7
 800cdc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	930a      	str	r3, [sp, #40]	@ 0x28
 800cdca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cdcc:	2b09      	cmp	r3, #9
 800cdce:	d864      	bhi.n	800ce9a <_dtoa_r+0x282>
 800cdd0:	2b05      	cmp	r3, #5
 800cdd2:	bfc4      	itt	gt
 800cdd4:	3b04      	subgt	r3, #4
 800cdd6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800cdd8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cdda:	f1a3 0302 	sub.w	r3, r3, #2
 800cdde:	bfcc      	ite	gt
 800cde0:	2400      	movgt	r4, #0
 800cde2:	2401      	movle	r4, #1
 800cde4:	2b03      	cmp	r3, #3
 800cde6:	d864      	bhi.n	800ceb2 <_dtoa_r+0x29a>
 800cde8:	e8df f003 	tbb	[pc, r3]
 800cdec:	2c385553 	.word	0x2c385553
 800cdf0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cdf4:	441e      	add	r6, r3
 800cdf6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cdfa:	2b20      	cmp	r3, #32
 800cdfc:	bfc1      	itttt	gt
 800cdfe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ce02:	fa08 f803 	lslgt.w	r8, r8, r3
 800ce06:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ce0a:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ce0e:	bfd6      	itet	le
 800ce10:	f1c3 0320 	rsble	r3, r3, #32
 800ce14:	ea48 0003 	orrgt.w	r0, r8, r3
 800ce18:	fa04 f003 	lslle.w	r0, r4, r3
 800ce1c:	f7f3 fb4a 	bl	80004b4 <__aeabi_ui2d>
 800ce20:	2201      	movs	r2, #1
 800ce22:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ce26:	3e01      	subs	r6, #1
 800ce28:	9212      	str	r2, [sp, #72]	@ 0x48
 800ce2a:	e775      	b.n	800cd18 <_dtoa_r+0x100>
 800ce2c:	2301      	movs	r3, #1
 800ce2e:	e7b6      	b.n	800cd9e <_dtoa_r+0x186>
 800ce30:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ce32:	e7b5      	b.n	800cda0 <_dtoa_r+0x188>
 800ce34:	9b04      	ldr	r3, [sp, #16]
 800ce36:	1bdb      	subs	r3, r3, r7
 800ce38:	9304      	str	r3, [sp, #16]
 800ce3a:	427b      	negs	r3, r7
 800ce3c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce3e:	2300      	movs	r3, #0
 800ce40:	930e      	str	r3, [sp, #56]	@ 0x38
 800ce42:	e7c2      	b.n	800cdca <_dtoa_r+0x1b2>
 800ce44:	2301      	movs	r3, #1
 800ce46:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ce4a:	eb07 0b03 	add.w	fp, r7, r3
 800ce4e:	f10b 0301 	add.w	r3, fp, #1
 800ce52:	2b01      	cmp	r3, #1
 800ce54:	9308      	str	r3, [sp, #32]
 800ce56:	bfb8      	it	lt
 800ce58:	2301      	movlt	r3, #1
 800ce5a:	e006      	b.n	800ce6a <_dtoa_r+0x252>
 800ce5c:	2301      	movs	r3, #1
 800ce5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	dd28      	ble.n	800ceb8 <_dtoa_r+0x2a0>
 800ce66:	469b      	mov	fp, r3
 800ce68:	9308      	str	r3, [sp, #32]
 800ce6a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ce6e:	2100      	movs	r1, #0
 800ce70:	2204      	movs	r2, #4
 800ce72:	f102 0514 	add.w	r5, r2, #20
 800ce76:	429d      	cmp	r5, r3
 800ce78:	d926      	bls.n	800cec8 <_dtoa_r+0x2b0>
 800ce7a:	6041      	str	r1, [r0, #4]
 800ce7c:	4648      	mov	r0, r9
 800ce7e:	f000 fd9b 	bl	800d9b8 <_Balloc>
 800ce82:	4682      	mov	sl, r0
 800ce84:	2800      	cmp	r0, #0
 800ce86:	d141      	bne.n	800cf0c <_dtoa_r+0x2f4>
 800ce88:	4b1f      	ldr	r3, [pc, #124]	@ (800cf08 <_dtoa_r+0x2f0>)
 800ce8a:	4602      	mov	r2, r0
 800ce8c:	f240 11af 	movw	r1, #431	@ 0x1af
 800ce90:	e6d6      	b.n	800cc40 <_dtoa_r+0x28>
 800ce92:	2300      	movs	r3, #0
 800ce94:	e7e3      	b.n	800ce5e <_dtoa_r+0x246>
 800ce96:	2300      	movs	r3, #0
 800ce98:	e7d5      	b.n	800ce46 <_dtoa_r+0x22e>
 800ce9a:	2401      	movs	r4, #1
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	9320      	str	r3, [sp, #128]	@ 0x80
 800cea0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cea2:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800cea6:	2200      	movs	r2, #0
 800cea8:	f8cd b020 	str.w	fp, [sp, #32]
 800ceac:	2312      	movs	r3, #18
 800ceae:	9221      	str	r2, [sp, #132]	@ 0x84
 800ceb0:	e7db      	b.n	800ce6a <_dtoa_r+0x252>
 800ceb2:	2301      	movs	r3, #1
 800ceb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ceb6:	e7f4      	b.n	800cea2 <_dtoa_r+0x28a>
 800ceb8:	f04f 0b01 	mov.w	fp, #1
 800cebc:	f8cd b020 	str.w	fp, [sp, #32]
 800cec0:	465b      	mov	r3, fp
 800cec2:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800cec6:	e7d0      	b.n	800ce6a <_dtoa_r+0x252>
 800cec8:	3101      	adds	r1, #1
 800ceca:	0052      	lsls	r2, r2, #1
 800cecc:	e7d1      	b.n	800ce72 <_dtoa_r+0x25a>
 800cece:	bf00      	nop
 800ced0:	636f4361 	.word	0x636f4361
 800ced4:	3fd287a7 	.word	0x3fd287a7
 800ced8:	8b60c8b3 	.word	0x8b60c8b3
 800cedc:	3fc68a28 	.word	0x3fc68a28
 800cee0:	509f79fb 	.word	0x509f79fb
 800cee4:	3fd34413 	.word	0x3fd34413
 800cee8:	08010d2e 	.word	0x08010d2e
 800ceec:	08010d45 	.word	0x08010d45
 800cef0:	7ff00000 	.word	0x7ff00000
 800cef4:	08010d2a 	.word	0x08010d2a
 800cef8:	08010cfe 	.word	0x08010cfe
 800cefc:	08010cfd 	.word	0x08010cfd
 800cf00:	3ff80000 	.word	0x3ff80000
 800cf04:	08010e98 	.word	0x08010e98
 800cf08:	08010d9d 	.word	0x08010d9d
 800cf0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cf10:	6018      	str	r0, [r3, #0]
 800cf12:	9b08      	ldr	r3, [sp, #32]
 800cf14:	2b0e      	cmp	r3, #14
 800cf16:	f200 80a1 	bhi.w	800d05c <_dtoa_r+0x444>
 800cf1a:	2c00      	cmp	r4, #0
 800cf1c:	f000 809e 	beq.w	800d05c <_dtoa_r+0x444>
 800cf20:	2f00      	cmp	r7, #0
 800cf22:	dd33      	ble.n	800cf8c <_dtoa_r+0x374>
 800cf24:	4b9c      	ldr	r3, [pc, #624]	@ (800d198 <_dtoa_r+0x580>)
 800cf26:	f007 020f 	and.w	r2, r7, #15
 800cf2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cf32:	05f8      	lsls	r0, r7, #23
 800cf34:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800cf38:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cf3c:	d516      	bpl.n	800cf6c <_dtoa_r+0x354>
 800cf3e:	4b97      	ldr	r3, [pc, #604]	@ (800d19c <_dtoa_r+0x584>)
 800cf40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cf48:	f7f3 fc58 	bl	80007fc <__aeabi_ddiv>
 800cf4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cf50:	f004 040f 	and.w	r4, r4, #15
 800cf54:	2603      	movs	r6, #3
 800cf56:	4d91      	ldr	r5, [pc, #580]	@ (800d19c <_dtoa_r+0x584>)
 800cf58:	b954      	cbnz	r4, 800cf70 <_dtoa_r+0x358>
 800cf5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cf5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf62:	f7f3 fc4b 	bl	80007fc <__aeabi_ddiv>
 800cf66:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cf6a:	e028      	b.n	800cfbe <_dtoa_r+0x3a6>
 800cf6c:	2602      	movs	r6, #2
 800cf6e:	e7f2      	b.n	800cf56 <_dtoa_r+0x33e>
 800cf70:	07e1      	lsls	r1, r4, #31
 800cf72:	d508      	bpl.n	800cf86 <_dtoa_r+0x36e>
 800cf74:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cf78:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cf7c:	f7f3 fb14 	bl	80005a8 <__aeabi_dmul>
 800cf80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cf84:	3601      	adds	r6, #1
 800cf86:	1064      	asrs	r4, r4, #1
 800cf88:	3508      	adds	r5, #8
 800cf8a:	e7e5      	b.n	800cf58 <_dtoa_r+0x340>
 800cf8c:	f000 80af 	beq.w	800d0ee <_dtoa_r+0x4d6>
 800cf90:	427c      	negs	r4, r7
 800cf92:	4b81      	ldr	r3, [pc, #516]	@ (800d198 <_dtoa_r+0x580>)
 800cf94:	4d81      	ldr	r5, [pc, #516]	@ (800d19c <_dtoa_r+0x584>)
 800cf96:	f004 020f 	and.w	r2, r4, #15
 800cf9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cfa6:	f7f3 faff 	bl	80005a8 <__aeabi_dmul>
 800cfaa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cfae:	1124      	asrs	r4, r4, #4
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	2602      	movs	r6, #2
 800cfb4:	2c00      	cmp	r4, #0
 800cfb6:	f040 808f 	bne.w	800d0d8 <_dtoa_r+0x4c0>
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d1d3      	bne.n	800cf66 <_dtoa_r+0x34e>
 800cfbe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfc0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	f000 8094 	beq.w	800d0f2 <_dtoa_r+0x4da>
 800cfca:	4b75      	ldr	r3, [pc, #468]	@ (800d1a0 <_dtoa_r+0x588>)
 800cfcc:	2200      	movs	r2, #0
 800cfce:	4620      	mov	r0, r4
 800cfd0:	4629      	mov	r1, r5
 800cfd2:	f7f3 fd5b 	bl	8000a8c <__aeabi_dcmplt>
 800cfd6:	2800      	cmp	r0, #0
 800cfd8:	f000 808b 	beq.w	800d0f2 <_dtoa_r+0x4da>
 800cfdc:	9b08      	ldr	r3, [sp, #32]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	f000 8087 	beq.w	800d0f2 <_dtoa_r+0x4da>
 800cfe4:	f1bb 0f00 	cmp.w	fp, #0
 800cfe8:	dd34      	ble.n	800d054 <_dtoa_r+0x43c>
 800cfea:	4620      	mov	r0, r4
 800cfec:	4b6d      	ldr	r3, [pc, #436]	@ (800d1a4 <_dtoa_r+0x58c>)
 800cfee:	2200      	movs	r2, #0
 800cff0:	4629      	mov	r1, r5
 800cff2:	f7f3 fad9 	bl	80005a8 <__aeabi_dmul>
 800cff6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cffa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800cffe:	3601      	adds	r6, #1
 800d000:	465c      	mov	r4, fp
 800d002:	4630      	mov	r0, r6
 800d004:	f7f3 fa66 	bl	80004d4 <__aeabi_i2d>
 800d008:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d00c:	f7f3 facc 	bl	80005a8 <__aeabi_dmul>
 800d010:	4b65      	ldr	r3, [pc, #404]	@ (800d1a8 <_dtoa_r+0x590>)
 800d012:	2200      	movs	r2, #0
 800d014:	f7f3 f912 	bl	800023c <__adddf3>
 800d018:	4605      	mov	r5, r0
 800d01a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d01e:	2c00      	cmp	r4, #0
 800d020:	d16a      	bne.n	800d0f8 <_dtoa_r+0x4e0>
 800d022:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d026:	4b61      	ldr	r3, [pc, #388]	@ (800d1ac <_dtoa_r+0x594>)
 800d028:	2200      	movs	r2, #0
 800d02a:	f7f3 f905 	bl	8000238 <__aeabi_dsub>
 800d02e:	4602      	mov	r2, r0
 800d030:	460b      	mov	r3, r1
 800d032:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d036:	462a      	mov	r2, r5
 800d038:	4633      	mov	r3, r6
 800d03a:	f7f3 fd45 	bl	8000ac8 <__aeabi_dcmpgt>
 800d03e:	2800      	cmp	r0, #0
 800d040:	f040 8298 	bne.w	800d574 <_dtoa_r+0x95c>
 800d044:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d048:	462a      	mov	r2, r5
 800d04a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d04e:	f7f3 fd1d 	bl	8000a8c <__aeabi_dcmplt>
 800d052:	bb38      	cbnz	r0, 800d0a4 <_dtoa_r+0x48c>
 800d054:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d058:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800d05c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d05e:	2b00      	cmp	r3, #0
 800d060:	f2c0 8157 	blt.w	800d312 <_dtoa_r+0x6fa>
 800d064:	2f0e      	cmp	r7, #14
 800d066:	f300 8154 	bgt.w	800d312 <_dtoa_r+0x6fa>
 800d06a:	4b4b      	ldr	r3, [pc, #300]	@ (800d198 <_dtoa_r+0x580>)
 800d06c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d070:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d074:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d078:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	f280 80e5 	bge.w	800d24a <_dtoa_r+0x632>
 800d080:	9b08      	ldr	r3, [sp, #32]
 800d082:	2b00      	cmp	r3, #0
 800d084:	f300 80e1 	bgt.w	800d24a <_dtoa_r+0x632>
 800d088:	d10c      	bne.n	800d0a4 <_dtoa_r+0x48c>
 800d08a:	4b48      	ldr	r3, [pc, #288]	@ (800d1ac <_dtoa_r+0x594>)
 800d08c:	2200      	movs	r2, #0
 800d08e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d092:	f7f3 fa89 	bl	80005a8 <__aeabi_dmul>
 800d096:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d09a:	f7f3 fd0b 	bl	8000ab4 <__aeabi_dcmpge>
 800d09e:	2800      	cmp	r0, #0
 800d0a0:	f000 8266 	beq.w	800d570 <_dtoa_r+0x958>
 800d0a4:	2400      	movs	r4, #0
 800d0a6:	4625      	mov	r5, r4
 800d0a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d0aa:	4656      	mov	r6, sl
 800d0ac:	ea6f 0803 	mvn.w	r8, r3
 800d0b0:	2700      	movs	r7, #0
 800d0b2:	4621      	mov	r1, r4
 800d0b4:	4648      	mov	r0, r9
 800d0b6:	f000 fcbf 	bl	800da38 <_Bfree>
 800d0ba:	2d00      	cmp	r5, #0
 800d0bc:	f000 80bd 	beq.w	800d23a <_dtoa_r+0x622>
 800d0c0:	b12f      	cbz	r7, 800d0ce <_dtoa_r+0x4b6>
 800d0c2:	42af      	cmp	r7, r5
 800d0c4:	d003      	beq.n	800d0ce <_dtoa_r+0x4b6>
 800d0c6:	4639      	mov	r1, r7
 800d0c8:	4648      	mov	r0, r9
 800d0ca:	f000 fcb5 	bl	800da38 <_Bfree>
 800d0ce:	4629      	mov	r1, r5
 800d0d0:	4648      	mov	r0, r9
 800d0d2:	f000 fcb1 	bl	800da38 <_Bfree>
 800d0d6:	e0b0      	b.n	800d23a <_dtoa_r+0x622>
 800d0d8:	07e2      	lsls	r2, r4, #31
 800d0da:	d505      	bpl.n	800d0e8 <_dtoa_r+0x4d0>
 800d0dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d0e0:	f7f3 fa62 	bl	80005a8 <__aeabi_dmul>
 800d0e4:	3601      	adds	r6, #1
 800d0e6:	2301      	movs	r3, #1
 800d0e8:	1064      	asrs	r4, r4, #1
 800d0ea:	3508      	adds	r5, #8
 800d0ec:	e762      	b.n	800cfb4 <_dtoa_r+0x39c>
 800d0ee:	2602      	movs	r6, #2
 800d0f0:	e765      	b.n	800cfbe <_dtoa_r+0x3a6>
 800d0f2:	9c08      	ldr	r4, [sp, #32]
 800d0f4:	46b8      	mov	r8, r7
 800d0f6:	e784      	b.n	800d002 <_dtoa_r+0x3ea>
 800d0f8:	4b27      	ldr	r3, [pc, #156]	@ (800d198 <_dtoa_r+0x580>)
 800d0fa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d0fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d100:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d104:	4454      	add	r4, sl
 800d106:	2900      	cmp	r1, #0
 800d108:	d054      	beq.n	800d1b4 <_dtoa_r+0x59c>
 800d10a:	4929      	ldr	r1, [pc, #164]	@ (800d1b0 <_dtoa_r+0x598>)
 800d10c:	2000      	movs	r0, #0
 800d10e:	f7f3 fb75 	bl	80007fc <__aeabi_ddiv>
 800d112:	4633      	mov	r3, r6
 800d114:	462a      	mov	r2, r5
 800d116:	f7f3 f88f 	bl	8000238 <__aeabi_dsub>
 800d11a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d11e:	4656      	mov	r6, sl
 800d120:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d124:	f7f3 fcf0 	bl	8000b08 <__aeabi_d2iz>
 800d128:	4605      	mov	r5, r0
 800d12a:	f7f3 f9d3 	bl	80004d4 <__aeabi_i2d>
 800d12e:	4602      	mov	r2, r0
 800d130:	460b      	mov	r3, r1
 800d132:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d136:	f7f3 f87f 	bl	8000238 <__aeabi_dsub>
 800d13a:	3530      	adds	r5, #48	@ 0x30
 800d13c:	4602      	mov	r2, r0
 800d13e:	460b      	mov	r3, r1
 800d140:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d144:	f806 5b01 	strb.w	r5, [r6], #1
 800d148:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d14c:	f7f3 fc9e 	bl	8000a8c <__aeabi_dcmplt>
 800d150:	2800      	cmp	r0, #0
 800d152:	d172      	bne.n	800d23a <_dtoa_r+0x622>
 800d154:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d158:	4911      	ldr	r1, [pc, #68]	@ (800d1a0 <_dtoa_r+0x588>)
 800d15a:	2000      	movs	r0, #0
 800d15c:	f7f3 f86c 	bl	8000238 <__aeabi_dsub>
 800d160:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d164:	f7f3 fc92 	bl	8000a8c <__aeabi_dcmplt>
 800d168:	2800      	cmp	r0, #0
 800d16a:	f040 80b4 	bne.w	800d2d6 <_dtoa_r+0x6be>
 800d16e:	42a6      	cmp	r6, r4
 800d170:	f43f af70 	beq.w	800d054 <_dtoa_r+0x43c>
 800d174:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d178:	4b0a      	ldr	r3, [pc, #40]	@ (800d1a4 <_dtoa_r+0x58c>)
 800d17a:	2200      	movs	r2, #0
 800d17c:	f7f3 fa14 	bl	80005a8 <__aeabi_dmul>
 800d180:	4b08      	ldr	r3, [pc, #32]	@ (800d1a4 <_dtoa_r+0x58c>)
 800d182:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d186:	2200      	movs	r2, #0
 800d188:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d18c:	f7f3 fa0c 	bl	80005a8 <__aeabi_dmul>
 800d190:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d194:	e7c4      	b.n	800d120 <_dtoa_r+0x508>
 800d196:	bf00      	nop
 800d198:	08010e98 	.word	0x08010e98
 800d19c:	08010e70 	.word	0x08010e70
 800d1a0:	3ff00000 	.word	0x3ff00000
 800d1a4:	40240000 	.word	0x40240000
 800d1a8:	401c0000 	.word	0x401c0000
 800d1ac:	40140000 	.word	0x40140000
 800d1b0:	3fe00000 	.word	0x3fe00000
 800d1b4:	4631      	mov	r1, r6
 800d1b6:	4628      	mov	r0, r5
 800d1b8:	f7f3 f9f6 	bl	80005a8 <__aeabi_dmul>
 800d1bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d1c0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d1c2:	4656      	mov	r6, sl
 800d1c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d1c8:	f7f3 fc9e 	bl	8000b08 <__aeabi_d2iz>
 800d1cc:	4605      	mov	r5, r0
 800d1ce:	f7f3 f981 	bl	80004d4 <__aeabi_i2d>
 800d1d2:	4602      	mov	r2, r0
 800d1d4:	460b      	mov	r3, r1
 800d1d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d1da:	f7f3 f82d 	bl	8000238 <__aeabi_dsub>
 800d1de:	3530      	adds	r5, #48	@ 0x30
 800d1e0:	f806 5b01 	strb.w	r5, [r6], #1
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	460b      	mov	r3, r1
 800d1e8:	42a6      	cmp	r6, r4
 800d1ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d1ee:	f04f 0200 	mov.w	r2, #0
 800d1f2:	d124      	bne.n	800d23e <_dtoa_r+0x626>
 800d1f4:	4baf      	ldr	r3, [pc, #700]	@ (800d4b4 <_dtoa_r+0x89c>)
 800d1f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d1fa:	f7f3 f81f 	bl	800023c <__adddf3>
 800d1fe:	4602      	mov	r2, r0
 800d200:	460b      	mov	r3, r1
 800d202:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d206:	f7f3 fc5f 	bl	8000ac8 <__aeabi_dcmpgt>
 800d20a:	2800      	cmp	r0, #0
 800d20c:	d163      	bne.n	800d2d6 <_dtoa_r+0x6be>
 800d20e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d212:	49a8      	ldr	r1, [pc, #672]	@ (800d4b4 <_dtoa_r+0x89c>)
 800d214:	2000      	movs	r0, #0
 800d216:	f7f3 f80f 	bl	8000238 <__aeabi_dsub>
 800d21a:	4602      	mov	r2, r0
 800d21c:	460b      	mov	r3, r1
 800d21e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d222:	f7f3 fc33 	bl	8000a8c <__aeabi_dcmplt>
 800d226:	2800      	cmp	r0, #0
 800d228:	f43f af14 	beq.w	800d054 <_dtoa_r+0x43c>
 800d22c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d22e:	1e73      	subs	r3, r6, #1
 800d230:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d232:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d236:	2b30      	cmp	r3, #48	@ 0x30
 800d238:	d0f8      	beq.n	800d22c <_dtoa_r+0x614>
 800d23a:	4647      	mov	r7, r8
 800d23c:	e03b      	b.n	800d2b6 <_dtoa_r+0x69e>
 800d23e:	4b9e      	ldr	r3, [pc, #632]	@ (800d4b8 <_dtoa_r+0x8a0>)
 800d240:	f7f3 f9b2 	bl	80005a8 <__aeabi_dmul>
 800d244:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d248:	e7bc      	b.n	800d1c4 <_dtoa_r+0x5ac>
 800d24a:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800d24e:	4656      	mov	r6, sl
 800d250:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d254:	4620      	mov	r0, r4
 800d256:	4629      	mov	r1, r5
 800d258:	f7f3 fad0 	bl	80007fc <__aeabi_ddiv>
 800d25c:	f7f3 fc54 	bl	8000b08 <__aeabi_d2iz>
 800d260:	4680      	mov	r8, r0
 800d262:	f7f3 f937 	bl	80004d4 <__aeabi_i2d>
 800d266:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d26a:	f7f3 f99d 	bl	80005a8 <__aeabi_dmul>
 800d26e:	4602      	mov	r2, r0
 800d270:	460b      	mov	r3, r1
 800d272:	4620      	mov	r0, r4
 800d274:	4629      	mov	r1, r5
 800d276:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d27a:	f7f2 ffdd 	bl	8000238 <__aeabi_dsub>
 800d27e:	f806 4b01 	strb.w	r4, [r6], #1
 800d282:	9d08      	ldr	r5, [sp, #32]
 800d284:	eba6 040a 	sub.w	r4, r6, sl
 800d288:	42a5      	cmp	r5, r4
 800d28a:	4602      	mov	r2, r0
 800d28c:	460b      	mov	r3, r1
 800d28e:	d133      	bne.n	800d2f8 <_dtoa_r+0x6e0>
 800d290:	f7f2 ffd4 	bl	800023c <__adddf3>
 800d294:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d298:	4604      	mov	r4, r0
 800d29a:	460d      	mov	r5, r1
 800d29c:	f7f3 fc14 	bl	8000ac8 <__aeabi_dcmpgt>
 800d2a0:	b9c0      	cbnz	r0, 800d2d4 <_dtoa_r+0x6bc>
 800d2a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2a6:	4620      	mov	r0, r4
 800d2a8:	4629      	mov	r1, r5
 800d2aa:	f7f3 fbe5 	bl	8000a78 <__aeabi_dcmpeq>
 800d2ae:	b110      	cbz	r0, 800d2b6 <_dtoa_r+0x69e>
 800d2b0:	f018 0f01 	tst.w	r8, #1
 800d2b4:	d10e      	bne.n	800d2d4 <_dtoa_r+0x6bc>
 800d2b6:	9903      	ldr	r1, [sp, #12]
 800d2b8:	4648      	mov	r0, r9
 800d2ba:	f000 fbbd 	bl	800da38 <_Bfree>
 800d2be:	2300      	movs	r3, #0
 800d2c0:	7033      	strb	r3, [r6, #0]
 800d2c2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d2c4:	3701      	adds	r7, #1
 800d2c6:	601f      	str	r7, [r3, #0]
 800d2c8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	f000 824b 	beq.w	800d766 <_dtoa_r+0xb4e>
 800d2d0:	601e      	str	r6, [r3, #0]
 800d2d2:	e248      	b.n	800d766 <_dtoa_r+0xb4e>
 800d2d4:	46b8      	mov	r8, r7
 800d2d6:	4633      	mov	r3, r6
 800d2d8:	461e      	mov	r6, r3
 800d2da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d2de:	2a39      	cmp	r2, #57	@ 0x39
 800d2e0:	d106      	bne.n	800d2f0 <_dtoa_r+0x6d8>
 800d2e2:	459a      	cmp	sl, r3
 800d2e4:	d1f8      	bne.n	800d2d8 <_dtoa_r+0x6c0>
 800d2e6:	2230      	movs	r2, #48	@ 0x30
 800d2e8:	f108 0801 	add.w	r8, r8, #1
 800d2ec:	f88a 2000 	strb.w	r2, [sl]
 800d2f0:	781a      	ldrb	r2, [r3, #0]
 800d2f2:	3201      	adds	r2, #1
 800d2f4:	701a      	strb	r2, [r3, #0]
 800d2f6:	e7a0      	b.n	800d23a <_dtoa_r+0x622>
 800d2f8:	4b6f      	ldr	r3, [pc, #444]	@ (800d4b8 <_dtoa_r+0x8a0>)
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	f7f3 f954 	bl	80005a8 <__aeabi_dmul>
 800d300:	2200      	movs	r2, #0
 800d302:	2300      	movs	r3, #0
 800d304:	4604      	mov	r4, r0
 800d306:	460d      	mov	r5, r1
 800d308:	f7f3 fbb6 	bl	8000a78 <__aeabi_dcmpeq>
 800d30c:	2800      	cmp	r0, #0
 800d30e:	d09f      	beq.n	800d250 <_dtoa_r+0x638>
 800d310:	e7d1      	b.n	800d2b6 <_dtoa_r+0x69e>
 800d312:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d314:	2a00      	cmp	r2, #0
 800d316:	f000 80ea 	beq.w	800d4ee <_dtoa_r+0x8d6>
 800d31a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d31c:	2a01      	cmp	r2, #1
 800d31e:	f300 80cd 	bgt.w	800d4bc <_dtoa_r+0x8a4>
 800d322:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d324:	2a00      	cmp	r2, #0
 800d326:	f000 80c1 	beq.w	800d4ac <_dtoa_r+0x894>
 800d32a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d32e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d330:	9e04      	ldr	r6, [sp, #16]
 800d332:	9a04      	ldr	r2, [sp, #16]
 800d334:	441a      	add	r2, r3
 800d336:	9204      	str	r2, [sp, #16]
 800d338:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d33a:	2101      	movs	r1, #1
 800d33c:	441a      	add	r2, r3
 800d33e:	4648      	mov	r0, r9
 800d340:	9209      	str	r2, [sp, #36]	@ 0x24
 800d342:	f000 fc2d 	bl	800dba0 <__i2b>
 800d346:	4605      	mov	r5, r0
 800d348:	b166      	cbz	r6, 800d364 <_dtoa_r+0x74c>
 800d34a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	dd09      	ble.n	800d364 <_dtoa_r+0x74c>
 800d350:	42b3      	cmp	r3, r6
 800d352:	9a04      	ldr	r2, [sp, #16]
 800d354:	bfa8      	it	ge
 800d356:	4633      	movge	r3, r6
 800d358:	1ad2      	subs	r2, r2, r3
 800d35a:	9204      	str	r2, [sp, #16]
 800d35c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d35e:	1af6      	subs	r6, r6, r3
 800d360:	1ad3      	subs	r3, r2, r3
 800d362:	9309      	str	r3, [sp, #36]	@ 0x24
 800d364:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d366:	b30b      	cbz	r3, 800d3ac <_dtoa_r+0x794>
 800d368:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	f000 80c6 	beq.w	800d4fc <_dtoa_r+0x8e4>
 800d370:	2c00      	cmp	r4, #0
 800d372:	f000 80c0 	beq.w	800d4f6 <_dtoa_r+0x8de>
 800d376:	4629      	mov	r1, r5
 800d378:	4622      	mov	r2, r4
 800d37a:	4648      	mov	r0, r9
 800d37c:	f000 fcc8 	bl	800dd10 <__pow5mult>
 800d380:	9a03      	ldr	r2, [sp, #12]
 800d382:	4601      	mov	r1, r0
 800d384:	4605      	mov	r5, r0
 800d386:	4648      	mov	r0, r9
 800d388:	f000 fc20 	bl	800dbcc <__multiply>
 800d38c:	9903      	ldr	r1, [sp, #12]
 800d38e:	4680      	mov	r8, r0
 800d390:	4648      	mov	r0, r9
 800d392:	f000 fb51 	bl	800da38 <_Bfree>
 800d396:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d398:	1b1b      	subs	r3, r3, r4
 800d39a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d39c:	f000 80b1 	beq.w	800d502 <_dtoa_r+0x8ea>
 800d3a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d3a2:	4641      	mov	r1, r8
 800d3a4:	4648      	mov	r0, r9
 800d3a6:	f000 fcb3 	bl	800dd10 <__pow5mult>
 800d3aa:	9003      	str	r0, [sp, #12]
 800d3ac:	2101      	movs	r1, #1
 800d3ae:	4648      	mov	r0, r9
 800d3b0:	f000 fbf6 	bl	800dba0 <__i2b>
 800d3b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d3b6:	4604      	mov	r4, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	f000 81d8 	beq.w	800d76e <_dtoa_r+0xb56>
 800d3be:	461a      	mov	r2, r3
 800d3c0:	4601      	mov	r1, r0
 800d3c2:	4648      	mov	r0, r9
 800d3c4:	f000 fca4 	bl	800dd10 <__pow5mult>
 800d3c8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d3ca:	2b01      	cmp	r3, #1
 800d3cc:	4604      	mov	r4, r0
 800d3ce:	f300 809f 	bgt.w	800d510 <_dtoa_r+0x8f8>
 800d3d2:	9b06      	ldr	r3, [sp, #24]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	f040 8097 	bne.w	800d508 <_dtoa_r+0x8f0>
 800d3da:	9b07      	ldr	r3, [sp, #28]
 800d3dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	f040 8093 	bne.w	800d50c <_dtoa_r+0x8f4>
 800d3e6:	9b07      	ldr	r3, [sp, #28]
 800d3e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d3ec:	0d1b      	lsrs	r3, r3, #20
 800d3ee:	051b      	lsls	r3, r3, #20
 800d3f0:	b133      	cbz	r3, 800d400 <_dtoa_r+0x7e8>
 800d3f2:	9b04      	ldr	r3, [sp, #16]
 800d3f4:	3301      	adds	r3, #1
 800d3f6:	9304      	str	r3, [sp, #16]
 800d3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3fa:	3301      	adds	r3, #1
 800d3fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3fe:	2301      	movs	r3, #1
 800d400:	930a      	str	r3, [sp, #40]	@ 0x28
 800d402:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d404:	2b00      	cmp	r3, #0
 800d406:	f000 81b8 	beq.w	800d77a <_dtoa_r+0xb62>
 800d40a:	6923      	ldr	r3, [r4, #16]
 800d40c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d410:	6918      	ldr	r0, [r3, #16]
 800d412:	f000 fb79 	bl	800db08 <__hi0bits>
 800d416:	f1c0 0020 	rsb	r0, r0, #32
 800d41a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d41c:	4418      	add	r0, r3
 800d41e:	f010 001f 	ands.w	r0, r0, #31
 800d422:	f000 8082 	beq.w	800d52a <_dtoa_r+0x912>
 800d426:	f1c0 0320 	rsb	r3, r0, #32
 800d42a:	2b04      	cmp	r3, #4
 800d42c:	dd73      	ble.n	800d516 <_dtoa_r+0x8fe>
 800d42e:	9b04      	ldr	r3, [sp, #16]
 800d430:	f1c0 001c 	rsb	r0, r0, #28
 800d434:	4403      	add	r3, r0
 800d436:	9304      	str	r3, [sp, #16]
 800d438:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d43a:	4403      	add	r3, r0
 800d43c:	4406      	add	r6, r0
 800d43e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d440:	9b04      	ldr	r3, [sp, #16]
 800d442:	2b00      	cmp	r3, #0
 800d444:	dd05      	ble.n	800d452 <_dtoa_r+0x83a>
 800d446:	9903      	ldr	r1, [sp, #12]
 800d448:	461a      	mov	r2, r3
 800d44a:	4648      	mov	r0, r9
 800d44c:	f000 fcba 	bl	800ddc4 <__lshift>
 800d450:	9003      	str	r0, [sp, #12]
 800d452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d454:	2b00      	cmp	r3, #0
 800d456:	dd05      	ble.n	800d464 <_dtoa_r+0x84c>
 800d458:	4621      	mov	r1, r4
 800d45a:	461a      	mov	r2, r3
 800d45c:	4648      	mov	r0, r9
 800d45e:	f000 fcb1 	bl	800ddc4 <__lshift>
 800d462:	4604      	mov	r4, r0
 800d464:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d466:	2b00      	cmp	r3, #0
 800d468:	d061      	beq.n	800d52e <_dtoa_r+0x916>
 800d46a:	9803      	ldr	r0, [sp, #12]
 800d46c:	4621      	mov	r1, r4
 800d46e:	f000 fd15 	bl	800de9c <__mcmp>
 800d472:	2800      	cmp	r0, #0
 800d474:	da5b      	bge.n	800d52e <_dtoa_r+0x916>
 800d476:	2300      	movs	r3, #0
 800d478:	9903      	ldr	r1, [sp, #12]
 800d47a:	220a      	movs	r2, #10
 800d47c:	4648      	mov	r0, r9
 800d47e:	f000 fafd 	bl	800da7c <__multadd>
 800d482:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d484:	9003      	str	r0, [sp, #12]
 800d486:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	f000 8177 	beq.w	800d77e <_dtoa_r+0xb66>
 800d490:	4629      	mov	r1, r5
 800d492:	2300      	movs	r3, #0
 800d494:	220a      	movs	r2, #10
 800d496:	4648      	mov	r0, r9
 800d498:	f000 faf0 	bl	800da7c <__multadd>
 800d49c:	f1bb 0f00 	cmp.w	fp, #0
 800d4a0:	4605      	mov	r5, r0
 800d4a2:	dc6f      	bgt.n	800d584 <_dtoa_r+0x96c>
 800d4a4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d4a6:	2b02      	cmp	r3, #2
 800d4a8:	dc49      	bgt.n	800d53e <_dtoa_r+0x926>
 800d4aa:	e06b      	b.n	800d584 <_dtoa_r+0x96c>
 800d4ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d4ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d4b2:	e73c      	b.n	800d32e <_dtoa_r+0x716>
 800d4b4:	3fe00000 	.word	0x3fe00000
 800d4b8:	40240000 	.word	0x40240000
 800d4bc:	9b08      	ldr	r3, [sp, #32]
 800d4be:	1e5c      	subs	r4, r3, #1
 800d4c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4c2:	42a3      	cmp	r3, r4
 800d4c4:	db09      	blt.n	800d4da <_dtoa_r+0x8c2>
 800d4c6:	1b1c      	subs	r4, r3, r4
 800d4c8:	9b08      	ldr	r3, [sp, #32]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	f6bf af30 	bge.w	800d330 <_dtoa_r+0x718>
 800d4d0:	9b04      	ldr	r3, [sp, #16]
 800d4d2:	9a08      	ldr	r2, [sp, #32]
 800d4d4:	1a9e      	subs	r6, r3, r2
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	e72b      	b.n	800d332 <_dtoa_r+0x71a>
 800d4da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d4de:	940a      	str	r4, [sp, #40]	@ 0x28
 800d4e0:	1ae3      	subs	r3, r4, r3
 800d4e2:	441a      	add	r2, r3
 800d4e4:	9e04      	ldr	r6, [sp, #16]
 800d4e6:	9b08      	ldr	r3, [sp, #32]
 800d4e8:	920e      	str	r2, [sp, #56]	@ 0x38
 800d4ea:	2400      	movs	r4, #0
 800d4ec:	e721      	b.n	800d332 <_dtoa_r+0x71a>
 800d4ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d4f0:	9e04      	ldr	r6, [sp, #16]
 800d4f2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d4f4:	e728      	b.n	800d348 <_dtoa_r+0x730>
 800d4f6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d4fa:	e751      	b.n	800d3a0 <_dtoa_r+0x788>
 800d4fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d4fe:	9903      	ldr	r1, [sp, #12]
 800d500:	e750      	b.n	800d3a4 <_dtoa_r+0x78c>
 800d502:	f8cd 800c 	str.w	r8, [sp, #12]
 800d506:	e751      	b.n	800d3ac <_dtoa_r+0x794>
 800d508:	2300      	movs	r3, #0
 800d50a:	e779      	b.n	800d400 <_dtoa_r+0x7e8>
 800d50c:	9b06      	ldr	r3, [sp, #24]
 800d50e:	e777      	b.n	800d400 <_dtoa_r+0x7e8>
 800d510:	2300      	movs	r3, #0
 800d512:	930a      	str	r3, [sp, #40]	@ 0x28
 800d514:	e779      	b.n	800d40a <_dtoa_r+0x7f2>
 800d516:	d093      	beq.n	800d440 <_dtoa_r+0x828>
 800d518:	9a04      	ldr	r2, [sp, #16]
 800d51a:	331c      	adds	r3, #28
 800d51c:	441a      	add	r2, r3
 800d51e:	9204      	str	r2, [sp, #16]
 800d520:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d522:	441a      	add	r2, r3
 800d524:	441e      	add	r6, r3
 800d526:	9209      	str	r2, [sp, #36]	@ 0x24
 800d528:	e78a      	b.n	800d440 <_dtoa_r+0x828>
 800d52a:	4603      	mov	r3, r0
 800d52c:	e7f4      	b.n	800d518 <_dtoa_r+0x900>
 800d52e:	9b08      	ldr	r3, [sp, #32]
 800d530:	2b00      	cmp	r3, #0
 800d532:	46b8      	mov	r8, r7
 800d534:	dc20      	bgt.n	800d578 <_dtoa_r+0x960>
 800d536:	469b      	mov	fp, r3
 800d538:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d53a:	2b02      	cmp	r3, #2
 800d53c:	dd1e      	ble.n	800d57c <_dtoa_r+0x964>
 800d53e:	f1bb 0f00 	cmp.w	fp, #0
 800d542:	f47f adb1 	bne.w	800d0a8 <_dtoa_r+0x490>
 800d546:	4621      	mov	r1, r4
 800d548:	465b      	mov	r3, fp
 800d54a:	2205      	movs	r2, #5
 800d54c:	4648      	mov	r0, r9
 800d54e:	f000 fa95 	bl	800da7c <__multadd>
 800d552:	4601      	mov	r1, r0
 800d554:	4604      	mov	r4, r0
 800d556:	9803      	ldr	r0, [sp, #12]
 800d558:	f000 fca0 	bl	800de9c <__mcmp>
 800d55c:	2800      	cmp	r0, #0
 800d55e:	f77f ada3 	ble.w	800d0a8 <_dtoa_r+0x490>
 800d562:	4656      	mov	r6, sl
 800d564:	2331      	movs	r3, #49	@ 0x31
 800d566:	f806 3b01 	strb.w	r3, [r6], #1
 800d56a:	f108 0801 	add.w	r8, r8, #1
 800d56e:	e59f      	b.n	800d0b0 <_dtoa_r+0x498>
 800d570:	9c08      	ldr	r4, [sp, #32]
 800d572:	46b8      	mov	r8, r7
 800d574:	4625      	mov	r5, r4
 800d576:	e7f4      	b.n	800d562 <_dtoa_r+0x94a>
 800d578:	f8dd b020 	ldr.w	fp, [sp, #32]
 800d57c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d57e:	2b00      	cmp	r3, #0
 800d580:	f000 8101 	beq.w	800d786 <_dtoa_r+0xb6e>
 800d584:	2e00      	cmp	r6, #0
 800d586:	dd05      	ble.n	800d594 <_dtoa_r+0x97c>
 800d588:	4629      	mov	r1, r5
 800d58a:	4632      	mov	r2, r6
 800d58c:	4648      	mov	r0, r9
 800d58e:	f000 fc19 	bl	800ddc4 <__lshift>
 800d592:	4605      	mov	r5, r0
 800d594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d596:	2b00      	cmp	r3, #0
 800d598:	d05c      	beq.n	800d654 <_dtoa_r+0xa3c>
 800d59a:	6869      	ldr	r1, [r5, #4]
 800d59c:	4648      	mov	r0, r9
 800d59e:	f000 fa0b 	bl	800d9b8 <_Balloc>
 800d5a2:	4606      	mov	r6, r0
 800d5a4:	b928      	cbnz	r0, 800d5b2 <_dtoa_r+0x99a>
 800d5a6:	4b82      	ldr	r3, [pc, #520]	@ (800d7b0 <_dtoa_r+0xb98>)
 800d5a8:	4602      	mov	r2, r0
 800d5aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d5ae:	f7ff bb47 	b.w	800cc40 <_dtoa_r+0x28>
 800d5b2:	692a      	ldr	r2, [r5, #16]
 800d5b4:	3202      	adds	r2, #2
 800d5b6:	0092      	lsls	r2, r2, #2
 800d5b8:	f105 010c 	add.w	r1, r5, #12
 800d5bc:	300c      	adds	r0, #12
 800d5be:	f7ff fa92 	bl	800cae6 <memcpy>
 800d5c2:	2201      	movs	r2, #1
 800d5c4:	4631      	mov	r1, r6
 800d5c6:	4648      	mov	r0, r9
 800d5c8:	f000 fbfc 	bl	800ddc4 <__lshift>
 800d5cc:	f10a 0301 	add.w	r3, sl, #1
 800d5d0:	9304      	str	r3, [sp, #16]
 800d5d2:	eb0a 030b 	add.w	r3, sl, fp
 800d5d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d5d8:	9b06      	ldr	r3, [sp, #24]
 800d5da:	f003 0301 	and.w	r3, r3, #1
 800d5de:	462f      	mov	r7, r5
 800d5e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5e2:	4605      	mov	r5, r0
 800d5e4:	9b04      	ldr	r3, [sp, #16]
 800d5e6:	9803      	ldr	r0, [sp, #12]
 800d5e8:	4621      	mov	r1, r4
 800d5ea:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800d5ee:	f7ff fa88 	bl	800cb02 <quorem>
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	3330      	adds	r3, #48	@ 0x30
 800d5f6:	9006      	str	r0, [sp, #24]
 800d5f8:	4639      	mov	r1, r7
 800d5fa:	9803      	ldr	r0, [sp, #12]
 800d5fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d5fe:	f000 fc4d 	bl	800de9c <__mcmp>
 800d602:	462a      	mov	r2, r5
 800d604:	9008      	str	r0, [sp, #32]
 800d606:	4621      	mov	r1, r4
 800d608:	4648      	mov	r0, r9
 800d60a:	f000 fc63 	bl	800ded4 <__mdiff>
 800d60e:	68c2      	ldr	r2, [r0, #12]
 800d610:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d612:	4606      	mov	r6, r0
 800d614:	bb02      	cbnz	r2, 800d658 <_dtoa_r+0xa40>
 800d616:	4601      	mov	r1, r0
 800d618:	9803      	ldr	r0, [sp, #12]
 800d61a:	f000 fc3f 	bl	800de9c <__mcmp>
 800d61e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d620:	4602      	mov	r2, r0
 800d622:	4631      	mov	r1, r6
 800d624:	4648      	mov	r0, r9
 800d626:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800d62a:	f000 fa05 	bl	800da38 <_Bfree>
 800d62e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d630:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d632:	9e04      	ldr	r6, [sp, #16]
 800d634:	ea42 0103 	orr.w	r1, r2, r3
 800d638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d63a:	4319      	orrs	r1, r3
 800d63c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d63e:	d10d      	bne.n	800d65c <_dtoa_r+0xa44>
 800d640:	2b39      	cmp	r3, #57	@ 0x39
 800d642:	d027      	beq.n	800d694 <_dtoa_r+0xa7c>
 800d644:	9a08      	ldr	r2, [sp, #32]
 800d646:	2a00      	cmp	r2, #0
 800d648:	dd01      	ble.n	800d64e <_dtoa_r+0xa36>
 800d64a:	9b06      	ldr	r3, [sp, #24]
 800d64c:	3331      	adds	r3, #49	@ 0x31
 800d64e:	f88b 3000 	strb.w	r3, [fp]
 800d652:	e52e      	b.n	800d0b2 <_dtoa_r+0x49a>
 800d654:	4628      	mov	r0, r5
 800d656:	e7b9      	b.n	800d5cc <_dtoa_r+0x9b4>
 800d658:	2201      	movs	r2, #1
 800d65a:	e7e2      	b.n	800d622 <_dtoa_r+0xa0a>
 800d65c:	9908      	ldr	r1, [sp, #32]
 800d65e:	2900      	cmp	r1, #0
 800d660:	db04      	blt.n	800d66c <_dtoa_r+0xa54>
 800d662:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800d664:	4301      	orrs	r1, r0
 800d666:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d668:	4301      	orrs	r1, r0
 800d66a:	d120      	bne.n	800d6ae <_dtoa_r+0xa96>
 800d66c:	2a00      	cmp	r2, #0
 800d66e:	ddee      	ble.n	800d64e <_dtoa_r+0xa36>
 800d670:	9903      	ldr	r1, [sp, #12]
 800d672:	9304      	str	r3, [sp, #16]
 800d674:	2201      	movs	r2, #1
 800d676:	4648      	mov	r0, r9
 800d678:	f000 fba4 	bl	800ddc4 <__lshift>
 800d67c:	4621      	mov	r1, r4
 800d67e:	9003      	str	r0, [sp, #12]
 800d680:	f000 fc0c 	bl	800de9c <__mcmp>
 800d684:	2800      	cmp	r0, #0
 800d686:	9b04      	ldr	r3, [sp, #16]
 800d688:	dc02      	bgt.n	800d690 <_dtoa_r+0xa78>
 800d68a:	d1e0      	bne.n	800d64e <_dtoa_r+0xa36>
 800d68c:	07da      	lsls	r2, r3, #31
 800d68e:	d5de      	bpl.n	800d64e <_dtoa_r+0xa36>
 800d690:	2b39      	cmp	r3, #57	@ 0x39
 800d692:	d1da      	bne.n	800d64a <_dtoa_r+0xa32>
 800d694:	2339      	movs	r3, #57	@ 0x39
 800d696:	f88b 3000 	strb.w	r3, [fp]
 800d69a:	4633      	mov	r3, r6
 800d69c:	461e      	mov	r6, r3
 800d69e:	3b01      	subs	r3, #1
 800d6a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d6a4:	2a39      	cmp	r2, #57	@ 0x39
 800d6a6:	d04e      	beq.n	800d746 <_dtoa_r+0xb2e>
 800d6a8:	3201      	adds	r2, #1
 800d6aa:	701a      	strb	r2, [r3, #0]
 800d6ac:	e501      	b.n	800d0b2 <_dtoa_r+0x49a>
 800d6ae:	2a00      	cmp	r2, #0
 800d6b0:	dd03      	ble.n	800d6ba <_dtoa_r+0xaa2>
 800d6b2:	2b39      	cmp	r3, #57	@ 0x39
 800d6b4:	d0ee      	beq.n	800d694 <_dtoa_r+0xa7c>
 800d6b6:	3301      	adds	r3, #1
 800d6b8:	e7c9      	b.n	800d64e <_dtoa_r+0xa36>
 800d6ba:	9a04      	ldr	r2, [sp, #16]
 800d6bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d6be:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d6c2:	428a      	cmp	r2, r1
 800d6c4:	d028      	beq.n	800d718 <_dtoa_r+0xb00>
 800d6c6:	9903      	ldr	r1, [sp, #12]
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	220a      	movs	r2, #10
 800d6cc:	4648      	mov	r0, r9
 800d6ce:	f000 f9d5 	bl	800da7c <__multadd>
 800d6d2:	42af      	cmp	r7, r5
 800d6d4:	9003      	str	r0, [sp, #12]
 800d6d6:	f04f 0300 	mov.w	r3, #0
 800d6da:	f04f 020a 	mov.w	r2, #10
 800d6de:	4639      	mov	r1, r7
 800d6e0:	4648      	mov	r0, r9
 800d6e2:	d107      	bne.n	800d6f4 <_dtoa_r+0xadc>
 800d6e4:	f000 f9ca 	bl	800da7c <__multadd>
 800d6e8:	4607      	mov	r7, r0
 800d6ea:	4605      	mov	r5, r0
 800d6ec:	9b04      	ldr	r3, [sp, #16]
 800d6ee:	3301      	adds	r3, #1
 800d6f0:	9304      	str	r3, [sp, #16]
 800d6f2:	e777      	b.n	800d5e4 <_dtoa_r+0x9cc>
 800d6f4:	f000 f9c2 	bl	800da7c <__multadd>
 800d6f8:	4629      	mov	r1, r5
 800d6fa:	4607      	mov	r7, r0
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	220a      	movs	r2, #10
 800d700:	4648      	mov	r0, r9
 800d702:	f000 f9bb 	bl	800da7c <__multadd>
 800d706:	4605      	mov	r5, r0
 800d708:	e7f0      	b.n	800d6ec <_dtoa_r+0xad4>
 800d70a:	f1bb 0f00 	cmp.w	fp, #0
 800d70e:	bfcc      	ite	gt
 800d710:	465e      	movgt	r6, fp
 800d712:	2601      	movle	r6, #1
 800d714:	4456      	add	r6, sl
 800d716:	2700      	movs	r7, #0
 800d718:	9903      	ldr	r1, [sp, #12]
 800d71a:	9304      	str	r3, [sp, #16]
 800d71c:	2201      	movs	r2, #1
 800d71e:	4648      	mov	r0, r9
 800d720:	f000 fb50 	bl	800ddc4 <__lshift>
 800d724:	4621      	mov	r1, r4
 800d726:	9003      	str	r0, [sp, #12]
 800d728:	f000 fbb8 	bl	800de9c <__mcmp>
 800d72c:	2800      	cmp	r0, #0
 800d72e:	dcb4      	bgt.n	800d69a <_dtoa_r+0xa82>
 800d730:	d102      	bne.n	800d738 <_dtoa_r+0xb20>
 800d732:	9b04      	ldr	r3, [sp, #16]
 800d734:	07db      	lsls	r3, r3, #31
 800d736:	d4b0      	bmi.n	800d69a <_dtoa_r+0xa82>
 800d738:	4633      	mov	r3, r6
 800d73a:	461e      	mov	r6, r3
 800d73c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d740:	2a30      	cmp	r2, #48	@ 0x30
 800d742:	d0fa      	beq.n	800d73a <_dtoa_r+0xb22>
 800d744:	e4b5      	b.n	800d0b2 <_dtoa_r+0x49a>
 800d746:	459a      	cmp	sl, r3
 800d748:	d1a8      	bne.n	800d69c <_dtoa_r+0xa84>
 800d74a:	2331      	movs	r3, #49	@ 0x31
 800d74c:	f108 0801 	add.w	r8, r8, #1
 800d750:	f88a 3000 	strb.w	r3, [sl]
 800d754:	e4ad      	b.n	800d0b2 <_dtoa_r+0x49a>
 800d756:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d758:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d7b4 <_dtoa_r+0xb9c>
 800d75c:	b11b      	cbz	r3, 800d766 <_dtoa_r+0xb4e>
 800d75e:	f10a 0308 	add.w	r3, sl, #8
 800d762:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d764:	6013      	str	r3, [r2, #0]
 800d766:	4650      	mov	r0, sl
 800d768:	b017      	add	sp, #92	@ 0x5c
 800d76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d76e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d770:	2b01      	cmp	r3, #1
 800d772:	f77f ae2e 	ble.w	800d3d2 <_dtoa_r+0x7ba>
 800d776:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d778:	930a      	str	r3, [sp, #40]	@ 0x28
 800d77a:	2001      	movs	r0, #1
 800d77c:	e64d      	b.n	800d41a <_dtoa_r+0x802>
 800d77e:	f1bb 0f00 	cmp.w	fp, #0
 800d782:	f77f aed9 	ble.w	800d538 <_dtoa_r+0x920>
 800d786:	4656      	mov	r6, sl
 800d788:	9803      	ldr	r0, [sp, #12]
 800d78a:	4621      	mov	r1, r4
 800d78c:	f7ff f9b9 	bl	800cb02 <quorem>
 800d790:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d794:	f806 3b01 	strb.w	r3, [r6], #1
 800d798:	eba6 020a 	sub.w	r2, r6, sl
 800d79c:	4593      	cmp	fp, r2
 800d79e:	ddb4      	ble.n	800d70a <_dtoa_r+0xaf2>
 800d7a0:	9903      	ldr	r1, [sp, #12]
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	220a      	movs	r2, #10
 800d7a6:	4648      	mov	r0, r9
 800d7a8:	f000 f968 	bl	800da7c <__multadd>
 800d7ac:	9003      	str	r0, [sp, #12]
 800d7ae:	e7eb      	b.n	800d788 <_dtoa_r+0xb70>
 800d7b0:	08010d9d 	.word	0x08010d9d
 800d7b4:	08010d21 	.word	0x08010d21

0800d7b8 <_free_r>:
 800d7b8:	b538      	push	{r3, r4, r5, lr}
 800d7ba:	4605      	mov	r5, r0
 800d7bc:	2900      	cmp	r1, #0
 800d7be:	d041      	beq.n	800d844 <_free_r+0x8c>
 800d7c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d7c4:	1f0c      	subs	r4, r1, #4
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	bfb8      	it	lt
 800d7ca:	18e4      	addlt	r4, r4, r3
 800d7cc:	f000 f8e8 	bl	800d9a0 <__malloc_lock>
 800d7d0:	4a1d      	ldr	r2, [pc, #116]	@ (800d848 <_free_r+0x90>)
 800d7d2:	6813      	ldr	r3, [r2, #0]
 800d7d4:	b933      	cbnz	r3, 800d7e4 <_free_r+0x2c>
 800d7d6:	6063      	str	r3, [r4, #4]
 800d7d8:	6014      	str	r4, [r2, #0]
 800d7da:	4628      	mov	r0, r5
 800d7dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7e0:	f000 b8e4 	b.w	800d9ac <__malloc_unlock>
 800d7e4:	42a3      	cmp	r3, r4
 800d7e6:	d908      	bls.n	800d7fa <_free_r+0x42>
 800d7e8:	6820      	ldr	r0, [r4, #0]
 800d7ea:	1821      	adds	r1, r4, r0
 800d7ec:	428b      	cmp	r3, r1
 800d7ee:	bf01      	itttt	eq
 800d7f0:	6819      	ldreq	r1, [r3, #0]
 800d7f2:	685b      	ldreq	r3, [r3, #4]
 800d7f4:	1809      	addeq	r1, r1, r0
 800d7f6:	6021      	streq	r1, [r4, #0]
 800d7f8:	e7ed      	b.n	800d7d6 <_free_r+0x1e>
 800d7fa:	461a      	mov	r2, r3
 800d7fc:	685b      	ldr	r3, [r3, #4]
 800d7fe:	b10b      	cbz	r3, 800d804 <_free_r+0x4c>
 800d800:	42a3      	cmp	r3, r4
 800d802:	d9fa      	bls.n	800d7fa <_free_r+0x42>
 800d804:	6811      	ldr	r1, [r2, #0]
 800d806:	1850      	adds	r0, r2, r1
 800d808:	42a0      	cmp	r0, r4
 800d80a:	d10b      	bne.n	800d824 <_free_r+0x6c>
 800d80c:	6820      	ldr	r0, [r4, #0]
 800d80e:	4401      	add	r1, r0
 800d810:	1850      	adds	r0, r2, r1
 800d812:	4283      	cmp	r3, r0
 800d814:	6011      	str	r1, [r2, #0]
 800d816:	d1e0      	bne.n	800d7da <_free_r+0x22>
 800d818:	6818      	ldr	r0, [r3, #0]
 800d81a:	685b      	ldr	r3, [r3, #4]
 800d81c:	6053      	str	r3, [r2, #4]
 800d81e:	4408      	add	r0, r1
 800d820:	6010      	str	r0, [r2, #0]
 800d822:	e7da      	b.n	800d7da <_free_r+0x22>
 800d824:	d902      	bls.n	800d82c <_free_r+0x74>
 800d826:	230c      	movs	r3, #12
 800d828:	602b      	str	r3, [r5, #0]
 800d82a:	e7d6      	b.n	800d7da <_free_r+0x22>
 800d82c:	6820      	ldr	r0, [r4, #0]
 800d82e:	1821      	adds	r1, r4, r0
 800d830:	428b      	cmp	r3, r1
 800d832:	bf04      	itt	eq
 800d834:	6819      	ldreq	r1, [r3, #0]
 800d836:	685b      	ldreq	r3, [r3, #4]
 800d838:	6063      	str	r3, [r4, #4]
 800d83a:	bf04      	itt	eq
 800d83c:	1809      	addeq	r1, r1, r0
 800d83e:	6021      	streq	r1, [r4, #0]
 800d840:	6054      	str	r4, [r2, #4]
 800d842:	e7ca      	b.n	800d7da <_free_r+0x22>
 800d844:	bd38      	pop	{r3, r4, r5, pc}
 800d846:	bf00      	nop
 800d848:	20005e68 	.word	0x20005e68

0800d84c <malloc>:
 800d84c:	4b02      	ldr	r3, [pc, #8]	@ (800d858 <malloc+0xc>)
 800d84e:	4601      	mov	r1, r0
 800d850:	6818      	ldr	r0, [r3, #0]
 800d852:	f000 b825 	b.w	800d8a0 <_malloc_r>
 800d856:	bf00      	nop
 800d858:	20000104 	.word	0x20000104

0800d85c <sbrk_aligned>:
 800d85c:	b570      	push	{r4, r5, r6, lr}
 800d85e:	4e0f      	ldr	r6, [pc, #60]	@ (800d89c <sbrk_aligned+0x40>)
 800d860:	460c      	mov	r4, r1
 800d862:	6831      	ldr	r1, [r6, #0]
 800d864:	4605      	mov	r5, r0
 800d866:	b911      	cbnz	r1, 800d86e <sbrk_aligned+0x12>
 800d868:	f000 fffc 	bl	800e864 <_sbrk_r>
 800d86c:	6030      	str	r0, [r6, #0]
 800d86e:	4621      	mov	r1, r4
 800d870:	4628      	mov	r0, r5
 800d872:	f000 fff7 	bl	800e864 <_sbrk_r>
 800d876:	1c43      	adds	r3, r0, #1
 800d878:	d103      	bne.n	800d882 <sbrk_aligned+0x26>
 800d87a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d87e:	4620      	mov	r0, r4
 800d880:	bd70      	pop	{r4, r5, r6, pc}
 800d882:	1cc4      	adds	r4, r0, #3
 800d884:	f024 0403 	bic.w	r4, r4, #3
 800d888:	42a0      	cmp	r0, r4
 800d88a:	d0f8      	beq.n	800d87e <sbrk_aligned+0x22>
 800d88c:	1a21      	subs	r1, r4, r0
 800d88e:	4628      	mov	r0, r5
 800d890:	f000 ffe8 	bl	800e864 <_sbrk_r>
 800d894:	3001      	adds	r0, #1
 800d896:	d1f2      	bne.n	800d87e <sbrk_aligned+0x22>
 800d898:	e7ef      	b.n	800d87a <sbrk_aligned+0x1e>
 800d89a:	bf00      	nop
 800d89c:	20005e64 	.word	0x20005e64

0800d8a0 <_malloc_r>:
 800d8a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8a4:	1ccd      	adds	r5, r1, #3
 800d8a6:	f025 0503 	bic.w	r5, r5, #3
 800d8aa:	3508      	adds	r5, #8
 800d8ac:	2d0c      	cmp	r5, #12
 800d8ae:	bf38      	it	cc
 800d8b0:	250c      	movcc	r5, #12
 800d8b2:	2d00      	cmp	r5, #0
 800d8b4:	4606      	mov	r6, r0
 800d8b6:	db01      	blt.n	800d8bc <_malloc_r+0x1c>
 800d8b8:	42a9      	cmp	r1, r5
 800d8ba:	d904      	bls.n	800d8c6 <_malloc_r+0x26>
 800d8bc:	230c      	movs	r3, #12
 800d8be:	6033      	str	r3, [r6, #0]
 800d8c0:	2000      	movs	r0, #0
 800d8c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d99c <_malloc_r+0xfc>
 800d8ca:	f000 f869 	bl	800d9a0 <__malloc_lock>
 800d8ce:	f8d8 3000 	ldr.w	r3, [r8]
 800d8d2:	461c      	mov	r4, r3
 800d8d4:	bb44      	cbnz	r4, 800d928 <_malloc_r+0x88>
 800d8d6:	4629      	mov	r1, r5
 800d8d8:	4630      	mov	r0, r6
 800d8da:	f7ff ffbf 	bl	800d85c <sbrk_aligned>
 800d8de:	1c43      	adds	r3, r0, #1
 800d8e0:	4604      	mov	r4, r0
 800d8e2:	d158      	bne.n	800d996 <_malloc_r+0xf6>
 800d8e4:	f8d8 4000 	ldr.w	r4, [r8]
 800d8e8:	4627      	mov	r7, r4
 800d8ea:	2f00      	cmp	r7, #0
 800d8ec:	d143      	bne.n	800d976 <_malloc_r+0xd6>
 800d8ee:	2c00      	cmp	r4, #0
 800d8f0:	d04b      	beq.n	800d98a <_malloc_r+0xea>
 800d8f2:	6823      	ldr	r3, [r4, #0]
 800d8f4:	4639      	mov	r1, r7
 800d8f6:	4630      	mov	r0, r6
 800d8f8:	eb04 0903 	add.w	r9, r4, r3
 800d8fc:	f000 ffb2 	bl	800e864 <_sbrk_r>
 800d900:	4581      	cmp	r9, r0
 800d902:	d142      	bne.n	800d98a <_malloc_r+0xea>
 800d904:	6821      	ldr	r1, [r4, #0]
 800d906:	1a6d      	subs	r5, r5, r1
 800d908:	4629      	mov	r1, r5
 800d90a:	4630      	mov	r0, r6
 800d90c:	f7ff ffa6 	bl	800d85c <sbrk_aligned>
 800d910:	3001      	adds	r0, #1
 800d912:	d03a      	beq.n	800d98a <_malloc_r+0xea>
 800d914:	6823      	ldr	r3, [r4, #0]
 800d916:	442b      	add	r3, r5
 800d918:	6023      	str	r3, [r4, #0]
 800d91a:	f8d8 3000 	ldr.w	r3, [r8]
 800d91e:	685a      	ldr	r2, [r3, #4]
 800d920:	bb62      	cbnz	r2, 800d97c <_malloc_r+0xdc>
 800d922:	f8c8 7000 	str.w	r7, [r8]
 800d926:	e00f      	b.n	800d948 <_malloc_r+0xa8>
 800d928:	6822      	ldr	r2, [r4, #0]
 800d92a:	1b52      	subs	r2, r2, r5
 800d92c:	d420      	bmi.n	800d970 <_malloc_r+0xd0>
 800d92e:	2a0b      	cmp	r2, #11
 800d930:	d917      	bls.n	800d962 <_malloc_r+0xc2>
 800d932:	1961      	adds	r1, r4, r5
 800d934:	42a3      	cmp	r3, r4
 800d936:	6025      	str	r5, [r4, #0]
 800d938:	bf18      	it	ne
 800d93a:	6059      	strne	r1, [r3, #4]
 800d93c:	6863      	ldr	r3, [r4, #4]
 800d93e:	bf08      	it	eq
 800d940:	f8c8 1000 	streq.w	r1, [r8]
 800d944:	5162      	str	r2, [r4, r5]
 800d946:	604b      	str	r3, [r1, #4]
 800d948:	4630      	mov	r0, r6
 800d94a:	f000 f82f 	bl	800d9ac <__malloc_unlock>
 800d94e:	f104 000b 	add.w	r0, r4, #11
 800d952:	1d23      	adds	r3, r4, #4
 800d954:	f020 0007 	bic.w	r0, r0, #7
 800d958:	1ac2      	subs	r2, r0, r3
 800d95a:	bf1c      	itt	ne
 800d95c:	1a1b      	subne	r3, r3, r0
 800d95e:	50a3      	strne	r3, [r4, r2]
 800d960:	e7af      	b.n	800d8c2 <_malloc_r+0x22>
 800d962:	6862      	ldr	r2, [r4, #4]
 800d964:	42a3      	cmp	r3, r4
 800d966:	bf0c      	ite	eq
 800d968:	f8c8 2000 	streq.w	r2, [r8]
 800d96c:	605a      	strne	r2, [r3, #4]
 800d96e:	e7eb      	b.n	800d948 <_malloc_r+0xa8>
 800d970:	4623      	mov	r3, r4
 800d972:	6864      	ldr	r4, [r4, #4]
 800d974:	e7ae      	b.n	800d8d4 <_malloc_r+0x34>
 800d976:	463c      	mov	r4, r7
 800d978:	687f      	ldr	r7, [r7, #4]
 800d97a:	e7b6      	b.n	800d8ea <_malloc_r+0x4a>
 800d97c:	461a      	mov	r2, r3
 800d97e:	685b      	ldr	r3, [r3, #4]
 800d980:	42a3      	cmp	r3, r4
 800d982:	d1fb      	bne.n	800d97c <_malloc_r+0xdc>
 800d984:	2300      	movs	r3, #0
 800d986:	6053      	str	r3, [r2, #4]
 800d988:	e7de      	b.n	800d948 <_malloc_r+0xa8>
 800d98a:	230c      	movs	r3, #12
 800d98c:	6033      	str	r3, [r6, #0]
 800d98e:	4630      	mov	r0, r6
 800d990:	f000 f80c 	bl	800d9ac <__malloc_unlock>
 800d994:	e794      	b.n	800d8c0 <_malloc_r+0x20>
 800d996:	6005      	str	r5, [r0, #0]
 800d998:	e7d6      	b.n	800d948 <_malloc_r+0xa8>
 800d99a:	bf00      	nop
 800d99c:	20005e68 	.word	0x20005e68

0800d9a0 <__malloc_lock>:
 800d9a0:	4801      	ldr	r0, [pc, #4]	@ (800d9a8 <__malloc_lock+0x8>)
 800d9a2:	f7ff b89e 	b.w	800cae2 <__retarget_lock_acquire_recursive>
 800d9a6:	bf00      	nop
 800d9a8:	20005e60 	.word	0x20005e60

0800d9ac <__malloc_unlock>:
 800d9ac:	4801      	ldr	r0, [pc, #4]	@ (800d9b4 <__malloc_unlock+0x8>)
 800d9ae:	f7ff b899 	b.w	800cae4 <__retarget_lock_release_recursive>
 800d9b2:	bf00      	nop
 800d9b4:	20005e60 	.word	0x20005e60

0800d9b8 <_Balloc>:
 800d9b8:	b570      	push	{r4, r5, r6, lr}
 800d9ba:	69c6      	ldr	r6, [r0, #28]
 800d9bc:	4604      	mov	r4, r0
 800d9be:	460d      	mov	r5, r1
 800d9c0:	b976      	cbnz	r6, 800d9e0 <_Balloc+0x28>
 800d9c2:	2010      	movs	r0, #16
 800d9c4:	f7ff ff42 	bl	800d84c <malloc>
 800d9c8:	4602      	mov	r2, r0
 800d9ca:	61e0      	str	r0, [r4, #28]
 800d9cc:	b920      	cbnz	r0, 800d9d8 <_Balloc+0x20>
 800d9ce:	4b18      	ldr	r3, [pc, #96]	@ (800da30 <_Balloc+0x78>)
 800d9d0:	4818      	ldr	r0, [pc, #96]	@ (800da34 <_Balloc+0x7c>)
 800d9d2:	216b      	movs	r1, #107	@ 0x6b
 800d9d4:	f000 ff56 	bl	800e884 <__assert_func>
 800d9d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d9dc:	6006      	str	r6, [r0, #0]
 800d9de:	60c6      	str	r6, [r0, #12]
 800d9e0:	69e6      	ldr	r6, [r4, #28]
 800d9e2:	68f3      	ldr	r3, [r6, #12]
 800d9e4:	b183      	cbz	r3, 800da08 <_Balloc+0x50>
 800d9e6:	69e3      	ldr	r3, [r4, #28]
 800d9e8:	68db      	ldr	r3, [r3, #12]
 800d9ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d9ee:	b9b8      	cbnz	r0, 800da20 <_Balloc+0x68>
 800d9f0:	2101      	movs	r1, #1
 800d9f2:	fa01 f605 	lsl.w	r6, r1, r5
 800d9f6:	1d72      	adds	r2, r6, #5
 800d9f8:	0092      	lsls	r2, r2, #2
 800d9fa:	4620      	mov	r0, r4
 800d9fc:	f000 ff60 	bl	800e8c0 <_calloc_r>
 800da00:	b160      	cbz	r0, 800da1c <_Balloc+0x64>
 800da02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800da06:	e00e      	b.n	800da26 <_Balloc+0x6e>
 800da08:	2221      	movs	r2, #33	@ 0x21
 800da0a:	2104      	movs	r1, #4
 800da0c:	4620      	mov	r0, r4
 800da0e:	f000 ff57 	bl	800e8c0 <_calloc_r>
 800da12:	69e3      	ldr	r3, [r4, #28]
 800da14:	60f0      	str	r0, [r6, #12]
 800da16:	68db      	ldr	r3, [r3, #12]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d1e4      	bne.n	800d9e6 <_Balloc+0x2e>
 800da1c:	2000      	movs	r0, #0
 800da1e:	bd70      	pop	{r4, r5, r6, pc}
 800da20:	6802      	ldr	r2, [r0, #0]
 800da22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800da26:	2300      	movs	r3, #0
 800da28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800da2c:	e7f7      	b.n	800da1e <_Balloc+0x66>
 800da2e:	bf00      	nop
 800da30:	08010d2e 	.word	0x08010d2e
 800da34:	08010dae 	.word	0x08010dae

0800da38 <_Bfree>:
 800da38:	b570      	push	{r4, r5, r6, lr}
 800da3a:	69c6      	ldr	r6, [r0, #28]
 800da3c:	4605      	mov	r5, r0
 800da3e:	460c      	mov	r4, r1
 800da40:	b976      	cbnz	r6, 800da60 <_Bfree+0x28>
 800da42:	2010      	movs	r0, #16
 800da44:	f7ff ff02 	bl	800d84c <malloc>
 800da48:	4602      	mov	r2, r0
 800da4a:	61e8      	str	r0, [r5, #28]
 800da4c:	b920      	cbnz	r0, 800da58 <_Bfree+0x20>
 800da4e:	4b09      	ldr	r3, [pc, #36]	@ (800da74 <_Bfree+0x3c>)
 800da50:	4809      	ldr	r0, [pc, #36]	@ (800da78 <_Bfree+0x40>)
 800da52:	218f      	movs	r1, #143	@ 0x8f
 800da54:	f000 ff16 	bl	800e884 <__assert_func>
 800da58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800da5c:	6006      	str	r6, [r0, #0]
 800da5e:	60c6      	str	r6, [r0, #12]
 800da60:	b13c      	cbz	r4, 800da72 <_Bfree+0x3a>
 800da62:	69eb      	ldr	r3, [r5, #28]
 800da64:	6862      	ldr	r2, [r4, #4]
 800da66:	68db      	ldr	r3, [r3, #12]
 800da68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800da6c:	6021      	str	r1, [r4, #0]
 800da6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800da72:	bd70      	pop	{r4, r5, r6, pc}
 800da74:	08010d2e 	.word	0x08010d2e
 800da78:	08010dae 	.word	0x08010dae

0800da7c <__multadd>:
 800da7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da80:	690d      	ldr	r5, [r1, #16]
 800da82:	4607      	mov	r7, r0
 800da84:	460c      	mov	r4, r1
 800da86:	461e      	mov	r6, r3
 800da88:	f101 0c14 	add.w	ip, r1, #20
 800da8c:	2000      	movs	r0, #0
 800da8e:	f8dc 3000 	ldr.w	r3, [ip]
 800da92:	b299      	uxth	r1, r3
 800da94:	fb02 6101 	mla	r1, r2, r1, r6
 800da98:	0c1e      	lsrs	r6, r3, #16
 800da9a:	0c0b      	lsrs	r3, r1, #16
 800da9c:	fb02 3306 	mla	r3, r2, r6, r3
 800daa0:	b289      	uxth	r1, r1
 800daa2:	3001      	adds	r0, #1
 800daa4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800daa8:	4285      	cmp	r5, r0
 800daaa:	f84c 1b04 	str.w	r1, [ip], #4
 800daae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dab2:	dcec      	bgt.n	800da8e <__multadd+0x12>
 800dab4:	b30e      	cbz	r6, 800dafa <__multadd+0x7e>
 800dab6:	68a3      	ldr	r3, [r4, #8]
 800dab8:	42ab      	cmp	r3, r5
 800daba:	dc19      	bgt.n	800daf0 <__multadd+0x74>
 800dabc:	6861      	ldr	r1, [r4, #4]
 800dabe:	4638      	mov	r0, r7
 800dac0:	3101      	adds	r1, #1
 800dac2:	f7ff ff79 	bl	800d9b8 <_Balloc>
 800dac6:	4680      	mov	r8, r0
 800dac8:	b928      	cbnz	r0, 800dad6 <__multadd+0x5a>
 800daca:	4602      	mov	r2, r0
 800dacc:	4b0c      	ldr	r3, [pc, #48]	@ (800db00 <__multadd+0x84>)
 800dace:	480d      	ldr	r0, [pc, #52]	@ (800db04 <__multadd+0x88>)
 800dad0:	21ba      	movs	r1, #186	@ 0xba
 800dad2:	f000 fed7 	bl	800e884 <__assert_func>
 800dad6:	6922      	ldr	r2, [r4, #16]
 800dad8:	3202      	adds	r2, #2
 800dada:	f104 010c 	add.w	r1, r4, #12
 800dade:	0092      	lsls	r2, r2, #2
 800dae0:	300c      	adds	r0, #12
 800dae2:	f7ff f800 	bl	800cae6 <memcpy>
 800dae6:	4621      	mov	r1, r4
 800dae8:	4638      	mov	r0, r7
 800daea:	f7ff ffa5 	bl	800da38 <_Bfree>
 800daee:	4644      	mov	r4, r8
 800daf0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800daf4:	3501      	adds	r5, #1
 800daf6:	615e      	str	r6, [r3, #20]
 800daf8:	6125      	str	r5, [r4, #16]
 800dafa:	4620      	mov	r0, r4
 800dafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db00:	08010d9d 	.word	0x08010d9d
 800db04:	08010dae 	.word	0x08010dae

0800db08 <__hi0bits>:
 800db08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800db0c:	4603      	mov	r3, r0
 800db0e:	bf36      	itet	cc
 800db10:	0403      	lslcc	r3, r0, #16
 800db12:	2000      	movcs	r0, #0
 800db14:	2010      	movcc	r0, #16
 800db16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800db1a:	bf3c      	itt	cc
 800db1c:	021b      	lslcc	r3, r3, #8
 800db1e:	3008      	addcc	r0, #8
 800db20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800db24:	bf3c      	itt	cc
 800db26:	011b      	lslcc	r3, r3, #4
 800db28:	3004      	addcc	r0, #4
 800db2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db2e:	bf3c      	itt	cc
 800db30:	009b      	lslcc	r3, r3, #2
 800db32:	3002      	addcc	r0, #2
 800db34:	2b00      	cmp	r3, #0
 800db36:	db05      	blt.n	800db44 <__hi0bits+0x3c>
 800db38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800db3c:	f100 0001 	add.w	r0, r0, #1
 800db40:	bf08      	it	eq
 800db42:	2020      	moveq	r0, #32
 800db44:	4770      	bx	lr

0800db46 <__lo0bits>:
 800db46:	6803      	ldr	r3, [r0, #0]
 800db48:	4602      	mov	r2, r0
 800db4a:	f013 0007 	ands.w	r0, r3, #7
 800db4e:	d00b      	beq.n	800db68 <__lo0bits+0x22>
 800db50:	07d9      	lsls	r1, r3, #31
 800db52:	d421      	bmi.n	800db98 <__lo0bits+0x52>
 800db54:	0798      	lsls	r0, r3, #30
 800db56:	bf49      	itett	mi
 800db58:	085b      	lsrmi	r3, r3, #1
 800db5a:	089b      	lsrpl	r3, r3, #2
 800db5c:	2001      	movmi	r0, #1
 800db5e:	6013      	strmi	r3, [r2, #0]
 800db60:	bf5c      	itt	pl
 800db62:	6013      	strpl	r3, [r2, #0]
 800db64:	2002      	movpl	r0, #2
 800db66:	4770      	bx	lr
 800db68:	b299      	uxth	r1, r3
 800db6a:	b909      	cbnz	r1, 800db70 <__lo0bits+0x2a>
 800db6c:	0c1b      	lsrs	r3, r3, #16
 800db6e:	2010      	movs	r0, #16
 800db70:	b2d9      	uxtb	r1, r3
 800db72:	b909      	cbnz	r1, 800db78 <__lo0bits+0x32>
 800db74:	3008      	adds	r0, #8
 800db76:	0a1b      	lsrs	r3, r3, #8
 800db78:	0719      	lsls	r1, r3, #28
 800db7a:	bf04      	itt	eq
 800db7c:	091b      	lsreq	r3, r3, #4
 800db7e:	3004      	addeq	r0, #4
 800db80:	0799      	lsls	r1, r3, #30
 800db82:	bf04      	itt	eq
 800db84:	089b      	lsreq	r3, r3, #2
 800db86:	3002      	addeq	r0, #2
 800db88:	07d9      	lsls	r1, r3, #31
 800db8a:	d403      	bmi.n	800db94 <__lo0bits+0x4e>
 800db8c:	085b      	lsrs	r3, r3, #1
 800db8e:	f100 0001 	add.w	r0, r0, #1
 800db92:	d003      	beq.n	800db9c <__lo0bits+0x56>
 800db94:	6013      	str	r3, [r2, #0]
 800db96:	4770      	bx	lr
 800db98:	2000      	movs	r0, #0
 800db9a:	4770      	bx	lr
 800db9c:	2020      	movs	r0, #32
 800db9e:	4770      	bx	lr

0800dba0 <__i2b>:
 800dba0:	b510      	push	{r4, lr}
 800dba2:	460c      	mov	r4, r1
 800dba4:	2101      	movs	r1, #1
 800dba6:	f7ff ff07 	bl	800d9b8 <_Balloc>
 800dbaa:	4602      	mov	r2, r0
 800dbac:	b928      	cbnz	r0, 800dbba <__i2b+0x1a>
 800dbae:	4b05      	ldr	r3, [pc, #20]	@ (800dbc4 <__i2b+0x24>)
 800dbb0:	4805      	ldr	r0, [pc, #20]	@ (800dbc8 <__i2b+0x28>)
 800dbb2:	f240 1145 	movw	r1, #325	@ 0x145
 800dbb6:	f000 fe65 	bl	800e884 <__assert_func>
 800dbba:	2301      	movs	r3, #1
 800dbbc:	6144      	str	r4, [r0, #20]
 800dbbe:	6103      	str	r3, [r0, #16]
 800dbc0:	bd10      	pop	{r4, pc}
 800dbc2:	bf00      	nop
 800dbc4:	08010d9d 	.word	0x08010d9d
 800dbc8:	08010dae 	.word	0x08010dae

0800dbcc <__multiply>:
 800dbcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbd0:	4617      	mov	r7, r2
 800dbd2:	690a      	ldr	r2, [r1, #16]
 800dbd4:	693b      	ldr	r3, [r7, #16]
 800dbd6:	429a      	cmp	r2, r3
 800dbd8:	bfa8      	it	ge
 800dbda:	463b      	movge	r3, r7
 800dbdc:	4689      	mov	r9, r1
 800dbde:	bfa4      	itt	ge
 800dbe0:	460f      	movge	r7, r1
 800dbe2:	4699      	movge	r9, r3
 800dbe4:	693d      	ldr	r5, [r7, #16]
 800dbe6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dbea:	68bb      	ldr	r3, [r7, #8]
 800dbec:	6879      	ldr	r1, [r7, #4]
 800dbee:	eb05 060a 	add.w	r6, r5, sl
 800dbf2:	42b3      	cmp	r3, r6
 800dbf4:	b085      	sub	sp, #20
 800dbf6:	bfb8      	it	lt
 800dbf8:	3101      	addlt	r1, #1
 800dbfa:	f7ff fedd 	bl	800d9b8 <_Balloc>
 800dbfe:	b930      	cbnz	r0, 800dc0e <__multiply+0x42>
 800dc00:	4602      	mov	r2, r0
 800dc02:	4b41      	ldr	r3, [pc, #260]	@ (800dd08 <__multiply+0x13c>)
 800dc04:	4841      	ldr	r0, [pc, #260]	@ (800dd0c <__multiply+0x140>)
 800dc06:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dc0a:	f000 fe3b 	bl	800e884 <__assert_func>
 800dc0e:	f100 0414 	add.w	r4, r0, #20
 800dc12:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dc16:	4623      	mov	r3, r4
 800dc18:	2200      	movs	r2, #0
 800dc1a:	4573      	cmp	r3, lr
 800dc1c:	d320      	bcc.n	800dc60 <__multiply+0x94>
 800dc1e:	f107 0814 	add.w	r8, r7, #20
 800dc22:	f109 0114 	add.w	r1, r9, #20
 800dc26:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dc2a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800dc2e:	9302      	str	r3, [sp, #8]
 800dc30:	1beb      	subs	r3, r5, r7
 800dc32:	3b15      	subs	r3, #21
 800dc34:	f023 0303 	bic.w	r3, r3, #3
 800dc38:	3304      	adds	r3, #4
 800dc3a:	3715      	adds	r7, #21
 800dc3c:	42bd      	cmp	r5, r7
 800dc3e:	bf38      	it	cc
 800dc40:	2304      	movcc	r3, #4
 800dc42:	9301      	str	r3, [sp, #4]
 800dc44:	9b02      	ldr	r3, [sp, #8]
 800dc46:	9103      	str	r1, [sp, #12]
 800dc48:	428b      	cmp	r3, r1
 800dc4a:	d80c      	bhi.n	800dc66 <__multiply+0x9a>
 800dc4c:	2e00      	cmp	r6, #0
 800dc4e:	dd03      	ble.n	800dc58 <__multiply+0x8c>
 800dc50:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d055      	beq.n	800dd04 <__multiply+0x138>
 800dc58:	6106      	str	r6, [r0, #16]
 800dc5a:	b005      	add	sp, #20
 800dc5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc60:	f843 2b04 	str.w	r2, [r3], #4
 800dc64:	e7d9      	b.n	800dc1a <__multiply+0x4e>
 800dc66:	f8b1 a000 	ldrh.w	sl, [r1]
 800dc6a:	f1ba 0f00 	cmp.w	sl, #0
 800dc6e:	d01f      	beq.n	800dcb0 <__multiply+0xe4>
 800dc70:	46c4      	mov	ip, r8
 800dc72:	46a1      	mov	r9, r4
 800dc74:	2700      	movs	r7, #0
 800dc76:	f85c 2b04 	ldr.w	r2, [ip], #4
 800dc7a:	f8d9 3000 	ldr.w	r3, [r9]
 800dc7e:	fa1f fb82 	uxth.w	fp, r2
 800dc82:	b29b      	uxth	r3, r3
 800dc84:	fb0a 330b 	mla	r3, sl, fp, r3
 800dc88:	443b      	add	r3, r7
 800dc8a:	f8d9 7000 	ldr.w	r7, [r9]
 800dc8e:	0c12      	lsrs	r2, r2, #16
 800dc90:	0c3f      	lsrs	r7, r7, #16
 800dc92:	fb0a 7202 	mla	r2, sl, r2, r7
 800dc96:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800dc9a:	b29b      	uxth	r3, r3
 800dc9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dca0:	4565      	cmp	r5, ip
 800dca2:	f849 3b04 	str.w	r3, [r9], #4
 800dca6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800dcaa:	d8e4      	bhi.n	800dc76 <__multiply+0xaa>
 800dcac:	9b01      	ldr	r3, [sp, #4]
 800dcae:	50e7      	str	r7, [r4, r3]
 800dcb0:	9b03      	ldr	r3, [sp, #12]
 800dcb2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800dcb6:	3104      	adds	r1, #4
 800dcb8:	f1b9 0f00 	cmp.w	r9, #0
 800dcbc:	d020      	beq.n	800dd00 <__multiply+0x134>
 800dcbe:	6823      	ldr	r3, [r4, #0]
 800dcc0:	4647      	mov	r7, r8
 800dcc2:	46a4      	mov	ip, r4
 800dcc4:	f04f 0a00 	mov.w	sl, #0
 800dcc8:	f8b7 b000 	ldrh.w	fp, [r7]
 800dccc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800dcd0:	fb09 220b 	mla	r2, r9, fp, r2
 800dcd4:	4452      	add	r2, sl
 800dcd6:	b29b      	uxth	r3, r3
 800dcd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dcdc:	f84c 3b04 	str.w	r3, [ip], #4
 800dce0:	f857 3b04 	ldr.w	r3, [r7], #4
 800dce4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dce8:	f8bc 3000 	ldrh.w	r3, [ip]
 800dcec:	fb09 330a 	mla	r3, r9, sl, r3
 800dcf0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800dcf4:	42bd      	cmp	r5, r7
 800dcf6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dcfa:	d8e5      	bhi.n	800dcc8 <__multiply+0xfc>
 800dcfc:	9a01      	ldr	r2, [sp, #4]
 800dcfe:	50a3      	str	r3, [r4, r2]
 800dd00:	3404      	adds	r4, #4
 800dd02:	e79f      	b.n	800dc44 <__multiply+0x78>
 800dd04:	3e01      	subs	r6, #1
 800dd06:	e7a1      	b.n	800dc4c <__multiply+0x80>
 800dd08:	08010d9d 	.word	0x08010d9d
 800dd0c:	08010dae 	.word	0x08010dae

0800dd10 <__pow5mult>:
 800dd10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd14:	4615      	mov	r5, r2
 800dd16:	f012 0203 	ands.w	r2, r2, #3
 800dd1a:	4607      	mov	r7, r0
 800dd1c:	460e      	mov	r6, r1
 800dd1e:	d007      	beq.n	800dd30 <__pow5mult+0x20>
 800dd20:	4c25      	ldr	r4, [pc, #148]	@ (800ddb8 <__pow5mult+0xa8>)
 800dd22:	3a01      	subs	r2, #1
 800dd24:	2300      	movs	r3, #0
 800dd26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dd2a:	f7ff fea7 	bl	800da7c <__multadd>
 800dd2e:	4606      	mov	r6, r0
 800dd30:	10ad      	asrs	r5, r5, #2
 800dd32:	d03d      	beq.n	800ddb0 <__pow5mult+0xa0>
 800dd34:	69fc      	ldr	r4, [r7, #28]
 800dd36:	b97c      	cbnz	r4, 800dd58 <__pow5mult+0x48>
 800dd38:	2010      	movs	r0, #16
 800dd3a:	f7ff fd87 	bl	800d84c <malloc>
 800dd3e:	4602      	mov	r2, r0
 800dd40:	61f8      	str	r0, [r7, #28]
 800dd42:	b928      	cbnz	r0, 800dd50 <__pow5mult+0x40>
 800dd44:	4b1d      	ldr	r3, [pc, #116]	@ (800ddbc <__pow5mult+0xac>)
 800dd46:	481e      	ldr	r0, [pc, #120]	@ (800ddc0 <__pow5mult+0xb0>)
 800dd48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dd4c:	f000 fd9a 	bl	800e884 <__assert_func>
 800dd50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dd54:	6004      	str	r4, [r0, #0]
 800dd56:	60c4      	str	r4, [r0, #12]
 800dd58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dd5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dd60:	b94c      	cbnz	r4, 800dd76 <__pow5mult+0x66>
 800dd62:	f240 2171 	movw	r1, #625	@ 0x271
 800dd66:	4638      	mov	r0, r7
 800dd68:	f7ff ff1a 	bl	800dba0 <__i2b>
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	f8c8 0008 	str.w	r0, [r8, #8]
 800dd72:	4604      	mov	r4, r0
 800dd74:	6003      	str	r3, [r0, #0]
 800dd76:	f04f 0900 	mov.w	r9, #0
 800dd7a:	07eb      	lsls	r3, r5, #31
 800dd7c:	d50a      	bpl.n	800dd94 <__pow5mult+0x84>
 800dd7e:	4631      	mov	r1, r6
 800dd80:	4622      	mov	r2, r4
 800dd82:	4638      	mov	r0, r7
 800dd84:	f7ff ff22 	bl	800dbcc <__multiply>
 800dd88:	4631      	mov	r1, r6
 800dd8a:	4680      	mov	r8, r0
 800dd8c:	4638      	mov	r0, r7
 800dd8e:	f7ff fe53 	bl	800da38 <_Bfree>
 800dd92:	4646      	mov	r6, r8
 800dd94:	106d      	asrs	r5, r5, #1
 800dd96:	d00b      	beq.n	800ddb0 <__pow5mult+0xa0>
 800dd98:	6820      	ldr	r0, [r4, #0]
 800dd9a:	b938      	cbnz	r0, 800ddac <__pow5mult+0x9c>
 800dd9c:	4622      	mov	r2, r4
 800dd9e:	4621      	mov	r1, r4
 800dda0:	4638      	mov	r0, r7
 800dda2:	f7ff ff13 	bl	800dbcc <__multiply>
 800dda6:	6020      	str	r0, [r4, #0]
 800dda8:	f8c0 9000 	str.w	r9, [r0]
 800ddac:	4604      	mov	r4, r0
 800ddae:	e7e4      	b.n	800dd7a <__pow5mult+0x6a>
 800ddb0:	4630      	mov	r0, r6
 800ddb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddb6:	bf00      	nop
 800ddb8:	08010e60 	.word	0x08010e60
 800ddbc:	08010d2e 	.word	0x08010d2e
 800ddc0:	08010dae 	.word	0x08010dae

0800ddc4 <__lshift>:
 800ddc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ddc8:	460c      	mov	r4, r1
 800ddca:	6849      	ldr	r1, [r1, #4]
 800ddcc:	6923      	ldr	r3, [r4, #16]
 800ddce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ddd2:	68a3      	ldr	r3, [r4, #8]
 800ddd4:	4607      	mov	r7, r0
 800ddd6:	4691      	mov	r9, r2
 800ddd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dddc:	f108 0601 	add.w	r6, r8, #1
 800dde0:	42b3      	cmp	r3, r6
 800dde2:	db0b      	blt.n	800ddfc <__lshift+0x38>
 800dde4:	4638      	mov	r0, r7
 800dde6:	f7ff fde7 	bl	800d9b8 <_Balloc>
 800ddea:	4605      	mov	r5, r0
 800ddec:	b948      	cbnz	r0, 800de02 <__lshift+0x3e>
 800ddee:	4602      	mov	r2, r0
 800ddf0:	4b28      	ldr	r3, [pc, #160]	@ (800de94 <__lshift+0xd0>)
 800ddf2:	4829      	ldr	r0, [pc, #164]	@ (800de98 <__lshift+0xd4>)
 800ddf4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ddf8:	f000 fd44 	bl	800e884 <__assert_func>
 800ddfc:	3101      	adds	r1, #1
 800ddfe:	005b      	lsls	r3, r3, #1
 800de00:	e7ee      	b.n	800dde0 <__lshift+0x1c>
 800de02:	2300      	movs	r3, #0
 800de04:	f100 0114 	add.w	r1, r0, #20
 800de08:	f100 0210 	add.w	r2, r0, #16
 800de0c:	4618      	mov	r0, r3
 800de0e:	4553      	cmp	r3, sl
 800de10:	db33      	blt.n	800de7a <__lshift+0xb6>
 800de12:	6920      	ldr	r0, [r4, #16]
 800de14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800de18:	f104 0314 	add.w	r3, r4, #20
 800de1c:	f019 091f 	ands.w	r9, r9, #31
 800de20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800de24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800de28:	d02b      	beq.n	800de82 <__lshift+0xbe>
 800de2a:	f1c9 0e20 	rsb	lr, r9, #32
 800de2e:	468a      	mov	sl, r1
 800de30:	2200      	movs	r2, #0
 800de32:	6818      	ldr	r0, [r3, #0]
 800de34:	fa00 f009 	lsl.w	r0, r0, r9
 800de38:	4310      	orrs	r0, r2
 800de3a:	f84a 0b04 	str.w	r0, [sl], #4
 800de3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800de42:	459c      	cmp	ip, r3
 800de44:	fa22 f20e 	lsr.w	r2, r2, lr
 800de48:	d8f3      	bhi.n	800de32 <__lshift+0x6e>
 800de4a:	ebac 0304 	sub.w	r3, ip, r4
 800de4e:	3b15      	subs	r3, #21
 800de50:	f023 0303 	bic.w	r3, r3, #3
 800de54:	3304      	adds	r3, #4
 800de56:	f104 0015 	add.w	r0, r4, #21
 800de5a:	4560      	cmp	r0, ip
 800de5c:	bf88      	it	hi
 800de5e:	2304      	movhi	r3, #4
 800de60:	50ca      	str	r2, [r1, r3]
 800de62:	b10a      	cbz	r2, 800de68 <__lshift+0xa4>
 800de64:	f108 0602 	add.w	r6, r8, #2
 800de68:	3e01      	subs	r6, #1
 800de6a:	4638      	mov	r0, r7
 800de6c:	612e      	str	r6, [r5, #16]
 800de6e:	4621      	mov	r1, r4
 800de70:	f7ff fde2 	bl	800da38 <_Bfree>
 800de74:	4628      	mov	r0, r5
 800de76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de7a:	f842 0f04 	str.w	r0, [r2, #4]!
 800de7e:	3301      	adds	r3, #1
 800de80:	e7c5      	b.n	800de0e <__lshift+0x4a>
 800de82:	3904      	subs	r1, #4
 800de84:	f853 2b04 	ldr.w	r2, [r3], #4
 800de88:	f841 2f04 	str.w	r2, [r1, #4]!
 800de8c:	459c      	cmp	ip, r3
 800de8e:	d8f9      	bhi.n	800de84 <__lshift+0xc0>
 800de90:	e7ea      	b.n	800de68 <__lshift+0xa4>
 800de92:	bf00      	nop
 800de94:	08010d9d 	.word	0x08010d9d
 800de98:	08010dae 	.word	0x08010dae

0800de9c <__mcmp>:
 800de9c:	690a      	ldr	r2, [r1, #16]
 800de9e:	4603      	mov	r3, r0
 800dea0:	6900      	ldr	r0, [r0, #16]
 800dea2:	1a80      	subs	r0, r0, r2
 800dea4:	b530      	push	{r4, r5, lr}
 800dea6:	d10e      	bne.n	800dec6 <__mcmp+0x2a>
 800dea8:	3314      	adds	r3, #20
 800deaa:	3114      	adds	r1, #20
 800deac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800deb0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800deb4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800deb8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800debc:	4295      	cmp	r5, r2
 800debe:	d003      	beq.n	800dec8 <__mcmp+0x2c>
 800dec0:	d205      	bcs.n	800dece <__mcmp+0x32>
 800dec2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dec6:	bd30      	pop	{r4, r5, pc}
 800dec8:	42a3      	cmp	r3, r4
 800deca:	d3f3      	bcc.n	800deb4 <__mcmp+0x18>
 800decc:	e7fb      	b.n	800dec6 <__mcmp+0x2a>
 800dece:	2001      	movs	r0, #1
 800ded0:	e7f9      	b.n	800dec6 <__mcmp+0x2a>
	...

0800ded4 <__mdiff>:
 800ded4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ded8:	4689      	mov	r9, r1
 800deda:	4606      	mov	r6, r0
 800dedc:	4611      	mov	r1, r2
 800dede:	4648      	mov	r0, r9
 800dee0:	4614      	mov	r4, r2
 800dee2:	f7ff ffdb 	bl	800de9c <__mcmp>
 800dee6:	1e05      	subs	r5, r0, #0
 800dee8:	d112      	bne.n	800df10 <__mdiff+0x3c>
 800deea:	4629      	mov	r1, r5
 800deec:	4630      	mov	r0, r6
 800deee:	f7ff fd63 	bl	800d9b8 <_Balloc>
 800def2:	4602      	mov	r2, r0
 800def4:	b928      	cbnz	r0, 800df02 <__mdiff+0x2e>
 800def6:	4b3e      	ldr	r3, [pc, #248]	@ (800dff0 <__mdiff+0x11c>)
 800def8:	f240 2137 	movw	r1, #567	@ 0x237
 800defc:	483d      	ldr	r0, [pc, #244]	@ (800dff4 <__mdiff+0x120>)
 800defe:	f000 fcc1 	bl	800e884 <__assert_func>
 800df02:	2301      	movs	r3, #1
 800df04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800df08:	4610      	mov	r0, r2
 800df0a:	b003      	add	sp, #12
 800df0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df10:	bfbc      	itt	lt
 800df12:	464b      	movlt	r3, r9
 800df14:	46a1      	movlt	r9, r4
 800df16:	4630      	mov	r0, r6
 800df18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800df1c:	bfba      	itte	lt
 800df1e:	461c      	movlt	r4, r3
 800df20:	2501      	movlt	r5, #1
 800df22:	2500      	movge	r5, #0
 800df24:	f7ff fd48 	bl	800d9b8 <_Balloc>
 800df28:	4602      	mov	r2, r0
 800df2a:	b918      	cbnz	r0, 800df34 <__mdiff+0x60>
 800df2c:	4b30      	ldr	r3, [pc, #192]	@ (800dff0 <__mdiff+0x11c>)
 800df2e:	f240 2145 	movw	r1, #581	@ 0x245
 800df32:	e7e3      	b.n	800defc <__mdiff+0x28>
 800df34:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800df38:	6926      	ldr	r6, [r4, #16]
 800df3a:	60c5      	str	r5, [r0, #12]
 800df3c:	f109 0310 	add.w	r3, r9, #16
 800df40:	f109 0514 	add.w	r5, r9, #20
 800df44:	f104 0e14 	add.w	lr, r4, #20
 800df48:	f100 0b14 	add.w	fp, r0, #20
 800df4c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800df50:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800df54:	9301      	str	r3, [sp, #4]
 800df56:	46d9      	mov	r9, fp
 800df58:	f04f 0c00 	mov.w	ip, #0
 800df5c:	9b01      	ldr	r3, [sp, #4]
 800df5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800df62:	f853 af04 	ldr.w	sl, [r3, #4]!
 800df66:	9301      	str	r3, [sp, #4]
 800df68:	b281      	uxth	r1, r0
 800df6a:	fa1f f38a 	uxth.w	r3, sl
 800df6e:	1a5b      	subs	r3, r3, r1
 800df70:	0c00      	lsrs	r0, r0, #16
 800df72:	4463      	add	r3, ip
 800df74:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800df78:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800df7c:	b29b      	uxth	r3, r3
 800df7e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800df82:	4576      	cmp	r6, lr
 800df84:	f849 3b04 	str.w	r3, [r9], #4
 800df88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800df8c:	d8e6      	bhi.n	800df5c <__mdiff+0x88>
 800df8e:	1b33      	subs	r3, r6, r4
 800df90:	3b15      	subs	r3, #21
 800df92:	f023 0303 	bic.w	r3, r3, #3
 800df96:	3415      	adds	r4, #21
 800df98:	3304      	adds	r3, #4
 800df9a:	42a6      	cmp	r6, r4
 800df9c:	bf38      	it	cc
 800df9e:	2304      	movcc	r3, #4
 800dfa0:	441d      	add	r5, r3
 800dfa2:	445b      	add	r3, fp
 800dfa4:	461e      	mov	r6, r3
 800dfa6:	462c      	mov	r4, r5
 800dfa8:	4544      	cmp	r4, r8
 800dfaa:	d30e      	bcc.n	800dfca <__mdiff+0xf6>
 800dfac:	f108 0103 	add.w	r1, r8, #3
 800dfb0:	1b49      	subs	r1, r1, r5
 800dfb2:	f021 0103 	bic.w	r1, r1, #3
 800dfb6:	3d03      	subs	r5, #3
 800dfb8:	45a8      	cmp	r8, r5
 800dfba:	bf38      	it	cc
 800dfbc:	2100      	movcc	r1, #0
 800dfbe:	440b      	add	r3, r1
 800dfc0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dfc4:	b191      	cbz	r1, 800dfec <__mdiff+0x118>
 800dfc6:	6117      	str	r7, [r2, #16]
 800dfc8:	e79e      	b.n	800df08 <__mdiff+0x34>
 800dfca:	f854 1b04 	ldr.w	r1, [r4], #4
 800dfce:	46e6      	mov	lr, ip
 800dfd0:	0c08      	lsrs	r0, r1, #16
 800dfd2:	fa1c fc81 	uxtah	ip, ip, r1
 800dfd6:	4471      	add	r1, lr
 800dfd8:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dfdc:	b289      	uxth	r1, r1
 800dfde:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dfe2:	f846 1b04 	str.w	r1, [r6], #4
 800dfe6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dfea:	e7dd      	b.n	800dfa8 <__mdiff+0xd4>
 800dfec:	3f01      	subs	r7, #1
 800dfee:	e7e7      	b.n	800dfc0 <__mdiff+0xec>
 800dff0:	08010d9d 	.word	0x08010d9d
 800dff4:	08010dae 	.word	0x08010dae

0800dff8 <__d2b>:
 800dff8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800dffc:	2101      	movs	r1, #1
 800dffe:	9e08      	ldr	r6, [sp, #32]
 800e000:	4690      	mov	r8, r2
 800e002:	4699      	mov	r9, r3
 800e004:	f7ff fcd8 	bl	800d9b8 <_Balloc>
 800e008:	4604      	mov	r4, r0
 800e00a:	b930      	cbnz	r0, 800e01a <__d2b+0x22>
 800e00c:	4602      	mov	r2, r0
 800e00e:	4b24      	ldr	r3, [pc, #144]	@ (800e0a0 <__d2b+0xa8>)
 800e010:	4824      	ldr	r0, [pc, #144]	@ (800e0a4 <__d2b+0xac>)
 800e012:	f240 310f 	movw	r1, #783	@ 0x30f
 800e016:	f000 fc35 	bl	800e884 <__assert_func>
 800e01a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e01e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e022:	b10d      	cbz	r5, 800e028 <__d2b+0x30>
 800e024:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e028:	9301      	str	r3, [sp, #4]
 800e02a:	f1b8 0300 	subs.w	r3, r8, #0
 800e02e:	d024      	beq.n	800e07a <__d2b+0x82>
 800e030:	4668      	mov	r0, sp
 800e032:	9300      	str	r3, [sp, #0]
 800e034:	f7ff fd87 	bl	800db46 <__lo0bits>
 800e038:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e03c:	b1d8      	cbz	r0, 800e076 <__d2b+0x7e>
 800e03e:	f1c0 0320 	rsb	r3, r0, #32
 800e042:	fa02 f303 	lsl.w	r3, r2, r3
 800e046:	430b      	orrs	r3, r1
 800e048:	40c2      	lsrs	r2, r0
 800e04a:	6163      	str	r3, [r4, #20]
 800e04c:	9201      	str	r2, [sp, #4]
 800e04e:	9b01      	ldr	r3, [sp, #4]
 800e050:	61a3      	str	r3, [r4, #24]
 800e052:	2b00      	cmp	r3, #0
 800e054:	bf0c      	ite	eq
 800e056:	2201      	moveq	r2, #1
 800e058:	2202      	movne	r2, #2
 800e05a:	6122      	str	r2, [r4, #16]
 800e05c:	b1ad      	cbz	r5, 800e08a <__d2b+0x92>
 800e05e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e062:	4405      	add	r5, r0
 800e064:	6035      	str	r5, [r6, #0]
 800e066:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e06a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e06c:	6018      	str	r0, [r3, #0]
 800e06e:	4620      	mov	r0, r4
 800e070:	b002      	add	sp, #8
 800e072:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800e076:	6161      	str	r1, [r4, #20]
 800e078:	e7e9      	b.n	800e04e <__d2b+0x56>
 800e07a:	a801      	add	r0, sp, #4
 800e07c:	f7ff fd63 	bl	800db46 <__lo0bits>
 800e080:	9b01      	ldr	r3, [sp, #4]
 800e082:	6163      	str	r3, [r4, #20]
 800e084:	3020      	adds	r0, #32
 800e086:	2201      	movs	r2, #1
 800e088:	e7e7      	b.n	800e05a <__d2b+0x62>
 800e08a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e08e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e092:	6030      	str	r0, [r6, #0]
 800e094:	6918      	ldr	r0, [r3, #16]
 800e096:	f7ff fd37 	bl	800db08 <__hi0bits>
 800e09a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e09e:	e7e4      	b.n	800e06a <__d2b+0x72>
 800e0a0:	08010d9d 	.word	0x08010d9d
 800e0a4:	08010dae 	.word	0x08010dae

0800e0a8 <__ssputs_r>:
 800e0a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0ac:	688e      	ldr	r6, [r1, #8]
 800e0ae:	461f      	mov	r7, r3
 800e0b0:	42be      	cmp	r6, r7
 800e0b2:	680b      	ldr	r3, [r1, #0]
 800e0b4:	4682      	mov	sl, r0
 800e0b6:	460c      	mov	r4, r1
 800e0b8:	4690      	mov	r8, r2
 800e0ba:	d82d      	bhi.n	800e118 <__ssputs_r+0x70>
 800e0bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e0c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e0c4:	d026      	beq.n	800e114 <__ssputs_r+0x6c>
 800e0c6:	6965      	ldr	r5, [r4, #20]
 800e0c8:	6909      	ldr	r1, [r1, #16]
 800e0ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e0ce:	eba3 0901 	sub.w	r9, r3, r1
 800e0d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e0d6:	1c7b      	adds	r3, r7, #1
 800e0d8:	444b      	add	r3, r9
 800e0da:	106d      	asrs	r5, r5, #1
 800e0dc:	429d      	cmp	r5, r3
 800e0de:	bf38      	it	cc
 800e0e0:	461d      	movcc	r5, r3
 800e0e2:	0553      	lsls	r3, r2, #21
 800e0e4:	d527      	bpl.n	800e136 <__ssputs_r+0x8e>
 800e0e6:	4629      	mov	r1, r5
 800e0e8:	f7ff fbda 	bl	800d8a0 <_malloc_r>
 800e0ec:	4606      	mov	r6, r0
 800e0ee:	b360      	cbz	r0, 800e14a <__ssputs_r+0xa2>
 800e0f0:	6921      	ldr	r1, [r4, #16]
 800e0f2:	464a      	mov	r2, r9
 800e0f4:	f7fe fcf7 	bl	800cae6 <memcpy>
 800e0f8:	89a3      	ldrh	r3, [r4, #12]
 800e0fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e0fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e102:	81a3      	strh	r3, [r4, #12]
 800e104:	6126      	str	r6, [r4, #16]
 800e106:	6165      	str	r5, [r4, #20]
 800e108:	444e      	add	r6, r9
 800e10a:	eba5 0509 	sub.w	r5, r5, r9
 800e10e:	6026      	str	r6, [r4, #0]
 800e110:	60a5      	str	r5, [r4, #8]
 800e112:	463e      	mov	r6, r7
 800e114:	42be      	cmp	r6, r7
 800e116:	d900      	bls.n	800e11a <__ssputs_r+0x72>
 800e118:	463e      	mov	r6, r7
 800e11a:	6820      	ldr	r0, [r4, #0]
 800e11c:	4632      	mov	r2, r6
 800e11e:	4641      	mov	r1, r8
 800e120:	f000 fb64 	bl	800e7ec <memmove>
 800e124:	68a3      	ldr	r3, [r4, #8]
 800e126:	1b9b      	subs	r3, r3, r6
 800e128:	60a3      	str	r3, [r4, #8]
 800e12a:	6823      	ldr	r3, [r4, #0]
 800e12c:	4433      	add	r3, r6
 800e12e:	6023      	str	r3, [r4, #0]
 800e130:	2000      	movs	r0, #0
 800e132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e136:	462a      	mov	r2, r5
 800e138:	f000 fbe8 	bl	800e90c <_realloc_r>
 800e13c:	4606      	mov	r6, r0
 800e13e:	2800      	cmp	r0, #0
 800e140:	d1e0      	bne.n	800e104 <__ssputs_r+0x5c>
 800e142:	6921      	ldr	r1, [r4, #16]
 800e144:	4650      	mov	r0, sl
 800e146:	f7ff fb37 	bl	800d7b8 <_free_r>
 800e14a:	230c      	movs	r3, #12
 800e14c:	f8ca 3000 	str.w	r3, [sl]
 800e150:	89a3      	ldrh	r3, [r4, #12]
 800e152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e156:	81a3      	strh	r3, [r4, #12]
 800e158:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e15c:	e7e9      	b.n	800e132 <__ssputs_r+0x8a>
	...

0800e160 <_svfiprintf_r>:
 800e160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e164:	4698      	mov	r8, r3
 800e166:	898b      	ldrh	r3, [r1, #12]
 800e168:	061b      	lsls	r3, r3, #24
 800e16a:	b09d      	sub	sp, #116	@ 0x74
 800e16c:	4607      	mov	r7, r0
 800e16e:	460d      	mov	r5, r1
 800e170:	4614      	mov	r4, r2
 800e172:	d510      	bpl.n	800e196 <_svfiprintf_r+0x36>
 800e174:	690b      	ldr	r3, [r1, #16]
 800e176:	b973      	cbnz	r3, 800e196 <_svfiprintf_r+0x36>
 800e178:	2140      	movs	r1, #64	@ 0x40
 800e17a:	f7ff fb91 	bl	800d8a0 <_malloc_r>
 800e17e:	6028      	str	r0, [r5, #0]
 800e180:	6128      	str	r0, [r5, #16]
 800e182:	b930      	cbnz	r0, 800e192 <_svfiprintf_r+0x32>
 800e184:	230c      	movs	r3, #12
 800e186:	603b      	str	r3, [r7, #0]
 800e188:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e18c:	b01d      	add	sp, #116	@ 0x74
 800e18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e192:	2340      	movs	r3, #64	@ 0x40
 800e194:	616b      	str	r3, [r5, #20]
 800e196:	2300      	movs	r3, #0
 800e198:	9309      	str	r3, [sp, #36]	@ 0x24
 800e19a:	2320      	movs	r3, #32
 800e19c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e1a0:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1a4:	2330      	movs	r3, #48	@ 0x30
 800e1a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e344 <_svfiprintf_r+0x1e4>
 800e1aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e1ae:	f04f 0901 	mov.w	r9, #1
 800e1b2:	4623      	mov	r3, r4
 800e1b4:	469a      	mov	sl, r3
 800e1b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1ba:	b10a      	cbz	r2, 800e1c0 <_svfiprintf_r+0x60>
 800e1bc:	2a25      	cmp	r2, #37	@ 0x25
 800e1be:	d1f9      	bne.n	800e1b4 <_svfiprintf_r+0x54>
 800e1c0:	ebba 0b04 	subs.w	fp, sl, r4
 800e1c4:	d00b      	beq.n	800e1de <_svfiprintf_r+0x7e>
 800e1c6:	465b      	mov	r3, fp
 800e1c8:	4622      	mov	r2, r4
 800e1ca:	4629      	mov	r1, r5
 800e1cc:	4638      	mov	r0, r7
 800e1ce:	f7ff ff6b 	bl	800e0a8 <__ssputs_r>
 800e1d2:	3001      	adds	r0, #1
 800e1d4:	f000 80a7 	beq.w	800e326 <_svfiprintf_r+0x1c6>
 800e1d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e1da:	445a      	add	r2, fp
 800e1dc:	9209      	str	r2, [sp, #36]	@ 0x24
 800e1de:	f89a 3000 	ldrb.w	r3, [sl]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	f000 809f 	beq.w	800e326 <_svfiprintf_r+0x1c6>
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e1ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e1f2:	f10a 0a01 	add.w	sl, sl, #1
 800e1f6:	9304      	str	r3, [sp, #16]
 800e1f8:	9307      	str	r3, [sp, #28]
 800e1fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e1fe:	931a      	str	r3, [sp, #104]	@ 0x68
 800e200:	4654      	mov	r4, sl
 800e202:	2205      	movs	r2, #5
 800e204:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e208:	484e      	ldr	r0, [pc, #312]	@ (800e344 <_svfiprintf_r+0x1e4>)
 800e20a:	f7f1 ffb9 	bl	8000180 <memchr>
 800e20e:	9a04      	ldr	r2, [sp, #16]
 800e210:	b9d8      	cbnz	r0, 800e24a <_svfiprintf_r+0xea>
 800e212:	06d0      	lsls	r0, r2, #27
 800e214:	bf44      	itt	mi
 800e216:	2320      	movmi	r3, #32
 800e218:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e21c:	0711      	lsls	r1, r2, #28
 800e21e:	bf44      	itt	mi
 800e220:	232b      	movmi	r3, #43	@ 0x2b
 800e222:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e226:	f89a 3000 	ldrb.w	r3, [sl]
 800e22a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e22c:	d015      	beq.n	800e25a <_svfiprintf_r+0xfa>
 800e22e:	9a07      	ldr	r2, [sp, #28]
 800e230:	4654      	mov	r4, sl
 800e232:	2000      	movs	r0, #0
 800e234:	f04f 0c0a 	mov.w	ip, #10
 800e238:	4621      	mov	r1, r4
 800e23a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e23e:	3b30      	subs	r3, #48	@ 0x30
 800e240:	2b09      	cmp	r3, #9
 800e242:	d94b      	bls.n	800e2dc <_svfiprintf_r+0x17c>
 800e244:	b1b0      	cbz	r0, 800e274 <_svfiprintf_r+0x114>
 800e246:	9207      	str	r2, [sp, #28]
 800e248:	e014      	b.n	800e274 <_svfiprintf_r+0x114>
 800e24a:	eba0 0308 	sub.w	r3, r0, r8
 800e24e:	fa09 f303 	lsl.w	r3, r9, r3
 800e252:	4313      	orrs	r3, r2
 800e254:	9304      	str	r3, [sp, #16]
 800e256:	46a2      	mov	sl, r4
 800e258:	e7d2      	b.n	800e200 <_svfiprintf_r+0xa0>
 800e25a:	9b03      	ldr	r3, [sp, #12]
 800e25c:	1d19      	adds	r1, r3, #4
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	9103      	str	r1, [sp, #12]
 800e262:	2b00      	cmp	r3, #0
 800e264:	bfbb      	ittet	lt
 800e266:	425b      	neglt	r3, r3
 800e268:	f042 0202 	orrlt.w	r2, r2, #2
 800e26c:	9307      	strge	r3, [sp, #28]
 800e26e:	9307      	strlt	r3, [sp, #28]
 800e270:	bfb8      	it	lt
 800e272:	9204      	strlt	r2, [sp, #16]
 800e274:	7823      	ldrb	r3, [r4, #0]
 800e276:	2b2e      	cmp	r3, #46	@ 0x2e
 800e278:	d10a      	bne.n	800e290 <_svfiprintf_r+0x130>
 800e27a:	7863      	ldrb	r3, [r4, #1]
 800e27c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e27e:	d132      	bne.n	800e2e6 <_svfiprintf_r+0x186>
 800e280:	9b03      	ldr	r3, [sp, #12]
 800e282:	1d1a      	adds	r2, r3, #4
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	9203      	str	r2, [sp, #12]
 800e288:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e28c:	3402      	adds	r4, #2
 800e28e:	9305      	str	r3, [sp, #20]
 800e290:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800e348 <_svfiprintf_r+0x1e8>
 800e294:	7821      	ldrb	r1, [r4, #0]
 800e296:	2203      	movs	r2, #3
 800e298:	4650      	mov	r0, sl
 800e29a:	f7f1 ff71 	bl	8000180 <memchr>
 800e29e:	b138      	cbz	r0, 800e2b0 <_svfiprintf_r+0x150>
 800e2a0:	9b04      	ldr	r3, [sp, #16]
 800e2a2:	eba0 000a 	sub.w	r0, r0, sl
 800e2a6:	2240      	movs	r2, #64	@ 0x40
 800e2a8:	4082      	lsls	r2, r0
 800e2aa:	4313      	orrs	r3, r2
 800e2ac:	3401      	adds	r4, #1
 800e2ae:	9304      	str	r3, [sp, #16]
 800e2b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2b4:	4825      	ldr	r0, [pc, #148]	@ (800e34c <_svfiprintf_r+0x1ec>)
 800e2b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e2ba:	2206      	movs	r2, #6
 800e2bc:	f7f1 ff60 	bl	8000180 <memchr>
 800e2c0:	2800      	cmp	r0, #0
 800e2c2:	d036      	beq.n	800e332 <_svfiprintf_r+0x1d2>
 800e2c4:	4b22      	ldr	r3, [pc, #136]	@ (800e350 <_svfiprintf_r+0x1f0>)
 800e2c6:	bb1b      	cbnz	r3, 800e310 <_svfiprintf_r+0x1b0>
 800e2c8:	9b03      	ldr	r3, [sp, #12]
 800e2ca:	3307      	adds	r3, #7
 800e2cc:	f023 0307 	bic.w	r3, r3, #7
 800e2d0:	3308      	adds	r3, #8
 800e2d2:	9303      	str	r3, [sp, #12]
 800e2d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2d6:	4433      	add	r3, r6
 800e2d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2da:	e76a      	b.n	800e1b2 <_svfiprintf_r+0x52>
 800e2dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800e2e0:	460c      	mov	r4, r1
 800e2e2:	2001      	movs	r0, #1
 800e2e4:	e7a8      	b.n	800e238 <_svfiprintf_r+0xd8>
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	3401      	adds	r4, #1
 800e2ea:	9305      	str	r3, [sp, #20]
 800e2ec:	4619      	mov	r1, r3
 800e2ee:	f04f 0c0a 	mov.w	ip, #10
 800e2f2:	4620      	mov	r0, r4
 800e2f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e2f8:	3a30      	subs	r2, #48	@ 0x30
 800e2fa:	2a09      	cmp	r2, #9
 800e2fc:	d903      	bls.n	800e306 <_svfiprintf_r+0x1a6>
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d0c6      	beq.n	800e290 <_svfiprintf_r+0x130>
 800e302:	9105      	str	r1, [sp, #20]
 800e304:	e7c4      	b.n	800e290 <_svfiprintf_r+0x130>
 800e306:	fb0c 2101 	mla	r1, ip, r1, r2
 800e30a:	4604      	mov	r4, r0
 800e30c:	2301      	movs	r3, #1
 800e30e:	e7f0      	b.n	800e2f2 <_svfiprintf_r+0x192>
 800e310:	ab03      	add	r3, sp, #12
 800e312:	9300      	str	r3, [sp, #0]
 800e314:	462a      	mov	r2, r5
 800e316:	4b0f      	ldr	r3, [pc, #60]	@ (800e354 <_svfiprintf_r+0x1f4>)
 800e318:	a904      	add	r1, sp, #16
 800e31a:	4638      	mov	r0, r7
 800e31c:	f7fd fcfe 	bl	800bd1c <_printf_float>
 800e320:	1c42      	adds	r2, r0, #1
 800e322:	4606      	mov	r6, r0
 800e324:	d1d6      	bne.n	800e2d4 <_svfiprintf_r+0x174>
 800e326:	89ab      	ldrh	r3, [r5, #12]
 800e328:	065b      	lsls	r3, r3, #25
 800e32a:	f53f af2d 	bmi.w	800e188 <_svfiprintf_r+0x28>
 800e32e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e330:	e72c      	b.n	800e18c <_svfiprintf_r+0x2c>
 800e332:	ab03      	add	r3, sp, #12
 800e334:	9300      	str	r3, [sp, #0]
 800e336:	462a      	mov	r2, r5
 800e338:	4b06      	ldr	r3, [pc, #24]	@ (800e354 <_svfiprintf_r+0x1f4>)
 800e33a:	a904      	add	r1, sp, #16
 800e33c:	4638      	mov	r0, r7
 800e33e:	f7fd ff87 	bl	800c250 <_printf_i>
 800e342:	e7ed      	b.n	800e320 <_svfiprintf_r+0x1c0>
 800e344:	08010e07 	.word	0x08010e07
 800e348:	08010e0d 	.word	0x08010e0d
 800e34c:	08010e11 	.word	0x08010e11
 800e350:	0800bd1d 	.word	0x0800bd1d
 800e354:	0800e0a9 	.word	0x0800e0a9

0800e358 <__sfputc_r>:
 800e358:	6893      	ldr	r3, [r2, #8]
 800e35a:	3b01      	subs	r3, #1
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	b410      	push	{r4}
 800e360:	6093      	str	r3, [r2, #8]
 800e362:	da07      	bge.n	800e374 <__sfputc_r+0x1c>
 800e364:	6994      	ldr	r4, [r2, #24]
 800e366:	42a3      	cmp	r3, r4
 800e368:	db01      	blt.n	800e36e <__sfputc_r+0x16>
 800e36a:	290a      	cmp	r1, #10
 800e36c:	d102      	bne.n	800e374 <__sfputc_r+0x1c>
 800e36e:	bc10      	pop	{r4}
 800e370:	f7fe ba59 	b.w	800c826 <__swbuf_r>
 800e374:	6813      	ldr	r3, [r2, #0]
 800e376:	1c58      	adds	r0, r3, #1
 800e378:	6010      	str	r0, [r2, #0]
 800e37a:	7019      	strb	r1, [r3, #0]
 800e37c:	4608      	mov	r0, r1
 800e37e:	bc10      	pop	{r4}
 800e380:	4770      	bx	lr

0800e382 <__sfputs_r>:
 800e382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e384:	4606      	mov	r6, r0
 800e386:	460f      	mov	r7, r1
 800e388:	4614      	mov	r4, r2
 800e38a:	18d5      	adds	r5, r2, r3
 800e38c:	42ac      	cmp	r4, r5
 800e38e:	d101      	bne.n	800e394 <__sfputs_r+0x12>
 800e390:	2000      	movs	r0, #0
 800e392:	e007      	b.n	800e3a4 <__sfputs_r+0x22>
 800e394:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e398:	463a      	mov	r2, r7
 800e39a:	4630      	mov	r0, r6
 800e39c:	f7ff ffdc 	bl	800e358 <__sfputc_r>
 800e3a0:	1c43      	adds	r3, r0, #1
 800e3a2:	d1f3      	bne.n	800e38c <__sfputs_r+0xa>
 800e3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e3a8 <_vfiprintf_r>:
 800e3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3ac:	460d      	mov	r5, r1
 800e3ae:	b09d      	sub	sp, #116	@ 0x74
 800e3b0:	4614      	mov	r4, r2
 800e3b2:	4698      	mov	r8, r3
 800e3b4:	4606      	mov	r6, r0
 800e3b6:	b118      	cbz	r0, 800e3c0 <_vfiprintf_r+0x18>
 800e3b8:	6a03      	ldr	r3, [r0, #32]
 800e3ba:	b90b      	cbnz	r3, 800e3c0 <_vfiprintf_r+0x18>
 800e3bc:	f7fe f8f2 	bl	800c5a4 <__sinit>
 800e3c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e3c2:	07d9      	lsls	r1, r3, #31
 800e3c4:	d405      	bmi.n	800e3d2 <_vfiprintf_r+0x2a>
 800e3c6:	89ab      	ldrh	r3, [r5, #12]
 800e3c8:	059a      	lsls	r2, r3, #22
 800e3ca:	d402      	bmi.n	800e3d2 <_vfiprintf_r+0x2a>
 800e3cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e3ce:	f7fe fb88 	bl	800cae2 <__retarget_lock_acquire_recursive>
 800e3d2:	89ab      	ldrh	r3, [r5, #12]
 800e3d4:	071b      	lsls	r3, r3, #28
 800e3d6:	d501      	bpl.n	800e3dc <_vfiprintf_r+0x34>
 800e3d8:	692b      	ldr	r3, [r5, #16]
 800e3da:	b99b      	cbnz	r3, 800e404 <_vfiprintf_r+0x5c>
 800e3dc:	4629      	mov	r1, r5
 800e3de:	4630      	mov	r0, r6
 800e3e0:	f7fe fa60 	bl	800c8a4 <__swsetup_r>
 800e3e4:	b170      	cbz	r0, 800e404 <_vfiprintf_r+0x5c>
 800e3e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e3e8:	07dc      	lsls	r4, r3, #31
 800e3ea:	d504      	bpl.n	800e3f6 <_vfiprintf_r+0x4e>
 800e3ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e3f0:	b01d      	add	sp, #116	@ 0x74
 800e3f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3f6:	89ab      	ldrh	r3, [r5, #12]
 800e3f8:	0598      	lsls	r0, r3, #22
 800e3fa:	d4f7      	bmi.n	800e3ec <_vfiprintf_r+0x44>
 800e3fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e3fe:	f7fe fb71 	bl	800cae4 <__retarget_lock_release_recursive>
 800e402:	e7f3      	b.n	800e3ec <_vfiprintf_r+0x44>
 800e404:	2300      	movs	r3, #0
 800e406:	9309      	str	r3, [sp, #36]	@ 0x24
 800e408:	2320      	movs	r3, #32
 800e40a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e40e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e412:	2330      	movs	r3, #48	@ 0x30
 800e414:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e5c4 <_vfiprintf_r+0x21c>
 800e418:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e41c:	f04f 0901 	mov.w	r9, #1
 800e420:	4623      	mov	r3, r4
 800e422:	469a      	mov	sl, r3
 800e424:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e428:	b10a      	cbz	r2, 800e42e <_vfiprintf_r+0x86>
 800e42a:	2a25      	cmp	r2, #37	@ 0x25
 800e42c:	d1f9      	bne.n	800e422 <_vfiprintf_r+0x7a>
 800e42e:	ebba 0b04 	subs.w	fp, sl, r4
 800e432:	d00b      	beq.n	800e44c <_vfiprintf_r+0xa4>
 800e434:	465b      	mov	r3, fp
 800e436:	4622      	mov	r2, r4
 800e438:	4629      	mov	r1, r5
 800e43a:	4630      	mov	r0, r6
 800e43c:	f7ff ffa1 	bl	800e382 <__sfputs_r>
 800e440:	3001      	adds	r0, #1
 800e442:	f000 80a7 	beq.w	800e594 <_vfiprintf_r+0x1ec>
 800e446:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e448:	445a      	add	r2, fp
 800e44a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e44c:	f89a 3000 	ldrb.w	r3, [sl]
 800e450:	2b00      	cmp	r3, #0
 800e452:	f000 809f 	beq.w	800e594 <_vfiprintf_r+0x1ec>
 800e456:	2300      	movs	r3, #0
 800e458:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e45c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e460:	f10a 0a01 	add.w	sl, sl, #1
 800e464:	9304      	str	r3, [sp, #16]
 800e466:	9307      	str	r3, [sp, #28]
 800e468:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e46c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e46e:	4654      	mov	r4, sl
 800e470:	2205      	movs	r2, #5
 800e472:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e476:	4853      	ldr	r0, [pc, #332]	@ (800e5c4 <_vfiprintf_r+0x21c>)
 800e478:	f7f1 fe82 	bl	8000180 <memchr>
 800e47c:	9a04      	ldr	r2, [sp, #16]
 800e47e:	b9d8      	cbnz	r0, 800e4b8 <_vfiprintf_r+0x110>
 800e480:	06d1      	lsls	r1, r2, #27
 800e482:	bf44      	itt	mi
 800e484:	2320      	movmi	r3, #32
 800e486:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e48a:	0713      	lsls	r3, r2, #28
 800e48c:	bf44      	itt	mi
 800e48e:	232b      	movmi	r3, #43	@ 0x2b
 800e490:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e494:	f89a 3000 	ldrb.w	r3, [sl]
 800e498:	2b2a      	cmp	r3, #42	@ 0x2a
 800e49a:	d015      	beq.n	800e4c8 <_vfiprintf_r+0x120>
 800e49c:	9a07      	ldr	r2, [sp, #28]
 800e49e:	4654      	mov	r4, sl
 800e4a0:	2000      	movs	r0, #0
 800e4a2:	f04f 0c0a 	mov.w	ip, #10
 800e4a6:	4621      	mov	r1, r4
 800e4a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4ac:	3b30      	subs	r3, #48	@ 0x30
 800e4ae:	2b09      	cmp	r3, #9
 800e4b0:	d94b      	bls.n	800e54a <_vfiprintf_r+0x1a2>
 800e4b2:	b1b0      	cbz	r0, 800e4e2 <_vfiprintf_r+0x13a>
 800e4b4:	9207      	str	r2, [sp, #28]
 800e4b6:	e014      	b.n	800e4e2 <_vfiprintf_r+0x13a>
 800e4b8:	eba0 0308 	sub.w	r3, r0, r8
 800e4bc:	fa09 f303 	lsl.w	r3, r9, r3
 800e4c0:	4313      	orrs	r3, r2
 800e4c2:	9304      	str	r3, [sp, #16]
 800e4c4:	46a2      	mov	sl, r4
 800e4c6:	e7d2      	b.n	800e46e <_vfiprintf_r+0xc6>
 800e4c8:	9b03      	ldr	r3, [sp, #12]
 800e4ca:	1d19      	adds	r1, r3, #4
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	9103      	str	r1, [sp, #12]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	bfbb      	ittet	lt
 800e4d4:	425b      	neglt	r3, r3
 800e4d6:	f042 0202 	orrlt.w	r2, r2, #2
 800e4da:	9307      	strge	r3, [sp, #28]
 800e4dc:	9307      	strlt	r3, [sp, #28]
 800e4de:	bfb8      	it	lt
 800e4e0:	9204      	strlt	r2, [sp, #16]
 800e4e2:	7823      	ldrb	r3, [r4, #0]
 800e4e4:	2b2e      	cmp	r3, #46	@ 0x2e
 800e4e6:	d10a      	bne.n	800e4fe <_vfiprintf_r+0x156>
 800e4e8:	7863      	ldrb	r3, [r4, #1]
 800e4ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4ec:	d132      	bne.n	800e554 <_vfiprintf_r+0x1ac>
 800e4ee:	9b03      	ldr	r3, [sp, #12]
 800e4f0:	1d1a      	adds	r2, r3, #4
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	9203      	str	r2, [sp, #12]
 800e4f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e4fa:	3402      	adds	r4, #2
 800e4fc:	9305      	str	r3, [sp, #20]
 800e4fe:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800e5c8 <_vfiprintf_r+0x220>
 800e502:	7821      	ldrb	r1, [r4, #0]
 800e504:	2203      	movs	r2, #3
 800e506:	4650      	mov	r0, sl
 800e508:	f7f1 fe3a 	bl	8000180 <memchr>
 800e50c:	b138      	cbz	r0, 800e51e <_vfiprintf_r+0x176>
 800e50e:	9b04      	ldr	r3, [sp, #16]
 800e510:	eba0 000a 	sub.w	r0, r0, sl
 800e514:	2240      	movs	r2, #64	@ 0x40
 800e516:	4082      	lsls	r2, r0
 800e518:	4313      	orrs	r3, r2
 800e51a:	3401      	adds	r4, #1
 800e51c:	9304      	str	r3, [sp, #16]
 800e51e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e522:	482a      	ldr	r0, [pc, #168]	@ (800e5cc <_vfiprintf_r+0x224>)
 800e524:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e528:	2206      	movs	r2, #6
 800e52a:	f7f1 fe29 	bl	8000180 <memchr>
 800e52e:	2800      	cmp	r0, #0
 800e530:	d03f      	beq.n	800e5b2 <_vfiprintf_r+0x20a>
 800e532:	4b27      	ldr	r3, [pc, #156]	@ (800e5d0 <_vfiprintf_r+0x228>)
 800e534:	bb1b      	cbnz	r3, 800e57e <_vfiprintf_r+0x1d6>
 800e536:	9b03      	ldr	r3, [sp, #12]
 800e538:	3307      	adds	r3, #7
 800e53a:	f023 0307 	bic.w	r3, r3, #7
 800e53e:	3308      	adds	r3, #8
 800e540:	9303      	str	r3, [sp, #12]
 800e542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e544:	443b      	add	r3, r7
 800e546:	9309      	str	r3, [sp, #36]	@ 0x24
 800e548:	e76a      	b.n	800e420 <_vfiprintf_r+0x78>
 800e54a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e54e:	460c      	mov	r4, r1
 800e550:	2001      	movs	r0, #1
 800e552:	e7a8      	b.n	800e4a6 <_vfiprintf_r+0xfe>
 800e554:	2300      	movs	r3, #0
 800e556:	3401      	adds	r4, #1
 800e558:	9305      	str	r3, [sp, #20]
 800e55a:	4619      	mov	r1, r3
 800e55c:	f04f 0c0a 	mov.w	ip, #10
 800e560:	4620      	mov	r0, r4
 800e562:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e566:	3a30      	subs	r2, #48	@ 0x30
 800e568:	2a09      	cmp	r2, #9
 800e56a:	d903      	bls.n	800e574 <_vfiprintf_r+0x1cc>
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d0c6      	beq.n	800e4fe <_vfiprintf_r+0x156>
 800e570:	9105      	str	r1, [sp, #20]
 800e572:	e7c4      	b.n	800e4fe <_vfiprintf_r+0x156>
 800e574:	fb0c 2101 	mla	r1, ip, r1, r2
 800e578:	4604      	mov	r4, r0
 800e57a:	2301      	movs	r3, #1
 800e57c:	e7f0      	b.n	800e560 <_vfiprintf_r+0x1b8>
 800e57e:	ab03      	add	r3, sp, #12
 800e580:	9300      	str	r3, [sp, #0]
 800e582:	462a      	mov	r2, r5
 800e584:	4b13      	ldr	r3, [pc, #76]	@ (800e5d4 <_vfiprintf_r+0x22c>)
 800e586:	a904      	add	r1, sp, #16
 800e588:	4630      	mov	r0, r6
 800e58a:	f7fd fbc7 	bl	800bd1c <_printf_float>
 800e58e:	4607      	mov	r7, r0
 800e590:	1c78      	adds	r0, r7, #1
 800e592:	d1d6      	bne.n	800e542 <_vfiprintf_r+0x19a>
 800e594:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e596:	07d9      	lsls	r1, r3, #31
 800e598:	d405      	bmi.n	800e5a6 <_vfiprintf_r+0x1fe>
 800e59a:	89ab      	ldrh	r3, [r5, #12]
 800e59c:	059a      	lsls	r2, r3, #22
 800e59e:	d402      	bmi.n	800e5a6 <_vfiprintf_r+0x1fe>
 800e5a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5a2:	f7fe fa9f 	bl	800cae4 <__retarget_lock_release_recursive>
 800e5a6:	89ab      	ldrh	r3, [r5, #12]
 800e5a8:	065b      	lsls	r3, r3, #25
 800e5aa:	f53f af1f 	bmi.w	800e3ec <_vfiprintf_r+0x44>
 800e5ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e5b0:	e71e      	b.n	800e3f0 <_vfiprintf_r+0x48>
 800e5b2:	ab03      	add	r3, sp, #12
 800e5b4:	9300      	str	r3, [sp, #0]
 800e5b6:	462a      	mov	r2, r5
 800e5b8:	4b06      	ldr	r3, [pc, #24]	@ (800e5d4 <_vfiprintf_r+0x22c>)
 800e5ba:	a904      	add	r1, sp, #16
 800e5bc:	4630      	mov	r0, r6
 800e5be:	f7fd fe47 	bl	800c250 <_printf_i>
 800e5c2:	e7e4      	b.n	800e58e <_vfiprintf_r+0x1e6>
 800e5c4:	08010e07 	.word	0x08010e07
 800e5c8:	08010e0d 	.word	0x08010e0d
 800e5cc:	08010e11 	.word	0x08010e11
 800e5d0:	0800bd1d 	.word	0x0800bd1d
 800e5d4:	0800e383 	.word	0x0800e383

0800e5d8 <__sflush_r>:
 800e5d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5de:	0716      	lsls	r6, r2, #28
 800e5e0:	4605      	mov	r5, r0
 800e5e2:	460c      	mov	r4, r1
 800e5e4:	d454      	bmi.n	800e690 <__sflush_r+0xb8>
 800e5e6:	684b      	ldr	r3, [r1, #4]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	dc02      	bgt.n	800e5f2 <__sflush_r+0x1a>
 800e5ec:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	dd48      	ble.n	800e684 <__sflush_r+0xac>
 800e5f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e5f4:	2e00      	cmp	r6, #0
 800e5f6:	d045      	beq.n	800e684 <__sflush_r+0xac>
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e5fe:	682f      	ldr	r7, [r5, #0]
 800e600:	6a21      	ldr	r1, [r4, #32]
 800e602:	602b      	str	r3, [r5, #0]
 800e604:	d030      	beq.n	800e668 <__sflush_r+0x90>
 800e606:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e608:	89a3      	ldrh	r3, [r4, #12]
 800e60a:	0759      	lsls	r1, r3, #29
 800e60c:	d505      	bpl.n	800e61a <__sflush_r+0x42>
 800e60e:	6863      	ldr	r3, [r4, #4]
 800e610:	1ad2      	subs	r2, r2, r3
 800e612:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e614:	b10b      	cbz	r3, 800e61a <__sflush_r+0x42>
 800e616:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e618:	1ad2      	subs	r2, r2, r3
 800e61a:	2300      	movs	r3, #0
 800e61c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e61e:	6a21      	ldr	r1, [r4, #32]
 800e620:	4628      	mov	r0, r5
 800e622:	47b0      	blx	r6
 800e624:	1c43      	adds	r3, r0, #1
 800e626:	89a3      	ldrh	r3, [r4, #12]
 800e628:	d106      	bne.n	800e638 <__sflush_r+0x60>
 800e62a:	6829      	ldr	r1, [r5, #0]
 800e62c:	291d      	cmp	r1, #29
 800e62e:	d82b      	bhi.n	800e688 <__sflush_r+0xb0>
 800e630:	4a28      	ldr	r2, [pc, #160]	@ (800e6d4 <__sflush_r+0xfc>)
 800e632:	40ca      	lsrs	r2, r1
 800e634:	07d6      	lsls	r6, r2, #31
 800e636:	d527      	bpl.n	800e688 <__sflush_r+0xb0>
 800e638:	2200      	movs	r2, #0
 800e63a:	6062      	str	r2, [r4, #4]
 800e63c:	04d9      	lsls	r1, r3, #19
 800e63e:	6922      	ldr	r2, [r4, #16]
 800e640:	6022      	str	r2, [r4, #0]
 800e642:	d504      	bpl.n	800e64e <__sflush_r+0x76>
 800e644:	1c42      	adds	r2, r0, #1
 800e646:	d101      	bne.n	800e64c <__sflush_r+0x74>
 800e648:	682b      	ldr	r3, [r5, #0]
 800e64a:	b903      	cbnz	r3, 800e64e <__sflush_r+0x76>
 800e64c:	6560      	str	r0, [r4, #84]	@ 0x54
 800e64e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e650:	602f      	str	r7, [r5, #0]
 800e652:	b1b9      	cbz	r1, 800e684 <__sflush_r+0xac>
 800e654:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e658:	4299      	cmp	r1, r3
 800e65a:	d002      	beq.n	800e662 <__sflush_r+0x8a>
 800e65c:	4628      	mov	r0, r5
 800e65e:	f7ff f8ab 	bl	800d7b8 <_free_r>
 800e662:	2300      	movs	r3, #0
 800e664:	6363      	str	r3, [r4, #52]	@ 0x34
 800e666:	e00d      	b.n	800e684 <__sflush_r+0xac>
 800e668:	2301      	movs	r3, #1
 800e66a:	4628      	mov	r0, r5
 800e66c:	47b0      	blx	r6
 800e66e:	4602      	mov	r2, r0
 800e670:	1c50      	adds	r0, r2, #1
 800e672:	d1c9      	bne.n	800e608 <__sflush_r+0x30>
 800e674:	682b      	ldr	r3, [r5, #0]
 800e676:	2b00      	cmp	r3, #0
 800e678:	d0c6      	beq.n	800e608 <__sflush_r+0x30>
 800e67a:	2b1d      	cmp	r3, #29
 800e67c:	d001      	beq.n	800e682 <__sflush_r+0xaa>
 800e67e:	2b16      	cmp	r3, #22
 800e680:	d11d      	bne.n	800e6be <__sflush_r+0xe6>
 800e682:	602f      	str	r7, [r5, #0]
 800e684:	2000      	movs	r0, #0
 800e686:	e021      	b.n	800e6cc <__sflush_r+0xf4>
 800e688:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e68c:	b21b      	sxth	r3, r3
 800e68e:	e01a      	b.n	800e6c6 <__sflush_r+0xee>
 800e690:	690f      	ldr	r7, [r1, #16]
 800e692:	2f00      	cmp	r7, #0
 800e694:	d0f6      	beq.n	800e684 <__sflush_r+0xac>
 800e696:	0793      	lsls	r3, r2, #30
 800e698:	680e      	ldr	r6, [r1, #0]
 800e69a:	bf08      	it	eq
 800e69c:	694b      	ldreq	r3, [r1, #20]
 800e69e:	600f      	str	r7, [r1, #0]
 800e6a0:	bf18      	it	ne
 800e6a2:	2300      	movne	r3, #0
 800e6a4:	1bf6      	subs	r6, r6, r7
 800e6a6:	608b      	str	r3, [r1, #8]
 800e6a8:	2e00      	cmp	r6, #0
 800e6aa:	ddeb      	ble.n	800e684 <__sflush_r+0xac>
 800e6ac:	6a21      	ldr	r1, [r4, #32]
 800e6ae:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800e6b2:	4633      	mov	r3, r6
 800e6b4:	463a      	mov	r2, r7
 800e6b6:	4628      	mov	r0, r5
 800e6b8:	47e0      	blx	ip
 800e6ba:	2800      	cmp	r0, #0
 800e6bc:	dc07      	bgt.n	800e6ce <__sflush_r+0xf6>
 800e6be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6c6:	81a3      	strh	r3, [r4, #12]
 800e6c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e6cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6ce:	4407      	add	r7, r0
 800e6d0:	1a36      	subs	r6, r6, r0
 800e6d2:	e7e9      	b.n	800e6a8 <__sflush_r+0xd0>
 800e6d4:	20400001 	.word	0x20400001

0800e6d8 <_fflush_r>:
 800e6d8:	b538      	push	{r3, r4, r5, lr}
 800e6da:	690b      	ldr	r3, [r1, #16]
 800e6dc:	4605      	mov	r5, r0
 800e6de:	460c      	mov	r4, r1
 800e6e0:	b913      	cbnz	r3, 800e6e8 <_fflush_r+0x10>
 800e6e2:	2500      	movs	r5, #0
 800e6e4:	4628      	mov	r0, r5
 800e6e6:	bd38      	pop	{r3, r4, r5, pc}
 800e6e8:	b118      	cbz	r0, 800e6f2 <_fflush_r+0x1a>
 800e6ea:	6a03      	ldr	r3, [r0, #32]
 800e6ec:	b90b      	cbnz	r3, 800e6f2 <_fflush_r+0x1a>
 800e6ee:	f7fd ff59 	bl	800c5a4 <__sinit>
 800e6f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d0f3      	beq.n	800e6e2 <_fflush_r+0xa>
 800e6fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e6fc:	07d0      	lsls	r0, r2, #31
 800e6fe:	d404      	bmi.n	800e70a <_fflush_r+0x32>
 800e700:	0599      	lsls	r1, r3, #22
 800e702:	d402      	bmi.n	800e70a <_fflush_r+0x32>
 800e704:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e706:	f7fe f9ec 	bl	800cae2 <__retarget_lock_acquire_recursive>
 800e70a:	4628      	mov	r0, r5
 800e70c:	4621      	mov	r1, r4
 800e70e:	f7ff ff63 	bl	800e5d8 <__sflush_r>
 800e712:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e714:	07da      	lsls	r2, r3, #31
 800e716:	4605      	mov	r5, r0
 800e718:	d4e4      	bmi.n	800e6e4 <_fflush_r+0xc>
 800e71a:	89a3      	ldrh	r3, [r4, #12]
 800e71c:	059b      	lsls	r3, r3, #22
 800e71e:	d4e1      	bmi.n	800e6e4 <_fflush_r+0xc>
 800e720:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e722:	f7fe f9df 	bl	800cae4 <__retarget_lock_release_recursive>
 800e726:	e7dd      	b.n	800e6e4 <_fflush_r+0xc>

0800e728 <__swhatbuf_r>:
 800e728:	b570      	push	{r4, r5, r6, lr}
 800e72a:	460c      	mov	r4, r1
 800e72c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e730:	2900      	cmp	r1, #0
 800e732:	b096      	sub	sp, #88	@ 0x58
 800e734:	4615      	mov	r5, r2
 800e736:	461e      	mov	r6, r3
 800e738:	da0d      	bge.n	800e756 <__swhatbuf_r+0x2e>
 800e73a:	89a3      	ldrh	r3, [r4, #12]
 800e73c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e740:	f04f 0100 	mov.w	r1, #0
 800e744:	bf14      	ite	ne
 800e746:	2340      	movne	r3, #64	@ 0x40
 800e748:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e74c:	2000      	movs	r0, #0
 800e74e:	6031      	str	r1, [r6, #0]
 800e750:	602b      	str	r3, [r5, #0]
 800e752:	b016      	add	sp, #88	@ 0x58
 800e754:	bd70      	pop	{r4, r5, r6, pc}
 800e756:	466a      	mov	r2, sp
 800e758:	f000 f862 	bl	800e820 <_fstat_r>
 800e75c:	2800      	cmp	r0, #0
 800e75e:	dbec      	blt.n	800e73a <__swhatbuf_r+0x12>
 800e760:	9901      	ldr	r1, [sp, #4]
 800e762:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e766:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e76a:	4259      	negs	r1, r3
 800e76c:	4159      	adcs	r1, r3
 800e76e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e772:	e7eb      	b.n	800e74c <__swhatbuf_r+0x24>

0800e774 <__smakebuf_r>:
 800e774:	898b      	ldrh	r3, [r1, #12]
 800e776:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e778:	079d      	lsls	r5, r3, #30
 800e77a:	4606      	mov	r6, r0
 800e77c:	460c      	mov	r4, r1
 800e77e:	d507      	bpl.n	800e790 <__smakebuf_r+0x1c>
 800e780:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e784:	6023      	str	r3, [r4, #0]
 800e786:	6123      	str	r3, [r4, #16]
 800e788:	2301      	movs	r3, #1
 800e78a:	6163      	str	r3, [r4, #20]
 800e78c:	b003      	add	sp, #12
 800e78e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e790:	ab01      	add	r3, sp, #4
 800e792:	466a      	mov	r2, sp
 800e794:	f7ff ffc8 	bl	800e728 <__swhatbuf_r>
 800e798:	9f00      	ldr	r7, [sp, #0]
 800e79a:	4605      	mov	r5, r0
 800e79c:	4639      	mov	r1, r7
 800e79e:	4630      	mov	r0, r6
 800e7a0:	f7ff f87e 	bl	800d8a0 <_malloc_r>
 800e7a4:	b948      	cbnz	r0, 800e7ba <__smakebuf_r+0x46>
 800e7a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7aa:	059a      	lsls	r2, r3, #22
 800e7ac:	d4ee      	bmi.n	800e78c <__smakebuf_r+0x18>
 800e7ae:	f023 0303 	bic.w	r3, r3, #3
 800e7b2:	f043 0302 	orr.w	r3, r3, #2
 800e7b6:	81a3      	strh	r3, [r4, #12]
 800e7b8:	e7e2      	b.n	800e780 <__smakebuf_r+0xc>
 800e7ba:	89a3      	ldrh	r3, [r4, #12]
 800e7bc:	6020      	str	r0, [r4, #0]
 800e7be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7c2:	81a3      	strh	r3, [r4, #12]
 800e7c4:	9b01      	ldr	r3, [sp, #4]
 800e7c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e7ca:	b15b      	cbz	r3, 800e7e4 <__smakebuf_r+0x70>
 800e7cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e7d0:	4630      	mov	r0, r6
 800e7d2:	f000 f837 	bl	800e844 <_isatty_r>
 800e7d6:	b128      	cbz	r0, 800e7e4 <__smakebuf_r+0x70>
 800e7d8:	89a3      	ldrh	r3, [r4, #12]
 800e7da:	f023 0303 	bic.w	r3, r3, #3
 800e7de:	f043 0301 	orr.w	r3, r3, #1
 800e7e2:	81a3      	strh	r3, [r4, #12]
 800e7e4:	89a3      	ldrh	r3, [r4, #12]
 800e7e6:	431d      	orrs	r5, r3
 800e7e8:	81a5      	strh	r5, [r4, #12]
 800e7ea:	e7cf      	b.n	800e78c <__smakebuf_r+0x18>

0800e7ec <memmove>:
 800e7ec:	4288      	cmp	r0, r1
 800e7ee:	b510      	push	{r4, lr}
 800e7f0:	eb01 0402 	add.w	r4, r1, r2
 800e7f4:	d902      	bls.n	800e7fc <memmove+0x10>
 800e7f6:	4284      	cmp	r4, r0
 800e7f8:	4623      	mov	r3, r4
 800e7fa:	d807      	bhi.n	800e80c <memmove+0x20>
 800e7fc:	1e43      	subs	r3, r0, #1
 800e7fe:	42a1      	cmp	r1, r4
 800e800:	d008      	beq.n	800e814 <memmove+0x28>
 800e802:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e806:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e80a:	e7f8      	b.n	800e7fe <memmove+0x12>
 800e80c:	4402      	add	r2, r0
 800e80e:	4601      	mov	r1, r0
 800e810:	428a      	cmp	r2, r1
 800e812:	d100      	bne.n	800e816 <memmove+0x2a>
 800e814:	bd10      	pop	{r4, pc}
 800e816:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e81a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e81e:	e7f7      	b.n	800e810 <memmove+0x24>

0800e820 <_fstat_r>:
 800e820:	b538      	push	{r3, r4, r5, lr}
 800e822:	4d07      	ldr	r5, [pc, #28]	@ (800e840 <_fstat_r+0x20>)
 800e824:	2300      	movs	r3, #0
 800e826:	4604      	mov	r4, r0
 800e828:	4608      	mov	r0, r1
 800e82a:	4611      	mov	r1, r2
 800e82c:	602b      	str	r3, [r5, #0]
 800e82e:	f7f4 fcb6 	bl	800319e <_fstat>
 800e832:	1c43      	adds	r3, r0, #1
 800e834:	d102      	bne.n	800e83c <_fstat_r+0x1c>
 800e836:	682b      	ldr	r3, [r5, #0]
 800e838:	b103      	cbz	r3, 800e83c <_fstat_r+0x1c>
 800e83a:	6023      	str	r3, [r4, #0]
 800e83c:	bd38      	pop	{r3, r4, r5, pc}
 800e83e:	bf00      	nop
 800e840:	20005e5c 	.word	0x20005e5c

0800e844 <_isatty_r>:
 800e844:	b538      	push	{r3, r4, r5, lr}
 800e846:	4d06      	ldr	r5, [pc, #24]	@ (800e860 <_isatty_r+0x1c>)
 800e848:	2300      	movs	r3, #0
 800e84a:	4604      	mov	r4, r0
 800e84c:	4608      	mov	r0, r1
 800e84e:	602b      	str	r3, [r5, #0]
 800e850:	f7f4 fcaa 	bl	80031a8 <_isatty>
 800e854:	1c43      	adds	r3, r0, #1
 800e856:	d102      	bne.n	800e85e <_isatty_r+0x1a>
 800e858:	682b      	ldr	r3, [r5, #0]
 800e85a:	b103      	cbz	r3, 800e85e <_isatty_r+0x1a>
 800e85c:	6023      	str	r3, [r4, #0]
 800e85e:	bd38      	pop	{r3, r4, r5, pc}
 800e860:	20005e5c 	.word	0x20005e5c

0800e864 <_sbrk_r>:
 800e864:	b538      	push	{r3, r4, r5, lr}
 800e866:	4d06      	ldr	r5, [pc, #24]	@ (800e880 <_sbrk_r+0x1c>)
 800e868:	2300      	movs	r3, #0
 800e86a:	4604      	mov	r4, r0
 800e86c:	4608      	mov	r0, r1
 800e86e:	602b      	str	r3, [r5, #0]
 800e870:	f7f4 fc9e 	bl	80031b0 <_sbrk>
 800e874:	1c43      	adds	r3, r0, #1
 800e876:	d102      	bne.n	800e87e <_sbrk_r+0x1a>
 800e878:	682b      	ldr	r3, [r5, #0]
 800e87a:	b103      	cbz	r3, 800e87e <_sbrk_r+0x1a>
 800e87c:	6023      	str	r3, [r4, #0]
 800e87e:	bd38      	pop	{r3, r4, r5, pc}
 800e880:	20005e5c 	.word	0x20005e5c

0800e884 <__assert_func>:
 800e884:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e886:	4614      	mov	r4, r2
 800e888:	461a      	mov	r2, r3
 800e88a:	4b09      	ldr	r3, [pc, #36]	@ (800e8b0 <__assert_func+0x2c>)
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	4605      	mov	r5, r0
 800e890:	68d8      	ldr	r0, [r3, #12]
 800e892:	b14c      	cbz	r4, 800e8a8 <__assert_func+0x24>
 800e894:	4b07      	ldr	r3, [pc, #28]	@ (800e8b4 <__assert_func+0x30>)
 800e896:	9100      	str	r1, [sp, #0]
 800e898:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e89c:	4906      	ldr	r1, [pc, #24]	@ (800e8b8 <__assert_func+0x34>)
 800e89e:	462b      	mov	r3, r5
 800e8a0:	f000 f870 	bl	800e984 <fiprintf>
 800e8a4:	f000 f880 	bl	800e9a8 <abort>
 800e8a8:	4b04      	ldr	r3, [pc, #16]	@ (800e8bc <__assert_func+0x38>)
 800e8aa:	461c      	mov	r4, r3
 800e8ac:	e7f3      	b.n	800e896 <__assert_func+0x12>
 800e8ae:	bf00      	nop
 800e8b0:	20000104 	.word	0x20000104
 800e8b4:	08010e22 	.word	0x08010e22
 800e8b8:	08010e2f 	.word	0x08010e2f
 800e8bc:	08010e5d 	.word	0x08010e5d

0800e8c0 <_calloc_r>:
 800e8c0:	b570      	push	{r4, r5, r6, lr}
 800e8c2:	fba1 5402 	umull	r5, r4, r1, r2
 800e8c6:	b934      	cbnz	r4, 800e8d6 <_calloc_r+0x16>
 800e8c8:	4629      	mov	r1, r5
 800e8ca:	f7fe ffe9 	bl	800d8a0 <_malloc_r>
 800e8ce:	4606      	mov	r6, r0
 800e8d0:	b928      	cbnz	r0, 800e8de <_calloc_r+0x1e>
 800e8d2:	4630      	mov	r0, r6
 800e8d4:	bd70      	pop	{r4, r5, r6, pc}
 800e8d6:	220c      	movs	r2, #12
 800e8d8:	6002      	str	r2, [r0, #0]
 800e8da:	2600      	movs	r6, #0
 800e8dc:	e7f9      	b.n	800e8d2 <_calloc_r+0x12>
 800e8de:	462a      	mov	r2, r5
 800e8e0:	4621      	mov	r1, r4
 800e8e2:	f7fe f835 	bl	800c950 <memset>
 800e8e6:	e7f4      	b.n	800e8d2 <_calloc_r+0x12>

0800e8e8 <__ascii_mbtowc>:
 800e8e8:	b082      	sub	sp, #8
 800e8ea:	b901      	cbnz	r1, 800e8ee <__ascii_mbtowc+0x6>
 800e8ec:	a901      	add	r1, sp, #4
 800e8ee:	b142      	cbz	r2, 800e902 <__ascii_mbtowc+0x1a>
 800e8f0:	b14b      	cbz	r3, 800e906 <__ascii_mbtowc+0x1e>
 800e8f2:	7813      	ldrb	r3, [r2, #0]
 800e8f4:	600b      	str	r3, [r1, #0]
 800e8f6:	7812      	ldrb	r2, [r2, #0]
 800e8f8:	1e10      	subs	r0, r2, #0
 800e8fa:	bf18      	it	ne
 800e8fc:	2001      	movne	r0, #1
 800e8fe:	b002      	add	sp, #8
 800e900:	4770      	bx	lr
 800e902:	4610      	mov	r0, r2
 800e904:	e7fb      	b.n	800e8fe <__ascii_mbtowc+0x16>
 800e906:	f06f 0001 	mvn.w	r0, #1
 800e90a:	e7f8      	b.n	800e8fe <__ascii_mbtowc+0x16>

0800e90c <_realloc_r>:
 800e90c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e910:	4607      	mov	r7, r0
 800e912:	4614      	mov	r4, r2
 800e914:	460d      	mov	r5, r1
 800e916:	b921      	cbnz	r1, 800e922 <_realloc_r+0x16>
 800e918:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e91c:	4611      	mov	r1, r2
 800e91e:	f7fe bfbf 	b.w	800d8a0 <_malloc_r>
 800e922:	b92a      	cbnz	r2, 800e930 <_realloc_r+0x24>
 800e924:	f7fe ff48 	bl	800d7b8 <_free_r>
 800e928:	4625      	mov	r5, r4
 800e92a:	4628      	mov	r0, r5
 800e92c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e930:	f000 f841 	bl	800e9b6 <_malloc_usable_size_r>
 800e934:	4284      	cmp	r4, r0
 800e936:	4606      	mov	r6, r0
 800e938:	d802      	bhi.n	800e940 <_realloc_r+0x34>
 800e93a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e93e:	d8f4      	bhi.n	800e92a <_realloc_r+0x1e>
 800e940:	4621      	mov	r1, r4
 800e942:	4638      	mov	r0, r7
 800e944:	f7fe ffac 	bl	800d8a0 <_malloc_r>
 800e948:	4680      	mov	r8, r0
 800e94a:	b908      	cbnz	r0, 800e950 <_realloc_r+0x44>
 800e94c:	4645      	mov	r5, r8
 800e94e:	e7ec      	b.n	800e92a <_realloc_r+0x1e>
 800e950:	42b4      	cmp	r4, r6
 800e952:	4622      	mov	r2, r4
 800e954:	4629      	mov	r1, r5
 800e956:	bf28      	it	cs
 800e958:	4632      	movcs	r2, r6
 800e95a:	f7fe f8c4 	bl	800cae6 <memcpy>
 800e95e:	4629      	mov	r1, r5
 800e960:	4638      	mov	r0, r7
 800e962:	f7fe ff29 	bl	800d7b8 <_free_r>
 800e966:	e7f1      	b.n	800e94c <_realloc_r+0x40>

0800e968 <__ascii_wctomb>:
 800e968:	4603      	mov	r3, r0
 800e96a:	4608      	mov	r0, r1
 800e96c:	b141      	cbz	r1, 800e980 <__ascii_wctomb+0x18>
 800e96e:	2aff      	cmp	r2, #255	@ 0xff
 800e970:	d904      	bls.n	800e97c <__ascii_wctomb+0x14>
 800e972:	228a      	movs	r2, #138	@ 0x8a
 800e974:	601a      	str	r2, [r3, #0]
 800e976:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e97a:	4770      	bx	lr
 800e97c:	700a      	strb	r2, [r1, #0]
 800e97e:	2001      	movs	r0, #1
 800e980:	4770      	bx	lr
	...

0800e984 <fiprintf>:
 800e984:	b40e      	push	{r1, r2, r3}
 800e986:	b503      	push	{r0, r1, lr}
 800e988:	4601      	mov	r1, r0
 800e98a:	ab03      	add	r3, sp, #12
 800e98c:	4805      	ldr	r0, [pc, #20]	@ (800e9a4 <fiprintf+0x20>)
 800e98e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e992:	6800      	ldr	r0, [r0, #0]
 800e994:	9301      	str	r3, [sp, #4]
 800e996:	f7ff fd07 	bl	800e3a8 <_vfiprintf_r>
 800e99a:	b002      	add	sp, #8
 800e99c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e9a0:	b003      	add	sp, #12
 800e9a2:	4770      	bx	lr
 800e9a4:	20000104 	.word	0x20000104

0800e9a8 <abort>:
 800e9a8:	b508      	push	{r3, lr}
 800e9aa:	2006      	movs	r0, #6
 800e9ac:	f000 f834 	bl	800ea18 <raise>
 800e9b0:	2001      	movs	r0, #1
 800e9b2:	f7f4 fbcd 	bl	8003150 <_exit>

0800e9b6 <_malloc_usable_size_r>:
 800e9b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e9ba:	1f18      	subs	r0, r3, #4
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	bfbc      	itt	lt
 800e9c0:	580b      	ldrlt	r3, [r1, r0]
 800e9c2:	18c0      	addlt	r0, r0, r3
 800e9c4:	4770      	bx	lr

0800e9c6 <_raise_r>:
 800e9c6:	291f      	cmp	r1, #31
 800e9c8:	b538      	push	{r3, r4, r5, lr}
 800e9ca:	4605      	mov	r5, r0
 800e9cc:	460c      	mov	r4, r1
 800e9ce:	d904      	bls.n	800e9da <_raise_r+0x14>
 800e9d0:	2316      	movs	r3, #22
 800e9d2:	6003      	str	r3, [r0, #0]
 800e9d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e9d8:	bd38      	pop	{r3, r4, r5, pc}
 800e9da:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e9dc:	b112      	cbz	r2, 800e9e4 <_raise_r+0x1e>
 800e9de:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e9e2:	b94b      	cbnz	r3, 800e9f8 <_raise_r+0x32>
 800e9e4:	4628      	mov	r0, r5
 800e9e6:	f000 f831 	bl	800ea4c <_getpid_r>
 800e9ea:	4622      	mov	r2, r4
 800e9ec:	4601      	mov	r1, r0
 800e9ee:	4628      	mov	r0, r5
 800e9f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9f4:	f000 b818 	b.w	800ea28 <_kill_r>
 800e9f8:	2b01      	cmp	r3, #1
 800e9fa:	d00a      	beq.n	800ea12 <_raise_r+0x4c>
 800e9fc:	1c59      	adds	r1, r3, #1
 800e9fe:	d103      	bne.n	800ea08 <_raise_r+0x42>
 800ea00:	2316      	movs	r3, #22
 800ea02:	6003      	str	r3, [r0, #0]
 800ea04:	2001      	movs	r0, #1
 800ea06:	e7e7      	b.n	800e9d8 <_raise_r+0x12>
 800ea08:	2100      	movs	r1, #0
 800ea0a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ea0e:	4620      	mov	r0, r4
 800ea10:	4798      	blx	r3
 800ea12:	2000      	movs	r0, #0
 800ea14:	e7e0      	b.n	800e9d8 <_raise_r+0x12>
	...

0800ea18 <raise>:
 800ea18:	4b02      	ldr	r3, [pc, #8]	@ (800ea24 <raise+0xc>)
 800ea1a:	4601      	mov	r1, r0
 800ea1c:	6818      	ldr	r0, [r3, #0]
 800ea1e:	f7ff bfd2 	b.w	800e9c6 <_raise_r>
 800ea22:	bf00      	nop
 800ea24:	20000104 	.word	0x20000104

0800ea28 <_kill_r>:
 800ea28:	b538      	push	{r3, r4, r5, lr}
 800ea2a:	4d07      	ldr	r5, [pc, #28]	@ (800ea48 <_kill_r+0x20>)
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	4604      	mov	r4, r0
 800ea30:	4608      	mov	r0, r1
 800ea32:	4611      	mov	r1, r2
 800ea34:	602b      	str	r3, [r5, #0]
 800ea36:	f7f4 fb83 	bl	8003140 <_kill>
 800ea3a:	1c43      	adds	r3, r0, #1
 800ea3c:	d102      	bne.n	800ea44 <_kill_r+0x1c>
 800ea3e:	682b      	ldr	r3, [r5, #0]
 800ea40:	b103      	cbz	r3, 800ea44 <_kill_r+0x1c>
 800ea42:	6023      	str	r3, [r4, #0]
 800ea44:	bd38      	pop	{r3, r4, r5, pc}
 800ea46:	bf00      	nop
 800ea48:	20005e5c 	.word	0x20005e5c

0800ea4c <_getpid_r>:
 800ea4c:	f7f4 bb76 	b.w	800313c <_getpid>

0800ea50 <_init>:
 800ea50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea52:	bf00      	nop
 800ea54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea56:	bc08      	pop	{r3}
 800ea58:	469e      	mov	lr, r3
 800ea5a:	4770      	bx	lr

0800ea5c <_fini>:
 800ea5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea5e:	bf00      	nop
 800ea60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea62:	bc08      	pop	{r3}
 800ea64:	469e      	mov	lr, r3
 800ea66:	4770      	bx	lr
