 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Fri Nov  1 17:44:30 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0107    0.0063     0.5063 f                   
  tdi (net)                      5                 0.0000     0.5063 f                   
  U310/ZN (INVSKPD2BWP16P90CPD)          0.0045    0.0070 *   0.5133 r                   0.80
  n457 (net)                     1                 0.0000     0.5133 r                   
  U545/ZN (INVD1BWP16P90CPD)             0.4090    0.2542 *   0.7675 f                   0.80
  dbg_datf_si[0] (net)           1                 0.0000     0.7675 f                   
  dbg_datf_si[0] (out)                   0.4090    0.0116 *   0.7790 f                   
  data arrival time                                           0.7790                     

  clock clock (rise edge)                          3.0000     3.0000                     
  clock network delay (ideal)                      0.0000     3.0000                     
  clock uncertainty                               -0.0700     2.9300                     
  output external delay                           -0.5000     2.4300                     
  data required time                                          2.4300                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          2.4300                     
  data arrival time                                          -0.7790                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 1.6510                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0052    0.0011     0.5011 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5011 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0269    0.0269 *   0.5281 r                   0.80
  n196 (net)                                    1                 0.0000     0.5281 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0102    0.0137 *   0.5417 f                   0.80
  n202 (net)                                    1                 0.0000     0.5417 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0171    0.0156 *   0.5574 r                   0.80
  n204 (net)                                    1                 0.0000     0.5574 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0256    0.0253 *   0.5827 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5827 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0256    0.0000 *   0.5827 f                   0.80
  data arrival time                                                          0.5827                     

  clock clock (fall edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  clock uncertainty                                              -0.0700     1.4300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     1.4300 f                   
  library setup time                                             -0.0100     1.4200                     
  data required time                                                         1.4200                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         1.4200                     
  data arrival time                                                         -0.5827                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.8373                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPD)   0.0400   0.0000   1.5000 f  i              0.80
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD1BWP16P90CPD)   0.0075   0.0580   1.5580 f                   0.80
  n400 (net)                                    1                 0.0000     1.5580 f                   
  U272/ZN (INVD1BWP16P90CPD)                            0.0064    0.0078 *   1.5658 r                   0.80
  n483 (net)                                    1                 0.0000     1.5658 r                   
  U299/ZN (INVD1BWP16P90CPD)                            0.4085    0.2549 *   1.8207 f                   0.80
  tdo_enable (net)                              1                 0.0000     1.8207 f                   
  tdo_enable (out)                                      0.4085    0.0074 *   1.8281 f                   
  data arrival time                                                          1.8281                     

  clock clock (rise edge)                                         3.0000     3.0000                     
  clock network delay (ideal)                                     0.0000     3.0000                     
  clock uncertainty                                              -0.0700     2.9300                     
  output external delay                                          -0.5000     2.4300                     
  data required time                                                         2.4300                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         2.4300                     
  data arrival time                                                         -1.8281                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.6019                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/CP (DFSNQND1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/QN (DFSNQND1BWP16P90CPD)   0.0331   0.0948   0.0948 r 0.80
  n4 (net)                                      8                 0.0000     0.0948 r                   
  U450/ZN (INVD1BWP16P90CPD)                            0.0156    0.0200 *   0.1148 f                   0.80
  n197 (net)                                    3                 0.0000     0.1148 f                   
  U451/ZN (ND3D1BWP16P90CPD)                            0.0125    0.0129 *   0.1277 r                   0.80
  n185 (net)                                    1                 0.0000     0.1277 r                   
  U452/ZN (NR2D1BWP16P90CPD)                            0.0122    0.0124 *   0.1401 f                   0.80
  n194 (net)                                    2                 0.0000     0.1401 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0269    0.0247 *   0.1648 r                   0.80
  n196 (net)                                    1                 0.0000     0.1648 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0102    0.0137 *   0.1784 f                   0.80
  n202 (net)                                    1                 0.0000     0.1784 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0171    0.0156 *   0.1941 r                   0.80
  n204 (net)                                    1                 0.0000     0.1941 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0256    0.0253 *   0.2194 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.2194 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0256    0.0000 *   0.2195 f                   0.80
  data arrival time                                                          0.2195                     

  clock clock (fall edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  clock uncertainty                                              -0.0700     1.4300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     1.4300 f                   
  library setup time                                             -0.0100     1.4200                     
  data required time                                                         1.4200                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         1.4200                     
  data arrival time                                                         -0.2195                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                1.2006                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0077    0.0048     0.5048 f                   
  tdi (net)                      5                 0.0000     0.5048 f                   
  U310/ZN (INVSKPD2BWP16P90CPD)          0.0035    0.0056 *   0.5105 r                   0.88
  n457 (net)                     1                 0.0000     0.5105 r                   
  U545/ZN (INVD1BWP16P90CPD)             0.2796    0.1831 *   0.6936 f                   0.88
  dbg_datf_si[0] (net)           1                 0.0000     0.6936 f                   
  dbg_datf_si[0] (out)                   0.2796    0.0053 *   0.6989 f                   
  data arrival time                                           0.6989                     

  clock clock (rise edge)                          3.0000     3.0000                     
  clock network delay (ideal)                      0.0000     3.0000                     
  clock uncertainty                               -0.0100     2.9900                     
  output external delay                           -0.5000     2.4900                     
  data required time                                          2.4900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          2.4900                     
  data arrival time                                          -0.6989                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 1.7911                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0038    0.0009     0.5009 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5009 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0201    0.0221 *   0.5230 r                   0.88
  n196 (net)                                    1                 0.0000     0.5230 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0075    0.0095 *   0.5325 f                   0.88
  n202 (net)                                    1                 0.0000     0.5325 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0126    0.0123 *   0.5448 r                   0.88
  n204 (net)                                    1                 0.0000     0.5448 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0162    0.0169 *   0.5617 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5617 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0162    0.0000 *   0.5617 f                   0.88
  data arrival time                                                          0.5617                     

  clock clock (fall edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  clock uncertainty                                              -0.0100     1.4900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     1.4900 f                   
  library setup time                                             -0.0032     1.4868                     
  data required time                                                         1.4868                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         1.4868                     
  data arrival time                                                         -0.5617                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.9251                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPD)   0.0600   0.0000   1.5000 f  i              0.88
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD1BWP16P90CPD)   0.0069   0.0635   1.5635 r                   0.88
  n400 (net)                                    1                 0.0000     1.5635 r                   
  U272/ZN (INVD1BWP16P90CPD)                            0.0051    0.0065 *   1.5700 f                   0.88
  n483 (net)                                    1                 0.0000     1.5700 f                   
  U299/ZN (INVD1BWP16P90CPD)                            0.2781    0.1790 *   1.7490 r                   0.88
  tdo_enable (net)                              1                 0.0000     1.7490 r                   
  tdo_enable (out)                                      0.2781    0.0026 *   1.7515 r                   
  data arrival time                                                          1.7515                     

  clock clock (rise edge)                                         3.0000     3.0000                     
  clock network delay (ideal)                                     0.0000     3.0000                     
  clock uncertainty                                              -0.0100     2.9900                     
  output external delay                                          -0.5000     2.4900                     
  data required time                                                         2.4900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         2.4900                     
  data arrival time                                                         -1.7515                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.7385                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/CP (DFSNQND1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/QN (DFSNQND1BWP16P90CPD)   0.0239   0.0752   0.0752 r 0.88
  n4 (net)                                      8                 0.0000     0.0752 r                   
  U450/ZN (INVD1BWP16P90CPD)                            0.0109    0.0137 *   0.0889 f                   0.88
  n197 (net)                                    3                 0.0000     0.0889 f                   
  U451/ZN (ND3D1BWP16P90CPD)                            0.0093    0.0105 *   0.0994 r                   0.88
  n185 (net)                                    1                 0.0000     0.0994 r                   
  U452/ZN (NR2D1BWP16P90CPD)                            0.0089    0.0090 *   0.1085 f                   0.88
  n194 (net)                                    2                 0.0000     0.1085 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0201    0.0198 *   0.1282 r                   0.88
  n196 (net)                                    1                 0.0000     0.1282 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0075    0.0095 *   0.1378 f                   0.88
  n202 (net)                                    1                 0.0000     0.1378 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0126    0.0123 *   0.1501 r                   0.88
  n204 (net)                                    1                 0.0000     0.1501 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0162    0.0169 *   0.1670 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.1670 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0162    0.0000 *   0.1670 f                   0.88
  data arrival time                                                          0.1670                     

  clock clock (fall edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  clock uncertainty                                              -0.0100     1.4900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     1.4900 f                   
  library setup time                                             -0.0032     1.4868                     
  data required time                                                         1.4868                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         1.4868                     
  data arrival time                                                         -0.1670                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                1.3199                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0148    0.0087     0.5087 f                   
  tdi (net)                      5                 0.0000     0.5087 f                   
  U310/ZN (INVSKPD2BWP16P90CPD)          0.0059    0.0100 *   0.5187 r                   0.72
  n457 (net)                     1                 0.0000     0.5187 r                   
  U545/ZN (INVD1BWP16P90CPD)             0.5684    0.3530 *   0.8717 f                   0.72
  dbg_datf_si[0] (net)           1                 0.0000     0.8717 f                   
  dbg_datf_si[0] (out)                   0.5684    0.0194 *   0.8911 f                   
  data arrival time                                           0.8911                     

  clock clock (rise edge)                          3.0000     3.0000                     
  clock network delay (ideal)                      0.0000     3.0000                     
  clock uncertainty                               -0.0100     2.9900                     
  output external delay                           -0.5000     2.4900                     
  data required time                                          2.4900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          2.4900                     
  data arrival time                                          -0.8911                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 1.5989                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0074    0.0015     0.5015 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5015 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0391    0.0396 *   0.5412 r                   0.72
  n196 (net)                                    1                 0.0000     0.5412 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0144    0.0220 *   0.5631 f                   0.72
  n202 (net)                                    1                 0.0000     0.5631 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0257    0.0240 *   0.5872 r                   0.72
  n204 (net)                                    1                 0.0000     0.5872 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0377    0.0402 *   0.6273 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.6273 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0377    0.0001 *   0.6274 f                   0.72
  data arrival time                                                          0.6274                     

  clock clock (fall edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  clock uncertainty                                              -0.0100     1.4900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     1.4900 f                   
  library setup time                                             -0.0107     1.4793                     
  data required time                                                         1.4793                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         1.4793                     
  data arrival time                                                         -0.6274                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.8519                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPD)   0.0700   0.0000   1.5000 f  i              0.72
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD1BWP16P90CPD)   0.0104   0.0953   1.5953 f                   0.72
  n400 (net)                                    1                 0.0000     1.5953 f                   
  U272/ZN (INVD1BWP16P90CPD)                            0.0091    0.0114 *   1.6067 r                   0.72
  n483 (net)                                    1                 0.0000     1.6067 r                   
  U299/ZN (INVD1BWP16P90CPD)                            0.5676    0.3545 *   1.9612 f                   0.72
  tdo_enable (net)                              1                 0.0000     1.9612 f                   
  tdo_enable (out)                                      0.5676    0.0137 *   1.9750 f                   
  data arrival time                                                          1.9750                     

  clock clock (rise edge)                                         3.0000     3.0000                     
  clock network delay (ideal)                                     0.0000     3.0000                     
  clock uncertainty                                              -0.0100     2.9900                     
  output external delay                                          -0.5000     2.4900                     
  data required time                                                         2.4900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         2.4900                     
  data arrival time                                                         -1.9750                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.5150                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/CP (DFSNQND1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/QN (DFSNQND1BWP16P90CPD)   0.0473   0.1558   0.1558 r 0.72
  n4 (net)                                      8                 0.0000     0.1558 r                   
  U450/ZN (INVD1BWP16P90CPD)                            0.0222    0.0320 *   0.1877 f                   0.72
  n197 (net)                                    3                 0.0000     0.1877 f                   
  U451/ZN (ND3D1BWP16P90CPD)                            0.0182    0.0194 *   0.2072 r                   0.72
  n185 (net)                                    1                 0.0000     0.2072 r                   
  U452/ZN (NR2D1BWP16P90CPD)                            0.0172    0.0187 *   0.2259 f                   0.72
  n194 (net)                                    2                 0.0000     0.2259 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0391    0.0366 *   0.2625 r                   0.72
  n196 (net)                                    1                 0.0000     0.2625 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0144    0.0220 *   0.2844 f                   0.72
  n202 (net)                                    1                 0.0000     0.2844 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0257    0.0240 *   0.3085 r                   0.72
  n204 (net)                                    1                 0.0000     0.3085 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0377    0.0402 *   0.3486 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.3486 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0377    0.0001 *   0.3487 f                   0.72
  data arrival time                                                          0.3487                     

  clock clock (fall edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  clock uncertainty                                              -0.0100     1.4900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     1.4900 f                   
  library setup time                                             -0.0107     1.4793                     
  data required time                                                         1.4793                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         1.4793                     
  data arrival time                                                         -0.3487                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                1.1306                     


1
