--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

G:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml toplevel2.twx toplevel2.ncd -o toplevel2.twr toplevel2.pcf
-ucf Nexys3.ucf

Design file:              toplevel2.ncd
Physical constraint file: toplevel2.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn0        |    4.087(R)|      SLOW  |   -2.200(R)|      FAST  |clk100            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anodes<0>   |         4.936(R)|      SLOW  |         3.012(R)|      FAST  |clk100            |   0.000|
anodes<1>   |         5.046(R)|      SLOW  |         3.071(R)|      FAST  |clk100            |   0.000|
anodes<2>   |         4.903(R)|      SLOW  |         2.992(R)|      FAST  |clk100            |   0.000|
anodes<3>   |         5.120(R)|      SLOW  |         3.125(R)|      FAST  |clk100            |   0.000|
led<0>      |         7.886(R)|      SLOW  |         4.660(R)|      FAST  |clk100            |   0.000|
            |         6.564(R)|      SLOW  |         4.007(R)|      FAST  |clk3              |   0.000|
led<1>      |         7.686(R)|      SLOW  |         4.589(R)|      FAST  |clk100            |   0.000|
            |         6.735(R)|      SLOW  |         4.149(R)|      FAST  |clk3              |   0.000|
led<2>      |         7.727(R)|      SLOW  |         4.438(R)|      FAST  |clk100            |   0.000|
            |         6.716(R)|      SLOW  |         4.121(R)|      FAST  |clk3              |   0.000|
led<3>      |         7.404(R)|      SLOW  |         4.453(R)|      FAST  |clk100            |   0.000|
            |         6.300(R)|      SLOW  |         3.909(R)|      FAST  |clk3              |   0.000|
led<4>      |         7.598(R)|      SLOW  |         3.966(R)|      FAST  |clk100            |   0.000|
            |         6.081(R)|      SLOW  |         3.663(R)|      FAST  |clk3              |   0.000|
led<5>      |         7.147(R)|      SLOW  |         3.904(R)|      FAST  |clk100            |   0.000|
            |         6.002(R)|      SLOW  |         3.612(R)|      FAST  |clk3              |   0.000|
led<6>      |         7.386(R)|      SLOW  |         4.006(R)|      FAST  |clk100            |   0.000|
            |         6.089(R)|      SLOW  |         3.739(R)|      FAST  |clk3              |   0.000|
led<7>      |         7.180(R)|      SLOW  |         3.992(R)|      FAST  |clk100            |   0.000|
            |         5.966(R)|      SLOW  |         3.623(R)|      FAST  |clk3              |   0.000|
sevenseg<1> |         8.433(R)|      SLOW  |         4.463(R)|      FAST  |clk100            |   0.000|
sevenseg<2> |         7.881(R)|      SLOW  |         4.136(R)|      FAST  |clk100            |   0.000|
sevenseg<3> |         8.215(R)|      SLOW  |         4.394(R)|      FAST  |clk100            |   0.000|
sevenseg<6> |         8.689(R)|      SLOW  |         4.619(R)|      FAST  |clk100            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.309|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |sevenseg<1>    |    7.608|
switches<0>    |sevenseg<2>    |    7.056|
switches<0>    |sevenseg<3>    |    7.390|
switches<0>    |sevenseg<6>    |    7.864|
switches<1>    |sevenseg<1>    |    8.263|
switches<1>    |sevenseg<2>    |    7.711|
switches<1>    |sevenseg<3>    |    8.045|
switches<1>    |sevenseg<6>    |    8.519|
switches<2>    |sevenseg<1>    |    8.247|
switches<2>    |sevenseg<2>    |    7.695|
switches<2>    |sevenseg<3>    |    8.029|
switches<2>    |sevenseg<6>    |    8.503|
switches<3>    |sevenseg<1>    |    8.616|
switches<3>    |sevenseg<2>    |    8.064|
switches<3>    |sevenseg<3>    |    8.398|
switches<3>    |sevenseg<6>    |    8.872|
switches<4>    |sevenseg<1>    |    8.504|
switches<4>    |sevenseg<2>    |    7.952|
switches<4>    |sevenseg<3>    |    8.286|
switches<4>    |sevenseg<6>    |    8.760|
switches<5>    |sevenseg<1>    |    8.633|
switches<5>    |sevenseg<2>    |    8.081|
switches<5>    |sevenseg<3>    |    8.415|
switches<5>    |sevenseg<6>    |    8.889|
switches<6>    |sevenseg<1>    |    8.603|
switches<6>    |sevenseg<2>    |    8.051|
switches<6>    |sevenseg<3>    |    8.385|
switches<6>    |sevenseg<6>    |    8.859|
switches<7>    |sevenseg<1>    |    8.117|
switches<7>    |sevenseg<2>    |    7.565|
switches<7>    |sevenseg<3>    |    7.899|
switches<7>    |sevenseg<6>    |    8.373|
---------------+---------------+---------+


Analysis completed Thu Oct 16 11:06:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



