; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 3
; RUN: llc -mtriple=riscv32 -mattr=+v,+zvl1024b -verify-machineinstrs < %s | FileCheck %s
; RUN: llc -mtriple=riscv64 -mattr=+v,+zvl1024b -verify-machineinstrs < %s | FileCheck %s

; There is no corresponding v1i256 type, so make sure we don't crash if we try
; to lower via lowerBitreverseShuffle.
define <256 x i1> @reverse_v256i1(<256 x i1> %a) {
; CHECK-LABEL: reverse_v256i1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vsetvli zero, a0, e8, m2, ta, ma
; CHECK-NEXT:    vmv.v.i v2, 0
; CHECK-NEXT:    vmerge.vim v2, v2, 1, v0
; CHECK-NEXT:    vid.v v4
; CHECK-NEXT:    vrsub.vi v4, v4, -1
; CHECK-NEXT:    vrgather.vv v6, v2, v4
; CHECK-NEXT:    vmsne.vi v0, v6, 0
; CHECK-NEXT:    ret
  %res = call <256 x i1> @llvm.experimental.vector.reverse.v256i1(<256 x i1> %a)
  ret <256 x i1> %res
}

declare <256 x i1> @llvm.experimental.vector.reverse.v256i1(<256 x i1>)
