
*** Running vivado
    with args -log sha256.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sha256.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 20 14:28:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source sha256.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.953 ; gain = 41.840 ; free physical = 7651 ; free virtual = 17793
Command: read_checkpoint -auto_incremental -incremental /home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/utils_1/imports/synth_1/tb_sha256.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/utils_1/imports/synth_1/tb_sha256.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sha256 -part xck26-sfvc784-2LVI-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2170747
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1962.777 ; gain = 437.914 ; free physical = 6892 ; free virtual = 17033
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sha256' [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha256.v:1]
INFO: [Synth 8-6157] synthesizing module 'sha_engine' [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sha_engine' (0#1) [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha256.v:52]
INFO: [Synth 8-6155] done synthesizing module 'sha256' (0#1) [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha256.v:1]
WARNING: [Synth 8-6014] Unused sequential element p_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:114]
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:115]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:116]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:117]
WARNING: [Synth 8-6014] Unused sequential element sum1_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:124]
WARNING: [Synth 8-6014] Unused sequential element sum0_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:125]
WARNING: [Synth 8-6014] Unused sequential element Ch_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:126]
WARNING: [Synth 8-6014] Unused sequential element Maj_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:127]
WARNING: [Synth 8-6014] Unused sequential element T1_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:128]
WARNING: [Synth 8-6014] Unused sequential element T2_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:129]
WARNING: [Synth 8-6014] Unused sequential element last_word_delayed_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha256.v:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2039.715 ; gain = 514.852 ; free physical = 6819 ; free virtual = 16961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2057.527 ; gain = 532.664 ; free physical = 6819 ; free virtual = 16961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LVI-i
INFO: [Device 21-403] Loading part xck26-sfvc784-2LVI-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2074.438 ; gain = 549.574 ; free physical = 6810 ; free virtual = 16952
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "sha_engine:/W_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.414 ; gain = 560.551 ; free physical = 6788 ; free virtual = 16931
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
	   4 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 81    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 20    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 18    
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "Eng/W_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Eng/W_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2864.094 ; gain = 1339.230 ; free physical = 6049 ; free virtual = 16194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|Eng         | W_reg      | Implied   | 64 x 32              | RAM64M8 x 32  | 
+------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2864.094 ; gain = 1339.230 ; free physical = 6057 ; free virtual = 16202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|Eng         | W_reg      | Implied   | 64 x 32              | RAM64M8 x 32  | 
+------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2864.094 ; gain = 1339.230 ; free physical = 6055 ; free virtual = 16200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2874.000 ; gain = 1349.137 ; free physical = 6043 ; free virtual = 16188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2874.000 ; gain = 1349.137 ; free physical = 6043 ; free virtual = 16188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2874.000 ; gain = 1349.137 ; free physical = 6043 ; free virtual = 16188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2874.000 ; gain = 1349.137 ; free physical = 6043 ; free virtual = 16188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2874.000 ; gain = 1349.137 ; free physical = 6043 ; free virtual = 16188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2874.000 ; gain = 1349.137 ; free physical = 6043 ; free virtual = 16188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |    59|
|3     |LUT1    |     7|
|4     |LUT2    |   270|
|5     |LUT3    |   492|
|6     |LUT4    |   122|
|7     |LUT5    |   197|
|8     |LUT6    |   132|
|9     |RAM64M8 |    32|
|10    |FDRE    |   417|
|11    |FDSE    |   206|
|12    |IBUF    |     4|
|13    |OBUF    |   258|
+------+--------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |  2197|
|2     |  Eng    |sha_engine |  1741|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2874.000 ; gain = 1349.137 ; free physical = 6043 ; free virtual = 16188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2874.000 ; gain = 1349.137 ; free physical = 6042 ; free virtual = 16187
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2874.008 ; gain = 1349.137 ; free physical = 6042 ; free virtual = 16187
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.844 ; gain = 0.000 ; free physical = 6170 ; free virtual = 16315
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.402 ; gain = 0.000 ; free physical = 6379 ; free virtual = 16435
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 32 instances

Synth Design complete | Checksum: 7f74f8b7
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3028.402 ; gain = 1511.480 ; free physical = 6560 ; free virtual = 16433
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2345.488; main = 2262.708; forked = 258.614
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3781.105; main = 3028.406; forked = 917.008
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3052.414 ; gain = 0.000 ; free physical = 6549 ; free virtual = 16425
INFO: [Common 17-1381] The checkpoint '/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.runs/synth_1/sha256.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file sha256_utilization_synth.rpt -pb sha256_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 14:28:54 2025...
