
BlueToothSpeaker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006820  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08006ac0  08006ac0  00007ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006bc4  08006bc4  00007bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006bcc  08006bcc  00007bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08006bd0  08006bd0  00007bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000074  24000000  08006bd4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006e4  24000074  08006c48  00008074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000758  08006c48  00008758  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 10 .debug_info   00014e73  00000000  00000000  000080a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002be2  00000000  00000000  0001cf15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000de8  00000000  00000000  0001faf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000aa1  00000000  00000000  000208e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037458  00000000  00000000  00021381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000147eb  00000000  00000000  000587d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015a553  00000000  00000000  0006cfc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c7517  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003e50  00000000  00000000  001c755c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007e  00000000  00000000  001cb3ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000074 	.word	0x24000074
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08006aa8 	.word	0x08006aa8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000078 	.word	0x24000078
 80002dc:	08006aa8 	.word	0x08006aa8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	@ 0x28
 8000684:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]
 8000690:	609a      	str	r2, [r3, #8]
 8000692:	60da      	str	r2, [r3, #12]
 8000694:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000696:	4b3f      	ldr	r3, [pc, #252]	@ (8000794 <MX_GPIO_Init+0x114>)
 8000698:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800069c:	4a3d      	ldr	r2, [pc, #244]	@ (8000794 <MX_GPIO_Init+0x114>)
 800069e:	f043 0304 	orr.w	r3, r3, #4
 80006a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006a6:	4b3b      	ldr	r3, [pc, #236]	@ (8000794 <MX_GPIO_Init+0x114>)
 80006a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ac:	f003 0304 	and.w	r3, r3, #4
 80006b0:	613b      	str	r3, [r7, #16]
 80006b2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b4:	4b37      	ldr	r3, [pc, #220]	@ (8000794 <MX_GPIO_Init+0x114>)
 80006b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ba:	4a36      	ldr	r2, [pc, #216]	@ (8000794 <MX_GPIO_Init+0x114>)
 80006bc:	f043 0301 	orr.w	r3, r3, #1
 80006c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006c4:	4b33      	ldr	r3, [pc, #204]	@ (8000794 <MX_GPIO_Init+0x114>)
 80006c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006d2:	4b30      	ldr	r3, [pc, #192]	@ (8000794 <MX_GPIO_Init+0x114>)
 80006d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006d8:	4a2e      	ldr	r2, [pc, #184]	@ (8000794 <MX_GPIO_Init+0x114>)
 80006da:	f043 0308 	orr.w	r3, r3, #8
 80006de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006e2:	4b2c      	ldr	r3, [pc, #176]	@ (8000794 <MX_GPIO_Init+0x114>)
 80006e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006e8:	f003 0308 	and.w	r3, r3, #8
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f0:	4b28      	ldr	r3, [pc, #160]	@ (8000794 <MX_GPIO_Init+0x114>)
 80006f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006f6:	4a27      	ldr	r2, [pc, #156]	@ (8000794 <MX_GPIO_Init+0x114>)
 80006f8:	f043 0302 	orr.w	r3, r3, #2
 80006fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000700:	4b24      	ldr	r3, [pc, #144]	@ (8000794 <MX_GPIO_Init+0x114>)
 8000702:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000706:	f003 0302 	and.w	r3, r3, #2
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_15, GPIO_PIN_SET);
 800070e:	2201      	movs	r2, #1
 8000710:	f248 0160 	movw	r1, #32864	@ 0x8060
 8000714:	4820      	ldr	r0, [pc, #128]	@ (8000798 <MX_GPIO_Init+0x118>)
 8000716:	f001 f8f5 	bl	8001904 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800071a:	2201      	movs	r2, #1
 800071c:	2180      	movs	r1, #128	@ 0x80
 800071e:	481f      	ldr	r0, [pc, #124]	@ (800079c <MX_GPIO_Init+0x11c>)
 8000720:	f001 f8f0 	bl	8001904 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 8000724:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800072a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800072e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000730:	2300      	movs	r3, #0
 8000732:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000734:	f107 0314 	add.w	r3, r7, #20
 8000738:	4619      	mov	r1, r3
 800073a:	4819      	ldr	r0, [pc, #100]	@ (80007a0 <MX_GPIO_Init+0x120>)
 800073c:	f000 ff1a 	bl	8001574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_15;
 8000740:	f248 0360 	movw	r3, #32864	@ 0x8060
 8000744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000746:	2301      	movs	r3, #1
 8000748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074a:	2300      	movs	r3, #0
 800074c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074e:	2300      	movs	r3, #0
 8000750:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000752:	f107 0314 	add.w	r3, r7, #20
 8000756:	4619      	mov	r1, r3
 8000758:	480f      	ldr	r0, [pc, #60]	@ (8000798 <MX_GPIO_Init+0x118>)
 800075a:	f000 ff0b 	bl	8001574 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800075e:	2380      	movs	r3, #128	@ 0x80
 8000760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000762:	2301      	movs	r3, #1
 8000764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076a:	2300      	movs	r3, #0
 800076c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800076e:	f107 0314 	add.w	r3, r7, #20
 8000772:	4619      	mov	r1, r3
 8000774:	4809      	ldr	r0, [pc, #36]	@ (800079c <MX_GPIO_Init+0x11c>)
 8000776:	f000 fefd 	bl	8001574 <HAL_GPIO_Init>



/* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 800077a:	2200      	movs	r2, #0
 800077c:	2102      	movs	r1, #2
 800077e:	2028      	movs	r0, #40	@ 0x28
 8000780:	f000 fe4b 	bl	800141a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000784:	2028      	movs	r0, #40	@ 0x28
 8000786:	f000 fe62 	bl	800144e <HAL_NVIC_EnableIRQ>
/* USER CODE END 2 */
}
 800078a:	bf00      	nop
 800078c:	3728      	adds	r7, #40	@ 0x28
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	58024400 	.word	0x58024400
 8000798:	58020000 	.word	0x58020000
 800079c:	58020400 	.word	0x58020400
 80007a0:	58020800 	.word	0x58020800

080007a4 <press_m18_key>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MPU_Config(void);
/* USER CODE BEGIN PFP */
void press_m18_key(uint16_t toggle){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b09c      	sub	sp, #112	@ 0x70
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	80fb      	strh	r3, [r7, #6]
	char buff[50];
	char buff1[50];
	sprintf(buff,"State: %d \r\n" , activeStatePtr->currentState);
 80007ae:	4b25      	ldr	r3, [pc, #148]	@ (8000844 <press_m18_key+0xa0>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	461a      	mov	r2, r3
 80007b6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80007ba:	4923      	ldr	r1, [pc, #140]	@ (8000848 <press_m18_key+0xa4>)
 80007bc:	4618      	mov	r0, r3
 80007be:	f005 fcd3 	bl	8006168 <siprintf>
	HAL_UART_Transmit(&huart3,&buff, strlen(buff),1000 );
 80007c2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff fd8a 	bl	80002e0 <strlen>
 80007cc:	4603      	mov	r3, r0
 80007ce:	b29a      	uxth	r2, r3
 80007d0:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80007d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007d8:	481c      	ldr	r0, [pc, #112]	@ (800084c <press_m18_key+0xa8>)
 80007da:	f004 f8a3 	bl	8004924 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(activeStatePtr->currentPinInfo.port, activeStatePtr->currentPinInfo.pin, toggle);
 80007de:	4b19      	ldr	r3, [pc, #100]	@ (8000844 <press_m18_key+0xa0>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	68d8      	ldr	r0, [r3, #12]
 80007e4:	4b17      	ldr	r3, [pc, #92]	@ (8000844 <press_m18_key+0xa0>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	891b      	ldrh	r3, [r3, #8]
 80007ea:	88fa      	ldrh	r2, [r7, #6]
 80007ec:	b2d2      	uxtb	r2, r2
 80007ee:	4619      	mov	r1, r3
 80007f0:	f001 f888 	bl	8001904 <HAL_GPIO_WritePin>
	char currentPinVal = HAL_GPIO_ReadPin(activeStatePtr->currentPinInfo.port, activeStatePtr->currentPinInfo.pin);
 80007f4:	4b13      	ldr	r3, [pc, #76]	@ (8000844 <press_m18_key+0xa0>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	68da      	ldr	r2, [r3, #12]
 80007fa:	4b12      	ldr	r3, [pc, #72]	@ (8000844 <press_m18_key+0xa0>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	891b      	ldrh	r3, [r3, #8]
 8000800:	4619      	mov	r1, r3
 8000802:	4610      	mov	r0, r2
 8000804:	f001 f866 	bl	80018d4 <HAL_GPIO_ReadPin>
 8000808:	4603      	mov	r3, r0
 800080a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(buff1, "Current Voltage: %d\r\n", currentPinVal);
 800080e:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8000812:	f107 0308 	add.w	r3, r7, #8
 8000816:	490e      	ldr	r1, [pc, #56]	@ (8000850 <press_m18_key+0xac>)
 8000818:	4618      	mov	r0, r3
 800081a:	f005 fca5 	bl	8006168 <siprintf>
	HAL_UART_Transmit(&huart3, &buff1, strlen(buff1),1000);
 800081e:	f107 0308 	add.w	r3, r7, #8
 8000822:	4618      	mov	r0, r3
 8000824:	f7ff fd5c 	bl	80002e0 <strlen>
 8000828:	4603      	mov	r3, r0
 800082a:	b29a      	uxth	r2, r3
 800082c:	f107 0108 	add.w	r1, r7, #8
 8000830:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000834:	4805      	ldr	r0, [pc, #20]	@ (800084c <press_m18_key+0xa8>)
 8000836:	f004 f875 	bl	8004924 <HAL_UART_Transmit>


}
 800083a:	bf00      	nop
 800083c:	3770      	adds	r7, #112	@ 0x70
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	24000010 	.word	0x24000010
 8000848:	08006ac0 	.word	0x08006ac0
 800084c:	24000094 	.word	0x24000094
 8000850:	08006ad0 	.word	0x08006ad0

08000854 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b084      	sub	sp, #16
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint8_t m18Time = 200;
 800085a:	23c8      	movs	r3, #200	@ 0xc8
 800085c:	73fb      	strb	r3, [r7, #15]


  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800085e:	f000 f8ad 	bl	80009bc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000862:	f000 fc3d 	bl	80010e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000866:	f000 f83d 	bl	80008e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800086a:	f7ff ff09 	bl	8000680 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800086e:	f000 faa9 	bl	8000dc4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000872:	f000 fb5d 	bl	8000f30 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  uint8_t startMsg[13] = "mainStart\r\n";
 8000876:	4a18      	ldr	r2, [pc, #96]	@ (80008d8 <main+0x84>)
 8000878:	463b      	mov	r3, r7
 800087a:	ca07      	ldmia	r2, {r0, r1, r2}
 800087c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000880:	2300      	movs	r3, #0
 8000882:	733b      	strb	r3, [r7, #12]
  HAL_UART_Transmit(&huart3, &startMsg, strlen(&startMsg),100);
 8000884:	463b      	mov	r3, r7
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff fd2a 	bl	80002e0 <strlen>
 800088c:	4603      	mov	r3, r0
 800088e:	b29a      	uxth	r2, r3
 8000890:	4639      	mov	r1, r7
 8000892:	2364      	movs	r3, #100	@ 0x64
 8000894:	4811      	ldr	r0, [pc, #68]	@ (80008dc <main+0x88>)
 8000896:	f004 f845 	bl	8004924 <HAL_UART_Transmit>

    /* USER CODE BEGIN 3 */
/* if action isnt idle then run m18_function
 */

	  if (activeStatePtr->currentState != STATE_IDLE){
 800089a:	4b11      	ldr	r3, [pc, #68]	@ (80008e0 <main+0x8c>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d0fa      	beq.n	800089a <main+0x46>
		  press_m18_key(0);
 80008a4:	2000      	movs	r0, #0
 80008a6:	f7ff ff7d 	bl	80007a4 <press_m18_key>
		  HAL_Delay(m18Time);
 80008aa:	7bfb      	ldrb	r3, [r7, #15]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f000 fca9 	bl	8001204 <HAL_Delay>
		  press_m18_key(1);
 80008b2:	2001      	movs	r0, #1
 80008b4:	f7ff ff76 	bl	80007a4 <press_m18_key>
		  HAL_GPIO_WritePin(activeStatePtr->currentPinInfo.port, activeStatePtr->currentPinInfo.pin, GPIO_PIN_RESET);
 80008b8:	4b09      	ldr	r3, [pc, #36]	@ (80008e0 <main+0x8c>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	68d8      	ldr	r0, [r3, #12]
 80008be:	4b08      	ldr	r3, [pc, #32]	@ (80008e0 <main+0x8c>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	891b      	ldrh	r3, [r3, #8]
 80008c4:	2200      	movs	r2, #0
 80008c6:	4619      	mov	r1, r3
 80008c8:	f001 f81c 	bl	8001904 <HAL_GPIO_WritePin>
		  activeStatePtr->currentState = STATE_IDLE;
 80008cc:	4b04      	ldr	r3, [pc, #16]	@ (80008e0 <main+0x8c>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	2200      	movs	r2, #0
 80008d2:	701a      	strb	r2, [r3, #0]
	  if (activeStatePtr->currentState != STATE_IDLE){
 80008d4:	e7e1      	b.n	800089a <main+0x46>
 80008d6:	bf00      	nop
 80008d8:	08006ae8 	.word	0x08006ae8
 80008dc:	24000094 	.word	0x24000094
 80008e0:	24000010 	.word	0x24000010

080008e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b09c      	sub	sp, #112	@ 0x70
 80008e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008ee:	224c      	movs	r2, #76	@ 0x4c
 80008f0:	2100      	movs	r1, #0
 80008f2:	4618      	mov	r0, r3
 80008f4:	f005 fc58 	bl	80061a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	2220      	movs	r2, #32
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f005 fc52 	bl	80061a8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000904:	2002      	movs	r0, #2
 8000906:	f001 f961 	bl	8001bcc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800090a:	2300      	movs	r3, #0
 800090c:	603b      	str	r3, [r7, #0]
 800090e:	4b29      	ldr	r3, [pc, #164]	@ (80009b4 <SystemClock_Config+0xd0>)
 8000910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000912:	4a28      	ldr	r2, [pc, #160]	@ (80009b4 <SystemClock_Config+0xd0>)
 8000914:	f023 0301 	bic.w	r3, r3, #1
 8000918:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800091a:	4b26      	ldr	r3, [pc, #152]	@ (80009b4 <SystemClock_Config+0xd0>)
 800091c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800091e:	f003 0301 	and.w	r3, r3, #1
 8000922:	603b      	str	r3, [r7, #0]
 8000924:	4b24      	ldr	r3, [pc, #144]	@ (80009b8 <SystemClock_Config+0xd4>)
 8000926:	699b      	ldr	r3, [r3, #24]
 8000928:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800092c:	4a22      	ldr	r2, [pc, #136]	@ (80009b8 <SystemClock_Config+0xd4>)
 800092e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000932:	6193      	str	r3, [r2, #24]
 8000934:	4b20      	ldr	r3, [pc, #128]	@ (80009b8 <SystemClock_Config+0xd4>)
 8000936:	699b      	ldr	r3, [r3, #24]
 8000938:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800093c:	603b      	str	r3, [r7, #0]
 800093e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000940:	bf00      	nop
 8000942:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <SystemClock_Config+0xd4>)
 8000944:	699b      	ldr	r3, [r3, #24]
 8000946:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800094a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800094e:	d1f8      	bne.n	8000942 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000950:	2322      	movs	r3, #34	@ 0x22
 8000952:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000954:	2301      	movs	r3, #1
 8000956:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000958:	2340      	movs	r3, #64	@ 0x40
 800095a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800095c:	2301      	movs	r3, #1
 800095e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000960:	2300      	movs	r3, #0
 8000962:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000964:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000968:	4618      	mov	r0, r3
 800096a:	f001 f979 	bl	8001c60 <HAL_RCC_OscConfig>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000974:	f000 f84e 	bl	8000a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000978:	233f      	movs	r3, #63	@ 0x3f
 800097a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800097c:	2300      	movs	r3, #0
 800097e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000980:	2300      	movs	r3, #0
 8000982:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000984:	2300      	movs	r3, #0
 8000986:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000988:	2300      	movs	r3, #0
 800098a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800098c:	2340      	movs	r3, #64	@ 0x40
 800098e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000990:	2300      	movs	r3, #0
 8000992:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000994:	2300      	movs	r3, #0
 8000996:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000998:	1d3b      	adds	r3, r7, #4
 800099a:	2101      	movs	r1, #1
 800099c:	4618      	mov	r0, r3
 800099e:	f001 fdb9 	bl	8002514 <HAL_RCC_ClockConfig>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80009a8:	f000 f834 	bl	8000a14 <Error_Handler>
  }
}
 80009ac:	bf00      	nop
 80009ae:	3770      	adds	r7, #112	@ 0x70
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	58000400 	.word	0x58000400
 80009b8:	58024800 	.word	0x58024800

080009bc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80009c2:	463b      	mov	r3, r7
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
 80009ca:	609a      	str	r2, [r3, #8]
 80009cc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80009ce:	f000 fd59 	bl	8001484 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80009d2:	2301      	movs	r3, #1
 80009d4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80009d6:	2300      	movs	r3, #0
 80009d8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80009da:	2300      	movs	r3, #0
 80009dc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80009de:	231f      	movs	r3, #31
 80009e0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80009e2:	2387      	movs	r3, #135	@ 0x87
 80009e4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80009ea:	2300      	movs	r3, #0
 80009ec:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80009ee:	2301      	movs	r3, #1
 80009f0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80009f2:	2301      	movs	r3, #1
 80009f4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80009f6:	2300      	movs	r3, #0
 80009f8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80009fa:	2300      	movs	r3, #0
 80009fc:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80009fe:	463b      	mov	r3, r7
 8000a00:	4618      	mov	r0, r3
 8000a02:	f000 fd77 	bl	80014f4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000a06:	2004      	movs	r0, #4
 8000a08:	f000 fd54 	bl	80014b4 <HAL_MPU_Enable>

}
 8000a0c:	bf00      	nop
 8000a0e:	3710      	adds	r7, #16
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <Error_Handler+0x8>

08000a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a26:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <HAL_MspInit+0x30>)
 8000a28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a2c:	4a08      	ldr	r2, [pc, #32]	@ (8000a50 <HAL_MspInit+0x30>)
 8000a2e:	f043 0302 	orr.w	r3, r3, #2
 8000a32:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a36:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <HAL_MspInit+0x30>)
 8000a38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a3c:	f003 0302 	and.w	r3, r3, #2
 8000a40:	607b      	str	r3, [r7, #4]
 8000a42:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a44:	bf00      	nop
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	58024400 	.word	0x58024400

08000a54 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN PV */
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN PFP */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000a54:	b590      	push	{r4, r7, lr}
 8000a56:	b0a3      	sub	sp, #140	@ 0x8c
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	80fb      	strh	r3, [r7, #6]
	uint8_t msg[] = "Interrupt\r\n";
 8000a5e:	4a54      	ldr	r2, [pc, #336]	@ (8000bb0 <HAL_GPIO_EXTI_Callback+0x15c>)
 8000a60:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000a64:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	HAL_UART_Transmit(&huart3, &msg, strlen(msg),1000);
 8000a6a:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fc36 	bl	80002e0 <strlen>
 8000a74:	4603      	mov	r3, r0
 8000a76:	b29a      	uxth	r2, r3
 8000a78:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8000a7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a80:	484c      	ldr	r0, [pc, #304]	@ (8000bb4 <HAL_GPIO_EXTI_Callback+0x160>)
 8000a82:	f003 ff4f 	bl	8004924 <HAL_UART_Transmit>
	if (GPIO_Pin == USER_BUTTON_PIN){
 8000a86:	88fb      	ldrh	r3, [r7, #6]
 8000a88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a8c:	f040 808b 	bne.w	8000ba6 <HAL_GPIO_EXTI_Callback+0x152>
		if (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_SET){
 8000a90:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a94:	4848      	ldr	r0, [pc, #288]	@ (8000bb8 <HAL_GPIO_EXTI_Callback+0x164>)
 8000a96:	f000 ff1d 	bl	80018d4 <HAL_GPIO_ReadPin>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d11d      	bne.n	8000adc <HAL_GPIO_EXTI_Callback+0x88>
			char buff[50];
			activeStatePtr->lastPress = HAL_GetTick();
 8000aa0:	4b46      	ldr	r3, [pc, #280]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000aa2:	681c      	ldr	r4, [r3, #0]
 8000aa4:	f000 fba2 	bl	80011ec <HAL_GetTick>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	6063      	str	r3, [r4, #4]
			sprintf(buff, "PressTime: %d ms \r\n", activeStatePtr->lastPress);
 8000aac:	4b43      	ldr	r3, [pc, #268]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	685a      	ldr	r2, [r3, #4]
 8000ab2:	f107 0308 	add.w	r3, r7, #8
 8000ab6:	4942      	ldr	r1, [pc, #264]	@ (8000bc0 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f005 fb55 	bl	8006168 <siprintf>
			HAL_UART_Transmit(&huart3, buff, strlen(buff), 1000);
 8000abe:	f107 0308 	add.w	r3, r7, #8
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f7ff fc0c 	bl	80002e0 <strlen>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	b29a      	uxth	r2, r3
 8000acc:	f107 0108 	add.w	r1, r7, #8
 8000ad0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ad4:	4837      	ldr	r0, [pc, #220]	@ (8000bb4 <HAL_GPIO_EXTI_Callback+0x160>)
 8000ad6:	f003 ff25 	bl	8004924 <HAL_UART_Transmit>
			sprintf(buff2, "Duration: %d ms State: %d \r\n",duration_ms, activeStatePtr->currentState);
			HAL_UART_Transmit(&huart3, buff2, strlen(buff2), 1000);
			}
		}

	}
 8000ada:	e064      	b.n	8000ba6 <HAL_GPIO_EXTI_Callback+0x152>
			uint32_t duration_ms = HAL_GetTick()-activeStatePtr->lastPress;
 8000adc:	f000 fb86 	bl	80011ec <HAL_GetTick>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	4b36      	ldr	r3, [pc, #216]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	1ad3      	subs	r3, r2, r3
 8000aea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			if(duration_ms< 500){
 8000aee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000af2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000af6:	d20c      	bcs.n	8000b12 <HAL_GPIO_EXTI_Callback+0xbe>
				activeStatePtr->currentState = STATE_PAUSE_PLAY;
 8000af8:	4b30      	ldr	r3, [pc, #192]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	2201      	movs	r2, #1
 8000afe:	701a      	strb	r2, [r3, #0]
				activeStatePtr->currentPinInfo = (PinConfig){PAUSE_PLAY_PIN, TRACK_OPTIONS_PORT};
 8000b00:	4b2e      	ldr	r3, [pc, #184]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a2f      	ldr	r2, [pc, #188]	@ (8000bc4 <HAL_GPIO_EXTI_Callback+0x170>)
 8000b06:	3308      	adds	r3, #8
 8000b08:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b0c:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b10:	e031      	b.n	8000b76 <HAL_GPIO_EXTI_Callback+0x122>
			}else if (duration_ms < 1500){
 8000b12:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000b16:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d80c      	bhi.n	8000b38 <HAL_GPIO_EXTI_Callback+0xe4>
				activeStatePtr->currentState = STATE_PREV_TRACK;
 8000b1e:	4b27      	ldr	r3, [pc, #156]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2202      	movs	r2, #2
 8000b24:	701a      	strb	r2, [r3, #0]
				activeStatePtr->currentPinInfo = (PinConfig){PREV_TRACK_PIN, TRACK_OPTIONS_PORT};
 8000b26:	4b25      	ldr	r3, [pc, #148]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a27      	ldr	r2, [pc, #156]	@ (8000bc8 <HAL_GPIO_EXTI_Callback+0x174>)
 8000b2c:	3308      	adds	r3, #8
 8000b2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b32:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b36:	e01e      	b.n	8000b76 <HAL_GPIO_EXTI_Callback+0x122>
			}else if(duration_ms<2500){
 8000b38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000b3c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d80c      	bhi.n	8000b5e <HAL_GPIO_EXTI_Callback+0x10a>
				activeStatePtr->currentState = STATE_NEXT_TRACK;
 8000b44:	4b1d      	ldr	r3, [pc, #116]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2203      	movs	r2, #3
 8000b4a:	701a      	strb	r2, [r3, #0]
				activeStatePtr->currentPinInfo = (PinConfig){NEXT_TRACK_PIN, TRACK_OPTIONS_PORT};
 8000b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a1e      	ldr	r2, [pc, #120]	@ (8000bcc <HAL_GPIO_EXTI_Callback+0x178>)
 8000b52:	3308      	adds	r3, #8
 8000b54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b58:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b5c:	e00b      	b.n	8000b76 <HAL_GPIO_EXTI_Callback+0x122>
				activeStatePtr->currentState = STATE_POWER_OFF_ON;
 8000b5e:	4b17      	ldr	r3, [pc, #92]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	2204      	movs	r2, #4
 8000b64:	701a      	strb	r2, [r3, #0]
				activeStatePtr->currentPinInfo = (PinConfig){M18_POWER_PIN, M18_POWER_PORT};
 8000b66:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a19      	ldr	r2, [pc, #100]	@ (8000bd0 <HAL_GPIO_EXTI_Callback+0x17c>)
 8000b6c:	3308      	adds	r3, #8
 8000b6e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b72:	e883 0003 	stmia.w	r3, {r0, r1}
			sprintf(buff2, "Duration: %d ms State: %d \r\n",duration_ms, activeStatePtr->currentState);
 8000b76:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x168>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	f107 0008 	add.w	r0, r7, #8
 8000b80:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000b84:	4913      	ldr	r1, [pc, #76]	@ (8000bd4 <HAL_GPIO_EXTI_Callback+0x180>)
 8000b86:	f005 faef 	bl	8006168 <siprintf>
			HAL_UART_Transmit(&huart3, buff2, strlen(buff2), 1000);
 8000b8a:	f107 0308 	add.w	r3, r7, #8
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff fba6 	bl	80002e0 <strlen>
 8000b94:	4603      	mov	r3, r0
 8000b96:	b29a      	uxth	r2, r3
 8000b98:	f107 0108 	add.w	r1, r7, #8
 8000b9c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ba0:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <HAL_GPIO_EXTI_Callback+0x160>)
 8000ba2:	f003 febf 	bl	8004924 <HAL_UART_Transmit>
	}
 8000ba6:	bf00      	nop
 8000ba8:	378c      	adds	r7, #140	@ 0x8c
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd90      	pop	{r4, r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	08006b2c 	.word	0x08006b2c
 8000bb4:	24000094 	.word	0x24000094
 8000bb8:	58020800 	.word	0x58020800
 8000bbc:	24000010 	.word	0x24000010
 8000bc0:	08006af8 	.word	0x08006af8
 8000bc4:	08006b38 	.word	0x08006b38
 8000bc8:	08006b40 	.word	0x08006b40
 8000bcc:	08006b48 	.word	0x08006b48
 8000bd0:	08006b50 	.word	0x08006b50
 8000bd4:	08006b0c 	.word	0x08006b0c

08000bd8 <EXTI15_10_IRQHandler>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void EXTI15_10_IRQHandler(void) {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);  // Calls HAL EXTI handler for PC13
 8000bdc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000be0:	f000 fea9 	bl	8001936 <HAL_GPIO_EXTI_IRQHandler>
}
 8000be4:	bf00      	nop
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <NMI_Handler+0x4>

08000bf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <HardFault_Handler+0x4>

08000bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <MemManage_Handler+0x4>

08000c00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <BusFault_Handler+0x4>

08000c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <UsageFault_Handler+0x4>

08000c10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c22:	bf00      	nop
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c3e:	f000 fac1 	bl	80011c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
	...

08000c48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c50:	4a14      	ldr	r2, [pc, #80]	@ (8000ca4 <_sbrk+0x5c>)
 8000c52:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <_sbrk+0x60>)
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c5c:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <_sbrk+0x64>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d102      	bne.n	8000c6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c64:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <_sbrk+0x64>)
 8000c66:	4a12      	ldr	r2, [pc, #72]	@ (8000cb0 <_sbrk+0x68>)
 8000c68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c6a:	4b10      	ldr	r3, [pc, #64]	@ (8000cac <_sbrk+0x64>)
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d207      	bcs.n	8000c88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c78:	f005 fa9e 	bl	80061b8 <__errno>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	220c      	movs	r2, #12
 8000c80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c82:	f04f 33ff 	mov.w	r3, #4294967295
 8000c86:	e009      	b.n	8000c9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c88:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <_sbrk+0x64>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c8e:	4b07      	ldr	r3, [pc, #28]	@ (8000cac <_sbrk+0x64>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	4a05      	ldr	r2, [pc, #20]	@ (8000cac <_sbrk+0x64>)
 8000c98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	24080000 	.word	0x24080000
 8000ca8:	00000400 	.word	0x00000400
 8000cac:	24000090 	.word	0x24000090
 8000cb0:	24000758 	.word	0x24000758

08000cb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cb8:	4b37      	ldr	r3, [pc, #220]	@ (8000d98 <SystemInit+0xe4>)
 8000cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cbe:	4a36      	ldr	r2, [pc, #216]	@ (8000d98 <SystemInit+0xe4>)
 8000cc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000cc8:	4b34      	ldr	r3, [pc, #208]	@ (8000d9c <SystemInit+0xe8>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f003 030f 	and.w	r3, r3, #15
 8000cd0:	2b06      	cmp	r3, #6
 8000cd2:	d807      	bhi.n	8000ce4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000cd4:	4b31      	ldr	r3, [pc, #196]	@ (8000d9c <SystemInit+0xe8>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f023 030f 	bic.w	r3, r3, #15
 8000cdc:	4a2f      	ldr	r2, [pc, #188]	@ (8000d9c <SystemInit+0xe8>)
 8000cde:	f043 0307 	orr.w	r3, r3, #7
 8000ce2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8000da0 <SystemInit+0xec>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a2d      	ldr	r2, [pc, #180]	@ (8000da0 <SystemInit+0xec>)
 8000cea:	f043 0301 	orr.w	r3, r3, #1
 8000cee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8000da0 <SystemInit+0xec>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8000da0 <SystemInit+0xec>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	4929      	ldr	r1, [pc, #164]	@ (8000da0 <SystemInit+0xec>)
 8000cfc:	4b29      	ldr	r3, [pc, #164]	@ (8000da4 <SystemInit+0xf0>)
 8000cfe:	4013      	ands	r3, r2
 8000d00:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d02:	4b26      	ldr	r3, [pc, #152]	@ (8000d9c <SystemInit+0xe8>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0308 	and.w	r3, r3, #8
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d007      	beq.n	8000d1e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d0e:	4b23      	ldr	r3, [pc, #140]	@ (8000d9c <SystemInit+0xe8>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f023 030f 	bic.w	r3, r3, #15
 8000d16:	4a21      	ldr	r2, [pc, #132]	@ (8000d9c <SystemInit+0xe8>)
 8000d18:	f043 0307 	orr.w	r3, r3, #7
 8000d1c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000d1e:	4b20      	ldr	r3, [pc, #128]	@ (8000da0 <SystemInit+0xec>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000d24:	4b1e      	ldr	r3, [pc, #120]	@ (8000da0 <SystemInit+0xec>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8000da0 <SystemInit+0xec>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d30:	4b1b      	ldr	r3, [pc, #108]	@ (8000da0 <SystemInit+0xec>)
 8000d32:	4a1d      	ldr	r2, [pc, #116]	@ (8000da8 <SystemInit+0xf4>)
 8000d34:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000d36:	4b1a      	ldr	r3, [pc, #104]	@ (8000da0 <SystemInit+0xec>)
 8000d38:	4a1c      	ldr	r2, [pc, #112]	@ (8000dac <SystemInit+0xf8>)
 8000d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d3c:	4b18      	ldr	r3, [pc, #96]	@ (8000da0 <SystemInit+0xec>)
 8000d3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000db0 <SystemInit+0xfc>)
 8000d40:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d42:	4b17      	ldr	r3, [pc, #92]	@ (8000da0 <SystemInit+0xec>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d48:	4b15      	ldr	r3, [pc, #84]	@ (8000da0 <SystemInit+0xec>)
 8000d4a:	4a19      	ldr	r2, [pc, #100]	@ (8000db0 <SystemInit+0xfc>)
 8000d4c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d4e:	4b14      	ldr	r3, [pc, #80]	@ (8000da0 <SystemInit+0xec>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000d54:	4b12      	ldr	r3, [pc, #72]	@ (8000da0 <SystemInit+0xec>)
 8000d56:	4a16      	ldr	r2, [pc, #88]	@ (8000db0 <SystemInit+0xfc>)
 8000d58:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d5a:	4b11      	ldr	r3, [pc, #68]	@ (8000da0 <SystemInit+0xec>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d60:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <SystemInit+0xec>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a0e      	ldr	r2, [pc, #56]	@ (8000da0 <SystemInit+0xec>)
 8000d66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d6a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000da0 <SystemInit+0xec>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000d72:	4b10      	ldr	r3, [pc, #64]	@ (8000db4 <SystemInit+0x100>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <SystemInit+0x104>)
 8000d78:	4013      	ands	r3, r2
 8000d7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000d7e:	d202      	bcs.n	8000d86 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000d80:	4b0e      	ldr	r3, [pc, #56]	@ (8000dbc <SystemInit+0x108>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000d86:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc0 <SystemInit+0x10c>)
 8000d88:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000d8c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000d8e:	bf00      	nop
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	e000ed00 	.word	0xe000ed00
 8000d9c:	52002000 	.word	0x52002000
 8000da0:	58024400 	.word	0x58024400
 8000da4:	eaf6ed7f 	.word	0xeaf6ed7f
 8000da8:	02020200 	.word	0x02020200
 8000dac:	01ff0000 	.word	0x01ff0000
 8000db0:	01010280 	.word	0x01010280
 8000db4:	5c001000 	.word	0x5c001000
 8000db8:	ffff0000 	.word	0xffff0000
 8000dbc:	51008108 	.word	0x51008108
 8000dc0:	52004000 	.word	0x52004000

08000dc4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000dc8:	4b22      	ldr	r3, [pc, #136]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000dca:	4a23      	ldr	r2, [pc, #140]	@ (8000e58 <MX_USART3_UART_Init+0x94>)
 8000dcc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000dce:	4b21      	ldr	r3, [pc, #132]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000dd0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dd4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ddc:	4b1d      	ldr	r3, [pc, #116]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000de2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000de8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000dea:	220c      	movs	r2, #12
 8000dec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dee:	4b19      	ldr	r3, [pc, #100]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df4:	4b17      	ldr	r3, [pc, #92]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dfa:	4b16      	ldr	r3, [pc, #88]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e00:	4b14      	ldr	r3, [pc, #80]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e06:	4b13      	ldr	r3, [pc, #76]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e0c:	4811      	ldr	r0, [pc, #68]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000e0e:	f003 fd39 	bl	8004884 <HAL_UART_Init>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000e18:	f7ff fdfc 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	480d      	ldr	r0, [pc, #52]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000e20:	f004 fdcf 	bl	80059c2 <HAL_UARTEx_SetTxFifoThreshold>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000e2a:	f7ff fdf3 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e2e:	2100      	movs	r1, #0
 8000e30:	4808      	ldr	r0, [pc, #32]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000e32:	f004 fe04 	bl	8005a3e <HAL_UARTEx_SetRxFifoThreshold>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000e3c:	f7ff fdea 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000e40:	4804      	ldr	r0, [pc, #16]	@ (8000e54 <MX_USART3_UART_Init+0x90>)
 8000e42:	f004 fd85 	bl	8005950 <HAL_UARTEx_DisableFifoMode>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000e4c:	f7ff fde2 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	24000094 	.word	0x24000094
 8000e58:	40004800 	.word	0x40004800

08000e5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b0ba      	sub	sp, #232	@ 0xe8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e64:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e74:	f107 0310 	add.w	r3, r7, #16
 8000e78:	22c0      	movs	r2, #192	@ 0xc0
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f005 f993 	bl	80061a8 <memset>
  if(uartHandle->Instance==USART3)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a27      	ldr	r2, [pc, #156]	@ (8000f24 <HAL_UART_MspInit+0xc8>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d146      	bne.n	8000f1a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e8c:	f04f 0202 	mov.w	r2, #2
 8000e90:	f04f 0300 	mov.w	r3, #0
 8000e94:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e9e:	f107 0310 	add.w	r3, r7, #16
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f001 fec2 	bl	8002c2c <HAL_RCCEx_PeriphCLKConfig>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000eae:	f7ff fdb1 	bl	8000a14 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000eb2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f28 <HAL_UART_MspInit+0xcc>)
 8000eb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8000f28 <HAL_UART_MspInit+0xcc>)
 8000eba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ebe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000ec2:	4b19      	ldr	r3, [pc, #100]	@ (8000f28 <HAL_UART_MspInit+0xcc>)
 8000ec4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ec8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ed0:	4b15      	ldr	r3, [pc, #84]	@ (8000f28 <HAL_UART_MspInit+0xcc>)
 8000ed2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed6:	4a14      	ldr	r2, [pc, #80]	@ (8000f28 <HAL_UART_MspInit+0xcc>)
 8000ed8:	f043 0308 	orr.w	r3, r3, #8
 8000edc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee0:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <HAL_UART_MspInit+0xcc>)
 8000ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee6:	f003 0308 	and.w	r3, r3, #8
 8000eea:	60bb      	str	r3, [r7, #8]
 8000eec:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000eee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ef2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2300      	movs	r3, #0
 8000f04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f08:	2307      	movs	r3, #7
 8000f0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f0e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f12:	4619      	mov	r1, r3
 8000f14:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <HAL_UART_MspInit+0xd0>)
 8000f16:	f000 fb2d 	bl	8001574 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f1a:	bf00      	nop
 8000f1c:	37e8      	adds	r7, #232	@ 0xe8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40004800 	.word	0x40004800
 8000f28:	58024400 	.word	0x58024400
 8000f2c:	58020c00 	.word	0x58020c00

08000f30 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000f34:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f36:	4a16      	ldr	r2, [pc, #88]	@ (8000f90 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000f38:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8000f3a:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f3c:	2209      	movs	r2, #9
 8000f3e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000f40:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f42:	2202      	movs	r2, #2
 8000f44:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000f46:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f4e:	2202      	movs	r2, #2
 8000f50:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000f52:	4b0e      	ldr	r3, [pc, #56]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000f58:	4b0c      	ldr	r3, [pc, #48]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000f64:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000f6a:	4b08      	ldr	r3, [pc, #32]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000f70:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000f76:	4805      	ldr	r0, [pc, #20]	@ (8000f8c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f78:	f000 fcf7 	bl	800196a <HAL_PCD_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000f82:	f7ff fd47 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	24000128 	.word	0x24000128
 8000f90:	40080000 	.word	0x40080000

08000f94 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b0ba      	sub	sp, #232	@ 0xe8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fac:	f107 0310 	add.w	r3, r7, #16
 8000fb0:	22c0      	movs	r2, #192	@ 0xc0
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f005 f8f7 	bl	80061a8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a30      	ldr	r2, [pc, #192]	@ (8001080 <HAL_PCD_MspInit+0xec>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d159      	bne.n	8001078 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000fc4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000fc8:	f04f 0300 	mov.w	r3, #0
 8000fcc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000fd0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8000fd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fd8:	f107 0310 	add.w	r3, r7, #16
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f001 fe25 	bl	8002c2c <HAL_RCCEx_PeriphCLKConfig>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8000fe8:	f7ff fd14 	bl	8000a14 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000fec:	f000 fe28 	bl	8001c40 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff0:	4b24      	ldr	r3, [pc, #144]	@ (8001084 <HAL_PCD_MspInit+0xf0>)
 8000ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff6:	4a23      	ldr	r2, [pc, #140]	@ (8001084 <HAL_PCD_MspInit+0xf0>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001000:	4b20      	ldr	r3, [pc, #128]	@ (8001084 <HAL_PCD_MspInit+0xf0>)
 8001002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800100e:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001012:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001016:	2302      	movs	r3, #2
 8001018:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001022:	2300      	movs	r3, #0
 8001024:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001028:	230a      	movs	r3, #10
 800102a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001032:	4619      	mov	r1, r3
 8001034:	4814      	ldr	r0, [pc, #80]	@ (8001088 <HAL_PCD_MspInit+0xf4>)
 8001036:	f000 fa9d 	bl	8001574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800103a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800103e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001042:	2300      	movs	r3, #0
 8001044:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001052:	4619      	mov	r1, r3
 8001054:	480c      	ldr	r0, [pc, #48]	@ (8001088 <HAL_PCD_MspInit+0xf4>)
 8001056:	f000 fa8d 	bl	8001574 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800105a:	4b0a      	ldr	r3, [pc, #40]	@ (8001084 <HAL_PCD_MspInit+0xf0>)
 800105c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001060:	4a08      	ldr	r2, [pc, #32]	@ (8001084 <HAL_PCD_MspInit+0xf0>)
 8001062:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001066:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <HAL_PCD_MspInit+0xf0>)
 800106c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001070:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001074:	60bb      	str	r3, [r7, #8]
 8001076:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001078:	bf00      	nop
 800107a:	37e8      	adds	r7, #232	@ 0xe8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	40080000 	.word	0x40080000
 8001084:	58024400 	.word	0x58024400
 8001088:	58020000 	.word	0x58020000

0800108c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800108c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010c4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001090:	f7ff fe10 	bl	8000cb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001094:	480c      	ldr	r0, [pc, #48]	@ (80010c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001096:	490d      	ldr	r1, [pc, #52]	@ (80010cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001098:	4a0d      	ldr	r2, [pc, #52]	@ (80010d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800109a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800109c:	e002      	b.n	80010a4 <LoopCopyDataInit>

0800109e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800109e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010a2:	3304      	adds	r3, #4

080010a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010a8:	d3f9      	bcc.n	800109e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010aa:	4a0a      	ldr	r2, [pc, #40]	@ (80010d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010ac:	4c0a      	ldr	r4, [pc, #40]	@ (80010d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010b0:	e001      	b.n	80010b6 <LoopFillZerobss>

080010b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010b4:	3204      	adds	r2, #4

080010b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010b8:	d3fb      	bcc.n	80010b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010ba:	f005 f883 	bl	80061c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010be:	f7ff fbc9 	bl	8000854 <main>
  bx  lr
 80010c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010c4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80010c8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80010cc:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 80010d0:	08006bd4 	.word	0x08006bd4
  ldr r2, =_sbss
 80010d4:	24000074 	.word	0x24000074
  ldr r4, =_ebss
 80010d8:	24000758 	.word	0x24000758

080010dc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010dc:	e7fe      	b.n	80010dc <ADC3_IRQHandler>
	...

080010e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010e6:	2003      	movs	r0, #3
 80010e8:	f000 f98c 	bl	8001404 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80010ec:	f001 fbc8 	bl	8002880 <HAL_RCC_GetSysClockFreq>
 80010f0:	4602      	mov	r2, r0
 80010f2:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <HAL_Init+0x68>)
 80010f4:	699b      	ldr	r3, [r3, #24]
 80010f6:	0a1b      	lsrs	r3, r3, #8
 80010f8:	f003 030f 	and.w	r3, r3, #15
 80010fc:	4913      	ldr	r1, [pc, #76]	@ (800114c <HAL_Init+0x6c>)
 80010fe:	5ccb      	ldrb	r3, [r1, r3]
 8001100:	f003 031f 	and.w	r3, r3, #31
 8001104:	fa22 f303 	lsr.w	r3, r2, r3
 8001108:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800110a:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <HAL_Init+0x68>)
 800110c:	699b      	ldr	r3, [r3, #24]
 800110e:	f003 030f 	and.w	r3, r3, #15
 8001112:	4a0e      	ldr	r2, [pc, #56]	@ (800114c <HAL_Init+0x6c>)
 8001114:	5cd3      	ldrb	r3, [r2, r3]
 8001116:	f003 031f 	and.w	r3, r3, #31
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	fa22 f303 	lsr.w	r3, r2, r3
 8001120:	4a0b      	ldr	r2, [pc, #44]	@ (8001150 <HAL_Init+0x70>)
 8001122:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001124:	4a0b      	ldr	r2, [pc, #44]	@ (8001154 <HAL_Init+0x74>)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800112a:	200f      	movs	r0, #15
 800112c:	f000 f814 	bl	8001158 <HAL_InitTick>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e002      	b.n	8001140 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800113a:	f7ff fc71 	bl	8000a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800113e:	2300      	movs	r3, #0
}
 8001140:	4618      	mov	r0, r3
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	58024400 	.word	0x58024400
 800114c:	08006b58 	.word	0x08006b58
 8001150:	24000018 	.word	0x24000018
 8001154:	24000014 	.word	0x24000014

08001158 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001160:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <HAL_InitTick+0x60>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d101      	bne.n	800116c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001168:	2301      	movs	r3, #1
 800116a:	e021      	b.n	80011b0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800116c:	4b13      	ldr	r3, [pc, #76]	@ (80011bc <HAL_InitTick+0x64>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <HAL_InitTick+0x60>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	4619      	mov	r1, r3
 8001176:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800117a:	fbb3 f3f1 	udiv	r3, r3, r1
 800117e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001182:	4618      	mov	r0, r3
 8001184:	f000 f971 	bl	800146a <HAL_SYSTICK_Config>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e00e      	b.n	80011b0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2b0f      	cmp	r3, #15
 8001196:	d80a      	bhi.n	80011ae <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001198:	2200      	movs	r2, #0
 800119a:	6879      	ldr	r1, [r7, #4]
 800119c:	f04f 30ff 	mov.w	r0, #4294967295
 80011a0:	f000 f93b 	bl	800141a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011a4:	4a06      	ldr	r2, [pc, #24]	@ (80011c0 <HAL_InitTick+0x68>)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011aa:	2300      	movs	r3, #0
 80011ac:	e000      	b.n	80011b0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	24000020 	.word	0x24000020
 80011bc:	24000014 	.word	0x24000014
 80011c0:	2400001c 	.word	0x2400001c

080011c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011c8:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <HAL_IncTick+0x20>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	461a      	mov	r2, r3
 80011ce:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <HAL_IncTick+0x24>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	4a04      	ldr	r2, [pc, #16]	@ (80011e8 <HAL_IncTick+0x24>)
 80011d6:	6013      	str	r3, [r2, #0]
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	24000020 	.word	0x24000020
 80011e8:	2400060c 	.word	0x2400060c

080011ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  return uwTick;
 80011f0:	4b03      	ldr	r3, [pc, #12]	@ (8001200 <HAL_GetTick+0x14>)
 80011f2:	681b      	ldr	r3, [r3, #0]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	2400060c 	.word	0x2400060c

08001204 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800120c:	f7ff ffee 	bl	80011ec <HAL_GetTick>
 8001210:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800121c:	d005      	beq.n	800122a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800121e:	4b0a      	ldr	r3, [pc, #40]	@ (8001248 <HAL_Delay+0x44>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	461a      	mov	r2, r3
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	4413      	add	r3, r2
 8001228:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800122a:	bf00      	nop
 800122c:	f7ff ffde 	bl	80011ec <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	68fa      	ldr	r2, [r7, #12]
 8001238:	429a      	cmp	r2, r3
 800123a:	d8f7      	bhi.n	800122c <HAL_Delay+0x28>
  {
  }
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	24000020 	.word	0x24000020

0800124c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001250:	4b03      	ldr	r3, [pc, #12]	@ (8001260 <HAL_GetREVID+0x14>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	0c1b      	lsrs	r3, r3, #16
}
 8001256:	4618      	mov	r0, r3
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	5c001000 	.word	0x5c001000

08001264 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f003 0307 	and.w	r3, r3, #7
 8001272:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001274:	4b0b      	ldr	r3, [pc, #44]	@ (80012a4 <__NVIC_SetPriorityGrouping+0x40>)
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800127a:	68ba      	ldr	r2, [r7, #8]
 800127c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001280:	4013      	ands	r3, r2
 8001282:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800128c:	4b06      	ldr	r3, [pc, #24]	@ (80012a8 <__NVIC_SetPriorityGrouping+0x44>)
 800128e:	4313      	orrs	r3, r2
 8001290:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001292:	4a04      	ldr	r2, [pc, #16]	@ (80012a4 <__NVIC_SetPriorityGrouping+0x40>)
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	60d3      	str	r3, [r2, #12]
}
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	e000ed00 	.word	0xe000ed00
 80012a8:	05fa0000 	.word	0x05fa0000

080012ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012b0:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <__NVIC_GetPriorityGrouping+0x18>)
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	0a1b      	lsrs	r3, r3, #8
 80012b6:	f003 0307 	and.w	r3, r3, #7
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	e000ed00 	.word	0xe000ed00

080012c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80012d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	db0b      	blt.n	80012f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012da:	88fb      	ldrh	r3, [r7, #6]
 80012dc:	f003 021f 	and.w	r2, r3, #31
 80012e0:	4907      	ldr	r1, [pc, #28]	@ (8001300 <__NVIC_EnableIRQ+0x38>)
 80012e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012e6:	095b      	lsrs	r3, r3, #5
 80012e8:	2001      	movs	r0, #1
 80012ea:	fa00 f202 	lsl.w	r2, r0, r2
 80012ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	e000e100 	.word	0xe000e100

08001304 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	6039      	str	r1, [r7, #0]
 800130e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001310:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001314:	2b00      	cmp	r3, #0
 8001316:	db0a      	blt.n	800132e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	b2da      	uxtb	r2, r3
 800131c:	490c      	ldr	r1, [pc, #48]	@ (8001350 <__NVIC_SetPriority+0x4c>)
 800131e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001322:	0112      	lsls	r2, r2, #4
 8001324:	b2d2      	uxtb	r2, r2
 8001326:	440b      	add	r3, r1
 8001328:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800132c:	e00a      	b.n	8001344 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	b2da      	uxtb	r2, r3
 8001332:	4908      	ldr	r1, [pc, #32]	@ (8001354 <__NVIC_SetPriority+0x50>)
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	f003 030f 	and.w	r3, r3, #15
 800133a:	3b04      	subs	r3, #4
 800133c:	0112      	lsls	r2, r2, #4
 800133e:	b2d2      	uxtb	r2, r2
 8001340:	440b      	add	r3, r1
 8001342:	761a      	strb	r2, [r3, #24]
}
 8001344:	bf00      	nop
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	e000e100 	.word	0xe000e100
 8001354:	e000ed00 	.word	0xe000ed00

08001358 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001358:	b480      	push	{r7}
 800135a:	b089      	sub	sp, #36	@ 0x24
 800135c:	af00      	add	r7, sp, #0
 800135e:	60f8      	str	r0, [r7, #12]
 8001360:	60b9      	str	r1, [r7, #8]
 8001362:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	f1c3 0307 	rsb	r3, r3, #7
 8001372:	2b04      	cmp	r3, #4
 8001374:	bf28      	it	cs
 8001376:	2304      	movcs	r3, #4
 8001378:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3304      	adds	r3, #4
 800137e:	2b06      	cmp	r3, #6
 8001380:	d902      	bls.n	8001388 <NVIC_EncodePriority+0x30>
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	3b03      	subs	r3, #3
 8001386:	e000      	b.n	800138a <NVIC_EncodePriority+0x32>
 8001388:	2300      	movs	r3, #0
 800138a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800138c:	f04f 32ff 	mov.w	r2, #4294967295
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	43da      	mvns	r2, r3
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	401a      	ands	r2, r3
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013a0:	f04f 31ff 	mov.w	r1, #4294967295
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	fa01 f303 	lsl.w	r3, r1, r3
 80013aa:	43d9      	mvns	r1, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b0:	4313      	orrs	r3, r2
         );
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3724      	adds	r7, #36	@ 0x24
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
	...

080013c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	3b01      	subs	r3, #1
 80013cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013d0:	d301      	bcc.n	80013d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013d2:	2301      	movs	r3, #1
 80013d4:	e00f      	b.n	80013f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001400 <SysTick_Config+0x40>)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3b01      	subs	r3, #1
 80013dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013de:	210f      	movs	r1, #15
 80013e0:	f04f 30ff 	mov.w	r0, #4294967295
 80013e4:	f7ff ff8e 	bl	8001304 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013e8:	4b05      	ldr	r3, [pc, #20]	@ (8001400 <SysTick_Config+0x40>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ee:	4b04      	ldr	r3, [pc, #16]	@ (8001400 <SysTick_Config+0x40>)
 80013f0:	2207      	movs	r2, #7
 80013f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	e000e010 	.word	0xe000e010

08001404 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff ff29 	bl	8001264 <__NVIC_SetPriorityGrouping>
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b086      	sub	sp, #24
 800141e:	af00      	add	r7, sp, #0
 8001420:	4603      	mov	r3, r0
 8001422:	60b9      	str	r1, [r7, #8]
 8001424:	607a      	str	r2, [r7, #4]
 8001426:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001428:	f7ff ff40 	bl	80012ac <__NVIC_GetPriorityGrouping>
 800142c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	68b9      	ldr	r1, [r7, #8]
 8001432:	6978      	ldr	r0, [r7, #20]
 8001434:	f7ff ff90 	bl	8001358 <NVIC_EncodePriority>
 8001438:	4602      	mov	r2, r0
 800143a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800143e:	4611      	mov	r1, r2
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff ff5f 	bl	8001304 <__NVIC_SetPriority>
}
 8001446:	bf00      	nop
 8001448:	3718      	adds	r7, #24
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	4603      	mov	r3, r0
 8001456:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001458:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff ff33 	bl	80012c8 <__NVIC_EnableIRQ>
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800146a:	b580      	push	{r7, lr}
 800146c:	b082      	sub	sp, #8
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f7ff ffa4 	bl	80013c0 <SysTick_Config>
 8001478:	4603      	mov	r3, r0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
	...

08001484 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001488:	f3bf 8f5f 	dmb	sy
}
 800148c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800148e:	4b07      	ldr	r3, [pc, #28]	@ (80014ac <HAL_MPU_Disable+0x28>)
 8001490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001492:	4a06      	ldr	r2, [pc, #24]	@ (80014ac <HAL_MPU_Disable+0x28>)
 8001494:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001498:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800149a:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <HAL_MPU_Disable+0x2c>)
 800149c:	2200      	movs	r2, #0
 800149e:	605a      	str	r2, [r3, #4]
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	e000ed00 	.word	0xe000ed00
 80014b0:	e000ed90 	.word	0xe000ed90

080014b4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80014bc:	4a0b      	ldr	r2, [pc, #44]	@ (80014ec <HAL_MPU_Enable+0x38>)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80014c6:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <HAL_MPU_Enable+0x3c>)
 80014c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ca:	4a09      	ldr	r2, [pc, #36]	@ (80014f0 <HAL_MPU_Enable+0x3c>)
 80014cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80014d2:	f3bf 8f4f 	dsb	sy
}
 80014d6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80014d8:	f3bf 8f6f 	isb	sy
}
 80014dc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80014de:	bf00      	nop
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	e000ed90 	.word	0xe000ed90
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	785a      	ldrb	r2, [r3, #1]
 8001500:	4b1b      	ldr	r3, [pc, #108]	@ (8001570 <HAL_MPU_ConfigRegion+0x7c>)
 8001502:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001504:	4b1a      	ldr	r3, [pc, #104]	@ (8001570 <HAL_MPU_ConfigRegion+0x7c>)
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	4a19      	ldr	r2, [pc, #100]	@ (8001570 <HAL_MPU_ConfigRegion+0x7c>)
 800150a:	f023 0301 	bic.w	r3, r3, #1
 800150e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001510:	4a17      	ldr	r2, [pc, #92]	@ (8001570 <HAL_MPU_ConfigRegion+0x7c>)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7b1b      	ldrb	r3, [r3, #12]
 800151c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	7adb      	ldrb	r3, [r3, #11]
 8001522:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001524:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	7a9b      	ldrb	r3, [r3, #10]
 800152a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800152c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	7b5b      	ldrb	r3, [r3, #13]
 8001532:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001534:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	7b9b      	ldrb	r3, [r3, #14]
 800153a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800153c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	7bdb      	ldrb	r3, [r3, #15]
 8001542:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001544:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	7a5b      	ldrb	r3, [r3, #9]
 800154a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800154c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	7a1b      	ldrb	r3, [r3, #8]
 8001552:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001554:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	7812      	ldrb	r2, [r2, #0]
 800155a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800155c:	4a04      	ldr	r2, [pc, #16]	@ (8001570 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800155e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001560:	6113      	str	r3, [r2, #16]
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000ed90 	.word	0xe000ed90

08001574 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001574:	b480      	push	{r7}
 8001576:	b089      	sub	sp, #36	@ 0x24
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800157e:	2300      	movs	r3, #0
 8001580:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001582:	4b89      	ldr	r3, [pc, #548]	@ (80017a8 <HAL_GPIO_Init+0x234>)
 8001584:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001586:	e194      	b.n	80018b2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	2101      	movs	r1, #1
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	fa01 f303 	lsl.w	r3, r1, r3
 8001594:	4013      	ands	r3, r2
 8001596:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	2b00      	cmp	r3, #0
 800159c:	f000 8186 	beq.w	80018ac <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f003 0303 	and.w	r3, r3, #3
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d005      	beq.n	80015b8 <HAL_GPIO_Init+0x44>
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f003 0303 	and.w	r3, r3, #3
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d130      	bne.n	800161a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	2203      	movs	r2, #3
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	4013      	ands	r3, r2
 80015ce:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	68da      	ldr	r2, [r3, #12]
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	4313      	orrs	r3, r2
 80015e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015ee:	2201      	movs	r2, #1
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	43db      	mvns	r3, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4013      	ands	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	091b      	lsrs	r3, r3, #4
 8001604:	f003 0201 	and.w	r2, r3, #1
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	fa02 f303 	lsl.w	r3, r2, r3
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	4313      	orrs	r3, r2
 8001612:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f003 0303 	and.w	r3, r3, #3
 8001622:	2b03      	cmp	r3, #3
 8001624:	d017      	beq.n	8001656 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	2203      	movs	r2, #3
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	43db      	mvns	r3, r3
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	4013      	ands	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4313      	orrs	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	f003 0303 	and.w	r3, r3, #3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d123      	bne.n	80016aa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	08da      	lsrs	r2, r3, #3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3208      	adds	r2, #8
 800166a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800166e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	f003 0307 	and.w	r3, r3, #7
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	220f      	movs	r2, #15
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43db      	mvns	r3, r3
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	4013      	ands	r3, r2
 8001684:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	691a      	ldr	r2, [r3, #16]
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	f003 0307 	and.w	r3, r3, #7
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	4313      	orrs	r3, r2
 800169a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	08da      	lsrs	r2, r3, #3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3208      	adds	r2, #8
 80016a4:	69b9      	ldr	r1, [r7, #24]
 80016a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	2203      	movs	r2, #3
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	43db      	mvns	r3, r3
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	4013      	ands	r3, r2
 80016c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 0203 	and.w	r2, r3, #3
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	69ba      	ldr	r2, [r7, #24]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 80e0 	beq.w	80018ac <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ec:	4b2f      	ldr	r3, [pc, #188]	@ (80017ac <HAL_GPIO_Init+0x238>)
 80016ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016f2:	4a2e      	ldr	r2, [pc, #184]	@ (80017ac <HAL_GPIO_Init+0x238>)
 80016f4:	f043 0302 	orr.w	r3, r3, #2
 80016f8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80016fc:	4b2b      	ldr	r3, [pc, #172]	@ (80017ac <HAL_GPIO_Init+0x238>)
 80016fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800170a:	4a29      	ldr	r2, [pc, #164]	@ (80017b0 <HAL_GPIO_Init+0x23c>)
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	089b      	lsrs	r3, r3, #2
 8001710:	3302      	adds	r3, #2
 8001712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001716:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	f003 0303 	and.w	r3, r3, #3
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	220f      	movs	r2, #15
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43db      	mvns	r3, r3
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	4013      	ands	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a20      	ldr	r2, [pc, #128]	@ (80017b4 <HAL_GPIO_Init+0x240>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d052      	beq.n	80017dc <HAL_GPIO_Init+0x268>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a1f      	ldr	r2, [pc, #124]	@ (80017b8 <HAL_GPIO_Init+0x244>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d031      	beq.n	80017a2 <HAL_GPIO_Init+0x22e>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a1e      	ldr	r2, [pc, #120]	@ (80017bc <HAL_GPIO_Init+0x248>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d02b      	beq.n	800179e <HAL_GPIO_Init+0x22a>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a1d      	ldr	r2, [pc, #116]	@ (80017c0 <HAL_GPIO_Init+0x24c>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d025      	beq.n	800179a <HAL_GPIO_Init+0x226>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4a1c      	ldr	r2, [pc, #112]	@ (80017c4 <HAL_GPIO_Init+0x250>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d01f      	beq.n	8001796 <HAL_GPIO_Init+0x222>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a1b      	ldr	r2, [pc, #108]	@ (80017c8 <HAL_GPIO_Init+0x254>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d019      	beq.n	8001792 <HAL_GPIO_Init+0x21e>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a1a      	ldr	r2, [pc, #104]	@ (80017cc <HAL_GPIO_Init+0x258>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d013      	beq.n	800178e <HAL_GPIO_Init+0x21a>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a19      	ldr	r2, [pc, #100]	@ (80017d0 <HAL_GPIO_Init+0x25c>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d00d      	beq.n	800178a <HAL_GPIO_Init+0x216>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4a18      	ldr	r2, [pc, #96]	@ (80017d4 <HAL_GPIO_Init+0x260>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d007      	beq.n	8001786 <HAL_GPIO_Init+0x212>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4a17      	ldr	r2, [pc, #92]	@ (80017d8 <HAL_GPIO_Init+0x264>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d101      	bne.n	8001782 <HAL_GPIO_Init+0x20e>
 800177e:	2309      	movs	r3, #9
 8001780:	e02d      	b.n	80017de <HAL_GPIO_Init+0x26a>
 8001782:	230a      	movs	r3, #10
 8001784:	e02b      	b.n	80017de <HAL_GPIO_Init+0x26a>
 8001786:	2308      	movs	r3, #8
 8001788:	e029      	b.n	80017de <HAL_GPIO_Init+0x26a>
 800178a:	2307      	movs	r3, #7
 800178c:	e027      	b.n	80017de <HAL_GPIO_Init+0x26a>
 800178e:	2306      	movs	r3, #6
 8001790:	e025      	b.n	80017de <HAL_GPIO_Init+0x26a>
 8001792:	2305      	movs	r3, #5
 8001794:	e023      	b.n	80017de <HAL_GPIO_Init+0x26a>
 8001796:	2304      	movs	r3, #4
 8001798:	e021      	b.n	80017de <HAL_GPIO_Init+0x26a>
 800179a:	2303      	movs	r3, #3
 800179c:	e01f      	b.n	80017de <HAL_GPIO_Init+0x26a>
 800179e:	2302      	movs	r3, #2
 80017a0:	e01d      	b.n	80017de <HAL_GPIO_Init+0x26a>
 80017a2:	2301      	movs	r3, #1
 80017a4:	e01b      	b.n	80017de <HAL_GPIO_Init+0x26a>
 80017a6:	bf00      	nop
 80017a8:	58000080 	.word	0x58000080
 80017ac:	58024400 	.word	0x58024400
 80017b0:	58000400 	.word	0x58000400
 80017b4:	58020000 	.word	0x58020000
 80017b8:	58020400 	.word	0x58020400
 80017bc:	58020800 	.word	0x58020800
 80017c0:	58020c00 	.word	0x58020c00
 80017c4:	58021000 	.word	0x58021000
 80017c8:	58021400 	.word	0x58021400
 80017cc:	58021800 	.word	0x58021800
 80017d0:	58021c00 	.word	0x58021c00
 80017d4:	58022000 	.word	0x58022000
 80017d8:	58022400 	.word	0x58022400
 80017dc:	2300      	movs	r3, #0
 80017de:	69fa      	ldr	r2, [r7, #28]
 80017e0:	f002 0203 	and.w	r2, r2, #3
 80017e4:	0092      	lsls	r2, r2, #2
 80017e6:	4093      	lsls	r3, r2
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017ee:	4938      	ldr	r1, [pc, #224]	@ (80018d0 <HAL_GPIO_Init+0x35c>)
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	089b      	lsrs	r3, r3, #2
 80017f4:	3302      	adds	r3, #2
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80017fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	43db      	mvns	r3, r3
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	4013      	ands	r3, r2
 800180c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d003      	beq.n	8001822 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	4313      	orrs	r3, r2
 8001820:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001822:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800182a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	43db      	mvns	r3, r3
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	4013      	ands	r3, r2
 800183a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d003      	beq.n	8001850 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	4313      	orrs	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001850:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	43db      	mvns	r3, r3
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4013      	ands	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d003      	beq.n	800187c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	4313      	orrs	r3, r2
 800187a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	43db      	mvns	r3, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4013      	ands	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	3301      	adds	r3, #1
 80018b0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	fa22 f303 	lsr.w	r3, r2, r3
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f47f ae63 	bne.w	8001588 <HAL_GPIO_Init+0x14>
  }
}
 80018c2:	bf00      	nop
 80018c4:	bf00      	nop
 80018c6:	3724      	adds	r7, #36	@ 0x24
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	58000400 	.word	0x58000400

080018d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	691a      	ldr	r2, [r3, #16]
 80018e4:	887b      	ldrh	r3, [r7, #2]
 80018e6:	4013      	ands	r3, r2
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d002      	beq.n	80018f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018ec:	2301      	movs	r3, #1
 80018ee:	73fb      	strb	r3, [r7, #15]
 80018f0:	e001      	b.n	80018f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018f2:	2300      	movs	r3, #0
 80018f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3714      	adds	r7, #20
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	460b      	mov	r3, r1
 800190e:	807b      	strh	r3, [r7, #2]
 8001910:	4613      	mov	r3, r2
 8001912:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001914:	787b      	ldrb	r3, [r7, #1]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d003      	beq.n	8001922 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800191a:	887a      	ldrh	r2, [r7, #2]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001920:	e003      	b.n	800192a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001922:	887b      	ldrh	r3, [r7, #2]
 8001924:	041a      	lsls	r2, r3, #16
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	619a      	str	r2, [r3, #24]
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	4603      	mov	r3, r0
 800193e:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8001940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001944:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001948:	88fb      	ldrh	r3, [r7, #6]
 800194a:	4013      	ands	r3, r2
 800194c:	2b00      	cmp	r3, #0
 800194e:	d008      	beq.n	8001962 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001950:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001954:	88fb      	ldrh	r3, [r7, #6]
 8001956:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800195a:	88fb      	ldrh	r3, [r7, #6]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff f879 	bl	8000a54 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b086      	sub	sp, #24
 800196e:	af02      	add	r7, sp, #8
 8001970:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d101      	bne.n	800197c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e0fe      	b.n	8001b7a <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b00      	cmp	r3, #0
 8001986:	d106      	bne.n	8001996 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f7ff faff 	bl	8000f94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2203      	movs	r2, #3
 800199a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f004 f94a 	bl	8005c3c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6818      	ldr	r0, [r3, #0]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	7c1a      	ldrb	r2, [r3, #16]
 80019b0:	f88d 2000 	strb.w	r2, [sp]
 80019b4:	3304      	adds	r3, #4
 80019b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019b8:	f004 f8ce 	bl	8005b58 <USB_CoreInit>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d005      	beq.n	80019ce <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2202      	movs	r2, #2
 80019c6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e0d5      	b.n	8001b7a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2100      	movs	r1, #0
 80019d4:	4618      	mov	r0, r3
 80019d6:	f004 f942 	bl	8005c5e <USB_SetCurrentMode>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d005      	beq.n	80019ec <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2202      	movs	r2, #2
 80019e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e0c6      	b.n	8001b7a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019ec:	2300      	movs	r3, #0
 80019ee:	73fb      	strb	r3, [r7, #15]
 80019f0:	e04a      	b.n	8001a88 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80019f2:	7bfa      	ldrb	r2, [r7, #15]
 80019f4:	6879      	ldr	r1, [r7, #4]
 80019f6:	4613      	mov	r3, r2
 80019f8:	00db      	lsls	r3, r3, #3
 80019fa:	4413      	add	r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	440b      	add	r3, r1
 8001a00:	3315      	adds	r3, #21
 8001a02:	2201      	movs	r2, #1
 8001a04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a06:	7bfa      	ldrb	r2, [r7, #15]
 8001a08:	6879      	ldr	r1, [r7, #4]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	4413      	add	r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	440b      	add	r3, r1
 8001a14:	3314      	adds	r3, #20
 8001a16:	7bfa      	ldrb	r2, [r7, #15]
 8001a18:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a1a:	7bfa      	ldrb	r2, [r7, #15]
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
 8001a1e:	b298      	uxth	r0, r3
 8001a20:	6879      	ldr	r1, [r7, #4]
 8001a22:	4613      	mov	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	4413      	add	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	440b      	add	r3, r1
 8001a2c:	332e      	adds	r3, #46	@ 0x2e
 8001a2e:	4602      	mov	r2, r0
 8001a30:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a32:	7bfa      	ldrb	r2, [r7, #15]
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	4413      	add	r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	440b      	add	r3, r1
 8001a40:	3318      	adds	r3, #24
 8001a42:	2200      	movs	r2, #0
 8001a44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a46:	7bfa      	ldrb	r2, [r7, #15]
 8001a48:	6879      	ldr	r1, [r7, #4]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	4413      	add	r3, r2
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	440b      	add	r3, r1
 8001a54:	331c      	adds	r3, #28
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a5a:	7bfa      	ldrb	r2, [r7, #15]
 8001a5c:	6879      	ldr	r1, [r7, #4]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	00db      	lsls	r3, r3, #3
 8001a62:	4413      	add	r3, r2
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	440b      	add	r3, r1
 8001a68:	3320      	adds	r3, #32
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a6e:	7bfa      	ldrb	r2, [r7, #15]
 8001a70:	6879      	ldr	r1, [r7, #4]
 8001a72:	4613      	mov	r3, r2
 8001a74:	00db      	lsls	r3, r3, #3
 8001a76:	4413      	add	r3, r2
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	440b      	add	r3, r1
 8001a7c:	3324      	adds	r3, #36	@ 0x24
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	3301      	adds	r3, #1
 8001a86:	73fb      	strb	r3, [r7, #15]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	791b      	ldrb	r3, [r3, #4]
 8001a8c:	7bfa      	ldrb	r2, [r7, #15]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d3af      	bcc.n	80019f2 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a92:	2300      	movs	r3, #0
 8001a94:	73fb      	strb	r3, [r7, #15]
 8001a96:	e044      	b.n	8001b22 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a98:	7bfa      	ldrb	r2, [r7, #15]
 8001a9a:	6879      	ldr	r1, [r7, #4]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	00db      	lsls	r3, r3, #3
 8001aa0:	4413      	add	r3, r2
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001aaa:	2200      	movs	r2, #0
 8001aac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001aae:	7bfa      	ldrb	r2, [r7, #15]
 8001ab0:	6879      	ldr	r1, [r7, #4]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	00db      	lsls	r3, r3, #3
 8001ab6:	4413      	add	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	440b      	add	r3, r1
 8001abc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001ac0:	7bfa      	ldrb	r2, [r7, #15]
 8001ac2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ac4:	7bfa      	ldrb	r2, [r7, #15]
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	00db      	lsls	r3, r3, #3
 8001acc:	4413      	add	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ada:	7bfa      	ldrb	r2, [r7, #15]
 8001adc:	6879      	ldr	r1, [r7, #4]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	4413      	add	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001af0:	7bfa      	ldrb	r2, [r7, #15]
 8001af2:	6879      	ldr	r1, [r7, #4]
 8001af4:	4613      	mov	r3, r2
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	4413      	add	r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	440b      	add	r3, r1
 8001afe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b06:	7bfa      	ldrb	r2, [r7, #15]
 8001b08:	6879      	ldr	r1, [r7, #4]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	4413      	add	r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	440b      	add	r3, r1
 8001b14:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	73fb      	strb	r3, [r7, #15]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	791b      	ldrb	r3, [r3, #4]
 8001b26:	7bfa      	ldrb	r2, [r7, #15]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d3b5      	bcc.n	8001a98 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6818      	ldr	r0, [r3, #0]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	7c1a      	ldrb	r2, [r3, #16]
 8001b34:	f88d 2000 	strb.w	r2, [sp]
 8001b38:	3304      	adds	r3, #4
 8001b3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b3c:	f004 f8dc 	bl	8005cf8 <USB_DevInit>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d005      	beq.n	8001b52 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2202      	movs	r2, #2
 8001b4a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e013      	b.n	8001b7a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2200      	movs	r2, #0
 8001b56:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	7b1b      	ldrb	r3, [r3, #12]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d102      	bne.n	8001b6e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 f80b 	bl	8001b84 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f004 fa97 	bl	80060a6 <USB_DevDisconnect>

  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2201      	movs	r2, #1
 8001b96:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001bb2:	4b05      	ldr	r3, [pc, #20]	@ (8001bc8 <HAL_PCDEx_ActivateLPM+0x44>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	10000003 	.word	0x10000003

08001bcc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001bd4:	4b19      	ldr	r3, [pc, #100]	@ (8001c3c <HAL_PWREx_ConfigSupply+0x70>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	f003 0304 	and.w	r3, r3, #4
 8001bdc:	2b04      	cmp	r3, #4
 8001bde:	d00a      	beq.n	8001bf6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001be0:	4b16      	ldr	r3, [pc, #88]	@ (8001c3c <HAL_PWREx_ConfigSupply+0x70>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	f003 0307 	and.w	r3, r3, #7
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d001      	beq.n	8001bf2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e01f      	b.n	8001c32 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	e01d      	b.n	8001c32 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001bf6:	4b11      	ldr	r3, [pc, #68]	@ (8001c3c <HAL_PWREx_ConfigSupply+0x70>)
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	f023 0207 	bic.w	r2, r3, #7
 8001bfe:	490f      	ldr	r1, [pc, #60]	@ (8001c3c <HAL_PWREx_ConfigSupply+0x70>)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001c06:	f7ff faf1 	bl	80011ec <HAL_GetTick>
 8001c0a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c0c:	e009      	b.n	8001c22 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001c0e:	f7ff faed 	bl	80011ec <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c1c:	d901      	bls.n	8001c22 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e007      	b.n	8001c32 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c22:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <HAL_PWREx_ConfigSupply+0x70>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c2e:	d1ee      	bne.n	8001c0e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	58024800 	.word	0x58024800

08001c40 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8001c44:	4b05      	ldr	r3, [pc, #20]	@ (8001c5c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	4a04      	ldr	r2, [pc, #16]	@ (8001c5c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8001c4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c4e:	60d3      	str	r3, [r2, #12]
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	58024800 	.word	0x58024800

08001c60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08c      	sub	sp, #48	@ 0x30
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d102      	bne.n	8001c74 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	f000 bc48 	b.w	8002504 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f000 8088 	beq.w	8001d92 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c82:	4b99      	ldr	r3, [pc, #612]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c8c:	4b96      	ldr	r3, [pc, #600]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c90:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c94:	2b10      	cmp	r3, #16
 8001c96:	d007      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x48>
 8001c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c9a:	2b18      	cmp	r3, #24
 8001c9c:	d111      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x62>
 8001c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ca0:	f003 0303 	and.w	r3, r3, #3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d10c      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ca8:	4b8f      	ldr	r3, [pc, #572]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d06d      	beq.n	8001d90 <HAL_RCC_OscConfig+0x130>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d169      	bne.n	8001d90 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	f000 bc21 	b.w	8002504 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cca:	d106      	bne.n	8001cda <HAL_RCC_OscConfig+0x7a>
 8001ccc:	4b86      	ldr	r3, [pc, #536]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a85      	ldr	r2, [pc, #532]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001cd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cd6:	6013      	str	r3, [r2, #0]
 8001cd8:	e02e      	b.n	8001d38 <HAL_RCC_OscConfig+0xd8>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d10c      	bne.n	8001cfc <HAL_RCC_OscConfig+0x9c>
 8001ce2:	4b81      	ldr	r3, [pc, #516]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a80      	ldr	r2, [pc, #512]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001ce8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cec:	6013      	str	r3, [r2, #0]
 8001cee:	4b7e      	ldr	r3, [pc, #504]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a7d      	ldr	r2, [pc, #500]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001cf4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	e01d      	b.n	8001d38 <HAL_RCC_OscConfig+0xd8>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d04:	d10c      	bne.n	8001d20 <HAL_RCC_OscConfig+0xc0>
 8001d06:	4b78      	ldr	r3, [pc, #480]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a77      	ldr	r2, [pc, #476]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001d0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d10:	6013      	str	r3, [r2, #0]
 8001d12:	4b75      	ldr	r3, [pc, #468]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a74      	ldr	r2, [pc, #464]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001d18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d1c:	6013      	str	r3, [r2, #0]
 8001d1e:	e00b      	b.n	8001d38 <HAL_RCC_OscConfig+0xd8>
 8001d20:	4b71      	ldr	r3, [pc, #452]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a70      	ldr	r2, [pc, #448]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001d26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	4b6e      	ldr	r3, [pc, #440]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a6d      	ldr	r2, [pc, #436]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001d32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d013      	beq.n	8001d68 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d40:	f7ff fa54 	bl	80011ec <HAL_GetTick>
 8001d44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d48:	f7ff fa50 	bl	80011ec <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b64      	cmp	r3, #100	@ 0x64
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e3d4      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d5a:	4b63      	ldr	r3, [pc, #396]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d0f0      	beq.n	8001d48 <HAL_RCC_OscConfig+0xe8>
 8001d66:	e014      	b.n	8001d92 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d68:	f7ff fa40 	bl	80011ec <HAL_GetTick>
 8001d6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d70:	f7ff fa3c 	bl	80011ec <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b64      	cmp	r3, #100	@ 0x64
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e3c0      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d82:	4b59      	ldr	r3, [pc, #356]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1f0      	bne.n	8001d70 <HAL_RCC_OscConfig+0x110>
 8001d8e:	e000      	b.n	8001d92 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f000 80ca 	beq.w	8001f34 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001da0:	4b51      	ldr	r3, [pc, #324]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001da8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001daa:	4b4f      	ldr	r3, [pc, #316]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dae:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001db0:	6a3b      	ldr	r3, [r7, #32]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d007      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x166>
 8001db6:	6a3b      	ldr	r3, [r7, #32]
 8001db8:	2b18      	cmp	r3, #24
 8001dba:	d156      	bne.n	8001e6a <HAL_RCC_OscConfig+0x20a>
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	f003 0303 	and.w	r3, r3, #3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d151      	bne.n	8001e6a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dc6:	4b48      	ldr	r3, [pc, #288]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0304 	and.w	r3, r3, #4
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d005      	beq.n	8001dde <HAL_RCC_OscConfig+0x17e>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e392      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001dde:	4b42      	ldr	r3, [pc, #264]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f023 0219 	bic.w	r2, r3, #25
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	493f      	ldr	r1, [pc, #252]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001dec:	4313      	orrs	r3, r2
 8001dee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df0:	f7ff f9fc 	bl	80011ec <HAL_GetTick>
 8001df4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df8:	f7ff f9f8 	bl	80011ec <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e37c      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e0a:	4b37      	ldr	r3, [pc, #220]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0304 	and.w	r3, r3, #4
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d0f0      	beq.n	8001df8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e16:	f7ff fa19 	bl	800124c <HAL_GetREVID>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d817      	bhi.n	8001e54 <HAL_RCC_OscConfig+0x1f4>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	2b40      	cmp	r3, #64	@ 0x40
 8001e2a:	d108      	bne.n	8001e3e <HAL_RCC_OscConfig+0x1de>
 8001e2c:	4b2e      	ldr	r3, [pc, #184]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001e34:	4a2c      	ldr	r2, [pc, #176]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001e36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e3a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e3c:	e07a      	b.n	8001f34 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e3e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	031b      	lsls	r3, r3, #12
 8001e4c:	4926      	ldr	r1, [pc, #152]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e52:	e06f      	b.n	8001f34 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e54:	4b24      	ldr	r3, [pc, #144]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	061b      	lsls	r3, r3, #24
 8001e62:	4921      	ldr	r1, [pc, #132]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001e64:	4313      	orrs	r3, r2
 8001e66:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e68:	e064      	b.n	8001f34 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d047      	beq.n	8001f02 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001e72:	4b1d      	ldr	r3, [pc, #116]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f023 0219 	bic.w	r2, r3, #25
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	491a      	ldr	r1, [pc, #104]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e84:	f7ff f9b2 	bl	80011ec <HAL_GetTick>
 8001e88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e8c:	f7ff f9ae 	bl	80011ec <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e332      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e9e:	4b12      	ldr	r3, [pc, #72]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0304 	and.w	r3, r3, #4
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d0f0      	beq.n	8001e8c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eaa:	f7ff f9cf 	bl	800124c <HAL_GetREVID>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d819      	bhi.n	8001eec <HAL_RCC_OscConfig+0x28c>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	2b40      	cmp	r3, #64	@ 0x40
 8001ebe:	d108      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x272>
 8001ec0:	4b09      	ldr	r3, [pc, #36]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001ec8:	4a07      	ldr	r2, [pc, #28]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001eca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ece:	6053      	str	r3, [r2, #4]
 8001ed0:	e030      	b.n	8001f34 <HAL_RCC_OscConfig+0x2d4>
 8001ed2:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	031b      	lsls	r3, r3, #12
 8001ee0:	4901      	ldr	r1, [pc, #4]	@ (8001ee8 <HAL_RCC_OscConfig+0x288>)
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	604b      	str	r3, [r1, #4]
 8001ee6:	e025      	b.n	8001f34 <HAL_RCC_OscConfig+0x2d4>
 8001ee8:	58024400 	.word	0x58024400
 8001eec:	4b9a      	ldr	r3, [pc, #616]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	061b      	lsls	r3, r3, #24
 8001efa:	4997      	ldr	r1, [pc, #604]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	604b      	str	r3, [r1, #4]
 8001f00:	e018      	b.n	8001f34 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f02:	4b95      	ldr	r3, [pc, #596]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a94      	ldr	r2, [pc, #592]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001f08:	f023 0301 	bic.w	r3, r3, #1
 8001f0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0e:	f7ff f96d 	bl	80011ec <HAL_GetTick>
 8001f12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f16:	f7ff f969 	bl	80011ec <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e2ed      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f28:	4b8b      	ldr	r3, [pc, #556]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0304 	and.w	r3, r3, #4
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d1f0      	bne.n	8001f16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0310 	and.w	r3, r3, #16
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	f000 80a9 	beq.w	8002094 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f42:	4b85      	ldr	r3, [pc, #532]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001f44:	691b      	ldr	r3, [r3, #16]
 8001f46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f4a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f4c:	4b82      	ldr	r3, [pc, #520]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f50:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	2b08      	cmp	r3, #8
 8001f56:	d007      	beq.n	8001f68 <HAL_RCC_OscConfig+0x308>
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	2b18      	cmp	r3, #24
 8001f5c:	d13a      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x374>
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	f003 0303 	and.w	r3, r3, #3
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d135      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001f68:	4b7b      	ldr	r3, [pc, #492]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d005      	beq.n	8001f80 <HAL_RCC_OscConfig+0x320>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	2b80      	cmp	r3, #128	@ 0x80
 8001f7a:	d001      	beq.n	8001f80 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e2c1      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001f80:	f7ff f964 	bl	800124c <HAL_GetREVID>
 8001f84:	4603      	mov	r3, r0
 8001f86:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d817      	bhi.n	8001fbe <HAL_RCC_OscConfig+0x35e>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a1b      	ldr	r3, [r3, #32]
 8001f92:	2b20      	cmp	r3, #32
 8001f94:	d108      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x348>
 8001f96:	4b70      	ldr	r3, [pc, #448]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001f9e:	4a6e      	ldr	r2, [pc, #440]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001fa0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001fa4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fa6:	e075      	b.n	8002094 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fa8:	4b6b      	ldr	r3, [pc, #428]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	069b      	lsls	r3, r3, #26
 8001fb6:	4968      	ldr	r1, [pc, #416]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fbc:	e06a      	b.n	8002094 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fbe:	4b66      	ldr	r3, [pc, #408]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a1b      	ldr	r3, [r3, #32]
 8001fca:	061b      	lsls	r3, r3, #24
 8001fcc:	4962      	ldr	r1, [pc, #392]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fd2:	e05f      	b.n	8002094 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69db      	ldr	r3, [r3, #28]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d042      	beq.n	8002062 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001fdc:	4b5e      	ldr	r3, [pc, #376]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a5d      	ldr	r2, [pc, #372]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8001fe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fe6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe8:	f7ff f900 	bl	80011ec <HAL_GetTick>
 8001fec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001ff0:	f7ff f8fc 	bl	80011ec <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e280      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002002:	4b55      	ldr	r3, [pc, #340]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0f0      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800200e:	f7ff f91d 	bl	800124c <HAL_GetREVID>
 8002012:	4603      	mov	r3, r0
 8002014:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002018:	4293      	cmp	r3, r2
 800201a:	d817      	bhi.n	800204c <HAL_RCC_OscConfig+0x3ec>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a1b      	ldr	r3, [r3, #32]
 8002020:	2b20      	cmp	r3, #32
 8002022:	d108      	bne.n	8002036 <HAL_RCC_OscConfig+0x3d6>
 8002024:	4b4c      	ldr	r3, [pc, #304]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800202c:	4a4a      	ldr	r2, [pc, #296]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 800202e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002032:	6053      	str	r3, [r2, #4]
 8002034:	e02e      	b.n	8002094 <HAL_RCC_OscConfig+0x434>
 8002036:	4b48      	ldr	r3, [pc, #288]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	069b      	lsls	r3, r3, #26
 8002044:	4944      	ldr	r1, [pc, #272]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8002046:	4313      	orrs	r3, r2
 8002048:	604b      	str	r3, [r1, #4]
 800204a:	e023      	b.n	8002094 <HAL_RCC_OscConfig+0x434>
 800204c:	4b42      	ldr	r3, [pc, #264]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a1b      	ldr	r3, [r3, #32]
 8002058:	061b      	lsls	r3, r3, #24
 800205a:	493f      	ldr	r1, [pc, #252]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 800205c:	4313      	orrs	r3, r2
 800205e:	60cb      	str	r3, [r1, #12]
 8002060:	e018      	b.n	8002094 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002062:	4b3d      	ldr	r3, [pc, #244]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a3c      	ldr	r2, [pc, #240]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8002068:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800206c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800206e:	f7ff f8bd 	bl	80011ec <HAL_GetTick>
 8002072:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002074:	e008      	b.n	8002088 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002076:	f7ff f8b9 	bl	80011ec <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d901      	bls.n	8002088 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e23d      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002088:	4b33      	ldr	r3, [pc, #204]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1f0      	bne.n	8002076 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0308 	and.w	r3, r3, #8
 800209c:	2b00      	cmp	r3, #0
 800209e:	d036      	beq.n	800210e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d019      	beq.n	80020dc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 80020aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ac:	4a2a      	ldr	r2, [pc, #168]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b4:	f7ff f89a 	bl	80011ec <HAL_GetTick>
 80020b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020bc:	f7ff f896 	bl	80011ec <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e21a      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020ce:	4b22      	ldr	r3, [pc, #136]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 80020d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d0f0      	beq.n	80020bc <HAL_RCC_OscConfig+0x45c>
 80020da:	e018      	b.n	800210e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 80020de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 80020e2:	f023 0301 	bic.w	r3, r3, #1
 80020e6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e8:	f7ff f880 	bl	80011ec <HAL_GetTick>
 80020ec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020f0:	f7ff f87c 	bl	80011ec <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e200      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002102:	4b15      	ldr	r3, [pc, #84]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8002104:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1f0      	bne.n	80020f0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0320 	and.w	r3, r3, #32
 8002116:	2b00      	cmp	r3, #0
 8002118:	d039      	beq.n	800218e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	699b      	ldr	r3, [r3, #24]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d01c      	beq.n	800215c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002122:	4b0d      	ldr	r3, [pc, #52]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a0c      	ldr	r2, [pc, #48]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 8002128:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800212c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800212e:	f7ff f85d 	bl	80011ec <HAL_GetTick>
 8002132:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002134:	e008      	b.n	8002148 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002136:	f7ff f859 	bl	80011ec <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e1dd      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002148:	4b03      	ldr	r3, [pc, #12]	@ (8002158 <HAL_RCC_OscConfig+0x4f8>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0f0      	beq.n	8002136 <HAL_RCC_OscConfig+0x4d6>
 8002154:	e01b      	b.n	800218e <HAL_RCC_OscConfig+0x52e>
 8002156:	bf00      	nop
 8002158:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800215c:	4b9b      	ldr	r3, [pc, #620]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a9a      	ldr	r2, [pc, #616]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002162:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002166:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002168:	f7ff f840 	bl	80011ec <HAL_GetTick>
 800216c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002170:	f7ff f83c 	bl	80011ec <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e1c0      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002182:	4b92      	ldr	r3, [pc, #584]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1f0      	bne.n	8002170 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	2b00      	cmp	r3, #0
 8002198:	f000 8081 	beq.w	800229e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800219c:	4b8c      	ldr	r3, [pc, #560]	@ (80023d0 <HAL_RCC_OscConfig+0x770>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a8b      	ldr	r2, [pc, #556]	@ (80023d0 <HAL_RCC_OscConfig+0x770>)
 80021a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021a6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021a8:	f7ff f820 	bl	80011ec <HAL_GetTick>
 80021ac:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b0:	f7ff f81c 	bl	80011ec <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b64      	cmp	r3, #100	@ 0x64
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e1a0      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021c2:	4b83      	ldr	r3, [pc, #524]	@ (80023d0 <HAL_RCC_OscConfig+0x770>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d0f0      	beq.n	80021b0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d106      	bne.n	80021e4 <HAL_RCC_OscConfig+0x584>
 80021d6:	4b7d      	ldr	r3, [pc, #500]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80021d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021da:	4a7c      	ldr	r2, [pc, #496]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80021e2:	e02d      	b.n	8002240 <HAL_RCC_OscConfig+0x5e0>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d10c      	bne.n	8002206 <HAL_RCC_OscConfig+0x5a6>
 80021ec:	4b77      	ldr	r3, [pc, #476]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80021ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f0:	4a76      	ldr	r2, [pc, #472]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80021f2:	f023 0301 	bic.w	r3, r3, #1
 80021f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80021f8:	4b74      	ldr	r3, [pc, #464]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80021fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021fc:	4a73      	ldr	r2, [pc, #460]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80021fe:	f023 0304 	bic.w	r3, r3, #4
 8002202:	6713      	str	r3, [r2, #112]	@ 0x70
 8002204:	e01c      	b.n	8002240 <HAL_RCC_OscConfig+0x5e0>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	2b05      	cmp	r3, #5
 800220c:	d10c      	bne.n	8002228 <HAL_RCC_OscConfig+0x5c8>
 800220e:	4b6f      	ldr	r3, [pc, #444]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002212:	4a6e      	ldr	r2, [pc, #440]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002214:	f043 0304 	orr.w	r3, r3, #4
 8002218:	6713      	str	r3, [r2, #112]	@ 0x70
 800221a:	4b6c      	ldr	r3, [pc, #432]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 800221c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800221e:	4a6b      	ldr	r2, [pc, #428]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002220:	f043 0301 	orr.w	r3, r3, #1
 8002224:	6713      	str	r3, [r2, #112]	@ 0x70
 8002226:	e00b      	b.n	8002240 <HAL_RCC_OscConfig+0x5e0>
 8002228:	4b68      	ldr	r3, [pc, #416]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 800222a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800222c:	4a67      	ldr	r2, [pc, #412]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 800222e:	f023 0301 	bic.w	r3, r3, #1
 8002232:	6713      	str	r3, [r2, #112]	@ 0x70
 8002234:	4b65      	ldr	r3, [pc, #404]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002238:	4a64      	ldr	r2, [pc, #400]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 800223a:	f023 0304 	bic.w	r3, r3, #4
 800223e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d015      	beq.n	8002274 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002248:	f7fe ffd0 	bl	80011ec <HAL_GetTick>
 800224c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800224e:	e00a      	b.n	8002266 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002250:	f7fe ffcc 	bl	80011ec <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800225e:	4293      	cmp	r3, r2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e14e      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002266:	4b59      	ldr	r3, [pc, #356]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d0ee      	beq.n	8002250 <HAL_RCC_OscConfig+0x5f0>
 8002272:	e014      	b.n	800229e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002274:	f7fe ffba 	bl	80011ec <HAL_GetTick>
 8002278:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800227a:	e00a      	b.n	8002292 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800227c:	f7fe ffb6 	bl	80011ec <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	f241 3288 	movw	r2, #5000	@ 0x1388
 800228a:	4293      	cmp	r3, r2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e138      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002292:	4b4e      	ldr	r3, [pc, #312]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1ee      	bne.n	800227c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f000 812d 	beq.w	8002502 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80022a8:	4b48      	ldr	r3, [pc, #288]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022b0:	2b18      	cmp	r3, #24
 80022b2:	f000 80bd 	beq.w	8002430 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	f040 809e 	bne.w	80023fc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c0:	4b42      	ldr	r3, [pc, #264]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a41      	ldr	r2, [pc, #260]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80022c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022cc:	f7fe ff8e 	bl	80011ec <HAL_GetTick>
 80022d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022d4:	f7fe ff8a 	bl	80011ec <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e10e      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022e6:	4b39      	ldr	r3, [pc, #228]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d1f0      	bne.n	80022d4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022f2:	4b36      	ldr	r3, [pc, #216]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80022f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022f6:	4b37      	ldr	r3, [pc, #220]	@ (80023d4 <HAL_RCC_OscConfig+0x774>)
 80022f8:	4013      	ands	r3, r2
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002302:	0112      	lsls	r2, r2, #4
 8002304:	430a      	orrs	r2, r1
 8002306:	4931      	ldr	r1, [pc, #196]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002308:	4313      	orrs	r3, r2
 800230a:	628b      	str	r3, [r1, #40]	@ 0x28
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002310:	3b01      	subs	r3, #1
 8002312:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800231a:	3b01      	subs	r3, #1
 800231c:	025b      	lsls	r3, r3, #9
 800231e:	b29b      	uxth	r3, r3
 8002320:	431a      	orrs	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002326:	3b01      	subs	r3, #1
 8002328:	041b      	lsls	r3, r3, #16
 800232a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800232e:	431a      	orrs	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002334:	3b01      	subs	r3, #1
 8002336:	061b      	lsls	r3, r3, #24
 8002338:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800233c:	4923      	ldr	r1, [pc, #140]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 800233e:	4313      	orrs	r3, r2
 8002340:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002342:	4b22      	ldr	r3, [pc, #136]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002346:	4a21      	ldr	r2, [pc, #132]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002348:	f023 0301 	bic.w	r3, r3, #1
 800234c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800234e:	4b1f      	ldr	r3, [pc, #124]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002350:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002352:	4b21      	ldr	r3, [pc, #132]	@ (80023d8 <HAL_RCC_OscConfig+0x778>)
 8002354:	4013      	ands	r3, r2
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800235a:	00d2      	lsls	r2, r2, #3
 800235c:	491b      	ldr	r1, [pc, #108]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 800235e:	4313      	orrs	r3, r2
 8002360:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002362:	4b1a      	ldr	r3, [pc, #104]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002366:	f023 020c 	bic.w	r2, r3, #12
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236e:	4917      	ldr	r1, [pc, #92]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002370:	4313      	orrs	r3, r2
 8002372:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002374:	4b15      	ldr	r3, [pc, #84]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002378:	f023 0202 	bic.w	r2, r3, #2
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002380:	4912      	ldr	r1, [pc, #72]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002382:	4313      	orrs	r3, r2
 8002384:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002386:	4b11      	ldr	r3, [pc, #68]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800238a:	4a10      	ldr	r2, [pc, #64]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 800238c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002390:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002392:	4b0e      	ldr	r3, [pc, #56]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002396:	4a0d      	ldr	r2, [pc, #52]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 8002398:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800239c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800239e:	4b0b      	ldr	r3, [pc, #44]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80023a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a2:	4a0a      	ldr	r2, [pc, #40]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80023a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80023aa:	4b08      	ldr	r3, [pc, #32]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80023ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ae:	4a07      	ldr	r2, [pc, #28]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023b6:	4b05      	ldr	r3, [pc, #20]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a04      	ldr	r2, [pc, #16]	@ (80023cc <HAL_RCC_OscConfig+0x76c>)
 80023bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c2:	f7fe ff13 	bl	80011ec <HAL_GetTick>
 80023c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023c8:	e011      	b.n	80023ee <HAL_RCC_OscConfig+0x78e>
 80023ca:	bf00      	nop
 80023cc:	58024400 	.word	0x58024400
 80023d0:	58024800 	.word	0x58024800
 80023d4:	fffffc0c 	.word	0xfffffc0c
 80023d8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023dc:	f7fe ff06 	bl	80011ec <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e08a      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023ee:	4b47      	ldr	r3, [pc, #284]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d0f0      	beq.n	80023dc <HAL_RCC_OscConfig+0x77c>
 80023fa:	e082      	b.n	8002502 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023fc:	4b43      	ldr	r3, [pc, #268]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a42      	ldr	r2, [pc, #264]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 8002402:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002406:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002408:	f7fe fef0 	bl	80011ec <HAL_GetTick>
 800240c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002410:	f7fe feec 	bl	80011ec <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e070      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002422:	4b3a      	ldr	r3, [pc, #232]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x7b0>
 800242e:	e068      	b.n	8002502 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002430:	4b36      	ldr	r3, [pc, #216]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 8002432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002434:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002436:	4b35      	ldr	r3, [pc, #212]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002440:	2b01      	cmp	r3, #1
 8002442:	d031      	beq.n	80024a8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	f003 0203 	and.w	r2, r3, #3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800244e:	429a      	cmp	r2, r3
 8002450:	d12a      	bne.n	80024a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	091b      	lsrs	r3, r3, #4
 8002456:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800245e:	429a      	cmp	r2, r3
 8002460:	d122      	bne.n	80024a8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800246e:	429a      	cmp	r2, r3
 8002470:	d11a      	bne.n	80024a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	0a5b      	lsrs	r3, r3, #9
 8002476:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800247e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002480:	429a      	cmp	r2, r3
 8002482:	d111      	bne.n	80024a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	0c1b      	lsrs	r3, r3, #16
 8002488:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002490:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002492:	429a      	cmp	r2, r3
 8002494:	d108      	bne.n	80024a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	0e1b      	lsrs	r3, r3, #24
 800249a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024a2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d001      	beq.n	80024ac <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e02b      	b.n	8002504 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80024ac:	4b17      	ldr	r3, [pc, #92]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 80024ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024b0:	08db      	lsrs	r3, r3, #3
 80024b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80024b6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	429a      	cmp	r2, r3
 80024c0:	d01f      	beq.n	8002502 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80024c2:	4b12      	ldr	r3, [pc, #72]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 80024c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c6:	4a11      	ldr	r2, [pc, #68]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 80024c8:	f023 0301 	bic.w	r3, r3, #1
 80024cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024ce:	f7fe fe8d 	bl	80011ec <HAL_GetTick>
 80024d2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80024d4:	bf00      	nop
 80024d6:	f7fe fe89 	bl	80011ec <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024de:	4293      	cmp	r3, r2
 80024e0:	d0f9      	beq.n	80024d6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80024e2:	4b0a      	ldr	r3, [pc, #40]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 80024e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002510 <HAL_RCC_OscConfig+0x8b0>)
 80024e8:	4013      	ands	r3, r2
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024ee:	00d2      	lsls	r2, r2, #3
 80024f0:	4906      	ldr	r1, [pc, #24]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 80024f2:	4313      	orrs	r3, r2
 80024f4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80024f6:	4b05      	ldr	r3, [pc, #20]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 80024f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fa:	4a04      	ldr	r2, [pc, #16]	@ (800250c <HAL_RCC_OscConfig+0x8ac>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3730      	adds	r7, #48	@ 0x30
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	58024400 	.word	0x58024400
 8002510:	ffff0007 	.word	0xffff0007

08002514 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e19c      	b.n	8002862 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002528:	4b8a      	ldr	r3, [pc, #552]	@ (8002754 <HAL_RCC_ClockConfig+0x240>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 030f 	and.w	r3, r3, #15
 8002530:	683a      	ldr	r2, [r7, #0]
 8002532:	429a      	cmp	r2, r3
 8002534:	d910      	bls.n	8002558 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002536:	4b87      	ldr	r3, [pc, #540]	@ (8002754 <HAL_RCC_ClockConfig+0x240>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f023 020f 	bic.w	r2, r3, #15
 800253e:	4985      	ldr	r1, [pc, #532]	@ (8002754 <HAL_RCC_ClockConfig+0x240>)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	4313      	orrs	r3, r2
 8002544:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002546:	4b83      	ldr	r3, [pc, #524]	@ (8002754 <HAL_RCC_ClockConfig+0x240>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	683a      	ldr	r2, [r7, #0]
 8002550:	429a      	cmp	r2, r3
 8002552:	d001      	beq.n	8002558 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e184      	b.n	8002862 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	2b00      	cmp	r3, #0
 8002562:	d010      	beq.n	8002586 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691a      	ldr	r2, [r3, #16]
 8002568:	4b7b      	ldr	r3, [pc, #492]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002570:	429a      	cmp	r2, r3
 8002572:	d908      	bls.n	8002586 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002574:	4b78      	ldr	r3, [pc, #480]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002576:	699b      	ldr	r3, [r3, #24]
 8002578:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	4975      	ldr	r1, [pc, #468]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002582:	4313      	orrs	r3, r2
 8002584:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b00      	cmp	r3, #0
 8002590:	d010      	beq.n	80025b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	695a      	ldr	r2, [r3, #20]
 8002596:	4b70      	ldr	r3, [pc, #448]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002598:	69db      	ldr	r3, [r3, #28]
 800259a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800259e:	429a      	cmp	r2, r3
 80025a0:	d908      	bls.n	80025b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80025a2:	4b6d      	ldr	r3, [pc, #436]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	496a      	ldr	r1, [pc, #424]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0310 	and.w	r3, r3, #16
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d010      	beq.n	80025e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	699a      	ldr	r2, [r3, #24]
 80025c4:	4b64      	ldr	r3, [pc, #400]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 80025c6:	69db      	ldr	r3, [r3, #28]
 80025c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d908      	bls.n	80025e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025d0:	4b61      	ldr	r3, [pc, #388]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 80025d2:	69db      	ldr	r3, [r3, #28]
 80025d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	495e      	ldr	r1, [pc, #376]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0320 	and.w	r3, r3, #32
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d010      	beq.n	8002610 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	69da      	ldr	r2, [r3, #28]
 80025f2:	4b59      	ldr	r3, [pc, #356]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d908      	bls.n	8002610 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80025fe:	4b56      	ldr	r3, [pc, #344]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002600:	6a1b      	ldr	r3, [r3, #32]
 8002602:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	4953      	ldr	r1, [pc, #332]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 800260c:	4313      	orrs	r3, r2
 800260e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d010      	beq.n	800263e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68da      	ldr	r2, [r3, #12]
 8002620:	4b4d      	ldr	r3, [pc, #308]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	f003 030f 	and.w	r3, r3, #15
 8002628:	429a      	cmp	r2, r3
 800262a:	d908      	bls.n	800263e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800262c:	4b4a      	ldr	r3, [pc, #296]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	f023 020f 	bic.w	r2, r3, #15
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	4947      	ldr	r1, [pc, #284]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 800263a:	4313      	orrs	r3, r2
 800263c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	2b00      	cmp	r3, #0
 8002648:	d055      	beq.n	80026f6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800264a:	4b43      	ldr	r3, [pc, #268]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 800264c:	699b      	ldr	r3, [r3, #24]
 800264e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	4940      	ldr	r1, [pc, #256]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002658:	4313      	orrs	r3, r2
 800265a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2b02      	cmp	r3, #2
 8002662:	d107      	bne.n	8002674 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002664:	4b3c      	ldr	r3, [pc, #240]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d121      	bne.n	80026b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e0f6      	b.n	8002862 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	2b03      	cmp	r3, #3
 800267a:	d107      	bne.n	800268c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800267c:	4b36      	ldr	r3, [pc, #216]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d115      	bne.n	80026b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e0ea      	b.n	8002862 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d107      	bne.n	80026a4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002694:	4b30      	ldr	r3, [pc, #192]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800269c:	2b00      	cmp	r3, #0
 800269e:	d109      	bne.n	80026b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e0de      	b.n	8002862 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d101      	bne.n	80026b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e0d6      	b.n	8002862 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80026b4:	4b28      	ldr	r3, [pc, #160]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	f023 0207 	bic.w	r2, r3, #7
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	4925      	ldr	r1, [pc, #148]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026c6:	f7fe fd91 	bl	80011ec <HAL_GetTick>
 80026ca:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026cc:	e00a      	b.n	80026e4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026ce:	f7fe fd8d 	bl	80011ec <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026dc:	4293      	cmp	r3, r2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e0be      	b.n	8002862 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	00db      	lsls	r3, r3, #3
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d1eb      	bne.n	80026ce <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d010      	beq.n	8002724 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	68da      	ldr	r2, [r3, #12]
 8002706:	4b14      	ldr	r3, [pc, #80]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	f003 030f 	and.w	r3, r3, #15
 800270e:	429a      	cmp	r2, r3
 8002710:	d208      	bcs.n	8002724 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002712:	4b11      	ldr	r3, [pc, #68]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	f023 020f 	bic.w	r2, r3, #15
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	490e      	ldr	r1, [pc, #56]	@ (8002758 <HAL_RCC_ClockConfig+0x244>)
 8002720:	4313      	orrs	r3, r2
 8002722:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002724:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <HAL_RCC_ClockConfig+0x240>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 030f 	and.w	r3, r3, #15
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	429a      	cmp	r2, r3
 8002730:	d214      	bcs.n	800275c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002732:	4b08      	ldr	r3, [pc, #32]	@ (8002754 <HAL_RCC_ClockConfig+0x240>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f023 020f 	bic.w	r2, r3, #15
 800273a:	4906      	ldr	r1, [pc, #24]	@ (8002754 <HAL_RCC_ClockConfig+0x240>)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	4313      	orrs	r3, r2
 8002740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002742:	4b04      	ldr	r3, [pc, #16]	@ (8002754 <HAL_RCC_ClockConfig+0x240>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	683a      	ldr	r2, [r7, #0]
 800274c:	429a      	cmp	r2, r3
 800274e:	d005      	beq.n	800275c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e086      	b.n	8002862 <HAL_RCC_ClockConfig+0x34e>
 8002754:	52002000 	.word	0x52002000
 8002758:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0304 	and.w	r3, r3, #4
 8002764:	2b00      	cmp	r3, #0
 8002766:	d010      	beq.n	800278a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691a      	ldr	r2, [r3, #16]
 800276c:	4b3f      	ldr	r3, [pc, #252]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002774:	429a      	cmp	r2, r3
 8002776:	d208      	bcs.n	800278a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002778:	4b3c      	ldr	r3, [pc, #240]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 800277a:	699b      	ldr	r3, [r3, #24]
 800277c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	4939      	ldr	r1, [pc, #228]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 8002786:	4313      	orrs	r3, r2
 8002788:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0308 	and.w	r3, r3, #8
 8002792:	2b00      	cmp	r3, #0
 8002794:	d010      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695a      	ldr	r2, [r3, #20]
 800279a:	4b34      	ldr	r3, [pc, #208]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d208      	bcs.n	80027b8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80027a6:	4b31      	ldr	r3, [pc, #196]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 80027a8:	69db      	ldr	r3, [r3, #28]
 80027aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	492e      	ldr	r1, [pc, #184]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0310 	and.w	r3, r3, #16
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d010      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	699a      	ldr	r2, [r3, #24]
 80027c8:	4b28      	ldr	r3, [pc, #160]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 80027ca:	69db      	ldr	r3, [r3, #28]
 80027cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d208      	bcs.n	80027e6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80027d4:	4b25      	ldr	r3, [pc, #148]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 80027d6:	69db      	ldr	r3, [r3, #28]
 80027d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	4922      	ldr	r1, [pc, #136]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0320 	and.w	r3, r3, #32
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d010      	beq.n	8002814 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69da      	ldr	r2, [r3, #28]
 80027f6:	4b1d      	ldr	r3, [pc, #116]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027fe:	429a      	cmp	r2, r3
 8002800:	d208      	bcs.n	8002814 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002802:	4b1a      	ldr	r3, [pc, #104]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 8002804:	6a1b      	ldr	r3, [r3, #32]
 8002806:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	4917      	ldr	r1, [pc, #92]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 8002810:	4313      	orrs	r3, r2
 8002812:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002814:	f000 f834 	bl	8002880 <HAL_RCC_GetSysClockFreq>
 8002818:	4602      	mov	r2, r0
 800281a:	4b14      	ldr	r3, [pc, #80]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	0a1b      	lsrs	r3, r3, #8
 8002820:	f003 030f 	and.w	r3, r3, #15
 8002824:	4912      	ldr	r1, [pc, #72]	@ (8002870 <HAL_RCC_ClockConfig+0x35c>)
 8002826:	5ccb      	ldrb	r3, [r1, r3]
 8002828:	f003 031f 	and.w	r3, r3, #31
 800282c:	fa22 f303 	lsr.w	r3, r2, r3
 8002830:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002832:	4b0e      	ldr	r3, [pc, #56]	@ (800286c <HAL_RCC_ClockConfig+0x358>)
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	f003 030f 	and.w	r3, r3, #15
 800283a:	4a0d      	ldr	r2, [pc, #52]	@ (8002870 <HAL_RCC_ClockConfig+0x35c>)
 800283c:	5cd3      	ldrb	r3, [r2, r3]
 800283e:	f003 031f 	and.w	r3, r3, #31
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	fa22 f303 	lsr.w	r3, r2, r3
 8002848:	4a0a      	ldr	r2, [pc, #40]	@ (8002874 <HAL_RCC_ClockConfig+0x360>)
 800284a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800284c:	4a0a      	ldr	r2, [pc, #40]	@ (8002878 <HAL_RCC_ClockConfig+0x364>)
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002852:	4b0a      	ldr	r3, [pc, #40]	@ (800287c <HAL_RCC_ClockConfig+0x368>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f7fe fc7e 	bl	8001158 <HAL_InitTick>
 800285c:	4603      	mov	r3, r0
 800285e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002860:	7bfb      	ldrb	r3, [r7, #15]
}
 8002862:	4618      	mov	r0, r3
 8002864:	3718      	adds	r7, #24
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	58024400 	.word	0x58024400
 8002870:	08006b58 	.word	0x08006b58
 8002874:	24000018 	.word	0x24000018
 8002878:	24000014 	.word	0x24000014
 800287c:	2400001c 	.word	0x2400001c

08002880 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002880:	b480      	push	{r7}
 8002882:	b089      	sub	sp, #36	@ 0x24
 8002884:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002886:	4bb3      	ldr	r3, [pc, #716]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800288e:	2b18      	cmp	r3, #24
 8002890:	f200 8155 	bhi.w	8002b3e <HAL_RCC_GetSysClockFreq+0x2be>
 8002894:	a201      	add	r2, pc, #4	@ (adr r2, 800289c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800289a:	bf00      	nop
 800289c:	08002901 	.word	0x08002901
 80028a0:	08002b3f 	.word	0x08002b3f
 80028a4:	08002b3f 	.word	0x08002b3f
 80028a8:	08002b3f 	.word	0x08002b3f
 80028ac:	08002b3f 	.word	0x08002b3f
 80028b0:	08002b3f 	.word	0x08002b3f
 80028b4:	08002b3f 	.word	0x08002b3f
 80028b8:	08002b3f 	.word	0x08002b3f
 80028bc:	08002927 	.word	0x08002927
 80028c0:	08002b3f 	.word	0x08002b3f
 80028c4:	08002b3f 	.word	0x08002b3f
 80028c8:	08002b3f 	.word	0x08002b3f
 80028cc:	08002b3f 	.word	0x08002b3f
 80028d0:	08002b3f 	.word	0x08002b3f
 80028d4:	08002b3f 	.word	0x08002b3f
 80028d8:	08002b3f 	.word	0x08002b3f
 80028dc:	0800292d 	.word	0x0800292d
 80028e0:	08002b3f 	.word	0x08002b3f
 80028e4:	08002b3f 	.word	0x08002b3f
 80028e8:	08002b3f 	.word	0x08002b3f
 80028ec:	08002b3f 	.word	0x08002b3f
 80028f0:	08002b3f 	.word	0x08002b3f
 80028f4:	08002b3f 	.word	0x08002b3f
 80028f8:	08002b3f 	.word	0x08002b3f
 80028fc:	08002933 	.word	0x08002933
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002900:	4b94      	ldr	r3, [pc, #592]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0320 	and.w	r3, r3, #32
 8002908:	2b00      	cmp	r3, #0
 800290a:	d009      	beq.n	8002920 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800290c:	4b91      	ldr	r3, [pc, #580]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	08db      	lsrs	r3, r3, #3
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	4a90      	ldr	r2, [pc, #576]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002918:	fa22 f303 	lsr.w	r3, r2, r3
 800291c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800291e:	e111      	b.n	8002b44 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002920:	4b8d      	ldr	r3, [pc, #564]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002922:	61bb      	str	r3, [r7, #24]
      break;
 8002924:	e10e      	b.n	8002b44 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002926:	4b8d      	ldr	r3, [pc, #564]	@ (8002b5c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002928:	61bb      	str	r3, [r7, #24]
      break;
 800292a:	e10b      	b.n	8002b44 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800292c:	4b8c      	ldr	r3, [pc, #560]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800292e:	61bb      	str	r3, [r7, #24]
      break;
 8002930:	e108      	b.n	8002b44 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002932:	4b88      	ldr	r3, [pc, #544]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002936:	f003 0303 	and.w	r3, r3, #3
 800293a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800293c:	4b85      	ldr	r3, [pc, #532]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800293e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002940:	091b      	lsrs	r3, r3, #4
 8002942:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002946:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002948:	4b82      	ldr	r3, [pc, #520]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800294a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002952:	4b80      	ldr	r3, [pc, #512]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002956:	08db      	lsrs	r3, r3, #3
 8002958:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	fb02 f303 	mul.w	r3, r2, r3
 8002962:	ee07 3a90 	vmov	s15, r3
 8002966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800296a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	2b00      	cmp	r3, #0
 8002972:	f000 80e1 	beq.w	8002b38 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	2b02      	cmp	r3, #2
 800297a:	f000 8083 	beq.w	8002a84 <HAL_RCC_GetSysClockFreq+0x204>
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	2b02      	cmp	r3, #2
 8002982:	f200 80a1 	bhi.w	8002ac8 <HAL_RCC_GetSysClockFreq+0x248>
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d003      	beq.n	8002994 <HAL_RCC_GetSysClockFreq+0x114>
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d056      	beq.n	8002a40 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002992:	e099      	b.n	8002ac8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002994:	4b6f      	ldr	r3, [pc, #444]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0320 	and.w	r3, r3, #32
 800299c:	2b00      	cmp	r3, #0
 800299e:	d02d      	beq.n	80029fc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80029a0:	4b6c      	ldr	r3, [pc, #432]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	08db      	lsrs	r3, r3, #3
 80029a6:	f003 0303 	and.w	r3, r3, #3
 80029aa:	4a6b      	ldr	r2, [pc, #428]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80029ac:	fa22 f303 	lsr.w	r3, r2, r3
 80029b0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	ee07 3a90 	vmov	s15, r3
 80029b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	ee07 3a90 	vmov	s15, r3
 80029c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029ca:	4b62      	ldr	r3, [pc, #392]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029d2:	ee07 3a90 	vmov	s15, r3
 80029d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029da:	ed97 6a02 	vldr	s12, [r7, #8]
 80029de:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 80029e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029f6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80029fa:	e087      	b.n	8002b0c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	ee07 3a90 	vmov	s15, r3
 8002a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a06:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002b68 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002a0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a0e:	4b51      	ldr	r3, [pc, #324]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a16:	ee07 3a90 	vmov	s15, r3
 8002a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a22:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a3a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a3e:	e065      	b.n	8002b0c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	ee07 3a90 	vmov	s15, r3
 8002a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a4a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002b6c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002a4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a52:	4b40      	ldr	r3, [pc, #256]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a5a:	ee07 3a90 	vmov	s15, r3
 8002a5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a62:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a66:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a7e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a82:	e043      	b.n	8002b0c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	ee07 3a90 	vmov	s15, r3
 8002a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a8e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002b70 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002a92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a96:	4b2f      	ldr	r3, [pc, #188]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a9e:	ee07 3a90 	vmov	s15, r3
 8002aa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002aa6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002aaa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002aae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ab2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ab6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002aba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ac2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002ac6:	e021      	b.n	8002b0c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	ee07 3a90 	vmov	s15, r3
 8002ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ad2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002b6c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002ad6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ada:	4b1e      	ldr	r3, [pc, #120]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ae2:	ee07 3a90 	vmov	s15, r3
 8002ae6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002aea:	ed97 6a02 	vldr	s12, [r7, #8]
 8002aee:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002af2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002af6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002afa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002afe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002b0a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002b0c:	4b11      	ldr	r3, [pc, #68]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b10:	0a5b      	lsrs	r3, r3, #9
 8002b12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b16:	3301      	adds	r3, #1
 8002b18:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	ee07 3a90 	vmov	s15, r3
 8002b20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b24:	edd7 6a07 	vldr	s13, [r7, #28]
 8002b28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b30:	ee17 3a90 	vmov	r3, s15
 8002b34:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002b36:	e005      	b.n	8002b44 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	61bb      	str	r3, [r7, #24]
      break;
 8002b3c:	e002      	b.n	8002b44 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002b3e:	4b07      	ldr	r3, [pc, #28]	@ (8002b5c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002b40:	61bb      	str	r3, [r7, #24]
      break;
 8002b42:	bf00      	nop
  }

  return sysclockfreq;
 8002b44:	69bb      	ldr	r3, [r7, #24]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3724      	adds	r7, #36	@ 0x24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	58024400 	.word	0x58024400
 8002b58:	03d09000 	.word	0x03d09000
 8002b5c:	003d0900 	.word	0x003d0900
 8002b60:	017d7840 	.word	0x017d7840
 8002b64:	46000000 	.word	0x46000000
 8002b68:	4c742400 	.word	0x4c742400
 8002b6c:	4a742400 	.word	0x4a742400
 8002b70:	4bbebc20 	.word	0x4bbebc20

08002b74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002b7a:	f7ff fe81 	bl	8002880 <HAL_RCC_GetSysClockFreq>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	4b10      	ldr	r3, [pc, #64]	@ (8002bc4 <HAL_RCC_GetHCLKFreq+0x50>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	0a1b      	lsrs	r3, r3, #8
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	490f      	ldr	r1, [pc, #60]	@ (8002bc8 <HAL_RCC_GetHCLKFreq+0x54>)
 8002b8c:	5ccb      	ldrb	r3, [r1, r3]
 8002b8e:	f003 031f 	and.w	r3, r3, #31
 8002b92:	fa22 f303 	lsr.w	r3, r2, r3
 8002b96:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002b98:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc4 <HAL_RCC_GetHCLKFreq+0x50>)
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	f003 030f 	and.w	r3, r3, #15
 8002ba0:	4a09      	ldr	r2, [pc, #36]	@ (8002bc8 <HAL_RCC_GetHCLKFreq+0x54>)
 8002ba2:	5cd3      	ldrb	r3, [r2, r3]
 8002ba4:	f003 031f 	and.w	r3, r3, #31
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	fa22 f303 	lsr.w	r3, r2, r3
 8002bae:	4a07      	ldr	r2, [pc, #28]	@ (8002bcc <HAL_RCC_GetHCLKFreq+0x58>)
 8002bb0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002bb2:	4a07      	ldr	r2, [pc, #28]	@ (8002bd0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002bb8:	4b04      	ldr	r3, [pc, #16]	@ (8002bcc <HAL_RCC_GetHCLKFreq+0x58>)
 8002bba:	681b      	ldr	r3, [r3, #0]
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	58024400 	.word	0x58024400
 8002bc8:	08006b58 	.word	0x08006b58
 8002bcc:	24000018 	.word	0x24000018
 8002bd0:	24000014 	.word	0x24000014

08002bd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002bd8:	f7ff ffcc 	bl	8002b74 <HAL_RCC_GetHCLKFreq>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	4b06      	ldr	r3, [pc, #24]	@ (8002bf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	091b      	lsrs	r3, r3, #4
 8002be4:	f003 0307 	and.w	r3, r3, #7
 8002be8:	4904      	ldr	r1, [pc, #16]	@ (8002bfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bea:	5ccb      	ldrb	r3, [r1, r3]
 8002bec:	f003 031f 	and.w	r3, r3, #31
 8002bf0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	58024400 	.word	0x58024400
 8002bfc:	08006b58 	.word	0x08006b58

08002c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002c04:	f7ff ffb6 	bl	8002b74 <HAL_RCC_GetHCLKFreq>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	0a1b      	lsrs	r3, r3, #8
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	4904      	ldr	r1, [pc, #16]	@ (8002c28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c16:	5ccb      	ldrb	r3, [r1, r3]
 8002c18:	f003 031f 	and.w	r3, r3, #31
 8002c1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	58024400 	.word	0x58024400
 8002c28:	08006b58 	.word	0x08006b58

08002c2c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c30:	b0ca      	sub	sp, #296	@ 0x128
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c38:	2300      	movs	r3, #0
 8002c3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c3e:	2300      	movs	r3, #0
 8002c40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c4c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002c50:	2500      	movs	r5, #0
 8002c52:	ea54 0305 	orrs.w	r3, r4, r5
 8002c56:	d049      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c62:	d02f      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002c64:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c68:	d828      	bhi.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002c6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c6e:	d01a      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002c70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c74:	d822      	bhi.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002c7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c7e:	d007      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002c80:	e01c      	b.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c82:	4bb8      	ldr	r3, [pc, #736]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c86:	4ab7      	ldr	r2, [pc, #732]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002c8e:	e01a      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c94:	3308      	adds	r3, #8
 8002c96:	2102      	movs	r1, #2
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f001 fc8f 	bl	80045bc <RCCEx_PLL2_Config>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002ca4:	e00f      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002caa:	3328      	adds	r3, #40	@ 0x28
 8002cac:	2102      	movs	r1, #2
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f001 fd36 	bl	8004720 <RCCEx_PLL3_Config>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002cba:	e004      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002cc2:	e000      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002cc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d10a      	bne.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002cce:	4ba5      	ldr	r3, [pc, #660]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002cd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cd2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cda:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cdc:	4aa1      	ldr	r2, [pc, #644]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002cde:	430b      	orrs	r3, r1
 8002ce0:	6513      	str	r3, [r2, #80]	@ 0x50
 8002ce2:	e003      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ce4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ce8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002cf8:	f04f 0900 	mov.w	r9, #0
 8002cfc:	ea58 0309 	orrs.w	r3, r8, r9
 8002d00:	d047      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d08:	2b04      	cmp	r3, #4
 8002d0a:	d82a      	bhi.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d14 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d12:	bf00      	nop
 8002d14:	08002d29 	.word	0x08002d29
 8002d18:	08002d37 	.word	0x08002d37
 8002d1c:	08002d4d 	.word	0x08002d4d
 8002d20:	08002d6b 	.word	0x08002d6b
 8002d24:	08002d6b 	.word	0x08002d6b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d28:	4b8e      	ldr	r3, [pc, #568]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2c:	4a8d      	ldr	r2, [pc, #564]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d34:	e01a      	b.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d3a:	3308      	adds	r3, #8
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f001 fc3c 	bl	80045bc <RCCEx_PLL2_Config>
 8002d44:	4603      	mov	r3, r0
 8002d46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d4a:	e00f      	b.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d50:	3328      	adds	r3, #40	@ 0x28
 8002d52:	2100      	movs	r1, #0
 8002d54:	4618      	mov	r0, r3
 8002d56:	f001 fce3 	bl	8004720 <RCCEx_PLL3_Config>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d60:	e004      	b.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d68:	e000      	b.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002d6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10a      	bne.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d74:	4b7b      	ldr	r3, [pc, #492]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d78:	f023 0107 	bic.w	r1, r3, #7
 8002d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d82:	4a78      	ldr	r2, [pc, #480]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d84:	430b      	orrs	r3, r1
 8002d86:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d88:	e003      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d9a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002d9e:	f04f 0b00 	mov.w	fp, #0
 8002da2:	ea5a 030b 	orrs.w	r3, sl, fp
 8002da6:	d04c      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002db2:	d030      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002db4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002db8:	d829      	bhi.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002dba:	2bc0      	cmp	r3, #192	@ 0xc0
 8002dbc:	d02d      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002dbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8002dc0:	d825      	bhi.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002dc2:	2b80      	cmp	r3, #128	@ 0x80
 8002dc4:	d018      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002dc6:	2b80      	cmp	r3, #128	@ 0x80
 8002dc8:	d821      	bhi.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d002      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002dce:	2b40      	cmp	r3, #64	@ 0x40
 8002dd0:	d007      	beq.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002dd2:	e01c      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dd4:	4b63      	ldr	r3, [pc, #396]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd8:	4a62      	ldr	r2, [pc, #392]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002dda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002de0:	e01c      	b.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002de6:	3308      	adds	r3, #8
 8002de8:	2100      	movs	r1, #0
 8002dea:	4618      	mov	r0, r3
 8002dec:	f001 fbe6 	bl	80045bc <RCCEx_PLL2_Config>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002df6:	e011      	b.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dfc:	3328      	adds	r3, #40	@ 0x28
 8002dfe:	2100      	movs	r1, #0
 8002e00:	4618      	mov	r0, r3
 8002e02:	f001 fc8d 	bl	8004720 <RCCEx_PLL3_Config>
 8002e06:	4603      	mov	r3, r0
 8002e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002e0c:	e006      	b.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e14:	e002      	b.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002e16:	bf00      	nop
 8002e18:	e000      	b.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002e1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10a      	bne.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002e24:	4b4f      	ldr	r3, [pc, #316]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e28:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e32:	4a4c      	ldr	r2, [pc, #304]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e34:	430b      	orrs	r3, r1
 8002e36:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e38:	e003      	b.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002e4e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002e52:	2300      	movs	r3, #0
 8002e54:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002e58:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	d053      	beq.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002e6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e6e:	d035      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002e70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e74:	d82e      	bhi.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002e76:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002e7a:	d031      	beq.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002e7c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002e80:	d828      	bhi.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002e82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e86:	d01a      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002e88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e8c:	d822      	bhi.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002e92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e96:	d007      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002e98:	e01c      	b.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e9a:	4b32      	ldr	r3, [pc, #200]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e9e:	4a31      	ldr	r2, [pc, #196]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ea0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ea4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ea6:	e01c      	b.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eac:	3308      	adds	r3, #8
 8002eae:	2100      	movs	r1, #0
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f001 fb83 	bl	80045bc <RCCEx_PLL2_Config>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002ebc:	e011      	b.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ec2:	3328      	adds	r3, #40	@ 0x28
 8002ec4:	2100      	movs	r1, #0
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f001 fc2a 	bl	8004720 <RCCEx_PLL3_Config>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ed2:	e006      	b.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002eda:	e002      	b.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002edc:	bf00      	nop
 8002ede:	e000      	b.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002ee0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ee2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d10b      	bne.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002eea:	4b1e      	ldr	r3, [pc, #120]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eee:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ef6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002efa:	4a1a      	ldr	r2, [pc, #104]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002efc:	430b      	orrs	r3, r1
 8002efe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f00:	e003      	b.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f12:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002f16:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002f20:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002f24:	460b      	mov	r3, r1
 8002f26:	4313      	orrs	r3, r2
 8002f28:	d056      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f2e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002f32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f36:	d038      	beq.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002f38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f3c:	d831      	bhi.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002f3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f42:	d034      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002f44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f48:	d82b      	bhi.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002f4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f4e:	d01d      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002f50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f54:	d825      	bhi.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d006      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002f5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f5e:	d00a      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002f60:	e01f      	b.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002f62:	bf00      	nop
 8002f64:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f68:	4ba2      	ldr	r3, [pc, #648]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f6c:	4aa1      	ldr	r2, [pc, #644]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f74:	e01c      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f7a:	3308      	adds	r3, #8
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f001 fb1c 	bl	80045bc <RCCEx_PLL2_Config>
 8002f84:	4603      	mov	r3, r0
 8002f86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002f8a:	e011      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f90:	3328      	adds	r3, #40	@ 0x28
 8002f92:	2100      	movs	r1, #0
 8002f94:	4618      	mov	r0, r3
 8002f96:	f001 fbc3 	bl	8004720 <RCCEx_PLL3_Config>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002fa0:	e006      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002fa8:	e002      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002faa:	bf00      	nop
 8002fac:	e000      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002fae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10b      	bne.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002fb8:	4b8e      	ldr	r3, [pc, #568]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fbc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fc4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002fc8:	4a8a      	ldr	r2, [pc, #552]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fca:	430b      	orrs	r3, r1
 8002fcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fce:	e003      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fe0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002fe4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002fe8:	2300      	movs	r3, #0
 8002fea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002fee:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	d03a      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ffe:	2b30      	cmp	r3, #48	@ 0x30
 8003000:	d01f      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003002:	2b30      	cmp	r3, #48	@ 0x30
 8003004:	d819      	bhi.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003006:	2b20      	cmp	r3, #32
 8003008:	d00c      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800300a:	2b20      	cmp	r3, #32
 800300c:	d815      	bhi.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800300e:	2b00      	cmp	r3, #0
 8003010:	d019      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003012:	2b10      	cmp	r3, #16
 8003014:	d111      	bne.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003016:	4b77      	ldr	r3, [pc, #476]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301a:	4a76      	ldr	r2, [pc, #472]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800301c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003020:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003022:	e011      	b.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003028:	3308      	adds	r3, #8
 800302a:	2102      	movs	r1, #2
 800302c:	4618      	mov	r0, r3
 800302e:	f001 fac5 	bl	80045bc <RCCEx_PLL2_Config>
 8003032:	4603      	mov	r3, r0
 8003034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003038:	e006      	b.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003040:	e002      	b.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003042:	bf00      	nop
 8003044:	e000      	b.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003046:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003048:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800304c:	2b00      	cmp	r3, #0
 800304e:	d10a      	bne.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003050:	4b68      	ldr	r3, [pc, #416]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003052:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003054:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800305c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800305e:	4a65      	ldr	r2, [pc, #404]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003060:	430b      	orrs	r3, r1
 8003062:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003064:	e003      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003066:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800306a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800306e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003076:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800307a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800307e:	2300      	movs	r3, #0
 8003080:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003084:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003088:	460b      	mov	r3, r1
 800308a:	4313      	orrs	r3, r2
 800308c:	d051      	beq.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800308e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003092:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003094:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003098:	d035      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800309a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800309e:	d82e      	bhi.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80030a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030a4:	d031      	beq.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80030a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030aa:	d828      	bhi.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80030ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030b0:	d01a      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80030b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030b6:	d822      	bhi.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d003      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80030bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030c0:	d007      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80030c2:	e01c      	b.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030c4:	4b4b      	ldr	r3, [pc, #300]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c8:	4a4a      	ldr	r2, [pc, #296]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80030d0:	e01c      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80030d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030d6:	3308      	adds	r3, #8
 80030d8:	2100      	movs	r1, #0
 80030da:	4618      	mov	r0, r3
 80030dc:	f001 fa6e 	bl	80045bc <RCCEx_PLL2_Config>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80030e6:	e011      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80030e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030ec:	3328      	adds	r3, #40	@ 0x28
 80030ee:	2100      	movs	r1, #0
 80030f0:	4618      	mov	r0, r3
 80030f2:	f001 fb15 	bl	8004720 <RCCEx_PLL3_Config>
 80030f6:	4603      	mov	r3, r0
 80030f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80030fc:	e006      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003104:	e002      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003106:	bf00      	nop
 8003108:	e000      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800310a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800310c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10a      	bne.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003114:	4b37      	ldr	r3, [pc, #220]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003116:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003118:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800311c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003122:	4a34      	ldr	r2, [pc, #208]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003124:	430b      	orrs	r3, r1
 8003126:	6513      	str	r3, [r2, #80]	@ 0x50
 8003128:	e003      	b.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800312a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800312e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800313e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003142:	2300      	movs	r3, #0
 8003144:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003148:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800314c:	460b      	mov	r3, r1
 800314e:	4313      	orrs	r3, r2
 8003150:	d056      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003156:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003158:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800315c:	d033      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800315e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003162:	d82c      	bhi.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003164:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003168:	d02f      	beq.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800316a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800316e:	d826      	bhi.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003170:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003174:	d02b      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003176:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800317a:	d820      	bhi.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x592>
 800317c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003180:	d012      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003182:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003186:	d81a      	bhi.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003188:	2b00      	cmp	r3, #0
 800318a:	d022      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800318c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003190:	d115      	bne.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003196:	3308      	adds	r3, #8
 8003198:	2101      	movs	r1, #1
 800319a:	4618      	mov	r0, r3
 800319c:	f001 fa0e 	bl	80045bc <RCCEx_PLL2_Config>
 80031a0:	4603      	mov	r3, r0
 80031a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80031a6:	e015      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ac:	3328      	adds	r3, #40	@ 0x28
 80031ae:	2101      	movs	r1, #1
 80031b0:	4618      	mov	r0, r3
 80031b2:	f001 fab5 	bl	8004720 <RCCEx_PLL3_Config>
 80031b6:	4603      	mov	r3, r0
 80031b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80031bc:	e00a      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031c4:	e006      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80031c6:	bf00      	nop
 80031c8:	e004      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80031ca:	bf00      	nop
 80031cc:	e002      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80031ce:	bf00      	nop
 80031d0:	e000      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80031d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d10d      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80031dc:	4b05      	ldr	r3, [pc, #20]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031e0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80031e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031ea:	4a02      	ldr	r2, [pc, #8]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031ec:	430b      	orrs	r3, r1
 80031ee:	6513      	str	r3, [r2, #80]	@ 0x50
 80031f0:	e006      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80031f2:	bf00      	nop
 80031f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003208:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800320c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003210:	2300      	movs	r3, #0
 8003212:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003216:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800321a:	460b      	mov	r3, r1
 800321c:	4313      	orrs	r3, r2
 800321e:	d055      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003224:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003228:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800322c:	d033      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800322e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003232:	d82c      	bhi.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003238:	d02f      	beq.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800323a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800323e:	d826      	bhi.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003240:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003244:	d02b      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003246:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800324a:	d820      	bhi.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800324c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003250:	d012      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003252:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003256:	d81a      	bhi.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003258:	2b00      	cmp	r3, #0
 800325a:	d022      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800325c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003260:	d115      	bne.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003266:	3308      	adds	r3, #8
 8003268:	2101      	movs	r1, #1
 800326a:	4618      	mov	r0, r3
 800326c:	f001 f9a6 	bl	80045bc <RCCEx_PLL2_Config>
 8003270:	4603      	mov	r3, r0
 8003272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003276:	e015      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800327c:	3328      	adds	r3, #40	@ 0x28
 800327e:	2101      	movs	r1, #1
 8003280:	4618      	mov	r0, r3
 8003282:	f001 fa4d 	bl	8004720 <RCCEx_PLL3_Config>
 8003286:	4603      	mov	r3, r0
 8003288:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800328c:	e00a      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003294:	e006      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003296:	bf00      	nop
 8003298:	e004      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800329a:	bf00      	nop
 800329c:	e002      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800329e:	bf00      	nop
 80032a0:	e000      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80032a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d10b      	bne.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80032ac:	4ba3      	ldr	r3, [pc, #652]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80032b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80032bc:	4a9f      	ldr	r2, [pc, #636]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032be:	430b      	orrs	r3, r1
 80032c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80032c2:	e003      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80032cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80032d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80032dc:	2300      	movs	r3, #0
 80032de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80032e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80032e6:	460b      	mov	r3, r1
 80032e8:	4313      	orrs	r3, r2
 80032ea:	d037      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80032ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032f6:	d00e      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80032f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032fc:	d816      	bhi.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d018      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003302:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003306:	d111      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003308:	4b8c      	ldr	r3, [pc, #560]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800330a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330c:	4a8b      	ldr	r2, [pc, #556]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800330e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003312:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003314:	e00f      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800331a:	3308      	adds	r3, #8
 800331c:	2101      	movs	r1, #1
 800331e:	4618      	mov	r0, r3
 8003320:	f001 f94c 	bl	80045bc <RCCEx_PLL2_Config>
 8003324:	4603      	mov	r3, r0
 8003326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800332a:	e004      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003332:	e000      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003334:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003336:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10a      	bne.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800333e:	4b7f      	ldr	r3, [pc, #508]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003340:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003342:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800334a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800334c:	4a7b      	ldr	r2, [pc, #492]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800334e:	430b      	orrs	r3, r1
 8003350:	6513      	str	r3, [r2, #80]	@ 0x50
 8003352:	e003      	b.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003354:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003358:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800335c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003364:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003368:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800336c:	2300      	movs	r3, #0
 800336e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003372:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003376:	460b      	mov	r3, r1
 8003378:	4313      	orrs	r3, r2
 800337a:	d039      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800337c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003382:	2b03      	cmp	r3, #3
 8003384:	d81c      	bhi.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003386:	a201      	add	r2, pc, #4	@ (adr r2, 800338c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800338c:	080033c9 	.word	0x080033c9
 8003390:	0800339d 	.word	0x0800339d
 8003394:	080033ab 	.word	0x080033ab
 8003398:	080033c9 	.word	0x080033c9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800339c:	4b67      	ldr	r3, [pc, #412]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800339e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a0:	4a66      	ldr	r2, [pc, #408]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80033a8:	e00f      	b.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80033aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ae:	3308      	adds	r3, #8
 80033b0:	2102      	movs	r1, #2
 80033b2:	4618      	mov	r0, r3
 80033b4:	f001 f902 	bl	80045bc <RCCEx_PLL2_Config>
 80033b8:	4603      	mov	r3, r0
 80033ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80033be:	e004      	b.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033c6:	e000      	b.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80033c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10a      	bne.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80033d2:	4b5a      	ldr	r3, [pc, #360]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033d6:	f023 0103 	bic.w	r1, r3, #3
 80033da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033e0:	4a56      	ldr	r2, [pc, #344]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033e2:	430b      	orrs	r3, r1
 80033e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033e6:	e003      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80033fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003400:	2300      	movs	r3, #0
 8003402:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003406:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800340a:	460b      	mov	r3, r1
 800340c:	4313      	orrs	r3, r2
 800340e:	f000 809f 	beq.w	8003550 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003412:	4b4b      	ldr	r3, [pc, #300]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a4a      	ldr	r2, [pc, #296]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003418:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800341c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800341e:	f7fd fee5 	bl	80011ec <HAL_GetTick>
 8003422:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003426:	e00b      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003428:	f7fd fee0 	bl	80011ec <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b64      	cmp	r3, #100	@ 0x64
 8003436:	d903      	bls.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800343e:	e005      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003440:	4b3f      	ldr	r3, [pc, #252]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003448:	2b00      	cmp	r3, #0
 800344a:	d0ed      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800344c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003450:	2b00      	cmp	r3, #0
 8003452:	d179      	bne.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003454:	4b39      	ldr	r3, [pc, #228]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003456:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800345c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003460:	4053      	eors	r3, r2
 8003462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003466:	2b00      	cmp	r3, #0
 8003468:	d015      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800346a:	4b34      	ldr	r3, [pc, #208]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800346c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800346e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003472:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003476:	4b31      	ldr	r3, [pc, #196]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800347a:	4a30      	ldr	r2, [pc, #192]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800347c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003480:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003482:	4b2e      	ldr	r3, [pc, #184]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003486:	4a2d      	ldr	r2, [pc, #180]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003488:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800348c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800348e:	4a2b      	ldr	r2, [pc, #172]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003490:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003494:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800349a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800349e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034a2:	d118      	bne.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a4:	f7fd fea2 	bl	80011ec <HAL_GetTick>
 80034a8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034ac:	e00d      	b.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ae:	f7fd fe9d 	bl	80011ec <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80034b8:	1ad2      	subs	r2, r2, r3
 80034ba:	f241 3388 	movw	r3, #5000	@ 0x1388
 80034be:	429a      	cmp	r2, r3
 80034c0:	d903      	bls.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80034c8:	e005      	b.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034ca:	4b1c      	ldr	r3, [pc, #112]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d0eb      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80034d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d129      	bne.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80034e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034ee:	d10e      	bne.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80034f0:	4b12      	ldr	r3, [pc, #72]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80034f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003500:	091a      	lsrs	r2, r3, #4
 8003502:	4b10      	ldr	r3, [pc, #64]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003504:	4013      	ands	r3, r2
 8003506:	4a0d      	ldr	r2, [pc, #52]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003508:	430b      	orrs	r3, r1
 800350a:	6113      	str	r3, [r2, #16]
 800350c:	e005      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800350e:	4b0b      	ldr	r3, [pc, #44]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	4a0a      	ldr	r2, [pc, #40]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003514:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003518:	6113      	str	r3, [r2, #16]
 800351a:	4b08      	ldr	r3, [pc, #32]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800351c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800351e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003522:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003526:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800352a:	4a04      	ldr	r2, [pc, #16]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800352c:	430b      	orrs	r3, r1
 800352e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003530:	e00e      	b.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800353a:	e009      	b.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800353c:	58024400 	.word	0x58024400
 8003540:	58024800 	.word	0x58024800
 8003544:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003548:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800354c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003558:	f002 0301 	and.w	r3, r2, #1
 800355c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003560:	2300      	movs	r3, #0
 8003562:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003566:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800356a:	460b      	mov	r3, r1
 800356c:	4313      	orrs	r3, r2
 800356e:	f000 8089 	beq.w	8003684 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003576:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003578:	2b28      	cmp	r3, #40	@ 0x28
 800357a:	d86b      	bhi.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800357c:	a201      	add	r2, pc, #4	@ (adr r2, 8003584 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800357e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003582:	bf00      	nop
 8003584:	0800365d 	.word	0x0800365d
 8003588:	08003655 	.word	0x08003655
 800358c:	08003655 	.word	0x08003655
 8003590:	08003655 	.word	0x08003655
 8003594:	08003655 	.word	0x08003655
 8003598:	08003655 	.word	0x08003655
 800359c:	08003655 	.word	0x08003655
 80035a0:	08003655 	.word	0x08003655
 80035a4:	08003629 	.word	0x08003629
 80035a8:	08003655 	.word	0x08003655
 80035ac:	08003655 	.word	0x08003655
 80035b0:	08003655 	.word	0x08003655
 80035b4:	08003655 	.word	0x08003655
 80035b8:	08003655 	.word	0x08003655
 80035bc:	08003655 	.word	0x08003655
 80035c0:	08003655 	.word	0x08003655
 80035c4:	0800363f 	.word	0x0800363f
 80035c8:	08003655 	.word	0x08003655
 80035cc:	08003655 	.word	0x08003655
 80035d0:	08003655 	.word	0x08003655
 80035d4:	08003655 	.word	0x08003655
 80035d8:	08003655 	.word	0x08003655
 80035dc:	08003655 	.word	0x08003655
 80035e0:	08003655 	.word	0x08003655
 80035e4:	0800365d 	.word	0x0800365d
 80035e8:	08003655 	.word	0x08003655
 80035ec:	08003655 	.word	0x08003655
 80035f0:	08003655 	.word	0x08003655
 80035f4:	08003655 	.word	0x08003655
 80035f8:	08003655 	.word	0x08003655
 80035fc:	08003655 	.word	0x08003655
 8003600:	08003655 	.word	0x08003655
 8003604:	0800365d 	.word	0x0800365d
 8003608:	08003655 	.word	0x08003655
 800360c:	08003655 	.word	0x08003655
 8003610:	08003655 	.word	0x08003655
 8003614:	08003655 	.word	0x08003655
 8003618:	08003655 	.word	0x08003655
 800361c:	08003655 	.word	0x08003655
 8003620:	08003655 	.word	0x08003655
 8003624:	0800365d 	.word	0x0800365d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362c:	3308      	adds	r3, #8
 800362e:	2101      	movs	r1, #1
 8003630:	4618      	mov	r0, r3
 8003632:	f000 ffc3 	bl	80045bc <RCCEx_PLL2_Config>
 8003636:	4603      	mov	r3, r0
 8003638:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800363c:	e00f      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800363e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003642:	3328      	adds	r3, #40	@ 0x28
 8003644:	2101      	movs	r1, #1
 8003646:	4618      	mov	r0, r3
 8003648:	f001 f86a 	bl	8004720 <RCCEx_PLL3_Config>
 800364c:	4603      	mov	r3, r0
 800364e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003652:	e004      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800365a:	e000      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800365c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800365e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003662:	2b00      	cmp	r3, #0
 8003664:	d10a      	bne.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003666:	4bbf      	ldr	r3, [pc, #764]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800366a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800366e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003672:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003674:	4abb      	ldr	r2, [pc, #748]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003676:	430b      	orrs	r3, r1
 8003678:	6553      	str	r3, [r2, #84]	@ 0x54
 800367a:	e003      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800367c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003680:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368c:	f002 0302 	and.w	r3, r2, #2
 8003690:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003694:	2300      	movs	r3, #0
 8003696:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800369a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800369e:	460b      	mov	r3, r1
 80036a0:	4313      	orrs	r3, r2
 80036a2:	d041      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80036a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036aa:	2b05      	cmp	r3, #5
 80036ac:	d824      	bhi.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80036ae:	a201      	add	r2, pc, #4	@ (adr r2, 80036b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80036b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b4:	08003701 	.word	0x08003701
 80036b8:	080036cd 	.word	0x080036cd
 80036bc:	080036e3 	.word	0x080036e3
 80036c0:	08003701 	.word	0x08003701
 80036c4:	08003701 	.word	0x08003701
 80036c8:	08003701 	.word	0x08003701
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d0:	3308      	adds	r3, #8
 80036d2:	2101      	movs	r1, #1
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 ff71 	bl	80045bc <RCCEx_PLL2_Config>
 80036da:	4603      	mov	r3, r0
 80036dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80036e0:	e00f      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e6:	3328      	adds	r3, #40	@ 0x28
 80036e8:	2101      	movs	r1, #1
 80036ea:	4618      	mov	r0, r3
 80036ec:	f001 f818 	bl	8004720 <RCCEx_PLL3_Config>
 80036f0:	4603      	mov	r3, r0
 80036f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80036f6:	e004      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036fe:	e000      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003700:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003702:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10a      	bne.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800370a:	4b96      	ldr	r3, [pc, #600]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800370c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800370e:	f023 0107 	bic.w	r1, r3, #7
 8003712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003716:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003718:	4a92      	ldr	r2, [pc, #584]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800371a:	430b      	orrs	r3, r1
 800371c:	6553      	str	r3, [r2, #84]	@ 0x54
 800371e:	e003      	b.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003720:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003724:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800372c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003730:	f002 0304 	and.w	r3, r2, #4
 8003734:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003738:	2300      	movs	r3, #0
 800373a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800373e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003742:	460b      	mov	r3, r1
 8003744:	4313      	orrs	r3, r2
 8003746:	d044      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800374c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003750:	2b05      	cmp	r3, #5
 8003752:	d825      	bhi.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003754:	a201      	add	r2, pc, #4	@ (adr r2, 800375c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375a:	bf00      	nop
 800375c:	080037a9 	.word	0x080037a9
 8003760:	08003775 	.word	0x08003775
 8003764:	0800378b 	.word	0x0800378b
 8003768:	080037a9 	.word	0x080037a9
 800376c:	080037a9 	.word	0x080037a9
 8003770:	080037a9 	.word	0x080037a9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003778:	3308      	adds	r3, #8
 800377a:	2101      	movs	r1, #1
 800377c:	4618      	mov	r0, r3
 800377e:	f000 ff1d 	bl	80045bc <RCCEx_PLL2_Config>
 8003782:	4603      	mov	r3, r0
 8003784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003788:	e00f      	b.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800378a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800378e:	3328      	adds	r3, #40	@ 0x28
 8003790:	2101      	movs	r1, #1
 8003792:	4618      	mov	r0, r3
 8003794:	f000 ffc4 	bl	8004720 <RCCEx_PLL3_Config>
 8003798:	4603      	mov	r3, r0
 800379a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800379e:	e004      	b.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037a6:	e000      	b.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80037a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d10b      	bne.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80037b2:	4b6c      	ldr	r3, [pc, #432]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80037b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037b6:	f023 0107 	bic.w	r1, r3, #7
 80037ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037c2:	4a68      	ldr	r2, [pc, #416]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80037c4:	430b      	orrs	r3, r1
 80037c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80037c8:	e003      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80037d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037da:	f002 0320 	and.w	r3, r2, #32
 80037de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80037e2:	2300      	movs	r3, #0
 80037e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80037e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80037ec:	460b      	mov	r3, r1
 80037ee:	4313      	orrs	r3, r2
 80037f0:	d055      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80037f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037fe:	d033      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003800:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003804:	d82c      	bhi.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800380a:	d02f      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800380c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003810:	d826      	bhi.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003812:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003816:	d02b      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003818:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800381c:	d820      	bhi.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800381e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003822:	d012      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003824:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003828:	d81a      	bhi.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800382a:	2b00      	cmp	r3, #0
 800382c:	d022      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800382e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003832:	d115      	bne.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	3308      	adds	r3, #8
 800383a:	2100      	movs	r1, #0
 800383c:	4618      	mov	r0, r3
 800383e:	f000 febd 	bl	80045bc <RCCEx_PLL2_Config>
 8003842:	4603      	mov	r3, r0
 8003844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003848:	e015      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800384a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384e:	3328      	adds	r3, #40	@ 0x28
 8003850:	2102      	movs	r1, #2
 8003852:	4618      	mov	r0, r3
 8003854:	f000 ff64 	bl	8004720 <RCCEx_PLL3_Config>
 8003858:	4603      	mov	r3, r0
 800385a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800385e:	e00a      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003866:	e006      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003868:	bf00      	nop
 800386a:	e004      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800386c:	bf00      	nop
 800386e:	e002      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003870:	bf00      	nop
 8003872:	e000      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003874:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10b      	bne.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800387e:	4b39      	ldr	r3, [pc, #228]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003882:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800388a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800388e:	4a35      	ldr	r2, [pc, #212]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003890:	430b      	orrs	r3, r1
 8003892:	6553      	str	r3, [r2, #84]	@ 0x54
 8003894:	e003      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800389a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800389e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80038aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80038ae:	2300      	movs	r3, #0
 80038b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80038b4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80038b8:	460b      	mov	r3, r1
 80038ba:	4313      	orrs	r3, r2
 80038bc:	d058      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80038be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038c6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80038ca:	d033      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80038cc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80038d0:	d82c      	bhi.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80038d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038d6:	d02f      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80038d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038dc:	d826      	bhi.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80038de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038e2:	d02b      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80038e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038e8:	d820      	bhi.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80038ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038ee:	d012      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80038f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038f4:	d81a      	bhi.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d022      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80038fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038fe:	d115      	bne.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003904:	3308      	adds	r3, #8
 8003906:	2100      	movs	r1, #0
 8003908:	4618      	mov	r0, r3
 800390a:	f000 fe57 	bl	80045bc <RCCEx_PLL2_Config>
 800390e:	4603      	mov	r3, r0
 8003910:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003914:	e015      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391a:	3328      	adds	r3, #40	@ 0x28
 800391c:	2102      	movs	r1, #2
 800391e:	4618      	mov	r0, r3
 8003920:	f000 fefe 	bl	8004720 <RCCEx_PLL3_Config>
 8003924:	4603      	mov	r3, r0
 8003926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800392a:	e00a      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003932:	e006      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003934:	bf00      	nop
 8003936:	e004      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003938:	bf00      	nop
 800393a:	e002      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800393c:	bf00      	nop
 800393e:	e000      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003940:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003946:	2b00      	cmp	r3, #0
 8003948:	d10e      	bne.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800394a:	4b06      	ldr	r3, [pc, #24]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800394c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003956:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800395a:	4a02      	ldr	r2, [pc, #8]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800395c:	430b      	orrs	r3, r1
 800395e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003960:	e006      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003962:	bf00      	nop
 8003964:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003968:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800396c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003978:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800397c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003980:	2300      	movs	r3, #0
 8003982:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003986:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800398a:	460b      	mov	r3, r1
 800398c:	4313      	orrs	r3, r2
 800398e:	d055      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003994:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003998:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800399c:	d033      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800399e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80039a2:	d82c      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80039a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039a8:	d02f      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80039aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039ae:	d826      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80039b0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80039b4:	d02b      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80039b6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80039ba:	d820      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80039bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039c0:	d012      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80039c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039c6:	d81a      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d022      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80039cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039d0:	d115      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d6:	3308      	adds	r3, #8
 80039d8:	2100      	movs	r1, #0
 80039da:	4618      	mov	r0, r3
 80039dc:	f000 fdee 	bl	80045bc <RCCEx_PLL2_Config>
 80039e0:	4603      	mov	r3, r0
 80039e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80039e6:	e015      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80039e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ec:	3328      	adds	r3, #40	@ 0x28
 80039ee:	2102      	movs	r1, #2
 80039f0:	4618      	mov	r0, r3
 80039f2:	f000 fe95 	bl	8004720 <RCCEx_PLL3_Config>
 80039f6:	4603      	mov	r3, r0
 80039f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80039fc:	e00a      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a04:	e006      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003a06:	bf00      	nop
 8003a08:	e004      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003a0a:	bf00      	nop
 8003a0c:	e002      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003a0e:	bf00      	nop
 8003a10:	e000      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003a12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10b      	bne.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003a1c:	4ba1      	ldr	r3, [pc, #644]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a20:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003a2c:	4a9d      	ldr	r2, [pc, #628]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a2e:	430b      	orrs	r3, r1
 8003a30:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a32:	e003      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a44:	f002 0308 	and.w	r3, r2, #8
 8003a48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a52:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003a56:	460b      	mov	r3, r1
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	d01e      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a68:	d10c      	bne.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6e:	3328      	adds	r3, #40	@ 0x28
 8003a70:	2102      	movs	r1, #2
 8003a72:	4618      	mov	r0, r3
 8003a74:	f000 fe54 	bl	8004720 <RCCEx_PLL3_Config>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d002      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003a84:	4b87      	ldr	r3, [pc, #540]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a88:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a94:	4a83      	ldr	r2, [pc, #524]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a96:	430b      	orrs	r3, r1
 8003a98:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa2:	f002 0310 	and.w	r3, r2, #16
 8003aa6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003aaa:	2300      	movs	r3, #0
 8003aac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003ab0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	d01e      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003abe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ac2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ac6:	d10c      	bne.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003acc:	3328      	adds	r3, #40	@ 0x28
 8003ace:	2102      	movs	r1, #2
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 fe25 	bl	8004720 <RCCEx_PLL3_Config>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d002      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ae2:	4b70      	ldr	r3, [pc, #448]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003af2:	4a6c      	ldr	r2, [pc, #432]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003af4:	430b      	orrs	r3, r1
 8003af6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b00:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003b04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b08:	2300      	movs	r3, #0
 8003b0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b0e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003b12:	460b      	mov	r3, r1
 8003b14:	4313      	orrs	r3, r2
 8003b16:	d03e      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003b20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b24:	d022      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003b26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b2a:	d81b      	bhi.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d003      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003b30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b34:	d00b      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003b36:	e015      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b3c:	3308      	adds	r3, #8
 8003b3e:	2100      	movs	r1, #0
 8003b40:	4618      	mov	r0, r3
 8003b42:	f000 fd3b 	bl	80045bc <RCCEx_PLL2_Config>
 8003b46:	4603      	mov	r3, r0
 8003b48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003b4c:	e00f      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b52:	3328      	adds	r3, #40	@ 0x28
 8003b54:	2102      	movs	r1, #2
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 fde2 	bl	8004720 <RCCEx_PLL3_Config>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003b62:	e004      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b6a:	e000      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003b6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10b      	bne.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b76:	4b4b      	ldr	r3, [pc, #300]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003b86:	4a47      	ldr	r2, [pc, #284]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b88:	430b      	orrs	r3, r1
 8003b8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b8c:	e003      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003ba2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003ba8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003bac:	460b      	mov	r3, r1
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	d03b      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003bbe:	d01f      	beq.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003bc0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003bc4:	d818      	bhi.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003bc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003bca:	d003      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003bcc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003bd0:	d007      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003bd2:	e011      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bd4:	4b33      	ldr	r3, [pc, #204]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd8:	4a32      	ldr	r2, [pc, #200]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003bda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003be0:	e00f      	b.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be6:	3328      	adds	r3, #40	@ 0x28
 8003be8:	2101      	movs	r1, #1
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fd98 	bl	8004720 <RCCEx_PLL3_Config>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003bf6:	e004      	b.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bfe:	e000      	b.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003c00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10b      	bne.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c0a:	4b26      	ldr	r3, [pc, #152]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c0e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c1a:	4a22      	ldr	r2, [pc, #136]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c1c:	430b      	orrs	r3, r1
 8003c1e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003c20:	e003      	b.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c32:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003c36:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c38:	2300      	movs	r3, #0
 8003c3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c3c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003c40:	460b      	mov	r3, r1
 8003c42:	4313      	orrs	r3, r2
 8003c44:	d034      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003c50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c54:	d007      	beq.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003c56:	e011      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c58:	4b12      	ldr	r3, [pc, #72]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5c:	4a11      	ldr	r2, [pc, #68]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003c64:	e00e      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c6a:	3308      	adds	r3, #8
 8003c6c:	2102      	movs	r1, #2
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f000 fca4 	bl	80045bc <RCCEx_PLL2_Config>
 8003c74:	4603      	mov	r3, r0
 8003c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003c7a:	e003      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10d      	bne.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003c8c:	4b05      	ldr	r3, [pc, #20]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c90:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c9a:	4a02      	ldr	r2, [pc, #8]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c9c:	430b      	orrs	r3, r1
 8003c9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ca0:	e006      	b.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003ca2:	bf00      	nop
 8003ca4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003cbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003cc2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	d00c      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd0:	3328      	adds	r3, #40	@ 0x28
 8003cd2:	2102      	movs	r1, #2
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 fd23 	bl	8004720 <RCCEx_PLL3_Config>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d002      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cee:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003cf2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	667b      	str	r3, [r7, #100]	@ 0x64
 8003cf8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	d038      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d0e:	d018      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003d10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d14:	d811      	bhi.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003d16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d1a:	d014      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003d1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d20:	d80b      	bhi.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d011      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003d26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d2a:	d106      	bne.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d2c:	4bc3      	ldr	r3, [pc, #780]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d30:	4ac2      	ldr	r2, [pc, #776]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003d38:	e008      	b.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d40:	e004      	b.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003d42:	bf00      	nop
 8003d44:	e002      	b.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003d46:	bf00      	nop
 8003d48:	e000      	b.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003d4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10b      	bne.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d54:	4bb9      	ldr	r3, [pc, #740]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d58:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d64:	4ab5      	ldr	r2, [pc, #724]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d66:	430b      	orrs	r3, r1
 8003d68:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d6a:	e003      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003d80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d82:	2300      	movs	r3, #0
 8003d84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d86:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	d009      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d90:	4baa      	ldr	r3, [pc, #680]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d94:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d9e:	4aa7      	ldr	r2, [pc, #668]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003da0:	430b      	orrs	r3, r1
 8003da2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dac:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003db0:	653b      	str	r3, [r7, #80]	@ 0x50
 8003db2:	2300      	movs	r3, #0
 8003db4:	657b      	str	r3, [r7, #84]	@ 0x54
 8003db6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	d00a      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003dc0:	4b9e      	ldr	r3, [pc, #632]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003dc2:	691b      	ldr	r3, [r3, #16]
 8003dc4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dcc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003dd0:	4a9a      	ldr	r2, [pc, #616]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003dd2:	430b      	orrs	r3, r1
 8003dd4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dde:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003de2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003de4:	2300      	movs	r3, #0
 8003de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003de8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003dec:	460b      	mov	r3, r1
 8003dee:	4313      	orrs	r3, r2
 8003df0:	d009      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003df2:	4b92      	ldr	r3, [pc, #584]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003df4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003df6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e00:	4a8e      	ldr	r2, [pc, #568]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e02:	430b      	orrs	r3, r1
 8003e04:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e0e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003e12:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e14:	2300      	movs	r3, #0
 8003e16:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e18:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	d00e      	beq.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003e22:	4b86      	ldr	r3, [pc, #536]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	4a85      	ldr	r2, [pc, #532]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e28:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003e2c:	6113      	str	r3, [r2, #16]
 8003e2e:	4b83      	ldr	r3, [pc, #524]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e30:	6919      	ldr	r1, [r3, #16]
 8003e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e36:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003e3a:	4a80      	ldr	r2, [pc, #512]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e3c:	430b      	orrs	r3, r1
 8003e3e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e48:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e4e:	2300      	movs	r3, #0
 8003e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e52:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003e56:	460b      	mov	r3, r1
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	d009      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003e5c:	4b77      	ldr	r3, [pc, #476]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e60:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e6a:	4a74      	ldr	r2, [pc, #464]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e6c:	430b      	orrs	r3, r1
 8003e6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e78:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003e7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e7e:	2300      	movs	r3, #0
 8003e80:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e82:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003e86:	460b      	mov	r3, r1
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	d00a      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003e8c:	4b6b      	ldr	r3, [pc, #428]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e90:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e9c:	4a67      	ldr	r2, [pc, #412]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e9e:	430b      	orrs	r3, r1
 8003ea0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eaa:	2100      	movs	r1, #0
 8003eac:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003eb4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003eb8:	460b      	mov	r3, r1
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	d011      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec2:	3308      	adds	r3, #8
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f000 fb78 	bl	80045bc <RCCEx_PLL2_Config>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ede:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eea:	2100      	movs	r1, #0
 8003eec:	6239      	str	r1, [r7, #32]
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ef4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	4313      	orrs	r3, r2
 8003efc:	d011      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f02:	3308      	adds	r3, #8
 8003f04:	2101      	movs	r1, #1
 8003f06:	4618      	mov	r0, r3
 8003f08:	f000 fb58 	bl	80045bc <RCCEx_PLL2_Config>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003f12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d003      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	61b9      	str	r1, [r7, #24]
 8003f2e:	f003 0304 	and.w	r3, r3, #4
 8003f32:	61fb      	str	r3, [r7, #28]
 8003f34:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003f38:	460b      	mov	r3, r1
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	d011      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f42:	3308      	adds	r3, #8
 8003f44:	2102      	movs	r1, #2
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 fb38 	bl	80045bc <RCCEx_PLL2_Config>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003f52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f6a:	2100      	movs	r1, #0
 8003f6c:	6139      	str	r1, [r7, #16]
 8003f6e:	f003 0308 	and.w	r3, r3, #8
 8003f72:	617b      	str	r3, [r7, #20]
 8003f74:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003f78:	460b      	mov	r3, r1
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	d011      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f82:	3328      	adds	r3, #40	@ 0x28
 8003f84:	2100      	movs	r1, #0
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 fbca 	bl	8004720 <RCCEx_PLL3_Config>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8003f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d003      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003faa:	2100      	movs	r1, #0
 8003fac:	60b9      	str	r1, [r7, #8]
 8003fae:	f003 0310 	and.w	r3, r3, #16
 8003fb2:	60fb      	str	r3, [r7, #12]
 8003fb4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003fb8:	460b      	mov	r3, r1
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	d011      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc2:	3328      	adds	r3, #40	@ 0x28
 8003fc4:	2101      	movs	r1, #1
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 fbaa 	bl	8004720 <RCCEx_PLL3_Config>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003fd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fea:	2100      	movs	r1, #0
 8003fec:	6039      	str	r1, [r7, #0]
 8003fee:	f003 0320 	and.w	r3, r3, #32
 8003ff2:	607b      	str	r3, [r7, #4]
 8003ff4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	d011      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004002:	3328      	adds	r3, #40	@ 0x28
 8004004:	2102      	movs	r1, #2
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fb8a 	bl	8004720 <RCCEx_PLL3_Config>
 800400c:	4603      	mov	r3, r0
 800400e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004012:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800401a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800401e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004022:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800402a:	2300      	movs	r3, #0
 800402c:	e000      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
}
 8004030:	4618      	mov	r0, r3
 8004032:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004036:	46bd      	mov	sp, r7
 8004038:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800403c:	58024400 	.word	0x58024400

08004040 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004044:	f7fe fd96 	bl	8002b74 <HAL_RCC_GetHCLKFreq>
 8004048:	4602      	mov	r2, r0
 800404a:	4b06      	ldr	r3, [pc, #24]	@ (8004064 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	091b      	lsrs	r3, r3, #4
 8004050:	f003 0307 	and.w	r3, r3, #7
 8004054:	4904      	ldr	r1, [pc, #16]	@ (8004068 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004056:	5ccb      	ldrb	r3, [r1, r3]
 8004058:	f003 031f 	and.w	r3, r3, #31
 800405c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004060:	4618      	mov	r0, r3
 8004062:	bd80      	pop	{r7, pc}
 8004064:	58024400 	.word	0x58024400
 8004068:	08006b58 	.word	0x08006b58

0800406c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800406c:	b480      	push	{r7}
 800406e:	b089      	sub	sp, #36	@ 0x24
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004074:	4ba1      	ldr	r3, [pc, #644]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004078:	f003 0303 	and.w	r3, r3, #3
 800407c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800407e:	4b9f      	ldr	r3, [pc, #636]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004082:	0b1b      	lsrs	r3, r3, #12
 8004084:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004088:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800408a:	4b9c      	ldr	r3, [pc, #624]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800408c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408e:	091b      	lsrs	r3, r3, #4
 8004090:	f003 0301 	and.w	r3, r3, #1
 8004094:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004096:	4b99      	ldr	r3, [pc, #612]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800409a:	08db      	lsrs	r3, r3, #3
 800409c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	fb02 f303 	mul.w	r3, r2, r3
 80040a6:	ee07 3a90 	vmov	s15, r3
 80040aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	f000 8111 	beq.w	80042dc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	2b02      	cmp	r3, #2
 80040be:	f000 8083 	beq.w	80041c8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	f200 80a1 	bhi.w	800420c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80040ca:	69bb      	ldr	r3, [r7, #24]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d003      	beq.n	80040d8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d056      	beq.n	8004184 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80040d6:	e099      	b.n	800420c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80040d8:	4b88      	ldr	r3, [pc, #544]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0320 	and.w	r3, r3, #32
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d02d      	beq.n	8004140 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80040e4:	4b85      	ldr	r3, [pc, #532]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	08db      	lsrs	r3, r3, #3
 80040ea:	f003 0303 	and.w	r3, r3, #3
 80040ee:	4a84      	ldr	r2, [pc, #528]	@ (8004300 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80040f0:	fa22 f303 	lsr.w	r3, r2, r3
 80040f4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	ee07 3a90 	vmov	s15, r3
 80040fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	ee07 3a90 	vmov	s15, r3
 8004106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800410a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800410e:	4b7b      	ldr	r3, [pc, #492]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004112:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004116:	ee07 3a90 	vmov	s15, r3
 800411a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800411e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004122:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004304 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004126:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800412a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800412e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004132:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800413a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800413e:	e087      	b.n	8004250 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	ee07 3a90 	vmov	s15, r3
 8004146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800414a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004308 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800414e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004152:	4b6a      	ldr	r3, [pc, #424]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800415a:	ee07 3a90 	vmov	s15, r3
 800415e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004162:	ed97 6a03 	vldr	s12, [r7, #12]
 8004166:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004304 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800416a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800416e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004172:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004176:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800417a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800417e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004182:	e065      	b.n	8004250 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	ee07 3a90 	vmov	s15, r3
 800418a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800418e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800430c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004196:	4b59      	ldr	r3, [pc, #356]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800419a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800419e:	ee07 3a90 	vmov	s15, r3
 80041a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80041aa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004304 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80041c6:	e043      	b.n	8004250 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	ee07 3a90 	vmov	s15, r3
 80041ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041d2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004310 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80041d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041da:	4b48      	ldr	r3, [pc, #288]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041e2:	ee07 3a90 	vmov	s15, r3
 80041e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80041ee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004304 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004206:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800420a:	e021      	b.n	8004250 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	ee07 3a90 	vmov	s15, r3
 8004212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004216:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800430c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800421a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800421e:	4b37      	ldr	r3, [pc, #220]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004226:	ee07 3a90 	vmov	s15, r3
 800422a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800422e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004232:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004304 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004236:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800423a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800423e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800424a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800424e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004250:	4b2a      	ldr	r3, [pc, #168]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004254:	0a5b      	lsrs	r3, r3, #9
 8004256:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800425a:	ee07 3a90 	vmov	s15, r3
 800425e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004262:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004266:	ee37 7a87 	vadd.f32	s14, s15, s14
 800426a:	edd7 6a07 	vldr	s13, [r7, #28]
 800426e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004272:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004276:	ee17 2a90 	vmov	r2, s15
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800427e:	4b1f      	ldr	r3, [pc, #124]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004282:	0c1b      	lsrs	r3, r3, #16
 8004284:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004288:	ee07 3a90 	vmov	s15, r3
 800428c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004290:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004294:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004298:	edd7 6a07 	vldr	s13, [r7, #28]
 800429c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042a4:	ee17 2a90 	vmov	r2, s15
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80042ac:	4b13      	ldr	r3, [pc, #76]	@ (80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042b0:	0e1b      	lsrs	r3, r3, #24
 80042b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042b6:	ee07 3a90 	vmov	s15, r3
 80042ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80042c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80042c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80042ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042d2:	ee17 2a90 	vmov	r2, s15
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80042da:	e008      	b.n	80042ee <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	609a      	str	r2, [r3, #8]
}
 80042ee:	bf00      	nop
 80042f0:	3724      	adds	r7, #36	@ 0x24
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	58024400 	.word	0x58024400
 8004300:	03d09000 	.word	0x03d09000
 8004304:	46000000 	.word	0x46000000
 8004308:	4c742400 	.word	0x4c742400
 800430c:	4a742400 	.word	0x4a742400
 8004310:	4bbebc20 	.word	0x4bbebc20

08004314 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004314:	b480      	push	{r7}
 8004316:	b089      	sub	sp, #36	@ 0x24
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800431c:	4ba1      	ldr	r3, [pc, #644]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800431e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004320:	f003 0303 	and.w	r3, r3, #3
 8004324:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004326:	4b9f      	ldr	r3, [pc, #636]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432a:	0d1b      	lsrs	r3, r3, #20
 800432c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004330:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004332:	4b9c      	ldr	r3, [pc, #624]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004336:	0a1b      	lsrs	r3, r3, #8
 8004338:	f003 0301 	and.w	r3, r3, #1
 800433c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800433e:	4b99      	ldr	r3, [pc, #612]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004342:	08db      	lsrs	r3, r3, #3
 8004344:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	fb02 f303 	mul.w	r3, r2, r3
 800434e:	ee07 3a90 	vmov	s15, r3
 8004352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004356:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2b00      	cmp	r3, #0
 800435e:	f000 8111 	beq.w	8004584 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	2b02      	cmp	r3, #2
 8004366:	f000 8083 	beq.w	8004470 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	2b02      	cmp	r3, #2
 800436e:	f200 80a1 	bhi.w	80044b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d003      	beq.n	8004380 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	2b01      	cmp	r3, #1
 800437c:	d056      	beq.n	800442c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800437e:	e099      	b.n	80044b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004380:	4b88      	ldr	r3, [pc, #544]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0320 	and.w	r3, r3, #32
 8004388:	2b00      	cmp	r3, #0
 800438a:	d02d      	beq.n	80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800438c:	4b85      	ldr	r3, [pc, #532]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	08db      	lsrs	r3, r3, #3
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	4a84      	ldr	r2, [pc, #528]	@ (80045a8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004398:	fa22 f303 	lsr.w	r3, r2, r3
 800439c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	ee07 3a90 	vmov	s15, r3
 80043a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	ee07 3a90 	vmov	s15, r3
 80043ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043b6:	4b7b      	ldr	r3, [pc, #492]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043be:	ee07 3a90 	vmov	s15, r3
 80043c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80043ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80045ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80043ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80043e6:	e087      	b.n	80044f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	ee07 3a90 	vmov	s15, r3
 80043ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80045b0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80043f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043fa:	4b6a      	ldr	r3, [pc, #424]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004402:	ee07 3a90 	vmov	s15, r3
 8004406:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800440a:	ed97 6a03 	vldr	s12, [r7, #12]
 800440e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80045ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004412:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004416:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800441a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800441e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004426:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800442a:	e065      	b.n	80044f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	ee07 3a90 	vmov	s15, r3
 8004432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004436:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80045b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800443a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800443e:	4b59      	ldr	r3, [pc, #356]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004446:	ee07 3a90 	vmov	s15, r3
 800444a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800444e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004452:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80045ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800445a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800445e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800446a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800446e:	e043      	b.n	80044f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	ee07 3a90 	vmov	s15, r3
 8004476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800447a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80045b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800447e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004482:	4b48      	ldr	r3, [pc, #288]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800448a:	ee07 3a90 	vmov	s15, r3
 800448e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004492:	ed97 6a03 	vldr	s12, [r7, #12]
 8004496:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80045ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800449a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800449e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80044b2:	e021      	b.n	80044f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	ee07 3a90 	vmov	s15, r3
 80044ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80045b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80044c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044c6:	4b37      	ldr	r3, [pc, #220]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044ce:	ee07 3a90 	vmov	s15, r3
 80044d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80044da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80045ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80044f6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80044f8:	4b2a      	ldr	r3, [pc, #168]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fc:	0a5b      	lsrs	r3, r3, #9
 80044fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004502:	ee07 3a90 	vmov	s15, r3
 8004506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800450a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800450e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004512:	edd7 6a07 	vldr	s13, [r7, #28]
 8004516:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800451a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800451e:	ee17 2a90 	vmov	r2, s15
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004526:	4b1f      	ldr	r3, [pc, #124]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452a:	0c1b      	lsrs	r3, r3, #16
 800452c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004530:	ee07 3a90 	vmov	s15, r3
 8004534:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004538:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800453c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004540:	edd7 6a07 	vldr	s13, [r7, #28]
 8004544:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004548:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800454c:	ee17 2a90 	vmov	r2, s15
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004554:	4b13      	ldr	r3, [pc, #76]	@ (80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004558:	0e1b      	lsrs	r3, r3, #24
 800455a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800455e:	ee07 3a90 	vmov	s15, r3
 8004562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004566:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800456a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800456e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004572:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004576:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800457a:	ee17 2a90 	vmov	r2, s15
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004582:	e008      	b.n	8004596 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	609a      	str	r2, [r3, #8]
}
 8004596:	bf00      	nop
 8004598:	3724      	adds	r7, #36	@ 0x24
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	58024400 	.word	0x58024400
 80045a8:	03d09000 	.word	0x03d09000
 80045ac:	46000000 	.word	0x46000000
 80045b0:	4c742400 	.word	0x4c742400
 80045b4:	4a742400 	.word	0x4a742400
 80045b8:	4bbebc20 	.word	0x4bbebc20

080045bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045c6:	2300      	movs	r3, #0
 80045c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80045ca:	4b53      	ldr	r3, [pc, #332]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80045cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	2b03      	cmp	r3, #3
 80045d4:	d101      	bne.n	80045da <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e099      	b.n	800470e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80045da:	4b4f      	ldr	r3, [pc, #316]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a4e      	ldr	r2, [pc, #312]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80045e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045e6:	f7fc fe01 	bl	80011ec <HAL_GetTick>
 80045ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80045ec:	e008      	b.n	8004600 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80045ee:	f7fc fdfd 	bl	80011ec <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d901      	bls.n	8004600 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e086      	b.n	800470e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004600:	4b45      	ldr	r3, [pc, #276]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1f0      	bne.n	80045ee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800460c:	4b42      	ldr	r3, [pc, #264]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 800460e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004610:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	031b      	lsls	r3, r3, #12
 800461a:	493f      	ldr	r1, [pc, #252]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 800461c:	4313      	orrs	r3, r2
 800461e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	3b01      	subs	r3, #1
 8004626:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	3b01      	subs	r3, #1
 8004630:	025b      	lsls	r3, r3, #9
 8004632:	b29b      	uxth	r3, r3
 8004634:	431a      	orrs	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	3b01      	subs	r3, #1
 800463c:	041b      	lsls	r3, r3, #16
 800463e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004642:	431a      	orrs	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	3b01      	subs	r3, #1
 800464a:	061b      	lsls	r3, r3, #24
 800464c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004650:	4931      	ldr	r1, [pc, #196]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 8004652:	4313      	orrs	r3, r2
 8004654:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004656:	4b30      	ldr	r3, [pc, #192]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 8004658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	492d      	ldr	r1, [pc, #180]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 8004664:	4313      	orrs	r3, r2
 8004666:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004668:	4b2b      	ldr	r3, [pc, #172]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 800466a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800466c:	f023 0220 	bic.w	r2, r3, #32
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	4928      	ldr	r1, [pc, #160]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 8004676:	4313      	orrs	r3, r2
 8004678:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800467a:	4b27      	ldr	r3, [pc, #156]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 800467c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467e:	4a26      	ldr	r2, [pc, #152]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 8004680:	f023 0310 	bic.w	r3, r3, #16
 8004684:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004686:	4b24      	ldr	r3, [pc, #144]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 8004688:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800468a:	4b24      	ldr	r3, [pc, #144]	@ (800471c <RCCEx_PLL2_Config+0x160>)
 800468c:	4013      	ands	r3, r2
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	69d2      	ldr	r2, [r2, #28]
 8004692:	00d2      	lsls	r2, r2, #3
 8004694:	4920      	ldr	r1, [pc, #128]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 8004696:	4313      	orrs	r3, r2
 8004698:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800469a:	4b1f      	ldr	r3, [pc, #124]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 800469c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800469e:	4a1e      	ldr	r2, [pc, #120]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80046a0:	f043 0310 	orr.w	r3, r3, #16
 80046a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d106      	bne.n	80046ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80046ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80046ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b0:	4a19      	ldr	r2, [pc, #100]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80046b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80046b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80046b8:	e00f      	b.n	80046da <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d106      	bne.n	80046ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80046c0:	4b15      	ldr	r3, [pc, #84]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80046c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c4:	4a14      	ldr	r2, [pc, #80]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80046c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80046cc:	e005      	b.n	80046da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80046ce:	4b12      	ldr	r3, [pc, #72]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80046d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d2:	4a11      	ldr	r2, [pc, #68]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80046d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80046d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80046da:	4b0f      	ldr	r3, [pc, #60]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a0e      	ldr	r2, [pc, #56]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 80046e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046e6:	f7fc fd81 	bl	80011ec <HAL_GetTick>
 80046ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80046ec:	e008      	b.n	8004700 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80046ee:	f7fc fd7d 	bl	80011ec <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d901      	bls.n	8004700 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e006      	b.n	800470e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004700:	4b05      	ldr	r3, [pc, #20]	@ (8004718 <RCCEx_PLL2_Config+0x15c>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d0f0      	beq.n	80046ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800470c:	7bfb      	ldrb	r3, [r7, #15]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3710      	adds	r7, #16
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	58024400 	.word	0x58024400
 800471c:	ffff0007 	.word	0xffff0007

08004720 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800472a:	2300      	movs	r3, #0
 800472c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800472e:	4b53      	ldr	r3, [pc, #332]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004732:	f003 0303 	and.w	r3, r3, #3
 8004736:	2b03      	cmp	r3, #3
 8004738:	d101      	bne.n	800473e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e099      	b.n	8004872 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800473e:	4b4f      	ldr	r3, [pc, #316]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a4e      	ldr	r2, [pc, #312]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004744:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004748:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800474a:	f7fc fd4f 	bl	80011ec <HAL_GetTick>
 800474e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004750:	e008      	b.n	8004764 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004752:	f7fc fd4b 	bl	80011ec <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d901      	bls.n	8004764 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e086      	b.n	8004872 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004764:	4b45      	ldr	r3, [pc, #276]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1f0      	bne.n	8004752 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004770:	4b42      	ldr	r3, [pc, #264]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004774:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	051b      	lsls	r3, r3, #20
 800477e:	493f      	ldr	r1, [pc, #252]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004780:	4313      	orrs	r3, r2
 8004782:	628b      	str	r3, [r1, #40]	@ 0x28
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	3b01      	subs	r3, #1
 800478a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	3b01      	subs	r3, #1
 8004794:	025b      	lsls	r3, r3, #9
 8004796:	b29b      	uxth	r3, r3
 8004798:	431a      	orrs	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	3b01      	subs	r3, #1
 80047a0:	041b      	lsls	r3, r3, #16
 80047a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80047a6:	431a      	orrs	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	691b      	ldr	r3, [r3, #16]
 80047ac:	3b01      	subs	r3, #1
 80047ae:	061b      	lsls	r3, r3, #24
 80047b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80047b4:	4931      	ldr	r1, [pc, #196]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 80047b6:	4313      	orrs	r3, r2
 80047b8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80047ba:	4b30      	ldr	r3, [pc, #192]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 80047bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	492d      	ldr	r1, [pc, #180]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80047cc:	4b2b      	ldr	r3, [pc, #172]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 80047ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	4928      	ldr	r1, [pc, #160]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80047de:	4b27      	ldr	r3, [pc, #156]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 80047e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e2:	4a26      	ldr	r2, [pc, #152]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 80047e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80047ea:	4b24      	ldr	r3, [pc, #144]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 80047ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80047ee:	4b24      	ldr	r3, [pc, #144]	@ (8004880 <RCCEx_PLL3_Config+0x160>)
 80047f0:	4013      	ands	r3, r2
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	69d2      	ldr	r2, [r2, #28]
 80047f6:	00d2      	lsls	r2, r2, #3
 80047f8:	4920      	ldr	r1, [pc, #128]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 80047fa:	4313      	orrs	r3, r2
 80047fc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80047fe:	4b1f      	ldr	r3, [pc, #124]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004802:	4a1e      	ldr	r2, [pc, #120]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004804:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004808:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d106      	bne.n	800481e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004810:	4b1a      	ldr	r3, [pc, #104]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004814:	4a19      	ldr	r2, [pc, #100]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004816:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800481a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800481c:	e00f      	b.n	800483e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	2b01      	cmp	r3, #1
 8004822:	d106      	bne.n	8004832 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004824:	4b15      	ldr	r3, [pc, #84]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004828:	4a14      	ldr	r2, [pc, #80]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 800482a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800482e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004830:	e005      	b.n	800483e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004832:	4b12      	ldr	r3, [pc, #72]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004836:	4a11      	ldr	r2, [pc, #68]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004838:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800483c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800483e:	4b0f      	ldr	r3, [pc, #60]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a0e      	ldr	r2, [pc, #56]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004844:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004848:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800484a:	f7fc fccf 	bl	80011ec <HAL_GetTick>
 800484e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004850:	e008      	b.n	8004864 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004852:	f7fc fccb 	bl	80011ec <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	2b02      	cmp	r3, #2
 800485e:	d901      	bls.n	8004864 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e006      	b.n	8004872 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004864:	4b05      	ldr	r3, [pc, #20]	@ (800487c <RCCEx_PLL3_Config+0x15c>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0f0      	beq.n	8004852 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004870:	7bfb      	ldrb	r3, [r7, #15]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	58024400 	.word	0x58024400
 8004880:	ffff0007 	.word	0xffff0007

08004884 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e042      	b.n	800491c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800489c:	2b00      	cmp	r3, #0
 800489e:	d106      	bne.n	80048ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f7fc fad7 	bl	8000e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2224      	movs	r2, #36	@ 0x24
 80048b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0201 	bic.w	r2, r2, #1
 80048c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d002      	beq.n	80048d4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 fe1e 	bl	8005510 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f000 f8b3 	bl	8004a40 <UART_SetConfig>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d101      	bne.n	80048e4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e01b      	b.n	800491c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685a      	ldr	r2, [r3, #4]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689a      	ldr	r2, [r3, #8]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004902:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f042 0201 	orr.w	r2, r2, #1
 8004912:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f000 fe9d 	bl	8005654 <UART_CheckIdleState>
 800491a:	4603      	mov	r3, r0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3708      	adds	r7, #8
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b08a      	sub	sp, #40	@ 0x28
 8004928:	af02      	add	r7, sp, #8
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	603b      	str	r3, [r7, #0]
 8004930:	4613      	mov	r3, r2
 8004932:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800493a:	2b20      	cmp	r3, #32
 800493c:	d17b      	bne.n	8004a36 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d002      	beq.n	800494a <HAL_UART_Transmit+0x26>
 8004944:	88fb      	ldrh	r3, [r7, #6]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e074      	b.n	8004a38 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2221      	movs	r2, #33	@ 0x21
 800495a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800495e:	f7fc fc45 	bl	80011ec <HAL_GetTick>
 8004962:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	88fa      	ldrh	r2, [r7, #6]
 8004968:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	88fa      	ldrh	r2, [r7, #6]
 8004970:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800497c:	d108      	bne.n	8004990 <HAL_UART_Transmit+0x6c>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d104      	bne.n	8004990 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004986:	2300      	movs	r3, #0
 8004988:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	61bb      	str	r3, [r7, #24]
 800498e:	e003      	b.n	8004998 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004994:	2300      	movs	r3, #0
 8004996:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004998:	e030      	b.n	80049fc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	9300      	str	r3, [sp, #0]
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	2200      	movs	r2, #0
 80049a2:	2180      	movs	r1, #128	@ 0x80
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f000 feff 	bl	80057a8 <UART_WaitOnFlagUntilTimeout>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d005      	beq.n	80049bc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2220      	movs	r2, #32
 80049b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80049b8:	2303      	movs	r3, #3
 80049ba:	e03d      	b.n	8004a38 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10b      	bne.n	80049da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	881b      	ldrh	r3, [r3, #0]
 80049c6:	461a      	mov	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049d0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	3302      	adds	r3, #2
 80049d6:	61bb      	str	r3, [r7, #24]
 80049d8:	e007      	b.n	80049ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	781a      	ldrb	r2, [r3, #0]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	3301      	adds	r3, #1
 80049e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	3b01      	subs	r3, #1
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1c8      	bne.n	800499a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	2140      	movs	r1, #64	@ 0x40
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	f000 fec8 	bl	80057a8 <UART_WaitOnFlagUntilTimeout>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d005      	beq.n	8004a2a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2220      	movs	r2, #32
 8004a22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e006      	b.n	8004a38 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004a32:	2300      	movs	r3, #0
 8004a34:	e000      	b.n	8004a38 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004a36:	2302      	movs	r3, #2
  }
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3720      	adds	r7, #32
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a44:	b092      	sub	sp, #72	@ 0x48
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	689a      	ldr	r2, [r3, #8]
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	431a      	orrs	r2, r3
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	69db      	ldr	r3, [r3, #28]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	4bbe      	ldr	r3, [pc, #760]	@ (8004d68 <UART_SetConfig+0x328>)
 8004a70:	4013      	ands	r3, r2
 8004a72:	697a      	ldr	r2, [r7, #20]
 8004a74:	6812      	ldr	r2, [r2, #0]
 8004a76:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004a78:	430b      	orrs	r3, r1
 8004a7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	68da      	ldr	r2, [r3, #12]
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4ab3      	ldr	r2, [pc, #716]	@ (8004d6c <UART_SetConfig+0x32c>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d004      	beq.n	8004aac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689a      	ldr	r2, [r3, #8]
 8004ab2:	4baf      	ldr	r3, [pc, #700]	@ (8004d70 <UART_SetConfig+0x330>)
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	6812      	ldr	r2, [r2, #0]
 8004aba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004abc:	430b      	orrs	r3, r1
 8004abe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac6:	f023 010f 	bic.w	r1, r3, #15
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4aa6      	ldr	r2, [pc, #664]	@ (8004d74 <UART_SetConfig+0x334>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d177      	bne.n	8004bd0 <UART_SetConfig+0x190>
 8004ae0:	4ba5      	ldr	r3, [pc, #660]	@ (8004d78 <UART_SetConfig+0x338>)
 8004ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ae4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ae8:	2b28      	cmp	r3, #40	@ 0x28
 8004aea:	d86d      	bhi.n	8004bc8 <UART_SetConfig+0x188>
 8004aec:	a201      	add	r2, pc, #4	@ (adr r2, 8004af4 <UART_SetConfig+0xb4>)
 8004aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af2:	bf00      	nop
 8004af4:	08004b99 	.word	0x08004b99
 8004af8:	08004bc9 	.word	0x08004bc9
 8004afc:	08004bc9 	.word	0x08004bc9
 8004b00:	08004bc9 	.word	0x08004bc9
 8004b04:	08004bc9 	.word	0x08004bc9
 8004b08:	08004bc9 	.word	0x08004bc9
 8004b0c:	08004bc9 	.word	0x08004bc9
 8004b10:	08004bc9 	.word	0x08004bc9
 8004b14:	08004ba1 	.word	0x08004ba1
 8004b18:	08004bc9 	.word	0x08004bc9
 8004b1c:	08004bc9 	.word	0x08004bc9
 8004b20:	08004bc9 	.word	0x08004bc9
 8004b24:	08004bc9 	.word	0x08004bc9
 8004b28:	08004bc9 	.word	0x08004bc9
 8004b2c:	08004bc9 	.word	0x08004bc9
 8004b30:	08004bc9 	.word	0x08004bc9
 8004b34:	08004ba9 	.word	0x08004ba9
 8004b38:	08004bc9 	.word	0x08004bc9
 8004b3c:	08004bc9 	.word	0x08004bc9
 8004b40:	08004bc9 	.word	0x08004bc9
 8004b44:	08004bc9 	.word	0x08004bc9
 8004b48:	08004bc9 	.word	0x08004bc9
 8004b4c:	08004bc9 	.word	0x08004bc9
 8004b50:	08004bc9 	.word	0x08004bc9
 8004b54:	08004bb1 	.word	0x08004bb1
 8004b58:	08004bc9 	.word	0x08004bc9
 8004b5c:	08004bc9 	.word	0x08004bc9
 8004b60:	08004bc9 	.word	0x08004bc9
 8004b64:	08004bc9 	.word	0x08004bc9
 8004b68:	08004bc9 	.word	0x08004bc9
 8004b6c:	08004bc9 	.word	0x08004bc9
 8004b70:	08004bc9 	.word	0x08004bc9
 8004b74:	08004bb9 	.word	0x08004bb9
 8004b78:	08004bc9 	.word	0x08004bc9
 8004b7c:	08004bc9 	.word	0x08004bc9
 8004b80:	08004bc9 	.word	0x08004bc9
 8004b84:	08004bc9 	.word	0x08004bc9
 8004b88:	08004bc9 	.word	0x08004bc9
 8004b8c:	08004bc9 	.word	0x08004bc9
 8004b90:	08004bc9 	.word	0x08004bc9
 8004b94:	08004bc1 	.word	0x08004bc1
 8004b98:	2301      	movs	r3, #1
 8004b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b9e:	e222      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004ba0:	2304      	movs	r3, #4
 8004ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ba6:	e21e      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004ba8:	2308      	movs	r3, #8
 8004baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bae:	e21a      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004bb0:	2310      	movs	r3, #16
 8004bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bb6:	e216      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004bb8:	2320      	movs	r3, #32
 8004bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bbe:	e212      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004bc0:	2340      	movs	r3, #64	@ 0x40
 8004bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bc6:	e20e      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004bc8:	2380      	movs	r3, #128	@ 0x80
 8004bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bce:	e20a      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a69      	ldr	r2, [pc, #420]	@ (8004d7c <UART_SetConfig+0x33c>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d130      	bne.n	8004c3c <UART_SetConfig+0x1fc>
 8004bda:	4b67      	ldr	r3, [pc, #412]	@ (8004d78 <UART_SetConfig+0x338>)
 8004bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bde:	f003 0307 	and.w	r3, r3, #7
 8004be2:	2b05      	cmp	r3, #5
 8004be4:	d826      	bhi.n	8004c34 <UART_SetConfig+0x1f4>
 8004be6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bec <UART_SetConfig+0x1ac>)
 8004be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bec:	08004c05 	.word	0x08004c05
 8004bf0:	08004c0d 	.word	0x08004c0d
 8004bf4:	08004c15 	.word	0x08004c15
 8004bf8:	08004c1d 	.word	0x08004c1d
 8004bfc:	08004c25 	.word	0x08004c25
 8004c00:	08004c2d 	.word	0x08004c2d
 8004c04:	2300      	movs	r3, #0
 8004c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c0a:	e1ec      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c0c:	2304      	movs	r3, #4
 8004c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c12:	e1e8      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c14:	2308      	movs	r3, #8
 8004c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c1a:	e1e4      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c1c:	2310      	movs	r3, #16
 8004c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c22:	e1e0      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c24:	2320      	movs	r3, #32
 8004c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c2a:	e1dc      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c2c:	2340      	movs	r3, #64	@ 0x40
 8004c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c32:	e1d8      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c34:	2380      	movs	r3, #128	@ 0x80
 8004c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c3a:	e1d4      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a4f      	ldr	r2, [pc, #316]	@ (8004d80 <UART_SetConfig+0x340>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d130      	bne.n	8004ca8 <UART_SetConfig+0x268>
 8004c46:	4b4c      	ldr	r3, [pc, #304]	@ (8004d78 <UART_SetConfig+0x338>)
 8004c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c4a:	f003 0307 	and.w	r3, r3, #7
 8004c4e:	2b05      	cmp	r3, #5
 8004c50:	d826      	bhi.n	8004ca0 <UART_SetConfig+0x260>
 8004c52:	a201      	add	r2, pc, #4	@ (adr r2, 8004c58 <UART_SetConfig+0x218>)
 8004c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c58:	08004c71 	.word	0x08004c71
 8004c5c:	08004c79 	.word	0x08004c79
 8004c60:	08004c81 	.word	0x08004c81
 8004c64:	08004c89 	.word	0x08004c89
 8004c68:	08004c91 	.word	0x08004c91
 8004c6c:	08004c99 	.word	0x08004c99
 8004c70:	2300      	movs	r3, #0
 8004c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c76:	e1b6      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c78:	2304      	movs	r3, #4
 8004c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c7e:	e1b2      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c80:	2308      	movs	r3, #8
 8004c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c86:	e1ae      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c88:	2310      	movs	r3, #16
 8004c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c8e:	e1aa      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c90:	2320      	movs	r3, #32
 8004c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c96:	e1a6      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004c98:	2340      	movs	r3, #64	@ 0x40
 8004c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c9e:	e1a2      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004ca0:	2380      	movs	r3, #128	@ 0x80
 8004ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ca6:	e19e      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a35      	ldr	r2, [pc, #212]	@ (8004d84 <UART_SetConfig+0x344>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d130      	bne.n	8004d14 <UART_SetConfig+0x2d4>
 8004cb2:	4b31      	ldr	r3, [pc, #196]	@ (8004d78 <UART_SetConfig+0x338>)
 8004cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb6:	f003 0307 	and.w	r3, r3, #7
 8004cba:	2b05      	cmp	r3, #5
 8004cbc:	d826      	bhi.n	8004d0c <UART_SetConfig+0x2cc>
 8004cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc4 <UART_SetConfig+0x284>)
 8004cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc4:	08004cdd 	.word	0x08004cdd
 8004cc8:	08004ce5 	.word	0x08004ce5
 8004ccc:	08004ced 	.word	0x08004ced
 8004cd0:	08004cf5 	.word	0x08004cf5
 8004cd4:	08004cfd 	.word	0x08004cfd
 8004cd8:	08004d05 	.word	0x08004d05
 8004cdc:	2300      	movs	r3, #0
 8004cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ce2:	e180      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004ce4:	2304      	movs	r3, #4
 8004ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cea:	e17c      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004cec:	2308      	movs	r3, #8
 8004cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cf2:	e178      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004cf4:	2310      	movs	r3, #16
 8004cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cfa:	e174      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004cfc:	2320      	movs	r3, #32
 8004cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d02:	e170      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004d04:	2340      	movs	r3, #64	@ 0x40
 8004d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d0a:	e16c      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004d0c:	2380      	movs	r3, #128	@ 0x80
 8004d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d12:	e168      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a1b      	ldr	r2, [pc, #108]	@ (8004d88 <UART_SetConfig+0x348>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d142      	bne.n	8004da4 <UART_SetConfig+0x364>
 8004d1e:	4b16      	ldr	r3, [pc, #88]	@ (8004d78 <UART_SetConfig+0x338>)
 8004d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d22:	f003 0307 	and.w	r3, r3, #7
 8004d26:	2b05      	cmp	r3, #5
 8004d28:	d838      	bhi.n	8004d9c <UART_SetConfig+0x35c>
 8004d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d30 <UART_SetConfig+0x2f0>)
 8004d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d30:	08004d49 	.word	0x08004d49
 8004d34:	08004d51 	.word	0x08004d51
 8004d38:	08004d59 	.word	0x08004d59
 8004d3c:	08004d61 	.word	0x08004d61
 8004d40:	08004d8d 	.word	0x08004d8d
 8004d44:	08004d95 	.word	0x08004d95
 8004d48:	2300      	movs	r3, #0
 8004d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d4e:	e14a      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004d50:	2304      	movs	r3, #4
 8004d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d56:	e146      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004d58:	2308      	movs	r3, #8
 8004d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d5e:	e142      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004d60:	2310      	movs	r3, #16
 8004d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d66:	e13e      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004d68:	cfff69f3 	.word	0xcfff69f3
 8004d6c:	58000c00 	.word	0x58000c00
 8004d70:	11fff4ff 	.word	0x11fff4ff
 8004d74:	40011000 	.word	0x40011000
 8004d78:	58024400 	.word	0x58024400
 8004d7c:	40004400 	.word	0x40004400
 8004d80:	40004800 	.word	0x40004800
 8004d84:	40004c00 	.word	0x40004c00
 8004d88:	40005000 	.word	0x40005000
 8004d8c:	2320      	movs	r3, #32
 8004d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d92:	e128      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004d94:	2340      	movs	r3, #64	@ 0x40
 8004d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d9a:	e124      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004d9c:	2380      	movs	r3, #128	@ 0x80
 8004d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004da2:	e120      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4acb      	ldr	r2, [pc, #812]	@ (80050d8 <UART_SetConfig+0x698>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d176      	bne.n	8004e9c <UART_SetConfig+0x45c>
 8004dae:	4bcb      	ldr	r3, [pc, #812]	@ (80050dc <UART_SetConfig+0x69c>)
 8004db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004db2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004db6:	2b28      	cmp	r3, #40	@ 0x28
 8004db8:	d86c      	bhi.n	8004e94 <UART_SetConfig+0x454>
 8004dba:	a201      	add	r2, pc, #4	@ (adr r2, 8004dc0 <UART_SetConfig+0x380>)
 8004dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc0:	08004e65 	.word	0x08004e65
 8004dc4:	08004e95 	.word	0x08004e95
 8004dc8:	08004e95 	.word	0x08004e95
 8004dcc:	08004e95 	.word	0x08004e95
 8004dd0:	08004e95 	.word	0x08004e95
 8004dd4:	08004e95 	.word	0x08004e95
 8004dd8:	08004e95 	.word	0x08004e95
 8004ddc:	08004e95 	.word	0x08004e95
 8004de0:	08004e6d 	.word	0x08004e6d
 8004de4:	08004e95 	.word	0x08004e95
 8004de8:	08004e95 	.word	0x08004e95
 8004dec:	08004e95 	.word	0x08004e95
 8004df0:	08004e95 	.word	0x08004e95
 8004df4:	08004e95 	.word	0x08004e95
 8004df8:	08004e95 	.word	0x08004e95
 8004dfc:	08004e95 	.word	0x08004e95
 8004e00:	08004e75 	.word	0x08004e75
 8004e04:	08004e95 	.word	0x08004e95
 8004e08:	08004e95 	.word	0x08004e95
 8004e0c:	08004e95 	.word	0x08004e95
 8004e10:	08004e95 	.word	0x08004e95
 8004e14:	08004e95 	.word	0x08004e95
 8004e18:	08004e95 	.word	0x08004e95
 8004e1c:	08004e95 	.word	0x08004e95
 8004e20:	08004e7d 	.word	0x08004e7d
 8004e24:	08004e95 	.word	0x08004e95
 8004e28:	08004e95 	.word	0x08004e95
 8004e2c:	08004e95 	.word	0x08004e95
 8004e30:	08004e95 	.word	0x08004e95
 8004e34:	08004e95 	.word	0x08004e95
 8004e38:	08004e95 	.word	0x08004e95
 8004e3c:	08004e95 	.word	0x08004e95
 8004e40:	08004e85 	.word	0x08004e85
 8004e44:	08004e95 	.word	0x08004e95
 8004e48:	08004e95 	.word	0x08004e95
 8004e4c:	08004e95 	.word	0x08004e95
 8004e50:	08004e95 	.word	0x08004e95
 8004e54:	08004e95 	.word	0x08004e95
 8004e58:	08004e95 	.word	0x08004e95
 8004e5c:	08004e95 	.word	0x08004e95
 8004e60:	08004e8d 	.word	0x08004e8d
 8004e64:	2301      	movs	r3, #1
 8004e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e6a:	e0bc      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004e6c:	2304      	movs	r3, #4
 8004e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e72:	e0b8      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004e74:	2308      	movs	r3, #8
 8004e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e7a:	e0b4      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004e7c:	2310      	movs	r3, #16
 8004e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e82:	e0b0      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004e84:	2320      	movs	r3, #32
 8004e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e8a:	e0ac      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004e8c:	2340      	movs	r3, #64	@ 0x40
 8004e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e92:	e0a8      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004e94:	2380      	movs	r3, #128	@ 0x80
 8004e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e9a:	e0a4      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a8f      	ldr	r2, [pc, #572]	@ (80050e0 <UART_SetConfig+0x6a0>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d130      	bne.n	8004f08 <UART_SetConfig+0x4c8>
 8004ea6:	4b8d      	ldr	r3, [pc, #564]	@ (80050dc <UART_SetConfig+0x69c>)
 8004ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eaa:	f003 0307 	and.w	r3, r3, #7
 8004eae:	2b05      	cmp	r3, #5
 8004eb0:	d826      	bhi.n	8004f00 <UART_SetConfig+0x4c0>
 8004eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb8 <UART_SetConfig+0x478>)
 8004eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb8:	08004ed1 	.word	0x08004ed1
 8004ebc:	08004ed9 	.word	0x08004ed9
 8004ec0:	08004ee1 	.word	0x08004ee1
 8004ec4:	08004ee9 	.word	0x08004ee9
 8004ec8:	08004ef1 	.word	0x08004ef1
 8004ecc:	08004ef9 	.word	0x08004ef9
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ed6:	e086      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004ed8:	2304      	movs	r3, #4
 8004eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ede:	e082      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004ee0:	2308      	movs	r3, #8
 8004ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ee6:	e07e      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004ee8:	2310      	movs	r3, #16
 8004eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eee:	e07a      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004ef0:	2320      	movs	r3, #32
 8004ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ef6:	e076      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004ef8:	2340      	movs	r3, #64	@ 0x40
 8004efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004efe:	e072      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004f00:	2380      	movs	r3, #128	@ 0x80
 8004f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f06:	e06e      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a75      	ldr	r2, [pc, #468]	@ (80050e4 <UART_SetConfig+0x6a4>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d130      	bne.n	8004f74 <UART_SetConfig+0x534>
 8004f12:	4b72      	ldr	r3, [pc, #456]	@ (80050dc <UART_SetConfig+0x69c>)
 8004f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f16:	f003 0307 	and.w	r3, r3, #7
 8004f1a:	2b05      	cmp	r3, #5
 8004f1c:	d826      	bhi.n	8004f6c <UART_SetConfig+0x52c>
 8004f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f24 <UART_SetConfig+0x4e4>)
 8004f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f24:	08004f3d 	.word	0x08004f3d
 8004f28:	08004f45 	.word	0x08004f45
 8004f2c:	08004f4d 	.word	0x08004f4d
 8004f30:	08004f55 	.word	0x08004f55
 8004f34:	08004f5d 	.word	0x08004f5d
 8004f38:	08004f65 	.word	0x08004f65
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f42:	e050      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004f44:	2304      	movs	r3, #4
 8004f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f4a:	e04c      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004f4c:	2308      	movs	r3, #8
 8004f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f52:	e048      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004f54:	2310      	movs	r3, #16
 8004f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f5a:	e044      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004f5c:	2320      	movs	r3, #32
 8004f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f62:	e040      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004f64:	2340      	movs	r3, #64	@ 0x40
 8004f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f6a:	e03c      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004f6c:	2380      	movs	r3, #128	@ 0x80
 8004f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f72:	e038      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a5b      	ldr	r2, [pc, #364]	@ (80050e8 <UART_SetConfig+0x6a8>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d130      	bne.n	8004fe0 <UART_SetConfig+0x5a0>
 8004f7e:	4b57      	ldr	r3, [pc, #348]	@ (80050dc <UART_SetConfig+0x69c>)
 8004f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f82:	f003 0307 	and.w	r3, r3, #7
 8004f86:	2b05      	cmp	r3, #5
 8004f88:	d826      	bhi.n	8004fd8 <UART_SetConfig+0x598>
 8004f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f90 <UART_SetConfig+0x550>)
 8004f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f90:	08004fa9 	.word	0x08004fa9
 8004f94:	08004fb1 	.word	0x08004fb1
 8004f98:	08004fb9 	.word	0x08004fb9
 8004f9c:	08004fc1 	.word	0x08004fc1
 8004fa0:	08004fc9 	.word	0x08004fc9
 8004fa4:	08004fd1 	.word	0x08004fd1
 8004fa8:	2302      	movs	r3, #2
 8004faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fae:	e01a      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004fb0:	2304      	movs	r3, #4
 8004fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fb6:	e016      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004fb8:	2308      	movs	r3, #8
 8004fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fbe:	e012      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004fc0:	2310      	movs	r3, #16
 8004fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fc6:	e00e      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004fc8:	2320      	movs	r3, #32
 8004fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fce:	e00a      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004fd0:	2340      	movs	r3, #64	@ 0x40
 8004fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fd6:	e006      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004fd8:	2380      	movs	r3, #128	@ 0x80
 8004fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fde:	e002      	b.n	8004fe6 <UART_SetConfig+0x5a6>
 8004fe0:	2380      	movs	r3, #128	@ 0x80
 8004fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a3f      	ldr	r2, [pc, #252]	@ (80050e8 <UART_SetConfig+0x6a8>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	f040 80f8 	bne.w	80051e2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ff2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004ff6:	2b20      	cmp	r3, #32
 8004ff8:	dc46      	bgt.n	8005088 <UART_SetConfig+0x648>
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	f2c0 8082 	blt.w	8005104 <UART_SetConfig+0x6c4>
 8005000:	3b02      	subs	r3, #2
 8005002:	2b1e      	cmp	r3, #30
 8005004:	d87e      	bhi.n	8005104 <UART_SetConfig+0x6c4>
 8005006:	a201      	add	r2, pc, #4	@ (adr r2, 800500c <UART_SetConfig+0x5cc>)
 8005008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800500c:	0800508f 	.word	0x0800508f
 8005010:	08005105 	.word	0x08005105
 8005014:	08005097 	.word	0x08005097
 8005018:	08005105 	.word	0x08005105
 800501c:	08005105 	.word	0x08005105
 8005020:	08005105 	.word	0x08005105
 8005024:	080050a7 	.word	0x080050a7
 8005028:	08005105 	.word	0x08005105
 800502c:	08005105 	.word	0x08005105
 8005030:	08005105 	.word	0x08005105
 8005034:	08005105 	.word	0x08005105
 8005038:	08005105 	.word	0x08005105
 800503c:	08005105 	.word	0x08005105
 8005040:	08005105 	.word	0x08005105
 8005044:	080050b7 	.word	0x080050b7
 8005048:	08005105 	.word	0x08005105
 800504c:	08005105 	.word	0x08005105
 8005050:	08005105 	.word	0x08005105
 8005054:	08005105 	.word	0x08005105
 8005058:	08005105 	.word	0x08005105
 800505c:	08005105 	.word	0x08005105
 8005060:	08005105 	.word	0x08005105
 8005064:	08005105 	.word	0x08005105
 8005068:	08005105 	.word	0x08005105
 800506c:	08005105 	.word	0x08005105
 8005070:	08005105 	.word	0x08005105
 8005074:	08005105 	.word	0x08005105
 8005078:	08005105 	.word	0x08005105
 800507c:	08005105 	.word	0x08005105
 8005080:	08005105 	.word	0x08005105
 8005084:	080050f7 	.word	0x080050f7
 8005088:	2b40      	cmp	r3, #64	@ 0x40
 800508a:	d037      	beq.n	80050fc <UART_SetConfig+0x6bc>
 800508c:	e03a      	b.n	8005104 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800508e:	f7fe ffd7 	bl	8004040 <HAL_RCCEx_GetD3PCLK1Freq>
 8005092:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005094:	e03c      	b.n	8005110 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005096:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800509a:	4618      	mov	r0, r3
 800509c:	f7fe ffe6 	bl	800406c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80050a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050a4:	e034      	b.n	8005110 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80050a6:	f107 0318 	add.w	r3, r7, #24
 80050aa:	4618      	mov	r0, r3
 80050ac:	f7ff f932 	bl	8004314 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050b4:	e02c      	b.n	8005110 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80050b6:	4b09      	ldr	r3, [pc, #36]	@ (80050dc <UART_SetConfig+0x69c>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0320 	and.w	r3, r3, #32
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d016      	beq.n	80050f0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80050c2:	4b06      	ldr	r3, [pc, #24]	@ (80050dc <UART_SetConfig+0x69c>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	08db      	lsrs	r3, r3, #3
 80050c8:	f003 0303 	and.w	r3, r3, #3
 80050cc:	4a07      	ldr	r2, [pc, #28]	@ (80050ec <UART_SetConfig+0x6ac>)
 80050ce:	fa22 f303 	lsr.w	r3, r2, r3
 80050d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80050d4:	e01c      	b.n	8005110 <UART_SetConfig+0x6d0>
 80050d6:	bf00      	nop
 80050d8:	40011400 	.word	0x40011400
 80050dc:	58024400 	.word	0x58024400
 80050e0:	40007800 	.word	0x40007800
 80050e4:	40007c00 	.word	0x40007c00
 80050e8:	58000c00 	.word	0x58000c00
 80050ec:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80050f0:	4b9d      	ldr	r3, [pc, #628]	@ (8005368 <UART_SetConfig+0x928>)
 80050f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050f4:	e00c      	b.n	8005110 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80050f6:	4b9d      	ldr	r3, [pc, #628]	@ (800536c <UART_SetConfig+0x92c>)
 80050f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050fa:	e009      	b.n	8005110 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005100:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005102:	e005      	b.n	8005110 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005104:	2300      	movs	r3, #0
 8005106:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800510e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005110:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005112:	2b00      	cmp	r3, #0
 8005114:	f000 81de 	beq.w	80054d4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511c:	4a94      	ldr	r2, [pc, #592]	@ (8005370 <UART_SetConfig+0x930>)
 800511e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005122:	461a      	mov	r2, r3
 8005124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005126:	fbb3 f3f2 	udiv	r3, r3, r2
 800512a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	4613      	mov	r3, r2
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	4413      	add	r3, r2
 8005136:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005138:	429a      	cmp	r2, r3
 800513a:	d305      	bcc.n	8005148 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005142:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005144:	429a      	cmp	r2, r3
 8005146:	d903      	bls.n	8005150 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800514e:	e1c1      	b.n	80054d4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005152:	2200      	movs	r2, #0
 8005154:	60bb      	str	r3, [r7, #8]
 8005156:	60fa      	str	r2, [r7, #12]
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515c:	4a84      	ldr	r2, [pc, #528]	@ (8005370 <UART_SetConfig+0x930>)
 800515e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005162:	b29b      	uxth	r3, r3
 8005164:	2200      	movs	r2, #0
 8005166:	603b      	str	r3, [r7, #0]
 8005168:	607a      	str	r2, [r7, #4]
 800516a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800516e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005172:	f7fb f90d 	bl	8000390 <__aeabi_uldivmod>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
 800517a:	4610      	mov	r0, r2
 800517c:	4619      	mov	r1, r3
 800517e:	f04f 0200 	mov.w	r2, #0
 8005182:	f04f 0300 	mov.w	r3, #0
 8005186:	020b      	lsls	r3, r1, #8
 8005188:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800518c:	0202      	lsls	r2, r0, #8
 800518e:	6979      	ldr	r1, [r7, #20]
 8005190:	6849      	ldr	r1, [r1, #4]
 8005192:	0849      	lsrs	r1, r1, #1
 8005194:	2000      	movs	r0, #0
 8005196:	460c      	mov	r4, r1
 8005198:	4605      	mov	r5, r0
 800519a:	eb12 0804 	adds.w	r8, r2, r4
 800519e:	eb43 0905 	adc.w	r9, r3, r5
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	469a      	mov	sl, r3
 80051aa:	4693      	mov	fp, r2
 80051ac:	4652      	mov	r2, sl
 80051ae:	465b      	mov	r3, fp
 80051b0:	4640      	mov	r0, r8
 80051b2:	4649      	mov	r1, r9
 80051b4:	f7fb f8ec 	bl	8000390 <__aeabi_uldivmod>
 80051b8:	4602      	mov	r2, r0
 80051ba:	460b      	mov	r3, r1
 80051bc:	4613      	mov	r3, r2
 80051be:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051c6:	d308      	bcc.n	80051da <UART_SetConfig+0x79a>
 80051c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051ce:	d204      	bcs.n	80051da <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80051d6:	60da      	str	r2, [r3, #12]
 80051d8:	e17c      	b.n	80054d4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80051e0:	e178      	b.n	80054d4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051ea:	f040 80c5 	bne.w	8005378 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80051ee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80051f2:	2b20      	cmp	r3, #32
 80051f4:	dc48      	bgt.n	8005288 <UART_SetConfig+0x848>
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	db7b      	blt.n	80052f2 <UART_SetConfig+0x8b2>
 80051fa:	2b20      	cmp	r3, #32
 80051fc:	d879      	bhi.n	80052f2 <UART_SetConfig+0x8b2>
 80051fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005204 <UART_SetConfig+0x7c4>)
 8005200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005204:	0800528f 	.word	0x0800528f
 8005208:	08005297 	.word	0x08005297
 800520c:	080052f3 	.word	0x080052f3
 8005210:	080052f3 	.word	0x080052f3
 8005214:	0800529f 	.word	0x0800529f
 8005218:	080052f3 	.word	0x080052f3
 800521c:	080052f3 	.word	0x080052f3
 8005220:	080052f3 	.word	0x080052f3
 8005224:	080052af 	.word	0x080052af
 8005228:	080052f3 	.word	0x080052f3
 800522c:	080052f3 	.word	0x080052f3
 8005230:	080052f3 	.word	0x080052f3
 8005234:	080052f3 	.word	0x080052f3
 8005238:	080052f3 	.word	0x080052f3
 800523c:	080052f3 	.word	0x080052f3
 8005240:	080052f3 	.word	0x080052f3
 8005244:	080052bf 	.word	0x080052bf
 8005248:	080052f3 	.word	0x080052f3
 800524c:	080052f3 	.word	0x080052f3
 8005250:	080052f3 	.word	0x080052f3
 8005254:	080052f3 	.word	0x080052f3
 8005258:	080052f3 	.word	0x080052f3
 800525c:	080052f3 	.word	0x080052f3
 8005260:	080052f3 	.word	0x080052f3
 8005264:	080052f3 	.word	0x080052f3
 8005268:	080052f3 	.word	0x080052f3
 800526c:	080052f3 	.word	0x080052f3
 8005270:	080052f3 	.word	0x080052f3
 8005274:	080052f3 	.word	0x080052f3
 8005278:	080052f3 	.word	0x080052f3
 800527c:	080052f3 	.word	0x080052f3
 8005280:	080052f3 	.word	0x080052f3
 8005284:	080052e5 	.word	0x080052e5
 8005288:	2b40      	cmp	r3, #64	@ 0x40
 800528a:	d02e      	beq.n	80052ea <UART_SetConfig+0x8aa>
 800528c:	e031      	b.n	80052f2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800528e:	f7fd fca1 	bl	8002bd4 <HAL_RCC_GetPCLK1Freq>
 8005292:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005294:	e033      	b.n	80052fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005296:	f7fd fcb3 	bl	8002c00 <HAL_RCC_GetPCLK2Freq>
 800529a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800529c:	e02f      	b.n	80052fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800529e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7fe fee2 	bl	800406c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80052a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052ac:	e027      	b.n	80052fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80052ae:	f107 0318 	add.w	r3, r7, #24
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7ff f82e 	bl	8004314 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052bc:	e01f      	b.n	80052fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80052be:	4b2d      	ldr	r3, [pc, #180]	@ (8005374 <UART_SetConfig+0x934>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 0320 	and.w	r3, r3, #32
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d009      	beq.n	80052de <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80052ca:	4b2a      	ldr	r3, [pc, #168]	@ (8005374 <UART_SetConfig+0x934>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	08db      	lsrs	r3, r3, #3
 80052d0:	f003 0303 	and.w	r3, r3, #3
 80052d4:	4a24      	ldr	r2, [pc, #144]	@ (8005368 <UART_SetConfig+0x928>)
 80052d6:	fa22 f303 	lsr.w	r3, r2, r3
 80052da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80052dc:	e00f      	b.n	80052fe <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80052de:	4b22      	ldr	r3, [pc, #136]	@ (8005368 <UART_SetConfig+0x928>)
 80052e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052e2:	e00c      	b.n	80052fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80052e4:	4b21      	ldr	r3, [pc, #132]	@ (800536c <UART_SetConfig+0x92c>)
 80052e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052e8:	e009      	b.n	80052fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052f0:	e005      	b.n	80052fe <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80052f2:	2300      	movs	r3, #0
 80052f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80052fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005300:	2b00      	cmp	r3, #0
 8005302:	f000 80e7 	beq.w	80054d4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530a:	4a19      	ldr	r2, [pc, #100]	@ (8005370 <UART_SetConfig+0x930>)
 800530c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005310:	461a      	mov	r2, r3
 8005312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005314:	fbb3 f3f2 	udiv	r3, r3, r2
 8005318:	005a      	lsls	r2, r3, #1
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	085b      	lsrs	r3, r3, #1
 8005320:	441a      	add	r2, r3
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	fbb2 f3f3 	udiv	r3, r2, r3
 800532a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800532c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800532e:	2b0f      	cmp	r3, #15
 8005330:	d916      	bls.n	8005360 <UART_SetConfig+0x920>
 8005332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005334:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005338:	d212      	bcs.n	8005360 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800533a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800533c:	b29b      	uxth	r3, r3
 800533e:	f023 030f 	bic.w	r3, r3, #15
 8005342:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005346:	085b      	lsrs	r3, r3, #1
 8005348:	b29b      	uxth	r3, r3
 800534a:	f003 0307 	and.w	r3, r3, #7
 800534e:	b29a      	uxth	r2, r3
 8005350:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005352:	4313      	orrs	r3, r2
 8005354:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800535c:	60da      	str	r2, [r3, #12]
 800535e:	e0b9      	b.n	80054d4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005366:	e0b5      	b.n	80054d4 <UART_SetConfig+0xa94>
 8005368:	03d09000 	.word	0x03d09000
 800536c:	003d0900 	.word	0x003d0900
 8005370:	08006b68 	.word	0x08006b68
 8005374:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005378:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800537c:	2b20      	cmp	r3, #32
 800537e:	dc49      	bgt.n	8005414 <UART_SetConfig+0x9d4>
 8005380:	2b00      	cmp	r3, #0
 8005382:	db7c      	blt.n	800547e <UART_SetConfig+0xa3e>
 8005384:	2b20      	cmp	r3, #32
 8005386:	d87a      	bhi.n	800547e <UART_SetConfig+0xa3e>
 8005388:	a201      	add	r2, pc, #4	@ (adr r2, 8005390 <UART_SetConfig+0x950>)
 800538a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800538e:	bf00      	nop
 8005390:	0800541b 	.word	0x0800541b
 8005394:	08005423 	.word	0x08005423
 8005398:	0800547f 	.word	0x0800547f
 800539c:	0800547f 	.word	0x0800547f
 80053a0:	0800542b 	.word	0x0800542b
 80053a4:	0800547f 	.word	0x0800547f
 80053a8:	0800547f 	.word	0x0800547f
 80053ac:	0800547f 	.word	0x0800547f
 80053b0:	0800543b 	.word	0x0800543b
 80053b4:	0800547f 	.word	0x0800547f
 80053b8:	0800547f 	.word	0x0800547f
 80053bc:	0800547f 	.word	0x0800547f
 80053c0:	0800547f 	.word	0x0800547f
 80053c4:	0800547f 	.word	0x0800547f
 80053c8:	0800547f 	.word	0x0800547f
 80053cc:	0800547f 	.word	0x0800547f
 80053d0:	0800544b 	.word	0x0800544b
 80053d4:	0800547f 	.word	0x0800547f
 80053d8:	0800547f 	.word	0x0800547f
 80053dc:	0800547f 	.word	0x0800547f
 80053e0:	0800547f 	.word	0x0800547f
 80053e4:	0800547f 	.word	0x0800547f
 80053e8:	0800547f 	.word	0x0800547f
 80053ec:	0800547f 	.word	0x0800547f
 80053f0:	0800547f 	.word	0x0800547f
 80053f4:	0800547f 	.word	0x0800547f
 80053f8:	0800547f 	.word	0x0800547f
 80053fc:	0800547f 	.word	0x0800547f
 8005400:	0800547f 	.word	0x0800547f
 8005404:	0800547f 	.word	0x0800547f
 8005408:	0800547f 	.word	0x0800547f
 800540c:	0800547f 	.word	0x0800547f
 8005410:	08005471 	.word	0x08005471
 8005414:	2b40      	cmp	r3, #64	@ 0x40
 8005416:	d02e      	beq.n	8005476 <UART_SetConfig+0xa36>
 8005418:	e031      	b.n	800547e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800541a:	f7fd fbdb 	bl	8002bd4 <HAL_RCC_GetPCLK1Freq>
 800541e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005420:	e033      	b.n	800548a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005422:	f7fd fbed 	bl	8002c00 <HAL_RCC_GetPCLK2Freq>
 8005426:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005428:	e02f      	b.n	800548a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800542a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800542e:	4618      	mov	r0, r3
 8005430:	f7fe fe1c 	bl	800406c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005438:	e027      	b.n	800548a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800543a:	f107 0318 	add.w	r3, r7, #24
 800543e:	4618      	mov	r0, r3
 8005440:	f7fe ff68 	bl	8004314 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005448:	e01f      	b.n	800548a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800544a:	4b2d      	ldr	r3, [pc, #180]	@ (8005500 <UART_SetConfig+0xac0>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0320 	and.w	r3, r3, #32
 8005452:	2b00      	cmp	r3, #0
 8005454:	d009      	beq.n	800546a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005456:	4b2a      	ldr	r3, [pc, #168]	@ (8005500 <UART_SetConfig+0xac0>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	08db      	lsrs	r3, r3, #3
 800545c:	f003 0303 	and.w	r3, r3, #3
 8005460:	4a28      	ldr	r2, [pc, #160]	@ (8005504 <UART_SetConfig+0xac4>)
 8005462:	fa22 f303 	lsr.w	r3, r2, r3
 8005466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005468:	e00f      	b.n	800548a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800546a:	4b26      	ldr	r3, [pc, #152]	@ (8005504 <UART_SetConfig+0xac4>)
 800546c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800546e:	e00c      	b.n	800548a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005470:	4b25      	ldr	r3, [pc, #148]	@ (8005508 <UART_SetConfig+0xac8>)
 8005472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005474:	e009      	b.n	800548a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005476:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800547a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800547c:	e005      	b.n	800548a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800547e:	2300      	movs	r3, #0
 8005480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005488:	bf00      	nop
    }

    if (pclk != 0U)
 800548a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800548c:	2b00      	cmp	r3, #0
 800548e:	d021      	beq.n	80054d4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005494:	4a1d      	ldr	r2, [pc, #116]	@ (800550c <UART_SetConfig+0xacc>)
 8005496:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800549a:	461a      	mov	r2, r3
 800549c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800549e:	fbb3 f2f2 	udiv	r2, r3, r2
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	085b      	lsrs	r3, r3, #1
 80054a8:	441a      	add	r2, r3
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b6:	2b0f      	cmp	r3, #15
 80054b8:	d909      	bls.n	80054ce <UART_SetConfig+0xa8e>
 80054ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054c0:	d205      	bcs.n	80054ce <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c4:	b29a      	uxth	r2, r3
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	60da      	str	r2, [r3, #12]
 80054cc:	e002      	b.n	80054d4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	2201      	movs	r2, #1
 80054e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	2200      	movs	r2, #0
 80054e8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	2200      	movs	r2, #0
 80054ee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80054f0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3748      	adds	r7, #72	@ 0x48
 80054f8:	46bd      	mov	sp, r7
 80054fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054fe:	bf00      	nop
 8005500:	58024400 	.word	0x58024400
 8005504:	03d09000 	.word	0x03d09000
 8005508:	003d0900 	.word	0x003d0900
 800550c:	08006b68 	.word	0x08006b68

08005510 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800551c:	f003 0308 	and.w	r3, r3, #8
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00a      	beq.n	800553a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	430a      	orrs	r2, r1
 8005538:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553e:	f003 0301 	and.w	r3, r3, #1
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00a      	beq.n	800555c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	430a      	orrs	r2, r1
 800555a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00a      	beq.n	800557e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	430a      	orrs	r2, r1
 800557c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005582:	f003 0304 	and.w	r3, r3, #4
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00a      	beq.n	80055a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	430a      	orrs	r2, r1
 800559e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a4:	f003 0310 	and.w	r3, r3, #16
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00a      	beq.n	80055c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	430a      	orrs	r2, r1
 80055c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c6:	f003 0320 	and.w	r3, r3, #32
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00a      	beq.n	80055e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	430a      	orrs	r2, r1
 80055e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d01a      	beq.n	8005626 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800560e:	d10a      	bne.n	8005626 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	430a      	orrs	r2, r1
 8005624:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	430a      	orrs	r2, r1
 8005646:	605a      	str	r2, [r3, #4]
  }
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b098      	sub	sp, #96	@ 0x60
 8005658:	af02      	add	r7, sp, #8
 800565a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005664:	f7fb fdc2 	bl	80011ec <HAL_GetTick>
 8005668:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0308 	and.w	r3, r3, #8
 8005674:	2b08      	cmp	r3, #8
 8005676:	d12f      	bne.n	80056d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005678:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800567c:	9300      	str	r3, [sp, #0]
 800567e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005680:	2200      	movs	r2, #0
 8005682:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f88e 	bl	80057a8 <UART_WaitOnFlagUntilTimeout>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d022      	beq.n	80056d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569a:	e853 3f00 	ldrex	r3, [r3]
 800569e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	461a      	mov	r2, r3
 80056ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80056b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056b8:	e841 2300 	strex	r3, r2, [r1]
 80056bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1e6      	bne.n	8005692 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2220      	movs	r2, #32
 80056c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e063      	b.n	80057a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0304 	and.w	r3, r3, #4
 80056e2:	2b04      	cmp	r3, #4
 80056e4:	d149      	bne.n	800577a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80056ea:	9300      	str	r3, [sp, #0]
 80056ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056ee:	2200      	movs	r2, #0
 80056f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f000 f857 	bl	80057a8 <UART_WaitOnFlagUntilTimeout>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d03c      	beq.n	800577a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005708:	e853 3f00 	ldrex	r3, [r3]
 800570c:	623b      	str	r3, [r7, #32]
   return(result);
 800570e:	6a3b      	ldr	r3, [r7, #32]
 8005710:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005714:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	461a      	mov	r2, r3
 800571c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800571e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005720:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005722:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005724:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005726:	e841 2300 	strex	r3, r2, [r1]
 800572a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800572c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1e6      	bne.n	8005700 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	3308      	adds	r3, #8
 8005738:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	e853 3f00 	ldrex	r3, [r3]
 8005740:	60fb      	str	r3, [r7, #12]
   return(result);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f023 0301 	bic.w	r3, r3, #1
 8005748:	64bb      	str	r3, [r7, #72]	@ 0x48
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	3308      	adds	r3, #8
 8005750:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005752:	61fa      	str	r2, [r7, #28]
 8005754:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005756:	69b9      	ldr	r1, [r7, #24]
 8005758:	69fa      	ldr	r2, [r7, #28]
 800575a:	e841 2300 	strex	r3, r2, [r1]
 800575e:	617b      	str	r3, [r7, #20]
   return(result);
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d1e5      	bne.n	8005732 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2220      	movs	r2, #32
 800576a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e012      	b.n	80057a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2220      	movs	r2, #32
 800577e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2220      	movs	r2, #32
 8005786:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800579e:	2300      	movs	r3, #0
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3758      	adds	r7, #88	@ 0x58
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	603b      	str	r3, [r7, #0]
 80057b4:	4613      	mov	r3, r2
 80057b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057b8:	e04f      	b.n	800585a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c0:	d04b      	beq.n	800585a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057c2:	f7fb fd13 	bl	80011ec <HAL_GetTick>
 80057c6:	4602      	mov	r2, r0
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	1ad3      	subs	r3, r2, r3
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d302      	bcc.n	80057d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d101      	bne.n	80057dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e04e      	b.n	800587a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0304 	and.w	r3, r3, #4
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d037      	beq.n	800585a <UART_WaitOnFlagUntilTimeout+0xb2>
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	2b80      	cmp	r3, #128	@ 0x80
 80057ee:	d034      	beq.n	800585a <UART_WaitOnFlagUntilTimeout+0xb2>
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	2b40      	cmp	r3, #64	@ 0x40
 80057f4:	d031      	beq.n	800585a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	69db      	ldr	r3, [r3, #28]
 80057fc:	f003 0308 	and.w	r3, r3, #8
 8005800:	2b08      	cmp	r3, #8
 8005802:	d110      	bne.n	8005826 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2208      	movs	r2, #8
 800580a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800580c:	68f8      	ldr	r0, [r7, #12]
 800580e:	f000 f839 	bl	8005884 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2208      	movs	r2, #8
 8005816:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e029      	b.n	800587a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	69db      	ldr	r3, [r3, #28]
 800582c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005830:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005834:	d111      	bne.n	800585a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800583e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005840:	68f8      	ldr	r0, [r7, #12]
 8005842:	f000 f81f 	bl	8005884 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2220      	movs	r2, #32
 800584a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e00f      	b.n	800587a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	69da      	ldr	r2, [r3, #28]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	4013      	ands	r3, r2
 8005864:	68ba      	ldr	r2, [r7, #8]
 8005866:	429a      	cmp	r2, r3
 8005868:	bf0c      	ite	eq
 800586a:	2301      	moveq	r3, #1
 800586c:	2300      	movne	r3, #0
 800586e:	b2db      	uxtb	r3, r3
 8005870:	461a      	mov	r2, r3
 8005872:	79fb      	ldrb	r3, [r7, #7]
 8005874:	429a      	cmp	r2, r3
 8005876:	d0a0      	beq.n	80057ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
	...

08005884 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005884:	b480      	push	{r7}
 8005886:	b095      	sub	sp, #84	@ 0x54
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005894:	e853 3f00 	ldrex	r3, [r3]
 8005898:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800589a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	461a      	mov	r2, r3
 80058a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80058ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058b2:	e841 2300 	strex	r3, r2, [r1]
 80058b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1e6      	bne.n	800588c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	3308      	adds	r3, #8
 80058c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c6:	6a3b      	ldr	r3, [r7, #32]
 80058c8:	e853 3f00 	ldrex	r3, [r3]
 80058cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80058ce:	69fa      	ldr	r2, [r7, #28]
 80058d0:	4b1e      	ldr	r3, [pc, #120]	@ (800594c <UART_EndRxTransfer+0xc8>)
 80058d2:	4013      	ands	r3, r2
 80058d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	3308      	adds	r3, #8
 80058dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058e6:	e841 2300 	strex	r3, r2, [r1]
 80058ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1e5      	bne.n	80058be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d118      	bne.n	800592c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	e853 3f00 	ldrex	r3, [r3]
 8005906:	60bb      	str	r3, [r7, #8]
   return(result);
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	f023 0310 	bic.w	r3, r3, #16
 800590e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	461a      	mov	r2, r3
 8005916:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005918:	61bb      	str	r3, [r7, #24]
 800591a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591c:	6979      	ldr	r1, [r7, #20]
 800591e:	69ba      	ldr	r2, [r7, #24]
 8005920:	e841 2300 	strex	r3, r2, [r1]
 8005924:	613b      	str	r3, [r7, #16]
   return(result);
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1e6      	bne.n	80058fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2220      	movs	r2, #32
 8005930:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005940:	bf00      	nop
 8005942:	3754      	adds	r7, #84	@ 0x54
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr
 800594c:	effffffe 	.word	0xeffffffe

08005950 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005950:	b480      	push	{r7}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800595e:	2b01      	cmp	r3, #1
 8005960:	d101      	bne.n	8005966 <HAL_UARTEx_DisableFifoMode+0x16>
 8005962:	2302      	movs	r3, #2
 8005964:	e027      	b.n	80059b6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2201      	movs	r2, #1
 800596a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2224      	movs	r2, #36	@ 0x24
 8005972:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f022 0201 	bic.w	r2, r2, #1
 800598c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005994:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	68fa      	ldr	r2, [r7, #12]
 80059a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2220      	movs	r2, #32
 80059a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3714      	adds	r7, #20
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b084      	sub	sp, #16
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
 80059ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d101      	bne.n	80059da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80059d6:	2302      	movs	r3, #2
 80059d8:	e02d      	b.n	8005a36 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2201      	movs	r2, #1
 80059de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2224      	movs	r2, #36	@ 0x24
 80059e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f022 0201 	bic.w	r2, r2, #1
 8005a00:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	683a      	ldr	r2, [r7, #0]
 8005a12:	430a      	orrs	r2, r1
 8005a14:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f850 	bl	8005abc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68fa      	ldr	r2, [r7, #12]
 8005a22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2220      	movs	r2, #32
 8005a28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b084      	sub	sp, #16
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
 8005a46:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d101      	bne.n	8005a56 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005a52:	2302      	movs	r3, #2
 8005a54:	e02d      	b.n	8005ab2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2201      	movs	r2, #1
 8005a5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2224      	movs	r2, #36	@ 0x24
 8005a62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f022 0201 	bic.w	r2, r2, #1
 8005a7c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	683a      	ldr	r2, [r7, #0]
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 f812 	bl	8005abc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
	...

08005abc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d108      	bne.n	8005ade <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005adc:	e031      	b.n	8005b42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005ade:	2310      	movs	r3, #16
 8005ae0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005ae2:	2310      	movs	r3, #16
 8005ae4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	0e5b      	lsrs	r3, r3, #25
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	f003 0307 	and.w	r3, r3, #7
 8005af4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	0f5b      	lsrs	r3, r3, #29
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	f003 0307 	and.w	r3, r3, #7
 8005b04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b06:	7bbb      	ldrb	r3, [r7, #14]
 8005b08:	7b3a      	ldrb	r2, [r7, #12]
 8005b0a:	4911      	ldr	r1, [pc, #68]	@ (8005b50 <UARTEx_SetNbDataToProcess+0x94>)
 8005b0c:	5c8a      	ldrb	r2, [r1, r2]
 8005b0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005b12:	7b3a      	ldrb	r2, [r7, #12]
 8005b14:	490f      	ldr	r1, [pc, #60]	@ (8005b54 <UARTEx_SetNbDataToProcess+0x98>)
 8005b16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b18:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b24:	7bfb      	ldrb	r3, [r7, #15]
 8005b26:	7b7a      	ldrb	r2, [r7, #13]
 8005b28:	4909      	ldr	r1, [pc, #36]	@ (8005b50 <UARTEx_SetNbDataToProcess+0x94>)
 8005b2a:	5c8a      	ldrb	r2, [r1, r2]
 8005b2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005b30:	7b7a      	ldrb	r2, [r7, #13]
 8005b32:	4908      	ldr	r1, [pc, #32]	@ (8005b54 <UARTEx_SetNbDataToProcess+0x98>)
 8005b34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b36:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005b42:	bf00      	nop
 8005b44:	3714      	adds	r7, #20
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr
 8005b4e:	bf00      	nop
 8005b50:	08006b80 	.word	0x08006b80
 8005b54:	08006b88 	.word	0x08006b88

08005b58 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b58:	b084      	sub	sp, #16
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b084      	sub	sp, #16
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
 8005b62:	f107 001c 	add.w	r0, r7, #28
 8005b66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b6a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d121      	bne.n	8005bb6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b76:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	68da      	ldr	r2, [r3, #12]
 8005b82:	4b2c      	ldr	r3, [pc, #176]	@ (8005c34 <USB_CoreInit+0xdc>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005b96:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d105      	bne.n	8005baa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 faaa 	bl	8006104 <USB_CoreReset>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	73fb      	strb	r3, [r7, #15]
 8005bb4:	e01b      	b.n	8005bee <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 fa9e 	bl	8006104 <USB_CoreReset>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005bcc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d106      	bne.n	8005be2 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bd8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	639a      	str	r2, [r3, #56]	@ 0x38
 8005be0:	e005      	b.n	8005bee <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005bee:	7fbb      	ldrb	r3, [r7, #30]
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d116      	bne.n	8005c22 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bf8:	b29a      	uxth	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005c02:	4b0d      	ldr	r3, [pc, #52]	@ (8005c38 <USB_CoreInit+0xe0>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f043 0206 	orr.w	r2, r3, #6
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f043 0220 	orr.w	r2, r3, #32
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c2e:	b004      	add	sp, #16
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	ffbdffbf 	.word	0xffbdffbf
 8005c38:	03ee0000 	.word	0x03ee0000

08005c3c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f023 0201 	bic.w	r2, r3, #1
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	370c      	adds	r7, #12
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b084      	sub	sp, #16
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
 8005c66:	460b      	mov	r3, r1
 8005c68:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005c7a:	78fb      	ldrb	r3, [r7, #3]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d115      	bne.n	8005cac <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005c8c:	200a      	movs	r0, #10
 8005c8e:	f7fb fab9 	bl	8001204 <HAL_Delay>
      ms += 10U;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	330a      	adds	r3, #10
 8005c96:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f000 fa25 	bl	80060e8 <USB_GetMode>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d01e      	beq.n	8005ce2 <USB_SetCurrentMode+0x84>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2bc7      	cmp	r3, #199	@ 0xc7
 8005ca8:	d9f0      	bls.n	8005c8c <USB_SetCurrentMode+0x2e>
 8005caa:	e01a      	b.n	8005ce2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005cac:	78fb      	ldrb	r3, [r7, #3]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d115      	bne.n	8005cde <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005cbe:	200a      	movs	r0, #10
 8005cc0:	f7fb faa0 	bl	8001204 <HAL_Delay>
      ms += 10U;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	330a      	adds	r3, #10
 8005cc8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 fa0c 	bl	80060e8 <USB_GetMode>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d005      	beq.n	8005ce2 <USB_SetCurrentMode+0x84>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2bc7      	cmp	r3, #199	@ 0xc7
 8005cda:	d9f0      	bls.n	8005cbe <USB_SetCurrentMode+0x60>
 8005cdc:	e001      	b.n	8005ce2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e005      	b.n	8005cee <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2bc8      	cmp	r3, #200	@ 0xc8
 8005ce6:	d101      	bne.n	8005cec <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e000      	b.n	8005cee <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3710      	adds	r7, #16
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
	...

08005cf8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005cf8:	b084      	sub	sp, #16
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b086      	sub	sp, #24
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
 8005d02:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005d06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005d12:	2300      	movs	r3, #0
 8005d14:	613b      	str	r3, [r7, #16]
 8005d16:	e009      	b.n	8005d2c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	3340      	adds	r3, #64	@ 0x40
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	2200      	movs	r2, #0
 8005d24:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	613b      	str	r3, [r7, #16]
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	2b0e      	cmp	r3, #14
 8005d30:	d9f2      	bls.n	8005d18 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005d32:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d11c      	bne.n	8005d74 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	68fa      	ldr	r2, [r7, #12]
 8005d44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d48:	f043 0302 	orr.w	r3, r3, #2
 8005d4c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d52:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	601a      	str	r2, [r3, #0]
 8005d72:	e005      	b.n	8005d80 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d78:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005d86:	461a      	mov	r2, r3
 8005d88:	2300      	movs	r3, #0
 8005d8a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d8c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d10d      	bne.n	8005db0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005d94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d104      	bne.n	8005da6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 f968 	bl	8006074 <USB_SetDevSpeed>
 8005da4:	e008      	b.n	8005db8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005da6:	2101      	movs	r1, #1
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f000 f963 	bl	8006074 <USB_SetDevSpeed>
 8005dae:	e003      	b.n	8005db8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005db0:	2103      	movs	r1, #3
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 f95e 	bl	8006074 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005db8:	2110      	movs	r1, #16
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f8fa 	bl	8005fb4 <USB_FlushTxFifo>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d001      	beq.n	8005dca <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 f924 	bl	8006018 <USB_FlushRxFifo>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d001      	beq.n	8005dda <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005de0:	461a      	mov	r2, r3
 8005de2:	2300      	movs	r3, #0
 8005de4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dec:	461a      	mov	r2, r3
 8005dee:	2300      	movs	r3, #0
 8005df0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005df8:	461a      	mov	r2, r3
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005dfe:	2300      	movs	r3, #0
 8005e00:	613b      	str	r3, [r7, #16]
 8005e02:	e043      	b.n	8005e8c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	015a      	lsls	r2, r3, #5
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e1a:	d118      	bne.n	8005e4e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d10a      	bne.n	8005e38 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	015a      	lsls	r2, r3, #5
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	4413      	add	r3, r2
 8005e2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e2e:	461a      	mov	r2, r3
 8005e30:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005e34:	6013      	str	r3, [r2, #0]
 8005e36:	e013      	b.n	8005e60 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	015a      	lsls	r2, r3, #5
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	4413      	add	r3, r2
 8005e40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e44:	461a      	mov	r2, r3
 8005e46:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005e4a:	6013      	str	r3, [r2, #0]
 8005e4c:	e008      	b.n	8005e60 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	015a      	lsls	r2, r3, #5
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	4413      	add	r3, r2
 8005e56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	015a      	lsls	r2, r3, #5
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	4413      	add	r3, r2
 8005e68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e6c:	461a      	mov	r2, r3
 8005e6e:	2300      	movs	r3, #0
 8005e70:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	015a      	lsls	r2, r3, #5
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e7e:	461a      	mov	r2, r3
 8005e80:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005e84:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	613b      	str	r3, [r7, #16]
 8005e8c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005e90:	461a      	mov	r2, r3
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d3b5      	bcc.n	8005e04 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e98:	2300      	movs	r3, #0
 8005e9a:	613b      	str	r3, [r7, #16]
 8005e9c:	e043      	b.n	8005f26 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	015a      	lsls	r2, r3, #5
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005eb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005eb4:	d118      	bne.n	8005ee8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10a      	bne.n	8005ed2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	015a      	lsls	r2, r3, #5
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ec8:	461a      	mov	r2, r3
 8005eca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005ece:	6013      	str	r3, [r2, #0]
 8005ed0:	e013      	b.n	8005efa <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	015a      	lsls	r2, r3, #5
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	4413      	add	r3, r2
 8005eda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ede:	461a      	mov	r2, r3
 8005ee0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005ee4:	6013      	str	r3, [r2, #0]
 8005ee6:	e008      	b.n	8005efa <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	015a      	lsls	r2, r3, #5
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	4413      	add	r3, r2
 8005ef0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	015a      	lsls	r2, r3, #5
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	4413      	add	r3, r2
 8005f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f06:	461a      	mov	r2, r3
 8005f08:	2300      	movs	r3, #0
 8005f0a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	015a      	lsls	r2, r3, #5
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	4413      	add	r3, r2
 8005f14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f18:	461a      	mov	r2, r3
 8005f1a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005f1e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	3301      	adds	r3, #1
 8005f24:	613b      	str	r3, [r7, #16]
 8005f26:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d3b5      	bcc.n	8005e9e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f44:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005f52:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005f54:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d105      	bne.n	8005f68 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	699b      	ldr	r3, [r3, #24]
 8005f60:	f043 0210 	orr.w	r2, r3, #16
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	699a      	ldr	r2, [r3, #24]
 8005f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8005fac <USB_DevInit+0x2b4>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	687a      	ldr	r2, [r7, #4]
 8005f72:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005f74:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d005      	beq.n	8005f88 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	699b      	ldr	r3, [r3, #24]
 8005f80:	f043 0208 	orr.w	r2, r3, #8
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005f88:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d105      	bne.n	8005f9c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	699a      	ldr	r2, [r3, #24]
 8005f94:	4b06      	ldr	r3, [pc, #24]	@ (8005fb0 <USB_DevInit+0x2b8>)
 8005f96:	4313      	orrs	r3, r2
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005f9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3718      	adds	r7, #24
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fa8:	b004      	add	sp, #16
 8005faa:	4770      	bx	lr
 8005fac:	803c3800 	.word	0x803c3800
 8005fb0:	40000004 	.word	0x40000004

08005fb4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fce:	d901      	bls.n	8005fd4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	e01b      	b.n	800600c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	daf2      	bge.n	8005fc2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	019b      	lsls	r3, r3, #6
 8005fe4:	f043 0220 	orr.w	r2, r3, #32
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ff8:	d901      	bls.n	8005ffe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e006      	b.n	800600c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	f003 0320 	and.w	r3, r3, #32
 8006006:	2b20      	cmp	r3, #32
 8006008:	d0f0      	beq.n	8005fec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800600a:	2300      	movs	r3, #0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3714      	adds	r7, #20
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr

08006018 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006020:	2300      	movs	r3, #0
 8006022:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	3301      	adds	r3, #1
 8006028:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006030:	d901      	bls.n	8006036 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e018      	b.n	8006068 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	2b00      	cmp	r3, #0
 800603c:	daf2      	bge.n	8006024 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800603e:	2300      	movs	r3, #0
 8006040:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2210      	movs	r2, #16
 8006046:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	3301      	adds	r3, #1
 800604c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006054:	d901      	bls.n	800605a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e006      	b.n	8006068 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	f003 0310 	and.w	r3, r3, #16
 8006062:	2b10      	cmp	r3, #16
 8006064:	d0f0      	beq.n	8006048 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3714      	adds	r7, #20
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr

08006074 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006074:	b480      	push	{r7}
 8006076:	b085      	sub	sp, #20
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	460b      	mov	r3, r1
 800607e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	78fb      	ldrb	r3, [r7, #3]
 800608e:	68f9      	ldr	r1, [r7, #12]
 8006090:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006094:	4313      	orrs	r3, r2
 8006096:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3714      	adds	r7, #20
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr

080060a6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80060a6:	b480      	push	{r7}
 80060a8:	b085      	sub	sp, #20
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80060c0:	f023 0303 	bic.w	r3, r3, #3
 80060c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060d4:	f043 0302 	orr.w	r3, r3, #2
 80060d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3714      	adds	r7, #20
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	f003 0301 	and.w	r3, r3, #1
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006104:	b480      	push	{r7}
 8006106:	b085      	sub	sp, #20
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800610c:	2300      	movs	r3, #0
 800610e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	3301      	adds	r3, #1
 8006114:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800611c:	d901      	bls.n	8006122 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e01b      	b.n	800615a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	2b00      	cmp	r3, #0
 8006128:	daf2      	bge.n	8006110 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800612a:	2300      	movs	r3, #0
 800612c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	f043 0201 	orr.w	r2, r3, #1
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	3301      	adds	r3, #1
 800613e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006146:	d901      	bls.n	800614c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006148:	2303      	movs	r3, #3
 800614a:	e006      	b.n	800615a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b01      	cmp	r3, #1
 8006156:	d0f0      	beq.n	800613a <USB_CoreReset+0x36>

  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3714      	adds	r7, #20
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr
	...

08006168 <siprintf>:
 8006168:	b40e      	push	{r1, r2, r3}
 800616a:	b500      	push	{lr}
 800616c:	b09c      	sub	sp, #112	@ 0x70
 800616e:	ab1d      	add	r3, sp, #116	@ 0x74
 8006170:	9002      	str	r0, [sp, #8]
 8006172:	9006      	str	r0, [sp, #24]
 8006174:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006178:	4809      	ldr	r0, [pc, #36]	@ (80061a0 <siprintf+0x38>)
 800617a:	9107      	str	r1, [sp, #28]
 800617c:	9104      	str	r1, [sp, #16]
 800617e:	4909      	ldr	r1, [pc, #36]	@ (80061a4 <siprintf+0x3c>)
 8006180:	f853 2b04 	ldr.w	r2, [r3], #4
 8006184:	9105      	str	r1, [sp, #20]
 8006186:	6800      	ldr	r0, [r0, #0]
 8006188:	9301      	str	r3, [sp, #4]
 800618a:	a902      	add	r1, sp, #8
 800618c:	f000 f994 	bl	80064b8 <_svfiprintf_r>
 8006190:	9b02      	ldr	r3, [sp, #8]
 8006192:	2200      	movs	r2, #0
 8006194:	701a      	strb	r2, [r3, #0]
 8006196:	b01c      	add	sp, #112	@ 0x70
 8006198:	f85d eb04 	ldr.w	lr, [sp], #4
 800619c:	b003      	add	sp, #12
 800619e:	4770      	bx	lr
 80061a0:	24000024 	.word	0x24000024
 80061a4:	ffff0208 	.word	0xffff0208

080061a8 <memset>:
 80061a8:	4402      	add	r2, r0
 80061aa:	4603      	mov	r3, r0
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d100      	bne.n	80061b2 <memset+0xa>
 80061b0:	4770      	bx	lr
 80061b2:	f803 1b01 	strb.w	r1, [r3], #1
 80061b6:	e7f9      	b.n	80061ac <memset+0x4>

080061b8 <__errno>:
 80061b8:	4b01      	ldr	r3, [pc, #4]	@ (80061c0 <__errno+0x8>)
 80061ba:	6818      	ldr	r0, [r3, #0]
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	24000024 	.word	0x24000024

080061c4 <__libc_init_array>:
 80061c4:	b570      	push	{r4, r5, r6, lr}
 80061c6:	4d0d      	ldr	r5, [pc, #52]	@ (80061fc <__libc_init_array+0x38>)
 80061c8:	4c0d      	ldr	r4, [pc, #52]	@ (8006200 <__libc_init_array+0x3c>)
 80061ca:	1b64      	subs	r4, r4, r5
 80061cc:	10a4      	asrs	r4, r4, #2
 80061ce:	2600      	movs	r6, #0
 80061d0:	42a6      	cmp	r6, r4
 80061d2:	d109      	bne.n	80061e8 <__libc_init_array+0x24>
 80061d4:	4d0b      	ldr	r5, [pc, #44]	@ (8006204 <__libc_init_array+0x40>)
 80061d6:	4c0c      	ldr	r4, [pc, #48]	@ (8006208 <__libc_init_array+0x44>)
 80061d8:	f000 fc66 	bl	8006aa8 <_init>
 80061dc:	1b64      	subs	r4, r4, r5
 80061de:	10a4      	asrs	r4, r4, #2
 80061e0:	2600      	movs	r6, #0
 80061e2:	42a6      	cmp	r6, r4
 80061e4:	d105      	bne.n	80061f2 <__libc_init_array+0x2e>
 80061e6:	bd70      	pop	{r4, r5, r6, pc}
 80061e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80061ec:	4798      	blx	r3
 80061ee:	3601      	adds	r6, #1
 80061f0:	e7ee      	b.n	80061d0 <__libc_init_array+0xc>
 80061f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80061f6:	4798      	blx	r3
 80061f8:	3601      	adds	r6, #1
 80061fa:	e7f2      	b.n	80061e2 <__libc_init_array+0x1e>
 80061fc:	08006bcc 	.word	0x08006bcc
 8006200:	08006bcc 	.word	0x08006bcc
 8006204:	08006bcc 	.word	0x08006bcc
 8006208:	08006bd0 	.word	0x08006bd0

0800620c <__retarget_lock_acquire_recursive>:
 800620c:	4770      	bx	lr

0800620e <__retarget_lock_release_recursive>:
 800620e:	4770      	bx	lr

08006210 <_free_r>:
 8006210:	b538      	push	{r3, r4, r5, lr}
 8006212:	4605      	mov	r5, r0
 8006214:	2900      	cmp	r1, #0
 8006216:	d041      	beq.n	800629c <_free_r+0x8c>
 8006218:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800621c:	1f0c      	subs	r4, r1, #4
 800621e:	2b00      	cmp	r3, #0
 8006220:	bfb8      	it	lt
 8006222:	18e4      	addlt	r4, r4, r3
 8006224:	f000 f8e0 	bl	80063e8 <__malloc_lock>
 8006228:	4a1d      	ldr	r2, [pc, #116]	@ (80062a0 <_free_r+0x90>)
 800622a:	6813      	ldr	r3, [r2, #0]
 800622c:	b933      	cbnz	r3, 800623c <_free_r+0x2c>
 800622e:	6063      	str	r3, [r4, #4]
 8006230:	6014      	str	r4, [r2, #0]
 8006232:	4628      	mov	r0, r5
 8006234:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006238:	f000 b8dc 	b.w	80063f4 <__malloc_unlock>
 800623c:	42a3      	cmp	r3, r4
 800623e:	d908      	bls.n	8006252 <_free_r+0x42>
 8006240:	6820      	ldr	r0, [r4, #0]
 8006242:	1821      	adds	r1, r4, r0
 8006244:	428b      	cmp	r3, r1
 8006246:	bf01      	itttt	eq
 8006248:	6819      	ldreq	r1, [r3, #0]
 800624a:	685b      	ldreq	r3, [r3, #4]
 800624c:	1809      	addeq	r1, r1, r0
 800624e:	6021      	streq	r1, [r4, #0]
 8006250:	e7ed      	b.n	800622e <_free_r+0x1e>
 8006252:	461a      	mov	r2, r3
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	b10b      	cbz	r3, 800625c <_free_r+0x4c>
 8006258:	42a3      	cmp	r3, r4
 800625a:	d9fa      	bls.n	8006252 <_free_r+0x42>
 800625c:	6811      	ldr	r1, [r2, #0]
 800625e:	1850      	adds	r0, r2, r1
 8006260:	42a0      	cmp	r0, r4
 8006262:	d10b      	bne.n	800627c <_free_r+0x6c>
 8006264:	6820      	ldr	r0, [r4, #0]
 8006266:	4401      	add	r1, r0
 8006268:	1850      	adds	r0, r2, r1
 800626a:	4283      	cmp	r3, r0
 800626c:	6011      	str	r1, [r2, #0]
 800626e:	d1e0      	bne.n	8006232 <_free_r+0x22>
 8006270:	6818      	ldr	r0, [r3, #0]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	6053      	str	r3, [r2, #4]
 8006276:	4408      	add	r0, r1
 8006278:	6010      	str	r0, [r2, #0]
 800627a:	e7da      	b.n	8006232 <_free_r+0x22>
 800627c:	d902      	bls.n	8006284 <_free_r+0x74>
 800627e:	230c      	movs	r3, #12
 8006280:	602b      	str	r3, [r5, #0]
 8006282:	e7d6      	b.n	8006232 <_free_r+0x22>
 8006284:	6820      	ldr	r0, [r4, #0]
 8006286:	1821      	adds	r1, r4, r0
 8006288:	428b      	cmp	r3, r1
 800628a:	bf04      	itt	eq
 800628c:	6819      	ldreq	r1, [r3, #0]
 800628e:	685b      	ldreq	r3, [r3, #4]
 8006290:	6063      	str	r3, [r4, #4]
 8006292:	bf04      	itt	eq
 8006294:	1809      	addeq	r1, r1, r0
 8006296:	6021      	streq	r1, [r4, #0]
 8006298:	6054      	str	r4, [r2, #4]
 800629a:	e7ca      	b.n	8006232 <_free_r+0x22>
 800629c:	bd38      	pop	{r3, r4, r5, pc}
 800629e:	bf00      	nop
 80062a0:	24000754 	.word	0x24000754

080062a4 <sbrk_aligned>:
 80062a4:	b570      	push	{r4, r5, r6, lr}
 80062a6:	4e0f      	ldr	r6, [pc, #60]	@ (80062e4 <sbrk_aligned+0x40>)
 80062a8:	460c      	mov	r4, r1
 80062aa:	6831      	ldr	r1, [r6, #0]
 80062ac:	4605      	mov	r5, r0
 80062ae:	b911      	cbnz	r1, 80062b6 <sbrk_aligned+0x12>
 80062b0:	f000 fba6 	bl	8006a00 <_sbrk_r>
 80062b4:	6030      	str	r0, [r6, #0]
 80062b6:	4621      	mov	r1, r4
 80062b8:	4628      	mov	r0, r5
 80062ba:	f000 fba1 	bl	8006a00 <_sbrk_r>
 80062be:	1c43      	adds	r3, r0, #1
 80062c0:	d103      	bne.n	80062ca <sbrk_aligned+0x26>
 80062c2:	f04f 34ff 	mov.w	r4, #4294967295
 80062c6:	4620      	mov	r0, r4
 80062c8:	bd70      	pop	{r4, r5, r6, pc}
 80062ca:	1cc4      	adds	r4, r0, #3
 80062cc:	f024 0403 	bic.w	r4, r4, #3
 80062d0:	42a0      	cmp	r0, r4
 80062d2:	d0f8      	beq.n	80062c6 <sbrk_aligned+0x22>
 80062d4:	1a21      	subs	r1, r4, r0
 80062d6:	4628      	mov	r0, r5
 80062d8:	f000 fb92 	bl	8006a00 <_sbrk_r>
 80062dc:	3001      	adds	r0, #1
 80062de:	d1f2      	bne.n	80062c6 <sbrk_aligned+0x22>
 80062e0:	e7ef      	b.n	80062c2 <sbrk_aligned+0x1e>
 80062e2:	bf00      	nop
 80062e4:	24000750 	.word	0x24000750

080062e8 <_malloc_r>:
 80062e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062ec:	1ccd      	adds	r5, r1, #3
 80062ee:	f025 0503 	bic.w	r5, r5, #3
 80062f2:	3508      	adds	r5, #8
 80062f4:	2d0c      	cmp	r5, #12
 80062f6:	bf38      	it	cc
 80062f8:	250c      	movcc	r5, #12
 80062fa:	2d00      	cmp	r5, #0
 80062fc:	4606      	mov	r6, r0
 80062fe:	db01      	blt.n	8006304 <_malloc_r+0x1c>
 8006300:	42a9      	cmp	r1, r5
 8006302:	d904      	bls.n	800630e <_malloc_r+0x26>
 8006304:	230c      	movs	r3, #12
 8006306:	6033      	str	r3, [r6, #0]
 8006308:	2000      	movs	r0, #0
 800630a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800630e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80063e4 <_malloc_r+0xfc>
 8006312:	f000 f869 	bl	80063e8 <__malloc_lock>
 8006316:	f8d8 3000 	ldr.w	r3, [r8]
 800631a:	461c      	mov	r4, r3
 800631c:	bb44      	cbnz	r4, 8006370 <_malloc_r+0x88>
 800631e:	4629      	mov	r1, r5
 8006320:	4630      	mov	r0, r6
 8006322:	f7ff ffbf 	bl	80062a4 <sbrk_aligned>
 8006326:	1c43      	adds	r3, r0, #1
 8006328:	4604      	mov	r4, r0
 800632a:	d158      	bne.n	80063de <_malloc_r+0xf6>
 800632c:	f8d8 4000 	ldr.w	r4, [r8]
 8006330:	4627      	mov	r7, r4
 8006332:	2f00      	cmp	r7, #0
 8006334:	d143      	bne.n	80063be <_malloc_r+0xd6>
 8006336:	2c00      	cmp	r4, #0
 8006338:	d04b      	beq.n	80063d2 <_malloc_r+0xea>
 800633a:	6823      	ldr	r3, [r4, #0]
 800633c:	4639      	mov	r1, r7
 800633e:	4630      	mov	r0, r6
 8006340:	eb04 0903 	add.w	r9, r4, r3
 8006344:	f000 fb5c 	bl	8006a00 <_sbrk_r>
 8006348:	4581      	cmp	r9, r0
 800634a:	d142      	bne.n	80063d2 <_malloc_r+0xea>
 800634c:	6821      	ldr	r1, [r4, #0]
 800634e:	1a6d      	subs	r5, r5, r1
 8006350:	4629      	mov	r1, r5
 8006352:	4630      	mov	r0, r6
 8006354:	f7ff ffa6 	bl	80062a4 <sbrk_aligned>
 8006358:	3001      	adds	r0, #1
 800635a:	d03a      	beq.n	80063d2 <_malloc_r+0xea>
 800635c:	6823      	ldr	r3, [r4, #0]
 800635e:	442b      	add	r3, r5
 8006360:	6023      	str	r3, [r4, #0]
 8006362:	f8d8 3000 	ldr.w	r3, [r8]
 8006366:	685a      	ldr	r2, [r3, #4]
 8006368:	bb62      	cbnz	r2, 80063c4 <_malloc_r+0xdc>
 800636a:	f8c8 7000 	str.w	r7, [r8]
 800636e:	e00f      	b.n	8006390 <_malloc_r+0xa8>
 8006370:	6822      	ldr	r2, [r4, #0]
 8006372:	1b52      	subs	r2, r2, r5
 8006374:	d420      	bmi.n	80063b8 <_malloc_r+0xd0>
 8006376:	2a0b      	cmp	r2, #11
 8006378:	d917      	bls.n	80063aa <_malloc_r+0xc2>
 800637a:	1961      	adds	r1, r4, r5
 800637c:	42a3      	cmp	r3, r4
 800637e:	6025      	str	r5, [r4, #0]
 8006380:	bf18      	it	ne
 8006382:	6059      	strne	r1, [r3, #4]
 8006384:	6863      	ldr	r3, [r4, #4]
 8006386:	bf08      	it	eq
 8006388:	f8c8 1000 	streq.w	r1, [r8]
 800638c:	5162      	str	r2, [r4, r5]
 800638e:	604b      	str	r3, [r1, #4]
 8006390:	4630      	mov	r0, r6
 8006392:	f000 f82f 	bl	80063f4 <__malloc_unlock>
 8006396:	f104 000b 	add.w	r0, r4, #11
 800639a:	1d23      	adds	r3, r4, #4
 800639c:	f020 0007 	bic.w	r0, r0, #7
 80063a0:	1ac2      	subs	r2, r0, r3
 80063a2:	bf1c      	itt	ne
 80063a4:	1a1b      	subne	r3, r3, r0
 80063a6:	50a3      	strne	r3, [r4, r2]
 80063a8:	e7af      	b.n	800630a <_malloc_r+0x22>
 80063aa:	6862      	ldr	r2, [r4, #4]
 80063ac:	42a3      	cmp	r3, r4
 80063ae:	bf0c      	ite	eq
 80063b0:	f8c8 2000 	streq.w	r2, [r8]
 80063b4:	605a      	strne	r2, [r3, #4]
 80063b6:	e7eb      	b.n	8006390 <_malloc_r+0xa8>
 80063b8:	4623      	mov	r3, r4
 80063ba:	6864      	ldr	r4, [r4, #4]
 80063bc:	e7ae      	b.n	800631c <_malloc_r+0x34>
 80063be:	463c      	mov	r4, r7
 80063c0:	687f      	ldr	r7, [r7, #4]
 80063c2:	e7b6      	b.n	8006332 <_malloc_r+0x4a>
 80063c4:	461a      	mov	r2, r3
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	42a3      	cmp	r3, r4
 80063ca:	d1fb      	bne.n	80063c4 <_malloc_r+0xdc>
 80063cc:	2300      	movs	r3, #0
 80063ce:	6053      	str	r3, [r2, #4]
 80063d0:	e7de      	b.n	8006390 <_malloc_r+0xa8>
 80063d2:	230c      	movs	r3, #12
 80063d4:	6033      	str	r3, [r6, #0]
 80063d6:	4630      	mov	r0, r6
 80063d8:	f000 f80c 	bl	80063f4 <__malloc_unlock>
 80063dc:	e794      	b.n	8006308 <_malloc_r+0x20>
 80063de:	6005      	str	r5, [r0, #0]
 80063e0:	e7d6      	b.n	8006390 <_malloc_r+0xa8>
 80063e2:	bf00      	nop
 80063e4:	24000754 	.word	0x24000754

080063e8 <__malloc_lock>:
 80063e8:	4801      	ldr	r0, [pc, #4]	@ (80063f0 <__malloc_lock+0x8>)
 80063ea:	f7ff bf0f 	b.w	800620c <__retarget_lock_acquire_recursive>
 80063ee:	bf00      	nop
 80063f0:	2400074c 	.word	0x2400074c

080063f4 <__malloc_unlock>:
 80063f4:	4801      	ldr	r0, [pc, #4]	@ (80063fc <__malloc_unlock+0x8>)
 80063f6:	f7ff bf0a 	b.w	800620e <__retarget_lock_release_recursive>
 80063fa:	bf00      	nop
 80063fc:	2400074c 	.word	0x2400074c

08006400 <__ssputs_r>:
 8006400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006404:	688e      	ldr	r6, [r1, #8]
 8006406:	461f      	mov	r7, r3
 8006408:	42be      	cmp	r6, r7
 800640a:	680b      	ldr	r3, [r1, #0]
 800640c:	4682      	mov	sl, r0
 800640e:	460c      	mov	r4, r1
 8006410:	4690      	mov	r8, r2
 8006412:	d82d      	bhi.n	8006470 <__ssputs_r+0x70>
 8006414:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006418:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800641c:	d026      	beq.n	800646c <__ssputs_r+0x6c>
 800641e:	6965      	ldr	r5, [r4, #20]
 8006420:	6909      	ldr	r1, [r1, #16]
 8006422:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006426:	eba3 0901 	sub.w	r9, r3, r1
 800642a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800642e:	1c7b      	adds	r3, r7, #1
 8006430:	444b      	add	r3, r9
 8006432:	106d      	asrs	r5, r5, #1
 8006434:	429d      	cmp	r5, r3
 8006436:	bf38      	it	cc
 8006438:	461d      	movcc	r5, r3
 800643a:	0553      	lsls	r3, r2, #21
 800643c:	d527      	bpl.n	800648e <__ssputs_r+0x8e>
 800643e:	4629      	mov	r1, r5
 8006440:	f7ff ff52 	bl	80062e8 <_malloc_r>
 8006444:	4606      	mov	r6, r0
 8006446:	b360      	cbz	r0, 80064a2 <__ssputs_r+0xa2>
 8006448:	6921      	ldr	r1, [r4, #16]
 800644a:	464a      	mov	r2, r9
 800644c:	f000 fae8 	bl	8006a20 <memcpy>
 8006450:	89a3      	ldrh	r3, [r4, #12]
 8006452:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800645a:	81a3      	strh	r3, [r4, #12]
 800645c:	6126      	str	r6, [r4, #16]
 800645e:	6165      	str	r5, [r4, #20]
 8006460:	444e      	add	r6, r9
 8006462:	eba5 0509 	sub.w	r5, r5, r9
 8006466:	6026      	str	r6, [r4, #0]
 8006468:	60a5      	str	r5, [r4, #8]
 800646a:	463e      	mov	r6, r7
 800646c:	42be      	cmp	r6, r7
 800646e:	d900      	bls.n	8006472 <__ssputs_r+0x72>
 8006470:	463e      	mov	r6, r7
 8006472:	6820      	ldr	r0, [r4, #0]
 8006474:	4632      	mov	r2, r6
 8006476:	4641      	mov	r1, r8
 8006478:	f000 faa8 	bl	80069cc <memmove>
 800647c:	68a3      	ldr	r3, [r4, #8]
 800647e:	1b9b      	subs	r3, r3, r6
 8006480:	60a3      	str	r3, [r4, #8]
 8006482:	6823      	ldr	r3, [r4, #0]
 8006484:	4433      	add	r3, r6
 8006486:	6023      	str	r3, [r4, #0]
 8006488:	2000      	movs	r0, #0
 800648a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800648e:	462a      	mov	r2, r5
 8006490:	f000 fad4 	bl	8006a3c <_realloc_r>
 8006494:	4606      	mov	r6, r0
 8006496:	2800      	cmp	r0, #0
 8006498:	d1e0      	bne.n	800645c <__ssputs_r+0x5c>
 800649a:	6921      	ldr	r1, [r4, #16]
 800649c:	4650      	mov	r0, sl
 800649e:	f7ff feb7 	bl	8006210 <_free_r>
 80064a2:	230c      	movs	r3, #12
 80064a4:	f8ca 3000 	str.w	r3, [sl]
 80064a8:	89a3      	ldrh	r3, [r4, #12]
 80064aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064ae:	81a3      	strh	r3, [r4, #12]
 80064b0:	f04f 30ff 	mov.w	r0, #4294967295
 80064b4:	e7e9      	b.n	800648a <__ssputs_r+0x8a>
	...

080064b8 <_svfiprintf_r>:
 80064b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064bc:	4698      	mov	r8, r3
 80064be:	898b      	ldrh	r3, [r1, #12]
 80064c0:	061b      	lsls	r3, r3, #24
 80064c2:	b09d      	sub	sp, #116	@ 0x74
 80064c4:	4607      	mov	r7, r0
 80064c6:	460d      	mov	r5, r1
 80064c8:	4614      	mov	r4, r2
 80064ca:	d510      	bpl.n	80064ee <_svfiprintf_r+0x36>
 80064cc:	690b      	ldr	r3, [r1, #16]
 80064ce:	b973      	cbnz	r3, 80064ee <_svfiprintf_r+0x36>
 80064d0:	2140      	movs	r1, #64	@ 0x40
 80064d2:	f7ff ff09 	bl	80062e8 <_malloc_r>
 80064d6:	6028      	str	r0, [r5, #0]
 80064d8:	6128      	str	r0, [r5, #16]
 80064da:	b930      	cbnz	r0, 80064ea <_svfiprintf_r+0x32>
 80064dc:	230c      	movs	r3, #12
 80064de:	603b      	str	r3, [r7, #0]
 80064e0:	f04f 30ff 	mov.w	r0, #4294967295
 80064e4:	b01d      	add	sp, #116	@ 0x74
 80064e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ea:	2340      	movs	r3, #64	@ 0x40
 80064ec:	616b      	str	r3, [r5, #20]
 80064ee:	2300      	movs	r3, #0
 80064f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80064f2:	2320      	movs	r3, #32
 80064f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80064f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80064fc:	2330      	movs	r3, #48	@ 0x30
 80064fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800669c <_svfiprintf_r+0x1e4>
 8006502:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006506:	f04f 0901 	mov.w	r9, #1
 800650a:	4623      	mov	r3, r4
 800650c:	469a      	mov	sl, r3
 800650e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006512:	b10a      	cbz	r2, 8006518 <_svfiprintf_r+0x60>
 8006514:	2a25      	cmp	r2, #37	@ 0x25
 8006516:	d1f9      	bne.n	800650c <_svfiprintf_r+0x54>
 8006518:	ebba 0b04 	subs.w	fp, sl, r4
 800651c:	d00b      	beq.n	8006536 <_svfiprintf_r+0x7e>
 800651e:	465b      	mov	r3, fp
 8006520:	4622      	mov	r2, r4
 8006522:	4629      	mov	r1, r5
 8006524:	4638      	mov	r0, r7
 8006526:	f7ff ff6b 	bl	8006400 <__ssputs_r>
 800652a:	3001      	adds	r0, #1
 800652c:	f000 80a7 	beq.w	800667e <_svfiprintf_r+0x1c6>
 8006530:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006532:	445a      	add	r2, fp
 8006534:	9209      	str	r2, [sp, #36]	@ 0x24
 8006536:	f89a 3000 	ldrb.w	r3, [sl]
 800653a:	2b00      	cmp	r3, #0
 800653c:	f000 809f 	beq.w	800667e <_svfiprintf_r+0x1c6>
 8006540:	2300      	movs	r3, #0
 8006542:	f04f 32ff 	mov.w	r2, #4294967295
 8006546:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800654a:	f10a 0a01 	add.w	sl, sl, #1
 800654e:	9304      	str	r3, [sp, #16]
 8006550:	9307      	str	r3, [sp, #28]
 8006552:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006556:	931a      	str	r3, [sp, #104]	@ 0x68
 8006558:	4654      	mov	r4, sl
 800655a:	2205      	movs	r2, #5
 800655c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006560:	484e      	ldr	r0, [pc, #312]	@ (800669c <_svfiprintf_r+0x1e4>)
 8006562:	f7f9 fec5 	bl	80002f0 <memchr>
 8006566:	9a04      	ldr	r2, [sp, #16]
 8006568:	b9d8      	cbnz	r0, 80065a2 <_svfiprintf_r+0xea>
 800656a:	06d0      	lsls	r0, r2, #27
 800656c:	bf44      	itt	mi
 800656e:	2320      	movmi	r3, #32
 8006570:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006574:	0711      	lsls	r1, r2, #28
 8006576:	bf44      	itt	mi
 8006578:	232b      	movmi	r3, #43	@ 0x2b
 800657a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800657e:	f89a 3000 	ldrb.w	r3, [sl]
 8006582:	2b2a      	cmp	r3, #42	@ 0x2a
 8006584:	d015      	beq.n	80065b2 <_svfiprintf_r+0xfa>
 8006586:	9a07      	ldr	r2, [sp, #28]
 8006588:	4654      	mov	r4, sl
 800658a:	2000      	movs	r0, #0
 800658c:	f04f 0c0a 	mov.w	ip, #10
 8006590:	4621      	mov	r1, r4
 8006592:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006596:	3b30      	subs	r3, #48	@ 0x30
 8006598:	2b09      	cmp	r3, #9
 800659a:	d94b      	bls.n	8006634 <_svfiprintf_r+0x17c>
 800659c:	b1b0      	cbz	r0, 80065cc <_svfiprintf_r+0x114>
 800659e:	9207      	str	r2, [sp, #28]
 80065a0:	e014      	b.n	80065cc <_svfiprintf_r+0x114>
 80065a2:	eba0 0308 	sub.w	r3, r0, r8
 80065a6:	fa09 f303 	lsl.w	r3, r9, r3
 80065aa:	4313      	orrs	r3, r2
 80065ac:	9304      	str	r3, [sp, #16]
 80065ae:	46a2      	mov	sl, r4
 80065b0:	e7d2      	b.n	8006558 <_svfiprintf_r+0xa0>
 80065b2:	9b03      	ldr	r3, [sp, #12]
 80065b4:	1d19      	adds	r1, r3, #4
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	9103      	str	r1, [sp, #12]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	bfbb      	ittet	lt
 80065be:	425b      	neglt	r3, r3
 80065c0:	f042 0202 	orrlt.w	r2, r2, #2
 80065c4:	9307      	strge	r3, [sp, #28]
 80065c6:	9307      	strlt	r3, [sp, #28]
 80065c8:	bfb8      	it	lt
 80065ca:	9204      	strlt	r2, [sp, #16]
 80065cc:	7823      	ldrb	r3, [r4, #0]
 80065ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80065d0:	d10a      	bne.n	80065e8 <_svfiprintf_r+0x130>
 80065d2:	7863      	ldrb	r3, [r4, #1]
 80065d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80065d6:	d132      	bne.n	800663e <_svfiprintf_r+0x186>
 80065d8:	9b03      	ldr	r3, [sp, #12]
 80065da:	1d1a      	adds	r2, r3, #4
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	9203      	str	r2, [sp, #12]
 80065e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80065e4:	3402      	adds	r4, #2
 80065e6:	9305      	str	r3, [sp, #20]
 80065e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80066ac <_svfiprintf_r+0x1f4>
 80065ec:	7821      	ldrb	r1, [r4, #0]
 80065ee:	2203      	movs	r2, #3
 80065f0:	4650      	mov	r0, sl
 80065f2:	f7f9 fe7d 	bl	80002f0 <memchr>
 80065f6:	b138      	cbz	r0, 8006608 <_svfiprintf_r+0x150>
 80065f8:	9b04      	ldr	r3, [sp, #16]
 80065fa:	eba0 000a 	sub.w	r0, r0, sl
 80065fe:	2240      	movs	r2, #64	@ 0x40
 8006600:	4082      	lsls	r2, r0
 8006602:	4313      	orrs	r3, r2
 8006604:	3401      	adds	r4, #1
 8006606:	9304      	str	r3, [sp, #16]
 8006608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800660c:	4824      	ldr	r0, [pc, #144]	@ (80066a0 <_svfiprintf_r+0x1e8>)
 800660e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006612:	2206      	movs	r2, #6
 8006614:	f7f9 fe6c 	bl	80002f0 <memchr>
 8006618:	2800      	cmp	r0, #0
 800661a:	d036      	beq.n	800668a <_svfiprintf_r+0x1d2>
 800661c:	4b21      	ldr	r3, [pc, #132]	@ (80066a4 <_svfiprintf_r+0x1ec>)
 800661e:	bb1b      	cbnz	r3, 8006668 <_svfiprintf_r+0x1b0>
 8006620:	9b03      	ldr	r3, [sp, #12]
 8006622:	3307      	adds	r3, #7
 8006624:	f023 0307 	bic.w	r3, r3, #7
 8006628:	3308      	adds	r3, #8
 800662a:	9303      	str	r3, [sp, #12]
 800662c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800662e:	4433      	add	r3, r6
 8006630:	9309      	str	r3, [sp, #36]	@ 0x24
 8006632:	e76a      	b.n	800650a <_svfiprintf_r+0x52>
 8006634:	fb0c 3202 	mla	r2, ip, r2, r3
 8006638:	460c      	mov	r4, r1
 800663a:	2001      	movs	r0, #1
 800663c:	e7a8      	b.n	8006590 <_svfiprintf_r+0xd8>
 800663e:	2300      	movs	r3, #0
 8006640:	3401      	adds	r4, #1
 8006642:	9305      	str	r3, [sp, #20]
 8006644:	4619      	mov	r1, r3
 8006646:	f04f 0c0a 	mov.w	ip, #10
 800664a:	4620      	mov	r0, r4
 800664c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006650:	3a30      	subs	r2, #48	@ 0x30
 8006652:	2a09      	cmp	r2, #9
 8006654:	d903      	bls.n	800665e <_svfiprintf_r+0x1a6>
 8006656:	2b00      	cmp	r3, #0
 8006658:	d0c6      	beq.n	80065e8 <_svfiprintf_r+0x130>
 800665a:	9105      	str	r1, [sp, #20]
 800665c:	e7c4      	b.n	80065e8 <_svfiprintf_r+0x130>
 800665e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006662:	4604      	mov	r4, r0
 8006664:	2301      	movs	r3, #1
 8006666:	e7f0      	b.n	800664a <_svfiprintf_r+0x192>
 8006668:	ab03      	add	r3, sp, #12
 800666a:	9300      	str	r3, [sp, #0]
 800666c:	462a      	mov	r2, r5
 800666e:	4b0e      	ldr	r3, [pc, #56]	@ (80066a8 <_svfiprintf_r+0x1f0>)
 8006670:	a904      	add	r1, sp, #16
 8006672:	4638      	mov	r0, r7
 8006674:	f3af 8000 	nop.w
 8006678:	1c42      	adds	r2, r0, #1
 800667a:	4606      	mov	r6, r0
 800667c:	d1d6      	bne.n	800662c <_svfiprintf_r+0x174>
 800667e:	89ab      	ldrh	r3, [r5, #12]
 8006680:	065b      	lsls	r3, r3, #25
 8006682:	f53f af2d 	bmi.w	80064e0 <_svfiprintf_r+0x28>
 8006686:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006688:	e72c      	b.n	80064e4 <_svfiprintf_r+0x2c>
 800668a:	ab03      	add	r3, sp, #12
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	462a      	mov	r2, r5
 8006690:	4b05      	ldr	r3, [pc, #20]	@ (80066a8 <_svfiprintf_r+0x1f0>)
 8006692:	a904      	add	r1, sp, #16
 8006694:	4638      	mov	r0, r7
 8006696:	f000 f879 	bl	800678c <_printf_i>
 800669a:	e7ed      	b.n	8006678 <_svfiprintf_r+0x1c0>
 800669c:	08006b90 	.word	0x08006b90
 80066a0:	08006b9a 	.word	0x08006b9a
 80066a4:	00000000 	.word	0x00000000
 80066a8:	08006401 	.word	0x08006401
 80066ac:	08006b96 	.word	0x08006b96

080066b0 <_printf_common>:
 80066b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066b4:	4616      	mov	r6, r2
 80066b6:	4698      	mov	r8, r3
 80066b8:	688a      	ldr	r2, [r1, #8]
 80066ba:	690b      	ldr	r3, [r1, #16]
 80066bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066c0:	4293      	cmp	r3, r2
 80066c2:	bfb8      	it	lt
 80066c4:	4613      	movlt	r3, r2
 80066c6:	6033      	str	r3, [r6, #0]
 80066c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80066cc:	4607      	mov	r7, r0
 80066ce:	460c      	mov	r4, r1
 80066d0:	b10a      	cbz	r2, 80066d6 <_printf_common+0x26>
 80066d2:	3301      	adds	r3, #1
 80066d4:	6033      	str	r3, [r6, #0]
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	0699      	lsls	r1, r3, #26
 80066da:	bf42      	ittt	mi
 80066dc:	6833      	ldrmi	r3, [r6, #0]
 80066de:	3302      	addmi	r3, #2
 80066e0:	6033      	strmi	r3, [r6, #0]
 80066e2:	6825      	ldr	r5, [r4, #0]
 80066e4:	f015 0506 	ands.w	r5, r5, #6
 80066e8:	d106      	bne.n	80066f8 <_printf_common+0x48>
 80066ea:	f104 0a19 	add.w	sl, r4, #25
 80066ee:	68e3      	ldr	r3, [r4, #12]
 80066f0:	6832      	ldr	r2, [r6, #0]
 80066f2:	1a9b      	subs	r3, r3, r2
 80066f4:	42ab      	cmp	r3, r5
 80066f6:	dc26      	bgt.n	8006746 <_printf_common+0x96>
 80066f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80066fc:	6822      	ldr	r2, [r4, #0]
 80066fe:	3b00      	subs	r3, #0
 8006700:	bf18      	it	ne
 8006702:	2301      	movne	r3, #1
 8006704:	0692      	lsls	r2, r2, #26
 8006706:	d42b      	bmi.n	8006760 <_printf_common+0xb0>
 8006708:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800670c:	4641      	mov	r1, r8
 800670e:	4638      	mov	r0, r7
 8006710:	47c8      	blx	r9
 8006712:	3001      	adds	r0, #1
 8006714:	d01e      	beq.n	8006754 <_printf_common+0xa4>
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	6922      	ldr	r2, [r4, #16]
 800671a:	f003 0306 	and.w	r3, r3, #6
 800671e:	2b04      	cmp	r3, #4
 8006720:	bf02      	ittt	eq
 8006722:	68e5      	ldreq	r5, [r4, #12]
 8006724:	6833      	ldreq	r3, [r6, #0]
 8006726:	1aed      	subeq	r5, r5, r3
 8006728:	68a3      	ldr	r3, [r4, #8]
 800672a:	bf0c      	ite	eq
 800672c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006730:	2500      	movne	r5, #0
 8006732:	4293      	cmp	r3, r2
 8006734:	bfc4      	itt	gt
 8006736:	1a9b      	subgt	r3, r3, r2
 8006738:	18ed      	addgt	r5, r5, r3
 800673a:	2600      	movs	r6, #0
 800673c:	341a      	adds	r4, #26
 800673e:	42b5      	cmp	r5, r6
 8006740:	d11a      	bne.n	8006778 <_printf_common+0xc8>
 8006742:	2000      	movs	r0, #0
 8006744:	e008      	b.n	8006758 <_printf_common+0xa8>
 8006746:	2301      	movs	r3, #1
 8006748:	4652      	mov	r2, sl
 800674a:	4641      	mov	r1, r8
 800674c:	4638      	mov	r0, r7
 800674e:	47c8      	blx	r9
 8006750:	3001      	adds	r0, #1
 8006752:	d103      	bne.n	800675c <_printf_common+0xac>
 8006754:	f04f 30ff 	mov.w	r0, #4294967295
 8006758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800675c:	3501      	adds	r5, #1
 800675e:	e7c6      	b.n	80066ee <_printf_common+0x3e>
 8006760:	18e1      	adds	r1, r4, r3
 8006762:	1c5a      	adds	r2, r3, #1
 8006764:	2030      	movs	r0, #48	@ 0x30
 8006766:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800676a:	4422      	add	r2, r4
 800676c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006770:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006774:	3302      	adds	r3, #2
 8006776:	e7c7      	b.n	8006708 <_printf_common+0x58>
 8006778:	2301      	movs	r3, #1
 800677a:	4622      	mov	r2, r4
 800677c:	4641      	mov	r1, r8
 800677e:	4638      	mov	r0, r7
 8006780:	47c8      	blx	r9
 8006782:	3001      	adds	r0, #1
 8006784:	d0e6      	beq.n	8006754 <_printf_common+0xa4>
 8006786:	3601      	adds	r6, #1
 8006788:	e7d9      	b.n	800673e <_printf_common+0x8e>
	...

0800678c <_printf_i>:
 800678c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006790:	7e0f      	ldrb	r7, [r1, #24]
 8006792:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006794:	2f78      	cmp	r7, #120	@ 0x78
 8006796:	4691      	mov	r9, r2
 8006798:	4680      	mov	r8, r0
 800679a:	460c      	mov	r4, r1
 800679c:	469a      	mov	sl, r3
 800679e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067a2:	d807      	bhi.n	80067b4 <_printf_i+0x28>
 80067a4:	2f62      	cmp	r7, #98	@ 0x62
 80067a6:	d80a      	bhi.n	80067be <_printf_i+0x32>
 80067a8:	2f00      	cmp	r7, #0
 80067aa:	f000 80d2 	beq.w	8006952 <_printf_i+0x1c6>
 80067ae:	2f58      	cmp	r7, #88	@ 0x58
 80067b0:	f000 80b9 	beq.w	8006926 <_printf_i+0x19a>
 80067b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80067bc:	e03a      	b.n	8006834 <_printf_i+0xa8>
 80067be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80067c2:	2b15      	cmp	r3, #21
 80067c4:	d8f6      	bhi.n	80067b4 <_printf_i+0x28>
 80067c6:	a101      	add	r1, pc, #4	@ (adr r1, 80067cc <_printf_i+0x40>)
 80067c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067cc:	08006825 	.word	0x08006825
 80067d0:	08006839 	.word	0x08006839
 80067d4:	080067b5 	.word	0x080067b5
 80067d8:	080067b5 	.word	0x080067b5
 80067dc:	080067b5 	.word	0x080067b5
 80067e0:	080067b5 	.word	0x080067b5
 80067e4:	08006839 	.word	0x08006839
 80067e8:	080067b5 	.word	0x080067b5
 80067ec:	080067b5 	.word	0x080067b5
 80067f0:	080067b5 	.word	0x080067b5
 80067f4:	080067b5 	.word	0x080067b5
 80067f8:	08006939 	.word	0x08006939
 80067fc:	08006863 	.word	0x08006863
 8006800:	080068f3 	.word	0x080068f3
 8006804:	080067b5 	.word	0x080067b5
 8006808:	080067b5 	.word	0x080067b5
 800680c:	0800695b 	.word	0x0800695b
 8006810:	080067b5 	.word	0x080067b5
 8006814:	08006863 	.word	0x08006863
 8006818:	080067b5 	.word	0x080067b5
 800681c:	080067b5 	.word	0x080067b5
 8006820:	080068fb 	.word	0x080068fb
 8006824:	6833      	ldr	r3, [r6, #0]
 8006826:	1d1a      	adds	r2, r3, #4
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6032      	str	r2, [r6, #0]
 800682c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006830:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006834:	2301      	movs	r3, #1
 8006836:	e09d      	b.n	8006974 <_printf_i+0x1e8>
 8006838:	6833      	ldr	r3, [r6, #0]
 800683a:	6820      	ldr	r0, [r4, #0]
 800683c:	1d19      	adds	r1, r3, #4
 800683e:	6031      	str	r1, [r6, #0]
 8006840:	0606      	lsls	r6, r0, #24
 8006842:	d501      	bpl.n	8006848 <_printf_i+0xbc>
 8006844:	681d      	ldr	r5, [r3, #0]
 8006846:	e003      	b.n	8006850 <_printf_i+0xc4>
 8006848:	0645      	lsls	r5, r0, #25
 800684a:	d5fb      	bpl.n	8006844 <_printf_i+0xb8>
 800684c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006850:	2d00      	cmp	r5, #0
 8006852:	da03      	bge.n	800685c <_printf_i+0xd0>
 8006854:	232d      	movs	r3, #45	@ 0x2d
 8006856:	426d      	negs	r5, r5
 8006858:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800685c:	4859      	ldr	r0, [pc, #356]	@ (80069c4 <_printf_i+0x238>)
 800685e:	230a      	movs	r3, #10
 8006860:	e011      	b.n	8006886 <_printf_i+0xfa>
 8006862:	6821      	ldr	r1, [r4, #0]
 8006864:	6833      	ldr	r3, [r6, #0]
 8006866:	0608      	lsls	r0, r1, #24
 8006868:	f853 5b04 	ldr.w	r5, [r3], #4
 800686c:	d402      	bmi.n	8006874 <_printf_i+0xe8>
 800686e:	0649      	lsls	r1, r1, #25
 8006870:	bf48      	it	mi
 8006872:	b2ad      	uxthmi	r5, r5
 8006874:	2f6f      	cmp	r7, #111	@ 0x6f
 8006876:	4853      	ldr	r0, [pc, #332]	@ (80069c4 <_printf_i+0x238>)
 8006878:	6033      	str	r3, [r6, #0]
 800687a:	bf14      	ite	ne
 800687c:	230a      	movne	r3, #10
 800687e:	2308      	moveq	r3, #8
 8006880:	2100      	movs	r1, #0
 8006882:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006886:	6866      	ldr	r6, [r4, #4]
 8006888:	60a6      	str	r6, [r4, #8]
 800688a:	2e00      	cmp	r6, #0
 800688c:	bfa2      	ittt	ge
 800688e:	6821      	ldrge	r1, [r4, #0]
 8006890:	f021 0104 	bicge.w	r1, r1, #4
 8006894:	6021      	strge	r1, [r4, #0]
 8006896:	b90d      	cbnz	r5, 800689c <_printf_i+0x110>
 8006898:	2e00      	cmp	r6, #0
 800689a:	d04b      	beq.n	8006934 <_printf_i+0x1a8>
 800689c:	4616      	mov	r6, r2
 800689e:	fbb5 f1f3 	udiv	r1, r5, r3
 80068a2:	fb03 5711 	mls	r7, r3, r1, r5
 80068a6:	5dc7      	ldrb	r7, [r0, r7]
 80068a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068ac:	462f      	mov	r7, r5
 80068ae:	42bb      	cmp	r3, r7
 80068b0:	460d      	mov	r5, r1
 80068b2:	d9f4      	bls.n	800689e <_printf_i+0x112>
 80068b4:	2b08      	cmp	r3, #8
 80068b6:	d10b      	bne.n	80068d0 <_printf_i+0x144>
 80068b8:	6823      	ldr	r3, [r4, #0]
 80068ba:	07df      	lsls	r7, r3, #31
 80068bc:	d508      	bpl.n	80068d0 <_printf_i+0x144>
 80068be:	6923      	ldr	r3, [r4, #16]
 80068c0:	6861      	ldr	r1, [r4, #4]
 80068c2:	4299      	cmp	r1, r3
 80068c4:	bfde      	ittt	le
 80068c6:	2330      	movle	r3, #48	@ 0x30
 80068c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80068cc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80068d0:	1b92      	subs	r2, r2, r6
 80068d2:	6122      	str	r2, [r4, #16]
 80068d4:	f8cd a000 	str.w	sl, [sp]
 80068d8:	464b      	mov	r3, r9
 80068da:	aa03      	add	r2, sp, #12
 80068dc:	4621      	mov	r1, r4
 80068de:	4640      	mov	r0, r8
 80068e0:	f7ff fee6 	bl	80066b0 <_printf_common>
 80068e4:	3001      	adds	r0, #1
 80068e6:	d14a      	bne.n	800697e <_printf_i+0x1f2>
 80068e8:	f04f 30ff 	mov.w	r0, #4294967295
 80068ec:	b004      	add	sp, #16
 80068ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	f043 0320 	orr.w	r3, r3, #32
 80068f8:	6023      	str	r3, [r4, #0]
 80068fa:	4833      	ldr	r0, [pc, #204]	@ (80069c8 <_printf_i+0x23c>)
 80068fc:	2778      	movs	r7, #120	@ 0x78
 80068fe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006902:	6823      	ldr	r3, [r4, #0]
 8006904:	6831      	ldr	r1, [r6, #0]
 8006906:	061f      	lsls	r7, r3, #24
 8006908:	f851 5b04 	ldr.w	r5, [r1], #4
 800690c:	d402      	bmi.n	8006914 <_printf_i+0x188>
 800690e:	065f      	lsls	r7, r3, #25
 8006910:	bf48      	it	mi
 8006912:	b2ad      	uxthmi	r5, r5
 8006914:	6031      	str	r1, [r6, #0]
 8006916:	07d9      	lsls	r1, r3, #31
 8006918:	bf44      	itt	mi
 800691a:	f043 0320 	orrmi.w	r3, r3, #32
 800691e:	6023      	strmi	r3, [r4, #0]
 8006920:	b11d      	cbz	r5, 800692a <_printf_i+0x19e>
 8006922:	2310      	movs	r3, #16
 8006924:	e7ac      	b.n	8006880 <_printf_i+0xf4>
 8006926:	4827      	ldr	r0, [pc, #156]	@ (80069c4 <_printf_i+0x238>)
 8006928:	e7e9      	b.n	80068fe <_printf_i+0x172>
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	f023 0320 	bic.w	r3, r3, #32
 8006930:	6023      	str	r3, [r4, #0]
 8006932:	e7f6      	b.n	8006922 <_printf_i+0x196>
 8006934:	4616      	mov	r6, r2
 8006936:	e7bd      	b.n	80068b4 <_printf_i+0x128>
 8006938:	6833      	ldr	r3, [r6, #0]
 800693a:	6825      	ldr	r5, [r4, #0]
 800693c:	6961      	ldr	r1, [r4, #20]
 800693e:	1d18      	adds	r0, r3, #4
 8006940:	6030      	str	r0, [r6, #0]
 8006942:	062e      	lsls	r6, r5, #24
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	d501      	bpl.n	800694c <_printf_i+0x1c0>
 8006948:	6019      	str	r1, [r3, #0]
 800694a:	e002      	b.n	8006952 <_printf_i+0x1c6>
 800694c:	0668      	lsls	r0, r5, #25
 800694e:	d5fb      	bpl.n	8006948 <_printf_i+0x1bc>
 8006950:	8019      	strh	r1, [r3, #0]
 8006952:	2300      	movs	r3, #0
 8006954:	6123      	str	r3, [r4, #16]
 8006956:	4616      	mov	r6, r2
 8006958:	e7bc      	b.n	80068d4 <_printf_i+0x148>
 800695a:	6833      	ldr	r3, [r6, #0]
 800695c:	1d1a      	adds	r2, r3, #4
 800695e:	6032      	str	r2, [r6, #0]
 8006960:	681e      	ldr	r6, [r3, #0]
 8006962:	6862      	ldr	r2, [r4, #4]
 8006964:	2100      	movs	r1, #0
 8006966:	4630      	mov	r0, r6
 8006968:	f7f9 fcc2 	bl	80002f0 <memchr>
 800696c:	b108      	cbz	r0, 8006972 <_printf_i+0x1e6>
 800696e:	1b80      	subs	r0, r0, r6
 8006970:	6060      	str	r0, [r4, #4]
 8006972:	6863      	ldr	r3, [r4, #4]
 8006974:	6123      	str	r3, [r4, #16]
 8006976:	2300      	movs	r3, #0
 8006978:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800697c:	e7aa      	b.n	80068d4 <_printf_i+0x148>
 800697e:	6923      	ldr	r3, [r4, #16]
 8006980:	4632      	mov	r2, r6
 8006982:	4649      	mov	r1, r9
 8006984:	4640      	mov	r0, r8
 8006986:	47d0      	blx	sl
 8006988:	3001      	adds	r0, #1
 800698a:	d0ad      	beq.n	80068e8 <_printf_i+0x15c>
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	079b      	lsls	r3, r3, #30
 8006990:	d413      	bmi.n	80069ba <_printf_i+0x22e>
 8006992:	68e0      	ldr	r0, [r4, #12]
 8006994:	9b03      	ldr	r3, [sp, #12]
 8006996:	4298      	cmp	r0, r3
 8006998:	bfb8      	it	lt
 800699a:	4618      	movlt	r0, r3
 800699c:	e7a6      	b.n	80068ec <_printf_i+0x160>
 800699e:	2301      	movs	r3, #1
 80069a0:	4632      	mov	r2, r6
 80069a2:	4649      	mov	r1, r9
 80069a4:	4640      	mov	r0, r8
 80069a6:	47d0      	blx	sl
 80069a8:	3001      	adds	r0, #1
 80069aa:	d09d      	beq.n	80068e8 <_printf_i+0x15c>
 80069ac:	3501      	adds	r5, #1
 80069ae:	68e3      	ldr	r3, [r4, #12]
 80069b0:	9903      	ldr	r1, [sp, #12]
 80069b2:	1a5b      	subs	r3, r3, r1
 80069b4:	42ab      	cmp	r3, r5
 80069b6:	dcf2      	bgt.n	800699e <_printf_i+0x212>
 80069b8:	e7eb      	b.n	8006992 <_printf_i+0x206>
 80069ba:	2500      	movs	r5, #0
 80069bc:	f104 0619 	add.w	r6, r4, #25
 80069c0:	e7f5      	b.n	80069ae <_printf_i+0x222>
 80069c2:	bf00      	nop
 80069c4:	08006ba1 	.word	0x08006ba1
 80069c8:	08006bb2 	.word	0x08006bb2

080069cc <memmove>:
 80069cc:	4288      	cmp	r0, r1
 80069ce:	b510      	push	{r4, lr}
 80069d0:	eb01 0402 	add.w	r4, r1, r2
 80069d4:	d902      	bls.n	80069dc <memmove+0x10>
 80069d6:	4284      	cmp	r4, r0
 80069d8:	4623      	mov	r3, r4
 80069da:	d807      	bhi.n	80069ec <memmove+0x20>
 80069dc:	1e43      	subs	r3, r0, #1
 80069de:	42a1      	cmp	r1, r4
 80069e0:	d008      	beq.n	80069f4 <memmove+0x28>
 80069e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069ea:	e7f8      	b.n	80069de <memmove+0x12>
 80069ec:	4402      	add	r2, r0
 80069ee:	4601      	mov	r1, r0
 80069f0:	428a      	cmp	r2, r1
 80069f2:	d100      	bne.n	80069f6 <memmove+0x2a>
 80069f4:	bd10      	pop	{r4, pc}
 80069f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80069fe:	e7f7      	b.n	80069f0 <memmove+0x24>

08006a00 <_sbrk_r>:
 8006a00:	b538      	push	{r3, r4, r5, lr}
 8006a02:	4d06      	ldr	r5, [pc, #24]	@ (8006a1c <_sbrk_r+0x1c>)
 8006a04:	2300      	movs	r3, #0
 8006a06:	4604      	mov	r4, r0
 8006a08:	4608      	mov	r0, r1
 8006a0a:	602b      	str	r3, [r5, #0]
 8006a0c:	f7fa f91c 	bl	8000c48 <_sbrk>
 8006a10:	1c43      	adds	r3, r0, #1
 8006a12:	d102      	bne.n	8006a1a <_sbrk_r+0x1a>
 8006a14:	682b      	ldr	r3, [r5, #0]
 8006a16:	b103      	cbz	r3, 8006a1a <_sbrk_r+0x1a>
 8006a18:	6023      	str	r3, [r4, #0]
 8006a1a:	bd38      	pop	{r3, r4, r5, pc}
 8006a1c:	24000748 	.word	0x24000748

08006a20 <memcpy>:
 8006a20:	440a      	add	r2, r1
 8006a22:	4291      	cmp	r1, r2
 8006a24:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a28:	d100      	bne.n	8006a2c <memcpy+0xc>
 8006a2a:	4770      	bx	lr
 8006a2c:	b510      	push	{r4, lr}
 8006a2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a36:	4291      	cmp	r1, r2
 8006a38:	d1f9      	bne.n	8006a2e <memcpy+0xe>
 8006a3a:	bd10      	pop	{r4, pc}

08006a3c <_realloc_r>:
 8006a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a40:	4680      	mov	r8, r0
 8006a42:	4615      	mov	r5, r2
 8006a44:	460c      	mov	r4, r1
 8006a46:	b921      	cbnz	r1, 8006a52 <_realloc_r+0x16>
 8006a48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a4c:	4611      	mov	r1, r2
 8006a4e:	f7ff bc4b 	b.w	80062e8 <_malloc_r>
 8006a52:	b92a      	cbnz	r2, 8006a60 <_realloc_r+0x24>
 8006a54:	f7ff fbdc 	bl	8006210 <_free_r>
 8006a58:	2400      	movs	r4, #0
 8006a5a:	4620      	mov	r0, r4
 8006a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a60:	f000 f81a 	bl	8006a98 <_malloc_usable_size_r>
 8006a64:	4285      	cmp	r5, r0
 8006a66:	4606      	mov	r6, r0
 8006a68:	d802      	bhi.n	8006a70 <_realloc_r+0x34>
 8006a6a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006a6e:	d8f4      	bhi.n	8006a5a <_realloc_r+0x1e>
 8006a70:	4629      	mov	r1, r5
 8006a72:	4640      	mov	r0, r8
 8006a74:	f7ff fc38 	bl	80062e8 <_malloc_r>
 8006a78:	4607      	mov	r7, r0
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	d0ec      	beq.n	8006a58 <_realloc_r+0x1c>
 8006a7e:	42b5      	cmp	r5, r6
 8006a80:	462a      	mov	r2, r5
 8006a82:	4621      	mov	r1, r4
 8006a84:	bf28      	it	cs
 8006a86:	4632      	movcs	r2, r6
 8006a88:	f7ff ffca 	bl	8006a20 <memcpy>
 8006a8c:	4621      	mov	r1, r4
 8006a8e:	4640      	mov	r0, r8
 8006a90:	f7ff fbbe 	bl	8006210 <_free_r>
 8006a94:	463c      	mov	r4, r7
 8006a96:	e7e0      	b.n	8006a5a <_realloc_r+0x1e>

08006a98 <_malloc_usable_size_r>:
 8006a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a9c:	1f18      	subs	r0, r3, #4
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	bfbc      	itt	lt
 8006aa2:	580b      	ldrlt	r3, [r1, r0]
 8006aa4:	18c0      	addlt	r0, r0, r3
 8006aa6:	4770      	bx	lr

08006aa8 <_init>:
 8006aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aaa:	bf00      	nop
 8006aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aae:	bc08      	pop	{r3}
 8006ab0:	469e      	mov	lr, r3
 8006ab2:	4770      	bx	lr

08006ab4 <_fini>:
 8006ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ab6:	bf00      	nop
 8006ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aba:	bc08      	pop	{r3}
 8006abc:	469e      	mov	lr, r3
 8006abe:	4770      	bx	lr
