INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_top glbl -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s example -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/AESL_autobram_A_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_A_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/AESL_autobram_B_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_B_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2458] undeclared symbol bramA_V_Rst_A, assumed default net type wire [E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example.autotb.v:164]
INFO: [VRFC 10-2458] undeclared symbol bramA_V_Rst_B, assumed default net type wire [E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example.autotb.v:171]
INFO: [VRFC 10-2458] undeclared symbol bramB_V_Rst_A, assumed default net type wire [E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example.autotb.v:209]
INFO: [VRFC 10-2458] undeclared symbol bramB_V_Rst_B, assumed default net type wire [E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example.autotb.v:216]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example_add_2048sbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_add_2048sbkb_AddSubnS_0
INFO: [VRFC 10-311] analyzing module example_add_2048sbkb_AddSubnS_0_comb_adder
INFO: [VRFC 10-311] analyzing module example_add_2048sbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.example_add_2048sbkb_AddSubnS_0_...
Compiling module xil_defaultlib.example_add_2048sbkb_AddSubnS_0
Compiling module xil_defaultlib.example_add_2048sbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_autobram_A_V
Compiling module xil_defaultlib.AESL_autobram_B_V
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example
