Agarwal, A., Bao, L., Brown, J., Edwards, B., Mattina, M., Miao, C.-C., Ramey, C., and Wentzlaff, D. 2007. Tile processor: Embedded multicore for networking and multimedia. InProceedings of the Symposium on High Performance Chips (Hot Chips).
Nick Barrow-Williams , Christian Fensch , Simon Moore, A communication characterisation of Splash-2 and Parsec, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.86-97, October 04-06, 2009[doi>10.1109/IISWC.2009.5306792]
Berg, E., Zeffer, H., and Hagersten, E. 2006. A statistical multiprocessor cache model. InProceedings of the International Symposium on Performance Analysis of Systems and Software. IEEE Computer Society, 89--99.
Bienia, C., Kumar, S., and Li, K. 2008a. PARSEC vs. SPLASH2: A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors. InProceedings of the IEEE International Symposium on Workload Characterization. IEEE Computer Society, 47--56.
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]
Dhruba Chandra , Fei Guo , Seongbeom Kim , Yan Solihin, Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.340-351, February 12-16, 2005[doi>10.1109/HPCA.2005.27]
John D. Davis , James Laudon , Kunle Olukotun, Maximizing CMP Throughput with Mediocre Cores, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.51-62, September 17-21, 2005[doi>10.1109/PACT.2005.42]
Ding, C. and Chilimbi, T. 2009. A composable model for analyzing locality of multi-threaded programs. Tech. rep. MSR-TR-2009-107, Microsoft Research.
Chen Ding , Yutao Zhong, Predicting whole-program locality through reuse distance analysis, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781159]
Stijn Eyerman , Lieven Eeckhout , Tejas Karkhanis , James E. Smith, A mechanistic performance model for superscalar out-of-order processors, ACM Transactions on Computer Systems (TOCS), v.27 n.2, p.1-37, May 2009[doi>10.1145/1534909.1534910]
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Reactive NUCA: near-optimal block placement and replication in distributed caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555779]
Hoskote, Y., Vangal, S., Dighe, S., Borkar, N., and Borkar, S. 2007. Teraflop prototype processor with 80 Cores. InProceedings of Symposium on High Performance Chips (Hot Chips).
Lisa Hsu , Ravi Iyer , Srihari Makineni , Steve Reinhardt , Donald Newell, Exploring the cache design space for large scale CMPs, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105739]
Jaehyuk Huh , Doug Burger , Stephen W. Keckler, Exploring the Design Space of Future CMPs, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.199-210, September 08-12, 2001
Jaehyuk Huh , Changkyu Kim , Hazim Shafi , Lixin Zhang , Doug Burger , Stephen W. Keckler, A NUCA substrate for flexible CMP cache sharing, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088154]
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815971]
Yunlian Jiang , Eddy Z. Zhang , Kai Tian , Xipeng Shen, Is reuse distance applicable to data locality analysis on chip multiprocessors?, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, March 20-28, 2010, Paphos, Cyprus[doi>10.1007/978-3-642-11970-5_15]
Tejas S. Karkhanis , James E. Smith, A First-Order Superscalar Processor Model, Proceedings of the 31st annual international symposium on Computer architecture, p.338, June 19-23, 2004, MÃ¼nchen, Germany
Jian Li , J. F. Martinez, Power-Performance Implications of Thread-level Parallelism on Chip Multiprocessors, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.124-134, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430567]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Li, Y., Lee, B., Brooks, D., Hu, Z., and Skadron, K. 2006. CMP design space exploration subject to physical constraints. InProceedings of the International Symposium on High-Performance Computer Architecture. IEEE Computer Society, 17--28.
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Mattson, R. L., Gecsei, J., Slutz, D. R., and Traiger, I. L. 1970. Evaluation techniques for storage hierarchies.IBM Syst. J. 9,2, 78--117.
Collin McCurdy , Charles Fischer, Using Pin as a memory reference generator for multiprocessor simulation, ACM SIGARCH Computer Architecture News, v.33 n.5, December 2005[doi>10.1145/1127577.1127586]
Narayanan, R., Ozisikyilmaz, B., Zambreno, J., Memik, G., and Choudhary, A. 2006. MineBench: A benchmark suite for data mining workloads. InProceedings of the IEEE International Symposium on Workload Characterization. IEEE Computer Society, 182--188.
Nayfeh, B. A. and Olukotun, K. 1994. Exploring the design space for a shared-cache multiprocessor. InProceedings of the 21st International Symposium on Computer Architecture. 166--175.
Qasem, A. and Kennedy, K. 2005. Evaluating a model for cache conflict miss prediction. Tech. rep. CS-TR05-457, Rice University.
Brian M. Rogers , Anil Krishna , Gordon B. Bell , Ken Vu , Xiaowei Jiang , Yan Solihin, Scaling the bandwidth wall: challenges in and avenues for CMP scaling, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555801]
Schuff, D. L., Parsons, B. S., and Pai, V. S. 2009. Multicore-Aware reuse distance analysis. Tech. rep. TR-ECE-09-08, Purdue University.
Derek L. Schuff , Milind Kulkarni , Vijay S. Pai, Accelerating multicore reuse distance analysis with sampling and parallelization, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854286]
G. Edward Suh , Srinivas Devadas , Larry Rudolph, Analytical cache models with applications to cache partitioning, Proceedings of the 15th international conference on Supercomputing, p.1-12, June 2001, Sorrento, Italy[doi>10.1145/377792.377797]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Meng-Ju Wu , Donald Yeung, Coherent Profiles: Enabling Efficient Reuse Distance Analysis of Multicore Scaling for Loop-based Parallel Programs, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.264-275, October 10-14, 2011[doi>10.1109/PACT.2011.58]
Xiaoya Xiang , Bin Bao , Chen Ding , Yaoqing Gao, Linear-time Modeling of Program Working Set in Shared Cache, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.350-360, October 10-14, 2011[doi>10.1109/PACT.2011.66]
Michael Zhang , Krste Asanovic, Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.336-345, June 04-08, 2005[doi>10.1109/ISCA.2005.53]
Zhao, L., Iyer, R., Makineni, S., Moses, J., Illikkal, R., and Newell, D. 2007. Performance, area and bandwidth implications on large-scale CMP cache design. InProceedings of the Workshop on Chip Multiprocessor Memory Systems and Interconnects.
Yutao Zhong , Wentao Chang, Sampling-based program locality approximation, Proceedings of the 7th international symposium on Memory management, June 07-08, 2008, Tucson, AZ, USA[doi>10.1145/1375634.1375648]
Yutao Zhong , Steven G. Dropsho , Chen Ding, Miss Rate Prediction across All Program Inputs, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.79, September 27-October 01, 2003
Yutao Zhong , Xipeng Shen , Chen Ding, Program locality analysis using reuse distance, ACM Transactions on Programming Languages and Systems (TOPLAS), v.31 n.6, p.1-39, August 2009[doi>10.1145/1552309.1552310]
