
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003574                       # Number of seconds simulated
sim_ticks                                  3574339269                       # Number of ticks simulated
final_tick                               530540702454                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70909                       # Simulator instruction rate (inst/s)
host_op_rate                                    89677                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 125589                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899468                       # Number of bytes of host memory used
host_seconds                                 28460.66                       # Real time elapsed on the host
sim_insts                                  2018107273                       # Number of instructions simulated
sim_ops                                    2552258921                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       155904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        37760                       # Number of bytes read from this memory
system.physmem.bytes_read::total               197376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       124416                       # Number of bytes written to this memory
system.physmem.bytes_written::total            124416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1218                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          295                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1542                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             972                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  972                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       501351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43617572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       537162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10564190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                55220276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       501351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       537162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1038514                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34808112                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34808112                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34808112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       501351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43617572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       537162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10564190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               90028387                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8571558                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123023                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2538610                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214731                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1288825                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1211802                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          327782                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9149                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3129839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17315674                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123023                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1539584                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3802922                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147626                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        617521                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1532098                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8478506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.522674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.310236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4675584     55.15%     55.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          334810      3.95%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268353      3.17%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653513      7.71%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176117      2.08%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228041      2.69%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166177      1.96%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92572      1.09%     77.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1883339     22.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8478506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364347                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.020131                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3274973                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       599490                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3655525                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24905                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923611                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532696                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4672                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20686331                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10067                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923611                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3516061                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         127919                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       118491                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3433768                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358654                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19950159                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2806                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        147703                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          256                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27937050                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93111173                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93111173                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10867740                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4079                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2309                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           989115                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1860547                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945631                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14914                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       335339                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18851540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3945                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14951903                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29735                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6542956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19997868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          641                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8478506                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885772                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2936379     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1820753     21.47%     56.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1209158     14.26%     70.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885494     10.44%     80.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757922      8.94%     89.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395131      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338492      3.99%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63359      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71818      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8478506                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87551     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17826     14.49%     85.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17678     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12459940     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212727      1.42%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484926      9.93%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792657      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14951903                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744362                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123057                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38535100                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25398505                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14568001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15074960                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56300                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737189                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          284                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       243016                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923611                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          53169                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8101                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18855485                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1860547                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945631                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2293                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7247                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248570                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14712311                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392216                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239588                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2164550                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075795                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772334                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.716410                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14577872                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14568001                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9486798                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26784618                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.699574                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354188                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6574819                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214745                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7554895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625534                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137959                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2929713     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097244     27.76%     66.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851821     11.28%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479776      6.35%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       393021      5.20%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       160255      2.12%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191052      2.53%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95249      1.26%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       356764      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7554895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       356764                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26053690                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38635338                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  93052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857156                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857156                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166649                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166649                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66178010                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20142227                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19093399                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8571558                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3183831                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2596379                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213653                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1352880                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1242488                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          342900                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9615                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3185371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17491229                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3183831                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1585388                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3884748                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133266                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        519023                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1572310                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       103328                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8506138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4621390     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          258071      3.03%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          478964      5.63%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          477976      5.62%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          295754      3.48%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235855      2.77%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          148029      1.74%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139214      1.64%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1850885     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8506138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371441                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.040613                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3322488                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       513306                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3730658                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22913                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        916769                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       537711                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          246                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20983055                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        916769                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3564575                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          98767                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        84224                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3506801                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       334998                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20225585                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        138824                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102892                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28402627                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94355592                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94355592                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17537444                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10865126                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3571                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1728                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           934924                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1873245                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       953348                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12190                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       359600                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19063028                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3456                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15177822                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30111                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6460686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19763122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8506138                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784338                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895535                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2899837     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1846338     21.71%     55.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1238704     14.56%     70.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       801319      9.42%     79.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       841592      9.89%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       409511      4.81%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       320513      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        73474      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74850      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8506138                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94515     72.64%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17937     13.79%     86.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17663     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12695142     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203583      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1728      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1470586      9.69%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       806783      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15177822                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770719                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130115                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008573                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39022007                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25527209                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14829190                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15307937                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47276                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729615                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       228827                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        916769                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50651                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8972                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19066484                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38593                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1873245                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       953348                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1728                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       251776                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14975950                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1402456                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       201871                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2190588                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2122933                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            788132                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.747168                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14833892                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14829190                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9452419                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27118435                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.730046                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348561                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10214611                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12577765                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6488729                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216018                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7589369                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148150                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2867245     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2131453     28.08%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       885218     11.66%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       441313      5.81%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       441364      5.82%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       179652      2.37%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180415      2.38%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95941      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366768      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7589369                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10214611                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12577765                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1868147                       # Number of memory references committed
system.switch_cpus1.commit.loads              1143626                       # Number of loads committed
system.switch_cpus1.commit.membars               1728                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1815604                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11331614                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259496                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366768                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26289095                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39050389                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  65420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10214611                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12577765                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10214611                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839147                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839147                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191687                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191687                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67276916                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20599842                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19275972                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3456                       # number of misc regfile writes
system.l2.replacements                           1542                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1269999                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67078                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.933167                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         16175.948671                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.957614                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    630.865552                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.973021                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    135.549629                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             28.752743                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          29652.212823                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   121                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18762.739947                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.246825                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.009626                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000439                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.452457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001846                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.286297                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5997                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3640                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9637                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3575                       # number of Writeback hits
system.l2.Writeback_hits::total                  3575                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5997                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3640                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9637                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5997                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3640                       # number of overall hits
system.l2.overall_hits::total                    9637                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1218                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          295                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1542                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          295                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1542                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1218                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          295                       # number of overall misses
system.l2.overall_misses::total                  1542                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       561960                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     55668692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       644798                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     13912845                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        70788295                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       561960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     55668692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       644798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     13912845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         70788295                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       561960                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     55668692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       644798                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     13912845                       # number of overall miss cycles
system.l2.overall_miss_latency::total        70788295                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3935                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11179                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3575                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3575                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7215                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3935                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11179                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7215                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3935                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11179                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.168815                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.074968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.137937                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.168815                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.074968                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137937                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.168815                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.074968                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137937                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        40140                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45705.001642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42986.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47162.186441                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45906.806096                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        40140                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45705.001642                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42986.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47162.186441                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45906.806096                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        40140                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45705.001642                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42986.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47162.186441                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45906.806096                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  972                       # number of writebacks
system.l2.writebacks::total                       972                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1218                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          295                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1542                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1542                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1542                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       479940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     48620143                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       557789                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     12208021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     61865893                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       479940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     48620143                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       557789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     12208021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     61865893                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       479940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     48620143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       557789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     12208021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61865893                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168815                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.074968                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.137937                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.168815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.074968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137937                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.168815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.074968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137937                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34281.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39918.015599                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37185.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41383.122034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40120.553178                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34281.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39918.015599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37185.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41383.122034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40120.553178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34281.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39918.015599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37185.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41383.122034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40120.553178                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.957591                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539699                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015170.420523                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.957591                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022368                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1532082                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1532082                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1532082                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1532082                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1532082                       # number of overall hits
system.cpu0.icache.overall_hits::total        1532082                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       742428                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       742428                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       742428                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       742428                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       742428                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       742428                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1532098                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1532098                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1532098                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1532098                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1532098                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1532098                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46401.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46401.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46401.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46401.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46401.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46401.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       591249                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       591249                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       591249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       591249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       591249                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       591249                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42232.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42232.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42232.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42232.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42232.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42232.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7215                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721199                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7471                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              22048.079106                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.495531                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.504469                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.873029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.126971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057563                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057563                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2190                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2190                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756873                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756873                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756873                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756873                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15555                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15555                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15555                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15555                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15555                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    433764108                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    433764108                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    433764108                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    433764108                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    433764108                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    433764108                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073118                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073118                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772428                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772428                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772428                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772428                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014495                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014495                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008776                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008776                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008776                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008776                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27885.831437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27885.831437                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27885.831437                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27885.831437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27885.831437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27885.831437                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2438                       # number of writebacks
system.cpu0.dcache.writebacks::total             2438                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8340                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8340                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8340                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8340                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8340                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8340                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7215                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7215                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7215                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7215                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7215                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    106533923                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    106533923                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    106533923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    106533923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    106533923                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    106533923                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006723                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006723                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004071                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004071                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004071                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004071                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14765.616493                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14765.616493                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14765.616493                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14765.616493                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14765.616493                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14765.616493                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.972996                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999472601                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154035.778017                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.972996                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023995                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743546                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1572292                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1572292                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1572292                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1572292                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1572292                       # number of overall hits
system.cpu1.icache.overall_hits::total        1572292                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       849347                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       849347                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       849347                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       849347                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       849347                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       849347                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1572310                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1572310                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1572310                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1572310                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1572310                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1572310                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47185.944444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47185.944444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47185.944444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47185.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47185.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47185.944444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       660468                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       660468                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       660468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       660468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       660468                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       660468                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44031.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44031.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44031.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44031.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44031.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44031.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3935                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153123106                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4191                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36536.174183                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.582288                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.417712                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861650                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138350                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1070829                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1070829                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       721123                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721123                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1728                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1728                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1791952                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1791952                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1791952                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1791952                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10242                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10242                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10242                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10242                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10242                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10242                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    271079405                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    271079405                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    271079405                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    271079405                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    271079405                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    271079405                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1081071                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1081071                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1802194                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1802194                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1802194                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1802194                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009474                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009474                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005683                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005683                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005683                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005683                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26467.428725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26467.428725                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26467.428725                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26467.428725                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26467.428725                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26467.428725                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1137                       # number of writebacks
system.cpu1.dcache.writebacks::total             1137                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6307                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6307                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6307                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6307                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6307                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6307                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3935                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3935                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3935                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3935                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     40035474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     40035474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     40035474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     40035474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     40035474                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     40035474                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10174.199238                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10174.199238                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10174.199238                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10174.199238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10174.199238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10174.199238                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
