#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 29 22:01:18 2019
# Process ID: 25376
# Current directory: C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.runs/synth_1
# Command line: vivado.exe -log Driver_UART.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Driver_UART.tcl
# Log file: C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.runs/synth_1/Driver_UART.vds
# Journal file: C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Driver_UART.tcl -notrace
Command: synth_design -top Driver_UART -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.113 ; gain = 98.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Driver_UART' [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/new/Driver_UART.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clk_Division_0' [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.runs/synth_1/.Xil/Vivado-25376-DESKTOP-DU9F0PS/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division_0' (1#1) [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.runs/synth_1/.Xil/Vivado-25376-DESKTOP-DU9F0PS/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART_Rx' [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/new/UART_Rx.v:24]
	Parameter RECEIVE_IDLE bound to: 2'b00 
	Parameter RECEIVE bound to: 2'b01 
	Parameter RECEIVE_END bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'UART_Rx' (2#1) [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/new/UART_Rx.v:24]
INFO: [Synth 8-6157] synthesizing module 'UART_Tx' [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/new/UART_Tx.v:24]
	Parameter SEND_IDLE bound to: 0 - type: integer 
	Parameter SEND_START bound to: 1 - type: integer 
	Parameter SEND bound to: 2 - type: integer 
	Parameter SEND_END bound to: 3 - type: integer 
	Parameter SEND_WAIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UART_Tx' (3#1) [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/new/UART_Tx.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Driver_UART' (4#1) [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/new/Driver_UART.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 505.813 ; gain = 153.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 505.813 ; gain = 153.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 505.813 ; gain = 153.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'UART_Clk'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'UART_Clk'
Parsing XDC File [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 775.332 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 775.332 ; gain = 423.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 775.332 ; gain = 423.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for UART_Clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 775.332 ; gain = 423.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_Current_reg' in module 'UART_Rx'
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_Current_reg' in module 'UART_Tx'
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Send_Buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_State_Next_reg' [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/new/UART_Rx.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_State_Next_reg' [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/new/UART_Rx.v:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RECEIVE_IDLE |                              001 |                               00
                 RECEIVE |                              010 |                               01
             RECEIVE_END |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_Current_reg' using encoding 'one-hot' in module 'UART_Rx'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_State_Next_reg' [C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.srcs/sources_1/new/UART_Rx.v:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               SEND_IDLE |                              000 |                              000
              SEND_START |                              010 |                              001
                    SEND |                              100 |                              010
                SEND_END |                              011 |                              011
               SEND_WAIT |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_Current_reg' using encoding 'sequential' in module 'UART_Tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 775.332 ; gain = 423.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Driver_UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
Module UART_Rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module UART_Tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 775.332 ; gain = 423.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 796.563 ; gain = 444.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 797.156 ; gain = 445.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 819.414 ; gain = 467.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 819.414 ; gain = 467.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 819.414 ; gain = 467.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 819.414 ; gain = 467.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 819.414 ; gain = 467.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 819.414 ; gain = 467.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 819.414 ; gain = 467.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |Clk_Division_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |Clk_Division_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |   248|
|4     |LUT1           |    63|
|5     |LUT2           |    71|
|6     |LUT3           |   784|
|7     |LUT4           |    10|
|8     |LUT5           |     6|
|9     |LUT6           |     2|
|10    |FDCE           |    29|
|11    |FDPE           |     2|
|12    |LD             |     3|
|13    |IBUF           |    44|
|14    |OBUF           |    11|
+------+---------------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |  1275|
|2     |  UART_Rx0 |UART_Rx |    23|
|3     |  UART_Tx0 |UART_Tx |    38|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 819.414 ; gain = 467.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 819.414 ; gain = 197.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 819.414 ; gain = 467.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Driver_UART' is not ideal for floorplanning, since the cellview 'Driver_UART' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 819.414 ; gain = 479.121
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Opex9020/Desktop/Test/IP/UART_IP/UART/UART/UART.runs/synth_1/Driver_UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Driver_UART_utilization_synth.rpt -pb Driver_UART_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 819.414 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 22:02:02 2019...
