
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d84  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  08008f18  08008f18  00018f18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091f8  080091f8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080091f8  080091f8  000191f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009200  08009200  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009200  08009200  00019200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009204  08009204  00019204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009208  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000074  0800927c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000290  0800927c  00020290  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b3d  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000021e0  00000000  00000000  00030be1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000dc8  00000000  00000000  00032dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cb0  00000000  00000000  00033b90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000292b6  00000000  00000000  00034840  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000cdf6  00000000  00000000  0005daf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001049a7  00000000  00000000  0006a8ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016f293  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004688  00000000  00000000  0016f310  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008efc 	.word	0x08008efc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08008efc 	.word	0x08008efc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_uldivmod>:
 8000b88:	b953      	cbnz	r3, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8a:	b94a      	cbnz	r2, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8c:	2900      	cmp	r1, #0
 8000b8e:	bf08      	it	eq
 8000b90:	2800      	cmpeq	r0, #0
 8000b92:	bf1c      	itt	ne
 8000b94:	f04f 31ff 	movne.w	r1, #4294967295
 8000b98:	f04f 30ff 	movne.w	r0, #4294967295
 8000b9c:	f000 b972 	b.w	8000e84 <__aeabi_idiv0>
 8000ba0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba8:	f000 f806 	bl	8000bb8 <__udivmoddi4>
 8000bac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb4:	b004      	add	sp, #16
 8000bb6:	4770      	bx	lr

08000bb8 <__udivmoddi4>:
 8000bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bbc:	9e08      	ldr	r6, [sp, #32]
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	4688      	mov	r8, r1
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d14b      	bne.n	8000c5e <__udivmoddi4+0xa6>
 8000bc6:	428a      	cmp	r2, r1
 8000bc8:	4615      	mov	r5, r2
 8000bca:	d967      	bls.n	8000c9c <__udivmoddi4+0xe4>
 8000bcc:	fab2 f282 	clz	r2, r2
 8000bd0:	b14a      	cbz	r2, 8000be6 <__udivmoddi4+0x2e>
 8000bd2:	f1c2 0720 	rsb	r7, r2, #32
 8000bd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bda:	fa20 f707 	lsr.w	r7, r0, r7
 8000bde:	4095      	lsls	r5, r2
 8000be0:	ea47 0803 	orr.w	r8, r7, r3
 8000be4:	4094      	lsls	r4, r2
 8000be6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bea:	0c23      	lsrs	r3, r4, #16
 8000bec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bf0:	fa1f fc85 	uxth.w	ip, r5
 8000bf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000c00:	4299      	cmp	r1, r3
 8000c02:	d909      	bls.n	8000c18 <__udivmoddi4+0x60>
 8000c04:	18eb      	adds	r3, r5, r3
 8000c06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c0a:	f080 811b 	bcs.w	8000e44 <__udivmoddi4+0x28c>
 8000c0e:	4299      	cmp	r1, r3
 8000c10:	f240 8118 	bls.w	8000e44 <__udivmoddi4+0x28c>
 8000c14:	3f02      	subs	r7, #2
 8000c16:	442b      	add	r3, r5
 8000c18:	1a5b      	subs	r3, r3, r1
 8000c1a:	b2a4      	uxth	r4, r4
 8000c1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c2c:	45a4      	cmp	ip, r4
 8000c2e:	d909      	bls.n	8000c44 <__udivmoddi4+0x8c>
 8000c30:	192c      	adds	r4, r5, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	f080 8107 	bcs.w	8000e48 <__udivmoddi4+0x290>
 8000c3a:	45a4      	cmp	ip, r4
 8000c3c:	f240 8104 	bls.w	8000e48 <__udivmoddi4+0x290>
 8000c40:	3802      	subs	r0, #2
 8000c42:	442c      	add	r4, r5
 8000c44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c48:	eba4 040c 	sub.w	r4, r4, ip
 8000c4c:	2700      	movs	r7, #0
 8000c4e:	b11e      	cbz	r6, 8000c58 <__udivmoddi4+0xa0>
 8000c50:	40d4      	lsrs	r4, r2
 8000c52:	2300      	movs	r3, #0
 8000c54:	e9c6 4300 	strd	r4, r3, [r6]
 8000c58:	4639      	mov	r1, r7
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	428b      	cmp	r3, r1
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0xbe>
 8000c62:	2e00      	cmp	r6, #0
 8000c64:	f000 80eb 	beq.w	8000e3e <__udivmoddi4+0x286>
 8000c68:	2700      	movs	r7, #0
 8000c6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c6e:	4638      	mov	r0, r7
 8000c70:	4639      	mov	r1, r7
 8000c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c76:	fab3 f783 	clz	r7, r3
 8000c7a:	2f00      	cmp	r7, #0
 8000c7c:	d147      	bne.n	8000d0e <__udivmoddi4+0x156>
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d302      	bcc.n	8000c88 <__udivmoddi4+0xd0>
 8000c82:	4282      	cmp	r2, r0
 8000c84:	f200 80fa 	bhi.w	8000e7c <__udivmoddi4+0x2c4>
 8000c88:	1a84      	subs	r4, r0, r2
 8000c8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c8e:	2001      	movs	r0, #1
 8000c90:	4698      	mov	r8, r3
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	d0e0      	beq.n	8000c58 <__udivmoddi4+0xa0>
 8000c96:	e9c6 4800 	strd	r4, r8, [r6]
 8000c9a:	e7dd      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000c9c:	b902      	cbnz	r2, 8000ca0 <__udivmoddi4+0xe8>
 8000c9e:	deff      	udf	#255	; 0xff
 8000ca0:	fab2 f282 	clz	r2, r2
 8000ca4:	2a00      	cmp	r2, #0
 8000ca6:	f040 808f 	bne.w	8000dc8 <__udivmoddi4+0x210>
 8000caa:	1b49      	subs	r1, r1, r5
 8000cac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb0:	fa1f f885 	uxth.w	r8, r5
 8000cb4:	2701      	movs	r7, #1
 8000cb6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cc8:	4299      	cmp	r1, r3
 8000cca:	d907      	bls.n	8000cdc <__udivmoddi4+0x124>
 8000ccc:	18eb      	adds	r3, r5, r3
 8000cce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cd2:	d202      	bcs.n	8000cda <__udivmoddi4+0x122>
 8000cd4:	4299      	cmp	r1, r3
 8000cd6:	f200 80cd 	bhi.w	8000e74 <__udivmoddi4+0x2bc>
 8000cda:	4684      	mov	ip, r0
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	b2a3      	uxth	r3, r4
 8000ce0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ce4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ce8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cec:	fb08 f800 	mul.w	r8, r8, r0
 8000cf0:	45a0      	cmp	r8, r4
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x14c>
 8000cf4:	192c      	adds	r4, r5, r4
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x14a>
 8000cfc:	45a0      	cmp	r8, r4
 8000cfe:	f200 80b6 	bhi.w	8000e6e <__udivmoddi4+0x2b6>
 8000d02:	4618      	mov	r0, r3
 8000d04:	eba4 0408 	sub.w	r4, r4, r8
 8000d08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d0c:	e79f      	b.n	8000c4e <__udivmoddi4+0x96>
 8000d0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d12:	40bb      	lsls	r3, r7
 8000d14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d2c:	4325      	orrs	r5, r4
 8000d2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d32:	0c2c      	lsrs	r4, r5, #16
 8000d34:	fb08 3319 	mls	r3, r8, r9, r3
 8000d38:	fa1f fa8e 	uxth.w	sl, lr
 8000d3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d40:	fb09 f40a 	mul.w	r4, r9, sl
 8000d44:	429c      	cmp	r4, r3
 8000d46:	fa02 f207 	lsl.w	r2, r2, r7
 8000d4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d4e:	d90b      	bls.n	8000d68 <__udivmoddi4+0x1b0>
 8000d50:	eb1e 0303 	adds.w	r3, lr, r3
 8000d54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d58:	f080 8087 	bcs.w	8000e6a <__udivmoddi4+0x2b2>
 8000d5c:	429c      	cmp	r4, r3
 8000d5e:	f240 8084 	bls.w	8000e6a <__udivmoddi4+0x2b2>
 8000d62:	f1a9 0902 	sub.w	r9, r9, #2
 8000d66:	4473      	add	r3, lr
 8000d68:	1b1b      	subs	r3, r3, r4
 8000d6a:	b2ad      	uxth	r5, r5
 8000d6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d70:	fb08 3310 	mls	r3, r8, r0, r3
 8000d74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d7c:	45a2      	cmp	sl, r4
 8000d7e:	d908      	bls.n	8000d92 <__udivmoddi4+0x1da>
 8000d80:	eb1e 0404 	adds.w	r4, lr, r4
 8000d84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d88:	d26b      	bcs.n	8000e62 <__udivmoddi4+0x2aa>
 8000d8a:	45a2      	cmp	sl, r4
 8000d8c:	d969      	bls.n	8000e62 <__udivmoddi4+0x2aa>
 8000d8e:	3802      	subs	r0, #2
 8000d90:	4474      	add	r4, lr
 8000d92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d96:	fba0 8902 	umull	r8, r9, r0, r2
 8000d9a:	eba4 040a 	sub.w	r4, r4, sl
 8000d9e:	454c      	cmp	r4, r9
 8000da0:	46c2      	mov	sl, r8
 8000da2:	464b      	mov	r3, r9
 8000da4:	d354      	bcc.n	8000e50 <__udivmoddi4+0x298>
 8000da6:	d051      	beq.n	8000e4c <__udivmoddi4+0x294>
 8000da8:	2e00      	cmp	r6, #0
 8000daa:	d069      	beq.n	8000e80 <__udivmoddi4+0x2c8>
 8000dac:	ebb1 050a 	subs.w	r5, r1, sl
 8000db0:	eb64 0403 	sbc.w	r4, r4, r3
 8000db4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000db8:	40fd      	lsrs	r5, r7
 8000dba:	40fc      	lsrs	r4, r7
 8000dbc:	ea4c 0505 	orr.w	r5, ip, r5
 8000dc0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dc4:	2700      	movs	r7, #0
 8000dc6:	e747      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000dc8:	f1c2 0320 	rsb	r3, r2, #32
 8000dcc:	fa20 f703 	lsr.w	r7, r0, r3
 8000dd0:	4095      	lsls	r5, r2
 8000dd2:	fa01 f002 	lsl.w	r0, r1, r2
 8000dd6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dde:	4338      	orrs	r0, r7
 8000de0:	0c01      	lsrs	r1, r0, #16
 8000de2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000de6:	fa1f f885 	uxth.w	r8, r5
 8000dea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df2:	fb07 f308 	mul.w	r3, r7, r8
 8000df6:	428b      	cmp	r3, r1
 8000df8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfc:	d907      	bls.n	8000e0e <__udivmoddi4+0x256>
 8000dfe:	1869      	adds	r1, r5, r1
 8000e00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e04:	d22f      	bcs.n	8000e66 <__udivmoddi4+0x2ae>
 8000e06:	428b      	cmp	r3, r1
 8000e08:	d92d      	bls.n	8000e66 <__udivmoddi4+0x2ae>
 8000e0a:	3f02      	subs	r7, #2
 8000e0c:	4429      	add	r1, r5
 8000e0e:	1acb      	subs	r3, r1, r3
 8000e10:	b281      	uxth	r1, r0
 8000e12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e1e:	fb00 f308 	mul.w	r3, r0, r8
 8000e22:	428b      	cmp	r3, r1
 8000e24:	d907      	bls.n	8000e36 <__udivmoddi4+0x27e>
 8000e26:	1869      	adds	r1, r5, r1
 8000e28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e2c:	d217      	bcs.n	8000e5e <__udivmoddi4+0x2a6>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d915      	bls.n	8000e5e <__udivmoddi4+0x2a6>
 8000e32:	3802      	subs	r0, #2
 8000e34:	4429      	add	r1, r5
 8000e36:	1ac9      	subs	r1, r1, r3
 8000e38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e3c:	e73b      	b.n	8000cb6 <__udivmoddi4+0xfe>
 8000e3e:	4637      	mov	r7, r6
 8000e40:	4630      	mov	r0, r6
 8000e42:	e709      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000e44:	4607      	mov	r7, r0
 8000e46:	e6e7      	b.n	8000c18 <__udivmoddi4+0x60>
 8000e48:	4618      	mov	r0, r3
 8000e4a:	e6fb      	b.n	8000c44 <__udivmoddi4+0x8c>
 8000e4c:	4541      	cmp	r1, r8
 8000e4e:	d2ab      	bcs.n	8000da8 <__udivmoddi4+0x1f0>
 8000e50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e54:	eb69 020e 	sbc.w	r2, r9, lr
 8000e58:	3801      	subs	r0, #1
 8000e5a:	4613      	mov	r3, r2
 8000e5c:	e7a4      	b.n	8000da8 <__udivmoddi4+0x1f0>
 8000e5e:	4660      	mov	r0, ip
 8000e60:	e7e9      	b.n	8000e36 <__udivmoddi4+0x27e>
 8000e62:	4618      	mov	r0, r3
 8000e64:	e795      	b.n	8000d92 <__udivmoddi4+0x1da>
 8000e66:	4667      	mov	r7, ip
 8000e68:	e7d1      	b.n	8000e0e <__udivmoddi4+0x256>
 8000e6a:	4681      	mov	r9, r0
 8000e6c:	e77c      	b.n	8000d68 <__udivmoddi4+0x1b0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	442c      	add	r4, r5
 8000e72:	e747      	b.n	8000d04 <__udivmoddi4+0x14c>
 8000e74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e78:	442b      	add	r3, r5
 8000e7a:	e72f      	b.n	8000cdc <__udivmoddi4+0x124>
 8000e7c:	4638      	mov	r0, r7
 8000e7e:	e708      	b.n	8000c92 <__udivmoddi4+0xda>
 8000e80:	4637      	mov	r7, r6
 8000e82:	e6e9      	b.n	8000c58 <__udivmoddi4+0xa0>

08000e84 <__aeabi_idiv0>:
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop

08000e88 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e92:	2003      	movs	r0, #3
 8000e94:	f001 fa8e 	bl	80023b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e98:	2000      	movs	r0, #0
 8000e9a:	f000 f80d 	bl	8000eb8 <HAL_InitTick>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d002      	beq.n	8000eaa <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	71fb      	strb	r3, [r7, #7]
 8000ea8:	e001      	b.n	8000eae <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eaa:	f005 f985 	bl	80061b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eae:	79fb      	ldrb	r3, [r7, #7]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ec4:	4b16      	ldr	r3, [pc, #88]	; (8000f20 <HAL_InitTick+0x68>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d022      	beq.n	8000f12 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ecc:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <HAL_InitTick+0x6c>)
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	4b13      	ldr	r3, [pc, #76]	; (8000f20 <HAL_InitTick+0x68>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ed8:	fbb1 f3f3 	udiv	r3, r1, r3
 8000edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f001 fa8e 	bl	8002402 <HAL_SYSTICK_Config>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d10f      	bne.n	8000f0c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2b0f      	cmp	r3, #15
 8000ef0:	d809      	bhi.n	8000f06 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	6879      	ldr	r1, [r7, #4]
 8000ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8000efa:	f001 fa66 	bl	80023ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000efe:	4a0a      	ldr	r2, [pc, #40]	; (8000f28 <HAL_InitTick+0x70>)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6013      	str	r3, [r2, #0]
 8000f04:	e007      	b.n	8000f16 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	73fb      	strb	r3, [r7, #15]
 8000f0a:	e004      	b.n	8000f16 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	73fb      	strb	r3, [r7, #15]
 8000f10:	e001      	b.n	8000f16 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000004 	.word	0x20000004
 8000f24:	20000008 	.word	0x20000008
 8000f28:	20000000 	.word	0x20000000

08000f2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f30:	4b05      	ldr	r3, [pc, #20]	; (8000f48 <HAL_IncTick+0x1c>)
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <HAL_IncTick+0x20>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4413      	add	r3, r2
 8000f3a:	4a03      	ldr	r2, [pc, #12]	; (8000f48 <HAL_IncTick+0x1c>)
 8000f3c:	6013      	str	r3, [r2, #0]
}
 8000f3e:	bf00      	nop
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	200000a0 	.word	0x200000a0
 8000f4c:	20000004 	.word	0x20000004

08000f50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  return uwTick;
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <HAL_GetTick+0x14>)
 8000f56:	681b      	ldr	r3, [r3, #0]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	200000a0 	.word	0x200000a0

08000f68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f70:	f7ff ffee 	bl	8000f50 <HAL_GetTick>
 8000f74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f80:	d004      	beq.n	8000f8c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f82:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <HAL_Delay+0x40>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	4413      	add	r3, r2
 8000f8a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f8c:	bf00      	nop
 8000f8e:	f7ff ffdf 	bl	8000f50 <HAL_GetTick>
 8000f92:	4602      	mov	r2, r0
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	68fa      	ldr	r2, [r7, #12]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d8f7      	bhi.n	8000f8e <HAL_Delay+0x26>
  {
  }
}
 8000f9e:	bf00      	nop
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000004 	.word	0x20000004

08000fac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	431a      	orrs	r2, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	b083      	sub	sp, #12
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
 8000fda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	431a      	orrs	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	609a      	str	r2, [r3, #8]
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr

08000ff8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001008:	4618      	mov	r0, r3
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001014:	b490      	push	{r4, r7}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
 8001020:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	3360      	adds	r3, #96	; 0x60
 8001026:	461a      	mov	r2, r3
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	4413      	add	r3, r2
 800102e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001030:	6822      	ldr	r2, [r4, #0]
 8001032:	4b08      	ldr	r3, [pc, #32]	; (8001054 <LL_ADC_SetOffset+0x40>)
 8001034:	4013      	ands	r3, r2
 8001036:	687a      	ldr	r2, [r7, #4]
 8001038:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800103c:	683a      	ldr	r2, [r7, #0]
 800103e:	430a      	orrs	r2, r1
 8001040:	4313      	orrs	r3, r2
 8001042:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001046:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001048:	bf00      	nop
 800104a:	3710      	adds	r7, #16
 800104c:	46bd      	mov	sp, r7
 800104e:	bc90      	pop	{r4, r7}
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	03fff000 	.word	0x03fff000

08001058 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001058:	b490      	push	{r4, r7}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	3360      	adds	r3, #96	; 0x60
 8001066:	461a      	mov	r2, r3
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4413      	add	r3, r2
 800106e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001070:	6823      	ldr	r3, [r4, #0]
 8001072:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bc90      	pop	{r4, r7}
 800107e:	4770      	bx	lr

08001080 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001080:	b490      	push	{r4, r7}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	3360      	adds	r3, #96	; 0x60
 8001090:	461a      	mov	r2, r3
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	4413      	add	r3, r2
 8001098:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800109a:	6823      	ldr	r3, [r4, #0]
 800109c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80010a6:	bf00      	nop
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc90      	pop	{r4, r7}
 80010ae:	4770      	bx	lr

080010b0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d101      	bne.n	80010c8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80010c4:	2301      	movs	r3, #1
 80010c6:	e000      	b.n	80010ca <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010d6:	b490      	push	{r4, r7}
 80010d8:	b084      	sub	sp, #16
 80010da:	af00      	add	r7, sp, #0
 80010dc:	60f8      	str	r0, [r7, #12]
 80010de:	60b9      	str	r1, [r7, #8]
 80010e0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	3330      	adds	r3, #48	; 0x30
 80010e6:	461a      	mov	r2, r3
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	0a1b      	lsrs	r3, r3, #8
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	f003 030c 	and.w	r3, r3, #12
 80010f2:	4413      	add	r3, r2
 80010f4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80010f6:	6822      	ldr	r2, [r4, #0]
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	f003 031f 	and.w	r3, r3, #31
 80010fe:	211f      	movs	r1, #31
 8001100:	fa01 f303 	lsl.w	r3, r1, r3
 8001104:	43db      	mvns	r3, r3
 8001106:	401a      	ands	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	0e9b      	lsrs	r3, r3, #26
 800110c:	f003 011f 	and.w	r1, r3, #31
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	f003 031f 	and.w	r3, r3, #31
 8001116:	fa01 f303 	lsl.w	r3, r1, r3
 800111a:	4313      	orrs	r3, r2
 800111c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bc90      	pop	{r4, r7}
 8001126:	4770      	bx	lr

08001128 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001128:	b490      	push	{r4, r7}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	3314      	adds	r3, #20
 8001138:	461a      	mov	r2, r3
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	0e5b      	lsrs	r3, r3, #25
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	f003 0304 	and.w	r3, r3, #4
 8001144:	4413      	add	r3, r2
 8001146:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001148:	6822      	ldr	r2, [r4, #0]
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	0d1b      	lsrs	r3, r3, #20
 800114e:	f003 031f 	and.w	r3, r3, #31
 8001152:	2107      	movs	r1, #7
 8001154:	fa01 f303 	lsl.w	r3, r1, r3
 8001158:	43db      	mvns	r3, r3
 800115a:	401a      	ands	r2, r3
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	0d1b      	lsrs	r3, r3, #20
 8001160:	f003 031f 	and.w	r3, r3, #31
 8001164:	6879      	ldr	r1, [r7, #4]
 8001166:	fa01 f303 	lsl.w	r3, r1, r3
 800116a:	4313      	orrs	r3, r2
 800116c:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800116e:	bf00      	nop
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bc90      	pop	{r4, r7}
 8001176:	4770      	bx	lr

08001178 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001190:	43db      	mvns	r3, r3
 8001192:	401a      	ands	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f003 0318 	and.w	r3, r3, #24
 800119a:	4908      	ldr	r1, [pc, #32]	; (80011bc <LL_ADC_SetChannelSingleDiff+0x44>)
 800119c:	40d9      	lsrs	r1, r3
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	400b      	ands	r3, r1
 80011a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011a6:	431a      	orrs	r2, r3
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80011ae:	bf00      	nop
 80011b0:	3714      	adds	r7, #20
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	0007ffff 	.word	0x0007ffff

080011c0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	f003 031f 	and.w	r3, r3, #31
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001208:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	6093      	str	r3, [r2, #8]
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800122c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001230:	d101      	bne.n	8001236 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001232:	2301      	movs	r3, #1
 8001234:	e000      	b.n	8001238 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001236:	2300      	movs	r3, #0
}
 8001238:	4618      	mov	r0, r3
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001254:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001258:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800127c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001280:	d101      	bne.n	8001286 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001282:	2301      	movs	r3, #1
 8001284:	e000      	b.n	8001288 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001286:	2300      	movs	r3, #0
}
 8001288:	4618      	mov	r0, r3
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80012a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012a8:	f043 0201 	orr.w	r2, r3, #1
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80012b0:	bf00      	nop
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	f003 0301 	and.w	r3, r3, #1
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d101      	bne.n	80012d4 <LL_ADC_IsEnabled+0x18>
 80012d0:	2301      	movs	r3, #1
 80012d2:	e000      	b.n	80012d6 <LL_ADC_IsEnabled+0x1a>
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80012f2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012f6:	f043 0204 	orr.w	r2, r3, #4
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80012fe:	bf00      	nop
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800130a:	b480      	push	{r7}
 800130c:	b083      	sub	sp, #12
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	f003 0304 	and.w	r3, r3, #4
 800131a:	2b04      	cmp	r3, #4
 800131c:	d101      	bne.n	8001322 <LL_ADC_REG_IsConversionOngoing+0x18>
 800131e:	2301      	movs	r3, #1
 8001320:	e000      	b.n	8001324 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f003 0308 	and.w	r3, r3, #8
 8001340:	2b08      	cmp	r3, #8
 8001342:	d101      	bne.n	8001348 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001344:	2301      	movs	r3, #1
 8001346:	e000      	b.n	800134a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001358:	b590      	push	{r4, r7, lr}
 800135a:	b089      	sub	sp, #36	; 0x24
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001360:	2300      	movs	r3, #0
 8001362:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001364:	2300      	movs	r3, #0
 8001366:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d101      	bne.n	8001372 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e134      	b.n	80015dc <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	691b      	ldr	r3, [r3, #16]
 8001376:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800137c:	2b00      	cmp	r3, #0
 800137e:	d109      	bne.n	8001394 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f004 ff3d 	bl	8006200 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2200      	movs	r2, #0
 8001390:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff ff3f 	bl	800121c <LL_ADC_IsDeepPowerDownEnabled>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d004      	beq.n	80013ae <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff25 	bl	80011f8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff ff5a 	bl	800126c <LL_ADC_IsInternalRegulatorEnabled>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d113      	bne.n	80013e6 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff ff3e 	bl	8001244 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80013c8:	4b86      	ldr	r3, [pc, #536]	; (80015e4 <HAL_ADC_Init+0x28c>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	099b      	lsrs	r3, r3, #6
 80013ce:	4a86      	ldr	r2, [pc, #536]	; (80015e8 <HAL_ADC_Init+0x290>)
 80013d0:	fba2 2303 	umull	r2, r3, r2, r3
 80013d4:	099b      	lsrs	r3, r3, #6
 80013d6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80013d8:	e002      	b.n	80013e0 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	3b01      	subs	r3, #1
 80013de:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1f9      	bne.n	80013da <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff ff3e 	bl	800126c <LL_ADC_IsInternalRegulatorEnabled>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d10d      	bne.n	8001412 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013fa:	f043 0210 	orr.w	r2, r3, #16
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001406:	f043 0201 	orr.w	r2, r3, #1
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff ff77 	bl	800130a <LL_ADC_REG_IsConversionOngoing>
 800141c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	2b00      	cmp	r3, #0
 8001428:	f040 80cf 	bne.w	80015ca <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	2b00      	cmp	r3, #0
 8001430:	f040 80cb 	bne.w	80015ca <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001438:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800143c:	f043 0202 	orr.w	r2, r3, #2
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ff37 	bl	80012bc <LL_ADC_IsEnabled>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d115      	bne.n	8001480 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001454:	4865      	ldr	r0, [pc, #404]	; (80015ec <HAL_ADC_Init+0x294>)
 8001456:	f7ff ff31 	bl	80012bc <LL_ADC_IsEnabled>
 800145a:	4604      	mov	r4, r0
 800145c:	4864      	ldr	r0, [pc, #400]	; (80015f0 <HAL_ADC_Init+0x298>)
 800145e:	f7ff ff2d 	bl	80012bc <LL_ADC_IsEnabled>
 8001462:	4603      	mov	r3, r0
 8001464:	431c      	orrs	r4, r3
 8001466:	4863      	ldr	r0, [pc, #396]	; (80015f4 <HAL_ADC_Init+0x29c>)
 8001468:	f7ff ff28 	bl	80012bc <LL_ADC_IsEnabled>
 800146c:	4603      	mov	r3, r0
 800146e:	4323      	orrs	r3, r4
 8001470:	2b00      	cmp	r3, #0
 8001472:	d105      	bne.n	8001480 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	4619      	mov	r1, r3
 800147a:	485f      	ldr	r0, [pc, #380]	; (80015f8 <HAL_ADC_Init+0x2a0>)
 800147c:	f7ff fd96 	bl	8000fac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	7e5b      	ldrb	r3, [r3, #25]
 8001484:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800148a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001490:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001496:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800149e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014a0:	4313      	orrs	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d106      	bne.n	80014bc <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b2:	3b01      	subs	r3, #1
 80014b4:	045b      	lsls	r3, r3, #17
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d009      	beq.n	80014d8 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	68da      	ldr	r2, [r3, #12]
 80014de:	4b47      	ldr	r3, [pc, #284]	; (80015fc <HAL_ADC_Init+0x2a4>)
 80014e0:	4013      	ands	r3, r2
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6812      	ldr	r2, [r2, #0]
 80014e6:	69b9      	ldr	r1, [r7, #24]
 80014e8:	430b      	orrs	r3, r1
 80014ea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff0a 	bl	800130a <LL_ADC_REG_IsConversionOngoing>
 80014f6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff17 	bl	8001330 <LL_ADC_INJ_IsConversionOngoing>
 8001502:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d13d      	bne.n	8001586 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d13a      	bne.n	8001586 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001514:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800151c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800151e:	4313      	orrs	r3, r2
 8001520:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800152c:	f023 0302 	bic.w	r3, r3, #2
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	69b9      	ldr	r1, [r7, #24]
 8001536:	430b      	orrs	r3, r1
 8001538:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001540:	2b01      	cmp	r3, #1
 8001542:	d118      	bne.n	8001576 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800154e:	f023 0304 	bic.w	r3, r3, #4
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800155a:	4311      	orrs	r1, r2
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001560:	4311      	orrs	r1, r2
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001566:	430a      	orrs	r2, r1
 8001568:	431a      	orrs	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f042 0201 	orr.w	r2, r2, #1
 8001572:	611a      	str	r2, [r3, #16]
 8001574:	e007      	b.n	8001586 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	691a      	ldr	r2, [r3, #16]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f022 0201 	bic.w	r2, r2, #1
 8001584:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	691b      	ldr	r3, [r3, #16]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d10c      	bne.n	80015a8 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001594:	f023 010f 	bic.w	r1, r3, #15
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	69db      	ldr	r3, [r3, #28]
 800159c:	1e5a      	subs	r2, r3, #1
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	430a      	orrs	r2, r1
 80015a4:	631a      	str	r2, [r3, #48]	; 0x30
 80015a6:	e007      	b.n	80015b8 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f022 020f 	bic.w	r2, r2, #15
 80015b6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015bc:	f023 0303 	bic.w	r3, r3, #3
 80015c0:	f043 0201 	orr.w	r2, r3, #1
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	655a      	str	r2, [r3, #84]	; 0x54
 80015c8:	e007      	b.n	80015da <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ce:	f043 0210 	orr.w	r2, r3, #16
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80015da:	7ffb      	ldrb	r3, [r7, #31]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3724      	adds	r7, #36	; 0x24
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd90      	pop	{r4, r7, pc}
 80015e4:	20000008 	.word	0x20000008
 80015e8:	053e2d63 	.word	0x053e2d63
 80015ec:	50040000 	.word	0x50040000
 80015f0:	50040100 	.word	0x50040100
 80015f4:	50040200 	.word	0x50040200
 80015f8:	50040300 	.word	0x50040300
 80015fc:	fff0c007 	.word	0xfff0c007

08001600 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001608:	4857      	ldr	r0, [pc, #348]	; (8001768 <HAL_ADC_Start+0x168>)
 800160a:	f7ff fdd9 	bl	80011c0 <LL_ADC_GetMultimode>
 800160e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fe78 	bl	800130a <LL_ADC_REG_IsConversionOngoing>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	f040 809c 	bne.w	800175a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001628:	2b01      	cmp	r3, #1
 800162a:	d101      	bne.n	8001630 <HAL_ADC_Start+0x30>
 800162c:	2302      	movs	r3, #2
 800162e:	e097      	b.n	8001760 <HAL_ADC_Start+0x160>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f000 fcdd 	bl	8001ff8 <ADC_Enable>
 800163e:	4603      	mov	r3, r0
 8001640:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001642:	7dfb      	ldrb	r3, [r7, #23]
 8001644:	2b00      	cmp	r3, #0
 8001646:	f040 8083 	bne.w	8001750 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800164e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001652:	f023 0301 	bic.w	r3, r3, #1
 8001656:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a42      	ldr	r2, [pc, #264]	; (800176c <HAL_ADC_Start+0x16c>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d002      	beq.n	800166e <HAL_ADC_Start+0x6e>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	e000      	b.n	8001670 <HAL_ADC_Start+0x70>
 800166e:	4b40      	ldr	r3, [pc, #256]	; (8001770 <HAL_ADC_Start+0x170>)
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	6812      	ldr	r2, [r2, #0]
 8001674:	4293      	cmp	r3, r2
 8001676:	d002      	beq.n	800167e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d105      	bne.n	800168a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001682:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800168e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001692:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001696:	d106      	bne.n	80016a6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800169c:	f023 0206 	bic.w	r2, r3, #6
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	659a      	str	r2, [r3, #88]	; 0x58
 80016a4:	e002      	b.n	80016ac <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2200      	movs	r2, #0
 80016aa:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	221c      	movs	r2, #28
 80016b2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a2a      	ldr	r2, [pc, #168]	; (800176c <HAL_ADC_Start+0x16c>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d002      	beq.n	80016cc <HAL_ADC_Start+0xcc>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	e000      	b.n	80016ce <HAL_ADC_Start+0xce>
 80016cc:	4b28      	ldr	r3, [pc, #160]	; (8001770 <HAL_ADC_Start+0x170>)
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	6812      	ldr	r2, [r2, #0]
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d008      	beq.n	80016e8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d005      	beq.n	80016e8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	2b05      	cmp	r3, #5
 80016e0:	d002      	beq.n	80016e8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	2b09      	cmp	r3, #9
 80016e6:	d114      	bne.n	8001712 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d007      	beq.n	8001706 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016fe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff fde9 	bl	80012e2 <LL_ADC_REG_StartConversion>
 8001710:	e025      	b.n	800175e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001716:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a12      	ldr	r2, [pc, #72]	; (800176c <HAL_ADC_Start+0x16c>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d002      	beq.n	800172e <HAL_ADC_Start+0x12e>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	e000      	b.n	8001730 <HAL_ADC_Start+0x130>
 800172e:	4b10      	ldr	r3, [pc, #64]	; (8001770 <HAL_ADC_Start+0x170>)
 8001730:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	68db      	ldr	r3, [r3, #12]
 8001736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d00f      	beq.n	800175e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001742:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001746:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	655a      	str	r2, [r3, #84]	; 0x54
 800174e:	e006      	b.n	800175e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001758:	e001      	b.n	800175e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800175a:	2302      	movs	r3, #2
 800175c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800175e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	50040300 	.word	0x50040300
 800176c:	50040100 	.word	0x50040100
 8001770:	50040000 	.word	0x50040000

08001774 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b088      	sub	sp, #32
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800177e:	4862      	ldr	r0, [pc, #392]	; (8001908 <HAL_ADC_PollForConversion+0x194>)
 8001780:	f7ff fd1e 	bl	80011c0 <LL_ADC_GetMultimode>
 8001784:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	2b08      	cmp	r3, #8
 800178c:	d102      	bne.n	8001794 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800178e:	2308      	movs	r3, #8
 8001790:	61fb      	str	r3, [r7, #28]
 8001792:	e02a      	b.n	80017ea <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d005      	beq.n	80017a6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	2b05      	cmp	r3, #5
 800179e:	d002      	beq.n	80017a6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	2b09      	cmp	r3, #9
 80017a4:	d111      	bne.n	80017ca <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d007      	beq.n	80017c4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017b8:	f043 0220 	orr.w	r2, r3, #32
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e09d      	b.n	8001900 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80017c4:	2304      	movs	r3, #4
 80017c6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80017c8:	e00f      	b.n	80017ea <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80017ca:	484f      	ldr	r0, [pc, #316]	; (8001908 <HAL_ADC_PollForConversion+0x194>)
 80017cc:	f7ff fd06 	bl	80011dc <LL_ADC_GetMultiDMATransfer>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d007      	beq.n	80017e6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017da:	f043 0220 	orr.w	r2, r3, #32
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e08c      	b.n	8001900 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80017e6:	2304      	movs	r3, #4
 80017e8:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80017ea:	f7ff fbb1 	bl	8000f50 <HAL_GetTick>
 80017ee:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80017f0:	e01a      	b.n	8001828 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017f8:	d016      	beq.n	8001828 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80017fa:	f7ff fba9 	bl	8000f50 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	429a      	cmp	r2, r3
 8001808:	d302      	bcc.n	8001810 <HAL_ADC_PollForConversion+0x9c>
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d10b      	bne.n	8001828 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001814:	f043 0204 	orr.w	r2, r3, #4
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e06b      	b.n	8001900 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	4013      	ands	r3, r2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d0dd      	beq.n	80017f2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800183a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff fc32 	bl	80010b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d01c      	beq.n	800188c <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	7e5b      	ldrb	r3, [r3, #25]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d118      	bne.n	800188c <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0308 	and.w	r3, r3, #8
 8001864:	2b08      	cmp	r3, #8
 8001866:	d111      	bne.n	800188c <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800186c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001878:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d105      	bne.n	800188c <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001884:	f043 0201 	orr.w	r2, r3, #1
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a1e      	ldr	r2, [pc, #120]	; (800190c <HAL_ADC_PollForConversion+0x198>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d002      	beq.n	800189c <HAL_ADC_PollForConversion+0x128>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	e000      	b.n	800189e <HAL_ADC_PollForConversion+0x12a>
 800189c:	4b1c      	ldr	r3, [pc, #112]	; (8001910 <HAL_ADC_PollForConversion+0x19c>)
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	6812      	ldr	r2, [r2, #0]
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d008      	beq.n	80018b8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d005      	beq.n	80018b8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	2b05      	cmp	r3, #5
 80018b0:	d002      	beq.n	80018b8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	2b09      	cmp	r3, #9
 80018b6:	d104      	bne.n	80018c2 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	61bb      	str	r3, [r7, #24]
 80018c0:	e00c      	b.n	80018dc <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a11      	ldr	r2, [pc, #68]	; (800190c <HAL_ADC_PollForConversion+0x198>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d002      	beq.n	80018d2 <HAL_ADC_PollForConversion+0x15e>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	e000      	b.n	80018d4 <HAL_ADC_PollForConversion+0x160>
 80018d2:	4b0f      	ldr	r3, [pc, #60]	; (8001910 <HAL_ADC_PollForConversion+0x19c>)
 80018d4:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	2b08      	cmp	r3, #8
 80018e0:	d104      	bne.n	80018ec <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2208      	movs	r2, #8
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	e008      	b.n	80018fe <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d103      	bne.n	80018fe <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	220c      	movs	r2, #12
 80018fc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80018fe:	2300      	movs	r3, #0
}
 8001900:	4618      	mov	r0, r3
 8001902:	3720      	adds	r7, #32
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	50040300 	.word	0x50040300
 800190c:	50040100 	.word	0x50040100
 8001910:	50040000 	.word	0x50040000

08001914 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001922:	4618      	mov	r0, r3
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b0a6      	sub	sp, #152	; 0x98
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800193a:	2300      	movs	r3, #0
 800193c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001940:	2300      	movs	r3, #0
 8001942:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800194a:	2b01      	cmp	r3, #1
 800194c:	d101      	bne.n	8001952 <HAL_ADC_ConfigChannel+0x22>
 800194e:	2302      	movs	r3, #2
 8001950:	e348      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x6b4>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2201      	movs	r2, #1
 8001956:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff fcd3 	bl	800130a <LL_ADC_REG_IsConversionOngoing>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	f040 8329 	bne.w	8001fbe <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b05      	cmp	r3, #5
 8001972:	d824      	bhi.n	80019be <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	3b02      	subs	r3, #2
 800197a:	2b03      	cmp	r3, #3
 800197c:	d81b      	bhi.n	80019b6 <HAL_ADC_ConfigChannel+0x86>
 800197e:	a201      	add	r2, pc, #4	; (adr r2, 8001984 <HAL_ADC_ConfigChannel+0x54>)
 8001980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001984:	08001995 	.word	0x08001995
 8001988:	0800199d 	.word	0x0800199d
 800198c:	080019a5 	.word	0x080019a5
 8001990:	080019ad 	.word	0x080019ad
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	220c      	movs	r2, #12
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	e011      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	2212      	movs	r2, #18
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	e00d      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	2218      	movs	r2, #24
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	e009      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	e004      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	2206      	movs	r2, #6
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	e000      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80019be:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6818      	ldr	r0, [r3, #0]
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	6859      	ldr	r1, [r3, #4]
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	461a      	mov	r2, r3
 80019ce:	f7ff fb82 	bl	80010d6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fc97 	bl	800130a <LL_ADC_REG_IsConversionOngoing>
 80019dc:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff fca3 	bl	8001330 <LL_ADC_INJ_IsConversionOngoing>
 80019ea:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	f040 8148 	bne.w	8001c88 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f040 8143 	bne.w	8001c88 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6818      	ldr	r0, [r3, #0]
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	6819      	ldr	r1, [r3, #0]
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	f7ff fb8a 	bl	8001128 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	695a      	ldr	r2, [r3, #20]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	08db      	lsrs	r3, r3, #3
 8001a20:	f003 0303 	and.w	r3, r3, #3
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	2b04      	cmp	r3, #4
 8001a34:	d00a      	beq.n	8001a4c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6818      	ldr	r0, [r3, #0]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	6919      	ldr	r1, [r3, #16]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a46:	f7ff fae5 	bl	8001014 <LL_ADC_SetOffset>
 8001a4a:	e11d      	b.n	8001c88 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2100      	movs	r1, #0
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff fb00 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d10a      	bne.n	8001a78 <HAL_ADC_ConfigChannel+0x148>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2100      	movs	r1, #0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff faf5 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	0e9b      	lsrs	r3, r3, #26
 8001a72:	f003 021f 	and.w	r2, r3, #31
 8001a76:	e012      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x16e>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff faea 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a8e:	fa93 f3a3 	rbit	r3, r3
 8001a92:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a94:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a96:	fab3 f383 	clz	r3, r3
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d105      	bne.n	8001ab6 <HAL_ADC_ConfigChannel+0x186>
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	0e9b      	lsrs	r3, r3, #26
 8001ab0:	f003 031f 	and.w	r3, r3, #31
 8001ab4:	e00a      	b.n	8001acc <HAL_ADC_ConfigChannel+0x19c>
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001abc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001abe:	fa93 f3a3 	rbit	r3, r3
 8001ac2:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8001ac4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ac6:	fab3 f383 	clz	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d106      	bne.n	8001ade <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff fad1 	bl	8001080 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff fab7 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001aea:	4603      	mov	r3, r0
 8001aec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d10a      	bne.n	8001b0a <HAL_ADC_ConfigChannel+0x1da>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2101      	movs	r1, #1
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff faac 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001b00:	4603      	mov	r3, r0
 8001b02:	0e9b      	lsrs	r3, r3, #26
 8001b04:	f003 021f 	and.w	r2, r3, #31
 8001b08:	e010      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x1fc>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2101      	movs	r1, #1
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff faa1 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001b16:	4603      	mov	r3, r0
 8001b18:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b1c:	fa93 f3a3 	rbit	r3, r3
 8001b20:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001b22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b24:	fab3 f383 	clz	r3, r3
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d105      	bne.n	8001b44 <HAL_ADC_ConfigChannel+0x214>
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	0e9b      	lsrs	r3, r3, #26
 8001b3e:	f003 031f 	and.w	r3, r3, #31
 8001b42:	e00a      	b.n	8001b5a <HAL_ADC_ConfigChannel+0x22a>
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b4c:	fa93 f3a3 	rbit	r3, r3
 8001b50:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001b52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b54:	fab3 f383 	clz	r3, r3
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d106      	bne.n	8001b6c <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2200      	movs	r2, #0
 8001b64:	2101      	movs	r1, #1
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff fa8a 	bl	8001080 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2102      	movs	r1, #2
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff fa70 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d10a      	bne.n	8001b98 <HAL_ADC_ConfigChannel+0x268>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2102      	movs	r1, #2
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff fa65 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	0e9b      	lsrs	r3, r3, #26
 8001b92:	f003 021f 	and.w	r2, r3, #31
 8001b96:	e010      	b.n	8001bba <HAL_ADC_ConfigChannel+0x28a>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2102      	movs	r1, #2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff fa5a 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001baa:	fa93 f3a3 	rbit	r3, r3
 8001bae:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8001bb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bb2:	fab3 f383 	clz	r3, r3
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	461a      	mov	r2, r3
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d105      	bne.n	8001bd2 <HAL_ADC_ConfigChannel+0x2a2>
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	0e9b      	lsrs	r3, r3, #26
 8001bcc:	f003 031f 	and.w	r3, r3, #31
 8001bd0:	e00a      	b.n	8001be8 <HAL_ADC_ConfigChannel+0x2b8>
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bda:	fa93 f3a3 	rbit	r3, r3
 8001bde:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001be0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001be2:	fab3 f383 	clz	r3, r3
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d106      	bne.n	8001bfa <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2102      	movs	r1, #2
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff fa43 	bl	8001080 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2103      	movs	r1, #3
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fa29 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d10a      	bne.n	8001c26 <HAL_ADC_ConfigChannel+0x2f6>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2103      	movs	r1, #3
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fa1e 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	0e9b      	lsrs	r3, r3, #26
 8001c20:	f003 021f 	and.w	r2, r3, #31
 8001c24:	e010      	b.n	8001c48 <HAL_ADC_ConfigChannel+0x318>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2103      	movs	r1, #3
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fa13 	bl	8001058 <LL_ADC_GetOffsetChannel>
 8001c32:	4603      	mov	r3, r0
 8001c34:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c38:	fa93 f3a3 	rbit	r3, r3
 8001c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c40:	fab3 f383 	clz	r3, r3
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	461a      	mov	r2, r3
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d105      	bne.n	8001c60 <HAL_ADC_ConfigChannel+0x330>
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	0e9b      	lsrs	r3, r3, #26
 8001c5a:	f003 031f 	and.w	r3, r3, #31
 8001c5e:	e00a      	b.n	8001c76 <HAL_ADC_ConfigChannel+0x346>
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c68:	fa93 f3a3 	rbit	r3, r3
 8001c6c:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8001c6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c70:	fab3 f383 	clz	r3, r3
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d106      	bne.n	8001c88 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2103      	movs	r1, #3
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff f9fc 	bl	8001080 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff fb15 	bl	80012bc <LL_ADC_IsEnabled>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f040 810c 	bne.w	8001eb2 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6818      	ldr	r0, [r3, #0]
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	6819      	ldr	r1, [r3, #0]
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	f7ff fa66 	bl	8001178 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	4aad      	ldr	r2, [pc, #692]	; (8001f68 <HAL_ADC_ConfigChannel+0x638>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	f040 80fd 	bne.w	8001eb2 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d10b      	bne.n	8001ce0 <HAL_ADC_ConfigChannel+0x3b0>
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	0e9b      	lsrs	r3, r3, #26
 8001cce:	3301      	adds	r3, #1
 8001cd0:	f003 031f 	and.w	r3, r3, #31
 8001cd4:	2b09      	cmp	r3, #9
 8001cd6:	bf94      	ite	ls
 8001cd8:	2301      	movls	r3, #1
 8001cda:	2300      	movhi	r3, #0
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	e012      	b.n	8001d06 <HAL_ADC_ConfigChannel+0x3d6>
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ce8:	fa93 f3a3 	rbit	r3, r3
 8001cec:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8001cee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cf0:	fab3 f383 	clz	r3, r3
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	f003 031f 	and.w	r3, r3, #31
 8001cfc:	2b09      	cmp	r3, #9
 8001cfe:	bf94      	ite	ls
 8001d00:	2301      	movls	r3, #1
 8001d02:	2300      	movhi	r3, #0
 8001d04:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d064      	beq.n	8001dd4 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d107      	bne.n	8001d26 <HAL_ADC_ConfigChannel+0x3f6>
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	0e9b      	lsrs	r3, r3, #26
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	069b      	lsls	r3, r3, #26
 8001d20:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d24:	e00e      	b.n	8001d44 <HAL_ADC_ConfigChannel+0x414>
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d2e:	fa93 f3a3 	rbit	r3, r3
 8001d32:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d36:	fab3 f383 	clz	r3, r3
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	069b      	lsls	r3, r3, #26
 8001d40:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d109      	bne.n	8001d64 <HAL_ADC_ConfigChannel+0x434>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	0e9b      	lsrs	r3, r3, #26
 8001d56:	3301      	adds	r3, #1
 8001d58:	f003 031f 	and.w	r3, r3, #31
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d62:	e010      	b.n	8001d86 <HAL_ADC_ConfigChannel+0x456>
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d6c:	fa93 f3a3 	rbit	r3, r3
 8001d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d74:	fab3 f383 	clz	r3, r3
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	f003 031f 	and.w	r3, r3, #31
 8001d80:	2101      	movs	r1, #1
 8001d82:	fa01 f303 	lsl.w	r3, r1, r3
 8001d86:	ea42 0103 	orr.w	r1, r2, r3
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d10a      	bne.n	8001dac <HAL_ADC_ConfigChannel+0x47c>
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	0e9b      	lsrs	r3, r3, #26
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	f003 021f 	and.w	r2, r3, #31
 8001da2:	4613      	mov	r3, r2
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	4413      	add	r3, r2
 8001da8:	051b      	lsls	r3, r3, #20
 8001daa:	e011      	b.n	8001dd0 <HAL_ADC_ConfigChannel+0x4a0>
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001db4:	fa93 f3a3 	rbit	r3, r3
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dbc:	fab3 f383 	clz	r3, r3
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	f003 021f 	and.w	r2, r3, #31
 8001dc8:	4613      	mov	r3, r2
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	4413      	add	r3, r2
 8001dce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dd0:	430b      	orrs	r3, r1
 8001dd2:	e069      	b.n	8001ea8 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d107      	bne.n	8001df0 <HAL_ADC_ConfigChannel+0x4c0>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	0e9b      	lsrs	r3, r3, #26
 8001de6:	3301      	adds	r3, #1
 8001de8:	069b      	lsls	r3, r3, #26
 8001dea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001dee:	e00e      	b.n	8001e0e <HAL_ADC_ConfigChannel+0x4de>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df6:	6a3b      	ldr	r3, [r7, #32]
 8001df8:	fa93 f3a3 	rbit	r3, r3
 8001dfc:	61fb      	str	r3, [r7, #28]
  return result;
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	fab3 f383 	clz	r3, r3
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	3301      	adds	r3, #1
 8001e08:	069b      	lsls	r3, r3, #26
 8001e0a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d109      	bne.n	8001e2e <HAL_ADC_ConfigChannel+0x4fe>
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	0e9b      	lsrs	r3, r3, #26
 8001e20:	3301      	adds	r3, #1
 8001e22:	f003 031f 	and.w	r3, r3, #31
 8001e26:	2101      	movs	r1, #1
 8001e28:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2c:	e010      	b.n	8001e50 <HAL_ADC_ConfigChannel+0x520>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	fa93 f3a3 	rbit	r3, r3
 8001e3a:	617b      	str	r3, [r7, #20]
  return result;
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	fab3 f383 	clz	r3, r3
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	3301      	adds	r3, #1
 8001e46:	f003 031f 	and.w	r3, r3, #31
 8001e4a:	2101      	movs	r1, #1
 8001e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e50:	ea42 0103 	orr.w	r1, r2, r3
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d10d      	bne.n	8001e7c <HAL_ADC_ConfigChannel+0x54c>
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	0e9b      	lsrs	r3, r3, #26
 8001e66:	3301      	adds	r3, #1
 8001e68:	f003 021f 	and.w	r2, r3, #31
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	4413      	add	r3, r2
 8001e72:	3b1e      	subs	r3, #30
 8001e74:	051b      	lsls	r3, r3, #20
 8001e76:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e7a:	e014      	b.n	8001ea6 <HAL_ADC_ConfigChannel+0x576>
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	fa93 f3a3 	rbit	r3, r3
 8001e88:	60fb      	str	r3, [r7, #12]
  return result;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	fab3 f383 	clz	r3, r3
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	3301      	adds	r3, #1
 8001e94:	f003 021f 	and.w	r2, r3, #31
 8001e98:	4613      	mov	r3, r2
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	4413      	add	r3, r2
 8001e9e:	3b1e      	subs	r3, #30
 8001ea0:	051b      	lsls	r3, r3, #20
 8001ea2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ea6:	430b      	orrs	r3, r1
 8001ea8:	683a      	ldr	r2, [r7, #0]
 8001eaa:	6892      	ldr	r2, [r2, #8]
 8001eac:	4619      	mov	r1, r3
 8001eae:	f7ff f93b 	bl	8001128 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	4b2d      	ldr	r3, [pc, #180]	; (8001f6c <HAL_ADC_ConfigChannel+0x63c>)
 8001eb8:	4013      	ands	r3, r2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f000 808c 	beq.w	8001fd8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ec0:	482b      	ldr	r0, [pc, #172]	; (8001f70 <HAL_ADC_ConfigChannel+0x640>)
 8001ec2:	f7ff f899 	bl	8000ff8 <LL_ADC_GetCommonPathInternalCh>
 8001ec6:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a29      	ldr	r2, [pc, #164]	; (8001f74 <HAL_ADC_ConfigChannel+0x644>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d12b      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x5fc>
 8001ed4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ed8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d125      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a24      	ldr	r2, [pc, #144]	; (8001f78 <HAL_ADC_ConfigChannel+0x648>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d004      	beq.n	8001ef4 <HAL_ADC_ConfigChannel+0x5c4>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a23      	ldr	r2, [pc, #140]	; (8001f7c <HAL_ADC_ConfigChannel+0x64c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d16e      	bne.n	8001fd2 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ef4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ef8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001efc:	4619      	mov	r1, r3
 8001efe:	481c      	ldr	r0, [pc, #112]	; (8001f70 <HAL_ADC_ConfigChannel+0x640>)
 8001f00:	f7ff f867 	bl	8000fd2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001f04:	4b1e      	ldr	r3, [pc, #120]	; (8001f80 <HAL_ADC_ConfigChannel+0x650>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	099b      	lsrs	r3, r3, #6
 8001f0a:	4a1e      	ldr	r2, [pc, #120]	; (8001f84 <HAL_ADC_ConfigChannel+0x654>)
 8001f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f10:	099a      	lsrs	r2, r3, #6
 8001f12:	4613      	mov	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4413      	add	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001f1c:	e002      	b.n	8001f24 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	3b01      	subs	r3, #1
 8001f22:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f9      	bne.n	8001f1e <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f2a:	e052      	b.n	8001fd2 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a15      	ldr	r2, [pc, #84]	; (8001f88 <HAL_ADC_ConfigChannel+0x658>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d12a      	bne.n	8001f8c <HAL_ADC_ConfigChannel+0x65c>
 8001f36:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d124      	bne.n	8001f8c <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a0c      	ldr	r2, [pc, #48]	; (8001f78 <HAL_ADC_ConfigChannel+0x648>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d004      	beq.n	8001f56 <HAL_ADC_ConfigChannel+0x626>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a0a      	ldr	r2, [pc, #40]	; (8001f7c <HAL_ADC_ConfigChannel+0x64c>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d13f      	bne.n	8001fd6 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f56:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4803      	ldr	r0, [pc, #12]	; (8001f70 <HAL_ADC_ConfigChannel+0x640>)
 8001f62:	f7ff f836 	bl	8000fd2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f66:	e036      	b.n	8001fd6 <HAL_ADC_ConfigChannel+0x6a6>
 8001f68:	407f0000 	.word	0x407f0000
 8001f6c:	80080000 	.word	0x80080000
 8001f70:	50040300 	.word	0x50040300
 8001f74:	c7520000 	.word	0xc7520000
 8001f78:	50040000 	.word	0x50040000
 8001f7c:	50040200 	.word	0x50040200
 8001f80:	20000008 	.word	0x20000008
 8001f84:	053e2d63 	.word	0x053e2d63
 8001f88:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a16      	ldr	r2, [pc, #88]	; (8001fec <HAL_ADC_ConfigChannel+0x6bc>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d120      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001f96:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d11a      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a12      	ldr	r2, [pc, #72]	; (8001ff0 <HAL_ADC_ConfigChannel+0x6c0>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d115      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fb0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	480f      	ldr	r0, [pc, #60]	; (8001ff4 <HAL_ADC_ConfigChannel+0x6c4>)
 8001fb8:	f7ff f80b 	bl	8000fd2 <LL_ADC_SetCommonPathInternalCh>
 8001fbc:	e00c      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fc2:	f043 0220 	orr.w	r2, r3, #32
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001fd0:	e002      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001fd2:	bf00      	nop
 8001fd4:	e000      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fd6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001fe0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3798      	adds	r7, #152	; 0x98
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	80000001 	.word	0x80000001
 8001ff0:	50040000 	.word	0x50040000
 8001ff4:	50040300 	.word	0x50040300

08001ff8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff f959 	bl	80012bc <LL_ADC_IsEnabled>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d146      	bne.n	800209e <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	689a      	ldr	r2, [r3, #8]
 8002016:	4b24      	ldr	r3, [pc, #144]	; (80020a8 <ADC_Enable+0xb0>)
 8002018:	4013      	ands	r3, r2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d00d      	beq.n	800203a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002022:	f043 0210 	orr.w	r2, r3, #16
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800202e:	f043 0201 	orr.w	r2, r3, #1
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e032      	b.n	80020a0 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff f928 	bl	8001294 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002044:	f7fe ff84 	bl	8000f50 <HAL_GetTick>
 8002048:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800204a:	e021      	b.n	8002090 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff f933 	bl	80012bc <LL_ADC_IsEnabled>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d104      	bne.n	8002066 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff f917 	bl	8001294 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002066:	f7fe ff73 	bl	8000f50 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d90d      	bls.n	8002090 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002078:	f043 0210 	orr.w	r2, r3, #16
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002084:	f043 0201 	orr.w	r2, r3, #1
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e007      	b.n	80020a0 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	2b01      	cmp	r3, #1
 800209c:	d1d6      	bne.n	800204c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800209e:	2300      	movs	r3, #0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	8000003f 	.word	0x8000003f

080020ac <LL_ADC_IsEnabled>:
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d101      	bne.n	80020c4 <LL_ADC_IsEnabled+0x18>
 80020c0:	2301      	movs	r3, #1
 80020c2:	e000      	b.n	80020c6 <LL_ADC_IsEnabled+0x1a>
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <LL_ADC_REG_IsConversionOngoing>:
{
 80020d2:	b480      	push	{r7}
 80020d4:	b083      	sub	sp, #12
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	d101      	bne.n	80020ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80020f8:	b590      	push	{r4, r7, lr}
 80020fa:	b09f      	sub	sp, #124	; 0x7c
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002102:	2300      	movs	r3, #0
 8002104:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800210e:	2b01      	cmp	r3, #1
 8002110:	d101      	bne.n	8002116 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002112:	2302      	movs	r3, #2
 8002114:	e08f      	b.n	8002236 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2201      	movs	r2, #1
 800211a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a47      	ldr	r2, [pc, #284]	; (8002240 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d102      	bne.n	800212e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002128:	4b46      	ldr	r3, [pc, #280]	; (8002244 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	e001      	b.n	8002132 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 800212e:	2300      	movs	r3, #0
 8002130:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10b      	bne.n	8002150 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800213c:	f043 0220 	orr.w	r2, r3, #32
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e072      	b.n	8002236 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff ffbd 	bl	80020d2 <LL_ADC_REG_IsConversionOngoing>
 8002158:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff ffb7 	bl	80020d2 <LL_ADC_REG_IsConversionOngoing>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d154      	bne.n	8002214 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800216a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800216c:	2b00      	cmp	r3, #0
 800216e:	d151      	bne.n	8002214 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002170:	4b35      	ldr	r3, [pc, #212]	; (8002248 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002172:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d02c      	beq.n	80021d6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800217c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	6859      	ldr	r1, [r3, #4]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800218e:	035b      	lsls	r3, r3, #13
 8002190:	430b      	orrs	r3, r1
 8002192:	431a      	orrs	r2, r3
 8002194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002196:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002198:	4829      	ldr	r0, [pc, #164]	; (8002240 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800219a:	f7ff ff87 	bl	80020ac <LL_ADC_IsEnabled>
 800219e:	4604      	mov	r4, r0
 80021a0:	4828      	ldr	r0, [pc, #160]	; (8002244 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80021a2:	f7ff ff83 	bl	80020ac <LL_ADC_IsEnabled>
 80021a6:	4603      	mov	r3, r0
 80021a8:	431c      	orrs	r4, r3
 80021aa:	4828      	ldr	r0, [pc, #160]	; (800224c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80021ac:	f7ff ff7e 	bl	80020ac <LL_ADC_IsEnabled>
 80021b0:	4603      	mov	r3, r0
 80021b2:	4323      	orrs	r3, r4
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d137      	bne.n	8002228 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80021b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80021c0:	f023 030f 	bic.w	r3, r3, #15
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	6811      	ldr	r1, [r2, #0]
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	6892      	ldr	r2, [r2, #8]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	431a      	orrs	r2, r3
 80021d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021d2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80021d4:	e028      	b.n	8002228 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80021d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021e0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021e2:	4817      	ldr	r0, [pc, #92]	; (8002240 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80021e4:	f7ff ff62 	bl	80020ac <LL_ADC_IsEnabled>
 80021e8:	4604      	mov	r4, r0
 80021ea:	4816      	ldr	r0, [pc, #88]	; (8002244 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80021ec:	f7ff ff5e 	bl	80020ac <LL_ADC_IsEnabled>
 80021f0:	4603      	mov	r3, r0
 80021f2:	431c      	orrs	r4, r3
 80021f4:	4815      	ldr	r0, [pc, #84]	; (800224c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80021f6:	f7ff ff59 	bl	80020ac <LL_ADC_IsEnabled>
 80021fa:	4603      	mov	r3, r0
 80021fc:	4323      	orrs	r3, r4
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d112      	bne.n	8002228 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002202:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800220a:	f023 030f 	bic.w	r3, r3, #15
 800220e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002210:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002212:	e009      	b.n	8002228 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002218:	f043 0220 	orr.w	r2, r3, #32
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002226:	e000      	b.n	800222a <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002228:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002232:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002236:	4618      	mov	r0, r3
 8002238:	377c      	adds	r7, #124	; 0x7c
 800223a:	46bd      	mov	sp, r7
 800223c:	bd90      	pop	{r4, r7, pc}
 800223e:	bf00      	nop
 8002240:	50040000 	.word	0x50040000
 8002244:	50040100 	.word	0x50040100
 8002248:	50040300 	.word	0x50040300
 800224c:	50040200 	.word	0x50040200

08002250 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002260:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <__NVIC_SetPriorityGrouping+0x44>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800226c:	4013      	ands	r3, r2
 800226e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002278:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800227c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002282:	4a04      	ldr	r2, [pc, #16]	; (8002294 <__NVIC_SetPriorityGrouping+0x44>)
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	60d3      	str	r3, [r2, #12]
}
 8002288:	bf00      	nop
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	e000ed00 	.word	0xe000ed00

08002298 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800229c:	4b04      	ldr	r3, [pc, #16]	; (80022b0 <__NVIC_GetPriorityGrouping+0x18>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	0a1b      	lsrs	r3, r3, #8
 80022a2:	f003 0307 	and.w	r3, r3, #7
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	6039      	str	r1, [r7, #0]
 80022be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	db0a      	blt.n	80022de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	b2da      	uxtb	r2, r3
 80022cc:	490c      	ldr	r1, [pc, #48]	; (8002300 <__NVIC_SetPriority+0x4c>)
 80022ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d2:	0112      	lsls	r2, r2, #4
 80022d4:	b2d2      	uxtb	r2, r2
 80022d6:	440b      	add	r3, r1
 80022d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022dc:	e00a      	b.n	80022f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	b2da      	uxtb	r2, r3
 80022e2:	4908      	ldr	r1, [pc, #32]	; (8002304 <__NVIC_SetPriority+0x50>)
 80022e4:	79fb      	ldrb	r3, [r7, #7]
 80022e6:	f003 030f 	and.w	r3, r3, #15
 80022ea:	3b04      	subs	r3, #4
 80022ec:	0112      	lsls	r2, r2, #4
 80022ee:	b2d2      	uxtb	r2, r2
 80022f0:	440b      	add	r3, r1
 80022f2:	761a      	strb	r2, [r3, #24]
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	e000e100 	.word	0xe000e100
 8002304:	e000ed00 	.word	0xe000ed00

08002308 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002308:	b480      	push	{r7}
 800230a:	b089      	sub	sp, #36	; 0x24
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f1c3 0307 	rsb	r3, r3, #7
 8002322:	2b04      	cmp	r3, #4
 8002324:	bf28      	it	cs
 8002326:	2304      	movcs	r3, #4
 8002328:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	3304      	adds	r3, #4
 800232e:	2b06      	cmp	r3, #6
 8002330:	d902      	bls.n	8002338 <NVIC_EncodePriority+0x30>
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	3b03      	subs	r3, #3
 8002336:	e000      	b.n	800233a <NVIC_EncodePriority+0x32>
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800233c:	f04f 32ff 	mov.w	r2, #4294967295
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	fa02 f303 	lsl.w	r3, r2, r3
 8002346:	43da      	mvns	r2, r3
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	401a      	ands	r2, r3
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002350:	f04f 31ff 	mov.w	r1, #4294967295
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	fa01 f303 	lsl.w	r3, r1, r3
 800235a:	43d9      	mvns	r1, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002360:	4313      	orrs	r3, r2
         );
}
 8002362:	4618      	mov	r0, r3
 8002364:	3724      	adds	r7, #36	; 0x24
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
	...

08002370 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3b01      	subs	r3, #1
 800237c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002380:	d301      	bcc.n	8002386 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002382:	2301      	movs	r3, #1
 8002384:	e00f      	b.n	80023a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002386:	4a0a      	ldr	r2, [pc, #40]	; (80023b0 <SysTick_Config+0x40>)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3b01      	subs	r3, #1
 800238c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800238e:	210f      	movs	r1, #15
 8002390:	f04f 30ff 	mov.w	r0, #4294967295
 8002394:	f7ff ff8e 	bl	80022b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002398:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <SysTick_Config+0x40>)
 800239a:	2200      	movs	r2, #0
 800239c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800239e:	4b04      	ldr	r3, [pc, #16]	; (80023b0 <SysTick_Config+0x40>)
 80023a0:	2207      	movs	r2, #7
 80023a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	e000e010 	.word	0xe000e010

080023b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f7ff ff47 	bl	8002250 <__NVIC_SetPriorityGrouping>
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	4603      	mov	r3, r0
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
 80023d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023dc:	f7ff ff5c 	bl	8002298 <__NVIC_GetPriorityGrouping>
 80023e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	68b9      	ldr	r1, [r7, #8]
 80023e6:	6978      	ldr	r0, [r7, #20]
 80023e8:	f7ff ff8e 	bl	8002308 <NVIC_EncodePriority>
 80023ec:	4602      	mov	r2, r0
 80023ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023f2:	4611      	mov	r1, r2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff ff5d 	bl	80022b4 <__NVIC_SetPriority>
}
 80023fa:	bf00      	nop
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b082      	sub	sp, #8
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff ffb0 	bl	8002370 <SysTick_Config>
 8002410:	4603      	mov	r3, r0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800241c:	b480      	push	{r7}
 800241e:	b087      	sub	sp, #28
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800242a:	e17f      	b.n	800272c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	2101      	movs	r1, #1
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	fa01 f303 	lsl.w	r3, r1, r3
 8002438:	4013      	ands	r3, r2
 800243a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 8171 	beq.w	8002726 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	2b02      	cmp	r3, #2
 800244a:	d003      	beq.n	8002454 <HAL_GPIO_Init+0x38>
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b12      	cmp	r3, #18
 8002452:	d123      	bne.n	800249c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	08da      	lsrs	r2, r3, #3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3208      	adds	r2, #8
 800245c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002460:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	220f      	movs	r2, #15
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	4013      	ands	r3, r2
 8002476:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	691a      	ldr	r2, [r3, #16]
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	08da      	lsrs	r2, r3, #3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	3208      	adds	r2, #8
 8002496:	6939      	ldr	r1, [r7, #16]
 8002498:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	2203      	movs	r2, #3
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4013      	ands	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 0203 	and.w	r2, r3, #3
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d00b      	beq.n	80024f0 <HAL_GPIO_Init+0xd4>
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d007      	beq.n	80024f0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024e4:	2b11      	cmp	r3, #17
 80024e6:	d003      	beq.n	80024f0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	2b12      	cmp	r3, #18
 80024ee:	d130      	bne.n	8002552 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	2203      	movs	r2, #3
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	43db      	mvns	r3, r3
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4013      	ands	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	68da      	ldr	r2, [r3, #12]
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	4313      	orrs	r3, r2
 8002518:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002526:	2201      	movs	r2, #1
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	091b      	lsrs	r3, r3, #4
 800253c:	f003 0201 	and.w	r2, r3, #1
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4313      	orrs	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	2b03      	cmp	r3, #3
 800255c:	d118      	bne.n	8002590 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002562:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002564:	2201      	movs	r2, #1
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	43db      	mvns	r3, r3
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	4013      	ands	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	08db      	lsrs	r3, r3, #3
 800257a:	f003 0201 	and.w	r2, r3, #1
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	4313      	orrs	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	2203      	movs	r2, #3
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43db      	mvns	r3, r3
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	4013      	ands	r3, r2
 80025a6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 80ac 	beq.w	8002726 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ce:	4b5e      	ldr	r3, [pc, #376]	; (8002748 <HAL_GPIO_Init+0x32c>)
 80025d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025d2:	4a5d      	ldr	r2, [pc, #372]	; (8002748 <HAL_GPIO_Init+0x32c>)
 80025d4:	f043 0301 	orr.w	r3, r3, #1
 80025d8:	6613      	str	r3, [r2, #96]	; 0x60
 80025da:	4b5b      	ldr	r3, [pc, #364]	; (8002748 <HAL_GPIO_Init+0x32c>)
 80025dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025de:	f003 0301 	and.w	r3, r3, #1
 80025e2:	60bb      	str	r3, [r7, #8]
 80025e4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025e6:	4a59      	ldr	r2, [pc, #356]	; (800274c <HAL_GPIO_Init+0x330>)
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	089b      	lsrs	r3, r3, #2
 80025ec:	3302      	adds	r3, #2
 80025ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	f003 0303 	and.w	r3, r3, #3
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	220f      	movs	r2, #15
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	43db      	mvns	r3, r3
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	4013      	ands	r3, r2
 8002608:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002610:	d025      	beq.n	800265e <HAL_GPIO_Init+0x242>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a4e      	ldr	r2, [pc, #312]	; (8002750 <HAL_GPIO_Init+0x334>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d01f      	beq.n	800265a <HAL_GPIO_Init+0x23e>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a4d      	ldr	r2, [pc, #308]	; (8002754 <HAL_GPIO_Init+0x338>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d019      	beq.n	8002656 <HAL_GPIO_Init+0x23a>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a4c      	ldr	r2, [pc, #304]	; (8002758 <HAL_GPIO_Init+0x33c>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d013      	beq.n	8002652 <HAL_GPIO_Init+0x236>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a4b      	ldr	r2, [pc, #300]	; (800275c <HAL_GPIO_Init+0x340>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d00d      	beq.n	800264e <HAL_GPIO_Init+0x232>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a4a      	ldr	r2, [pc, #296]	; (8002760 <HAL_GPIO_Init+0x344>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d007      	beq.n	800264a <HAL_GPIO_Init+0x22e>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a49      	ldr	r2, [pc, #292]	; (8002764 <HAL_GPIO_Init+0x348>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d101      	bne.n	8002646 <HAL_GPIO_Init+0x22a>
 8002642:	2306      	movs	r3, #6
 8002644:	e00c      	b.n	8002660 <HAL_GPIO_Init+0x244>
 8002646:	2307      	movs	r3, #7
 8002648:	e00a      	b.n	8002660 <HAL_GPIO_Init+0x244>
 800264a:	2305      	movs	r3, #5
 800264c:	e008      	b.n	8002660 <HAL_GPIO_Init+0x244>
 800264e:	2304      	movs	r3, #4
 8002650:	e006      	b.n	8002660 <HAL_GPIO_Init+0x244>
 8002652:	2303      	movs	r3, #3
 8002654:	e004      	b.n	8002660 <HAL_GPIO_Init+0x244>
 8002656:	2302      	movs	r3, #2
 8002658:	e002      	b.n	8002660 <HAL_GPIO_Init+0x244>
 800265a:	2301      	movs	r3, #1
 800265c:	e000      	b.n	8002660 <HAL_GPIO_Init+0x244>
 800265e:	2300      	movs	r3, #0
 8002660:	697a      	ldr	r2, [r7, #20]
 8002662:	f002 0203 	and.w	r2, r2, #3
 8002666:	0092      	lsls	r2, r2, #2
 8002668:	4093      	lsls	r3, r2
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	4313      	orrs	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002670:	4936      	ldr	r1, [pc, #216]	; (800274c <HAL_GPIO_Init+0x330>)
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	089b      	lsrs	r3, r3, #2
 8002676:	3302      	adds	r3, #2
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800267e:	4b3a      	ldr	r3, [pc, #232]	; (8002768 <HAL_GPIO_Init+0x34c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	43db      	mvns	r3, r3
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	4013      	ands	r3, r2
 800268c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	4313      	orrs	r3, r2
 80026a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026a2:	4a31      	ldr	r2, [pc, #196]	; (8002768 <HAL_GPIO_Init+0x34c>)
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80026a8:	4b2f      	ldr	r3, [pc, #188]	; (8002768 <HAL_GPIO_Init+0x34c>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	43db      	mvns	r3, r3
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	4013      	ands	r3, r2
 80026b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026cc:	4a26      	ldr	r2, [pc, #152]	; (8002768 <HAL_GPIO_Init+0x34c>)
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026d2:	4b25      	ldr	r3, [pc, #148]	; (8002768 <HAL_GPIO_Init+0x34c>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	43db      	mvns	r3, r3
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	4013      	ands	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d003      	beq.n	80026f6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026f6:	4a1c      	ldr	r2, [pc, #112]	; (8002768 <HAL_GPIO_Init+0x34c>)
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026fc:	4b1a      	ldr	r3, [pc, #104]	; (8002768 <HAL_GPIO_Init+0x34c>)
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	43db      	mvns	r3, r3
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	4013      	ands	r3, r2
 800270a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d003      	beq.n	8002720 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	4313      	orrs	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002720:	4a11      	ldr	r2, [pc, #68]	; (8002768 <HAL_GPIO_Init+0x34c>)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	3301      	adds	r3, #1
 800272a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	fa22 f303 	lsr.w	r3, r2, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	f47f ae78 	bne.w	800242c <HAL_GPIO_Init+0x10>
  }
}
 800273c:	bf00      	nop
 800273e:	371c      	adds	r7, #28
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	40021000 	.word	0x40021000
 800274c:	40010000 	.word	0x40010000
 8002750:	48000400 	.word	0x48000400
 8002754:	48000800 	.word	0x48000800
 8002758:	48000c00 	.word	0x48000c00
 800275c:	48001000 	.word	0x48001000
 8002760:	48001400 	.word	0x48001400
 8002764:	48001800 	.word	0x48001800
 8002768:	40010400 	.word	0x40010400

0800276c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	460b      	mov	r3, r1
 8002776:	807b      	strh	r3, [r7, #2]
 8002778:	4613      	mov	r3, r2
 800277a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800277c:	787b      	ldrb	r3, [r7, #1]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d003      	beq.n	800278a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002782:	887a      	ldrh	r2, [r7, #2]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002788:	e002      	b.n	8002790 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800278a:	887a      	ldrh	r2, [r7, #2]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e0af      	b.n	800290e <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d106      	bne.n	80027c8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f003 fd9c 	bl	8006300 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2202      	movs	r2, #2
 80027cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f022 0201 	bic.w	r2, r2, #1
 80027de:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80027e0:	2300      	movs	r3, #0
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	e00a      	b.n	80027fc <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	3304      	adds	r3, #4
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	2200      	movs	r2, #0
 80027f4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	3301      	adds	r3, #1
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	2b0f      	cmp	r3, #15
 8002800:	d9f1      	bls.n	80027e6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f042 0204 	orr.w	r2, r2, #4
 8002810:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	4b3f      	ldr	r3, [pc, #252]	; (8002918 <HAL_LCD_Init+0x17c>)
 800281a:	4013      	ands	r3, r2
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6851      	ldr	r1, [r2, #4]
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	6892      	ldr	r2, [r2, #8]
 8002824:	4311      	orrs	r1, r2
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800282a:	4311      	orrs	r1, r2
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002830:	4311      	orrs	r1, r2
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	69d2      	ldr	r2, [r2, #28]
 8002836:	4311      	orrs	r1, r2
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	6a12      	ldr	r2, [r2, #32]
 800283c:	4311      	orrs	r1, r2
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	6992      	ldr	r2, [r2, #24]
 8002842:	4311      	orrs	r1, r2
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002848:	4311      	orrs	r1, r2
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6812      	ldr	r2, [r2, #0]
 800284e:	430b      	orrs	r3, r1
 8002850:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f000 f94c 	bl	8002af0 <LCD_WaitForSynchro>
 8002858:	4603      	mov	r3, r0
 800285a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 800285c:	7cfb      	ldrb	r3, [r7, #19]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <HAL_LCD_Init+0xca>
  {
    return status;
 8002862:	7cfb      	ldrb	r3, [r7, #19]
 8002864:	e053      	b.n	800290e <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68da      	ldr	r2, [r3, #12]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	691b      	ldr	r3, [r3, #16]
 8002878:	431a      	orrs	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	431a      	orrs	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002884:	431a      	orrs	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 0201 	orr.w	r2, r2, #1
 800289c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800289e:	f7fe fb57 	bl	8000f50 <HAL_GetTick>
 80028a2:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80028a4:	e00c      	b.n	80028c0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80028a6:	f7fe fb53 	bl	8000f50 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028b4:	d904      	bls.n	80028c0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2208      	movs	r2, #8
 80028ba:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e026      	b.n	800290e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d1eb      	bne.n	80028a6 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80028ce:	f7fe fb3f 	bl	8000f50 <HAL_GetTick>
 80028d2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80028d4:	e00c      	b.n	80028f0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80028d6:	f7fe fb3b 	bl	8000f50 <HAL_GetTick>
 80028da:	4602      	mov	r2, r0
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028e4:	d904      	bls.n	80028f0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2210      	movs	r2, #16
 80028ea:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e00e      	b.n	800290e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b10      	cmp	r3, #16
 80028fc:	d1eb      	bne.n	80028d6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 800290c:	7cfb      	ldrb	r3, [r7, #19]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	fc00000e 	.word	0xfc00000e

0800291c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
 8002928:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002930:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8002932:	7dfb      	ldrb	r3, [r7, #23]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d002      	beq.n	800293e <HAL_LCD_Write+0x22>
 8002938:	7dfb      	ldrb	r3, [r7, #23]
 800293a:	2b02      	cmp	r3, #2
 800293c:	d144      	bne.n	80029c8 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b01      	cmp	r3, #1
 8002948:	d12a      	bne.n	80029a0 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002950:	2b01      	cmp	r3, #1
 8002952:	d101      	bne.n	8002958 <HAL_LCD_Write+0x3c>
 8002954:	2302      	movs	r3, #2
 8002956:	e038      	b.n	80029ca <HAL_LCD_Write+0xae>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2202      	movs	r2, #2
 8002964:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002968:	f7fe faf2 	bl	8000f50 <HAL_GetTick>
 800296c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800296e:	e010      	b.n	8002992 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002970:	f7fe faee 	bl	8000f50 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800297e:	d908      	bls.n	8002992 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2202      	movs	r2, #2
 8002984:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e01b      	b.n	80029ca <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	2b04      	cmp	r3, #4
 800299e:	d0e7      	beq.n	8002970 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	3304      	adds	r3, #4
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4413      	add	r3, r2
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	401a      	ands	r2, r3
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6819      	ldr	r1, [r3, #0]
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	431a      	orrs	r2, r3
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	3304      	adds	r3, #4
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	440b      	add	r3, r1
 80029c2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	e000      	b.n	80029ca <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
  }
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b086      	sub	sp, #24
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029e4:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80029e6:	7cbb      	ldrb	r3, [r7, #18]
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d002      	beq.n	80029f2 <HAL_LCD_Clear+0x20>
 80029ec:	7cbb      	ldrb	r3, [r7, #18]
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d140      	bne.n	8002a74 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d101      	bne.n	8002a00 <HAL_LCD_Clear+0x2e>
 80029fc:	2302      	movs	r3, #2
 80029fe:	e03a      	b.n	8002a76 <HAL_LCD_Clear+0xa4>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8002a10:	f7fe fa9e 	bl	8000f50 <HAL_GetTick>
 8002a14:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002a16:	e010      	b.n	8002a3a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002a18:	f7fe fa9a 	bl	8000f50 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a26:	d908      	bls.n	8002a3a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2202      	movs	r2, #2
 8002a2c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e01d      	b.n	8002a76 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d0e7      	beq.n	8002a18 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002a48:	2300      	movs	r3, #0
 8002a4a:	617b      	str	r3, [r7, #20]
 8002a4c:	e00a      	b.n	8002a64 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	3304      	adds	r3, #4
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4413      	add	r3, r2
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	3301      	adds	r3, #1
 8002a62:	617b      	str	r3, [r7, #20]
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	2b0f      	cmp	r3, #15
 8002a68:	d9f1      	bls.n	8002a4e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 f807 	bl	8002a7e <HAL_LCD_UpdateDisplayRequest>
 8002a70:	4603      	mov	r3, r0
 8002a72:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8002a74:	7cfb      	ldrb	r3, [r7, #19]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3718      	adds	r7, #24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b084      	sub	sp, #16
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2208      	movs	r2, #8
 8002a8c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f042 0204 	orr.w	r2, r2, #4
 8002a9c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002a9e:	f7fe fa57 	bl	8000f50 <HAL_GetTick>
 8002aa2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002aa4:	e010      	b.n	8002ac8 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002aa6:	f7fe fa53 	bl	8000f50 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ab4:	d908      	bls.n	8002ac8 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2204      	movs	r2, #4
 8002aba:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e00f      	b.n	8002ae8 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 0308 	and.w	r3, r3, #8
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d1e7      	bne.n	8002aa6 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002af8:	f7fe fa2a 	bl	8000f50 <HAL_GetTick>
 8002afc:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002afe:	e00c      	b.n	8002b1a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002b00:	f7fe fa26 	bl	8000f50 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b0e:	d904      	bls.n	8002b1a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e007      	b.n	8002b2a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 0320 	and.w	r3, r3, #32
 8002b24:	2b20      	cmp	r3, #32
 8002b26:	d1eb      	bne.n	8002b00 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
	...

08002b34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b38:	4b04      	ldr	r3, [pc, #16]	; (8002b4c <HAL_PWREx_GetVoltageRange+0x18>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	40007000 	.word	0x40007000

08002b50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b085      	sub	sp, #20
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b5e:	d130      	bne.n	8002bc2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b60:	4b23      	ldr	r3, [pc, #140]	; (8002bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b6c:	d038      	beq.n	8002be0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b6e:	4b20      	ldr	r3, [pc, #128]	; (8002bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b76:	4a1e      	ldr	r2, [pc, #120]	; (8002bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b7c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b7e:	4b1d      	ldr	r3, [pc, #116]	; (8002bf4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2232      	movs	r2, #50	; 0x32
 8002b84:	fb02 f303 	mul.w	r3, r2, r3
 8002b88:	4a1b      	ldr	r2, [pc, #108]	; (8002bf8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8e:	0c9b      	lsrs	r3, r3, #18
 8002b90:	3301      	adds	r3, #1
 8002b92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b94:	e002      	b.n	8002b9c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	3b01      	subs	r3, #1
 8002b9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b9c:	4b14      	ldr	r3, [pc, #80]	; (8002bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b9e:	695b      	ldr	r3, [r3, #20]
 8002ba0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ba8:	d102      	bne.n	8002bb0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1f2      	bne.n	8002b96 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bb0:	4b0f      	ldr	r3, [pc, #60]	; (8002bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bb2:	695b      	ldr	r3, [r3, #20]
 8002bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bbc:	d110      	bne.n	8002be0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e00f      	b.n	8002be2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002bc2:	4b0b      	ldr	r3, [pc, #44]	; (8002bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002bca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bce:	d007      	beq.n	8002be0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002bd0:	4b07      	ldr	r3, [pc, #28]	; (8002bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002bd8:	4a05      	ldr	r2, [pc, #20]	; (8002bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bde:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	40007000 	.word	0x40007000
 8002bf4:	20000008 	.word	0x20000008
 8002bf8:	431bde83 	.word	0x431bde83

08002bfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b088      	sub	sp, #32
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e39d      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c0e:	4ba4      	ldr	r3, [pc, #656]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f003 030c 	and.w	r3, r3, #12
 8002c16:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c18:	4ba1      	ldr	r3, [pc, #644]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	f003 0303 	and.w	r3, r3, #3
 8002c20:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f000 80e1 	beq.w	8002df2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d007      	beq.n	8002c46 <HAL_RCC_OscConfig+0x4a>
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	2b0c      	cmp	r3, #12
 8002c3a:	f040 8088 	bne.w	8002d4e <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	f040 8084 	bne.w	8002d4e <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c46:	4b96      	ldr	r3, [pc, #600]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d005      	beq.n	8002c5e <HAL_RCC_OscConfig+0x62>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e375      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1a      	ldr	r2, [r3, #32]
 8002c62:	4b8f      	ldr	r3, [pc, #572]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0308 	and.w	r3, r3, #8
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d004      	beq.n	8002c78 <HAL_RCC_OscConfig+0x7c>
 8002c6e:	4b8c      	ldr	r3, [pc, #560]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c76:	e005      	b.n	8002c84 <HAL_RCC_OscConfig+0x88>
 8002c78:	4b89      	ldr	r3, [pc, #548]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002c7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c7e:	091b      	lsrs	r3, r3, #4
 8002c80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d223      	bcs.n	8002cd0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f000 fd09 	bl	80036a4 <RCC_SetFlashLatencyFromMSIRange>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e356      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c9c:	4b80      	ldr	r3, [pc, #512]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a7f      	ldr	r2, [pc, #508]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002ca2:	f043 0308 	orr.w	r3, r3, #8
 8002ca6:	6013      	str	r3, [r2, #0]
 8002ca8:	4b7d      	ldr	r3, [pc, #500]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	497a      	ldr	r1, [pc, #488]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cba:	4b79      	ldr	r3, [pc, #484]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	021b      	lsls	r3, r3, #8
 8002cc8:	4975      	ldr	r1, [pc, #468]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	604b      	str	r3, [r1, #4]
 8002cce:	e022      	b.n	8002d16 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cd0:	4b73      	ldr	r3, [pc, #460]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a72      	ldr	r2, [pc, #456]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002cd6:	f043 0308 	orr.w	r3, r3, #8
 8002cda:	6013      	str	r3, [r2, #0]
 8002cdc:	4b70      	ldr	r3, [pc, #448]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	496d      	ldr	r1, [pc, #436]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cee:	4b6c      	ldr	r3, [pc, #432]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	69db      	ldr	r3, [r3, #28]
 8002cfa:	021b      	lsls	r3, r3, #8
 8002cfc:	4968      	ldr	r1, [pc, #416]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 fccc 	bl	80036a4 <RCC_SetFlashLatencyFromMSIRange>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e319      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d16:	f000 fc03 	bl	8003520 <HAL_RCC_GetSysClockFreq>
 8002d1a:	4601      	mov	r1, r0
 8002d1c:	4b60      	ldr	r3, [pc, #384]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	091b      	lsrs	r3, r3, #4
 8002d22:	f003 030f 	and.w	r3, r3, #15
 8002d26:	4a5f      	ldr	r2, [pc, #380]	; (8002ea4 <HAL_RCC_OscConfig+0x2a8>)
 8002d28:	5cd3      	ldrb	r3, [r2, r3]
 8002d2a:	f003 031f 	and.w	r3, r3, #31
 8002d2e:	fa21 f303 	lsr.w	r3, r1, r3
 8002d32:	4a5d      	ldr	r2, [pc, #372]	; (8002ea8 <HAL_RCC_OscConfig+0x2ac>)
 8002d34:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d36:	4b5d      	ldr	r3, [pc, #372]	; (8002eac <HAL_RCC_OscConfig+0x2b0>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7fe f8bc 	bl	8000eb8 <HAL_InitTick>
 8002d40:	4603      	mov	r3, r0
 8002d42:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d052      	beq.n	8002df0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	e2fd      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d032      	beq.n	8002dbc <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d56:	4b52      	ldr	r3, [pc, #328]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a51      	ldr	r2, [pc, #324]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d62:	f7fe f8f5 	bl	8000f50 <HAL_GetTick>
 8002d66:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d68:	e008      	b.n	8002d7c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d6a:	f7fe f8f1 	bl	8000f50 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e2e6      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d7c:	4b48      	ldr	r3, [pc, #288]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0302 	and.w	r3, r3, #2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0f0      	beq.n	8002d6a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d88:	4b45      	ldr	r3, [pc, #276]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a44      	ldr	r2, [pc, #272]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002d8e:	f043 0308 	orr.w	r3, r3, #8
 8002d92:	6013      	str	r3, [r2, #0]
 8002d94:	4b42      	ldr	r3, [pc, #264]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a1b      	ldr	r3, [r3, #32]
 8002da0:	493f      	ldr	r1, [pc, #252]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002da6:	4b3e      	ldr	r3, [pc, #248]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	021b      	lsls	r3, r3, #8
 8002db4:	493a      	ldr	r1, [pc, #232]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	604b      	str	r3, [r1, #4]
 8002dba:	e01a      	b.n	8002df2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002dbc:	4b38      	ldr	r3, [pc, #224]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a37      	ldr	r2, [pc, #220]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002dc2:	f023 0301 	bic.w	r3, r3, #1
 8002dc6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002dc8:	f7fe f8c2 	bl	8000f50 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dd0:	f7fe f8be 	bl	8000f50 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e2b3      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002de2:	4b2f      	ldr	r3, [pc, #188]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0302 	and.w	r3, r3, #2
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1f0      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x1d4>
 8002dee:	e000      	b.n	8002df2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002df0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d074      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	2b08      	cmp	r3, #8
 8002e02:	d005      	beq.n	8002e10 <HAL_RCC_OscConfig+0x214>
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	2b0c      	cmp	r3, #12
 8002e08:	d10e      	bne.n	8002e28 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	2b03      	cmp	r3, #3
 8002e0e:	d10b      	bne.n	8002e28 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e10:	4b23      	ldr	r3, [pc, #140]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d064      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x2ea>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d160      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e290      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e30:	d106      	bne.n	8002e40 <HAL_RCC_OscConfig+0x244>
 8002e32:	4b1b      	ldr	r3, [pc, #108]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a1a      	ldr	r2, [pc, #104]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e3c:	6013      	str	r3, [r2, #0]
 8002e3e:	e01d      	b.n	8002e7c <HAL_RCC_OscConfig+0x280>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e48:	d10c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x268>
 8002e4a:	4b15      	ldr	r3, [pc, #84]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a14      	ldr	r2, [pc, #80]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	4b12      	ldr	r3, [pc, #72]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a11      	ldr	r2, [pc, #68]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e60:	6013      	str	r3, [r2, #0]
 8002e62:	e00b      	b.n	8002e7c <HAL_RCC_OscConfig+0x280>
 8002e64:	4b0e      	ldr	r3, [pc, #56]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a0d      	ldr	r2, [pc, #52]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e6e:	6013      	str	r3, [r2, #0]
 8002e70:	4b0b      	ldr	r3, [pc, #44]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a0a      	ldr	r2, [pc, #40]	; (8002ea0 <HAL_RCC_OscConfig+0x2a4>)
 8002e76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d01c      	beq.n	8002ebe <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e84:	f7fe f864 	bl	8000f50 <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e8a:	e011      	b.n	8002eb0 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e8c:	f7fe f860 	bl	8000f50 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b64      	cmp	r3, #100	; 0x64
 8002e98:	d90a      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e255      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
 8002e9e:	bf00      	nop
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	080090d0 	.word	0x080090d0
 8002ea8:	20000008 	.word	0x20000008
 8002eac:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eb0:	4bae      	ldr	r3, [pc, #696]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0e7      	beq.n	8002e8c <HAL_RCC_OscConfig+0x290>
 8002ebc:	e014      	b.n	8002ee8 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ebe:	f7fe f847 	bl	8000f50 <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ec6:	f7fe f843 	bl	8000f50 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b64      	cmp	r3, #100	; 0x64
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e238      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ed8:	4ba4      	ldr	r3, [pc, #656]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1f0      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x2ca>
 8002ee4:	e000      	b.n	8002ee8 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ee6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d060      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	2b04      	cmp	r3, #4
 8002ef8:	d005      	beq.n	8002f06 <HAL_RCC_OscConfig+0x30a>
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	2b0c      	cmp	r3, #12
 8002efe:	d119      	bne.n	8002f34 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d116      	bne.n	8002f34 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f06:	4b99      	ldr	r3, [pc, #612]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d005      	beq.n	8002f1e <HAL_RCC_OscConfig+0x322>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e215      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f1e:	4b93      	ldr	r3, [pc, #588]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	061b      	lsls	r3, r3, #24
 8002f2c:	498f      	ldr	r1, [pc, #572]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f32:	e040      	b.n	8002fb6 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d023      	beq.n	8002f84 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f3c:	4b8b      	ldr	r3, [pc, #556]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a8a      	ldr	r2, [pc, #552]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002f42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f48:	f7fe f802 	bl	8000f50 <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f50:	f7fd fffe 	bl	8000f50 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e1f3      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f62:	4b82      	ldr	r3, [pc, #520]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d0f0      	beq.n	8002f50 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f6e:	4b7f      	ldr	r3, [pc, #508]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	061b      	lsls	r3, r3, #24
 8002f7c:	497b      	ldr	r1, [pc, #492]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	604b      	str	r3, [r1, #4]
 8002f82:	e018      	b.n	8002fb6 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f84:	4b79      	ldr	r3, [pc, #484]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a78      	ldr	r2, [pc, #480]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002f8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f90:	f7fd ffde 	bl	8000f50 <HAL_GetTick>
 8002f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f96:	e008      	b.n	8002faa <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f98:	f7fd ffda 	bl	8000f50 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d901      	bls.n	8002faa <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e1cf      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002faa:	4b70      	ldr	r3, [pc, #448]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1f0      	bne.n	8002f98 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0308 	and.w	r3, r3, #8
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d03c      	beq.n	800303c <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d01c      	beq.n	8003004 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fca:	4b68      	ldr	r3, [pc, #416]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002fcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fd0:	4a66      	ldr	r2, [pc, #408]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002fd2:	f043 0301 	orr.w	r3, r3, #1
 8002fd6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fda:	f7fd ffb9 	bl	8000f50 <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fe0:	e008      	b.n	8002ff4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe2:	f7fd ffb5 	bl	8000f50 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d901      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e1aa      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ff4:	4b5d      	ldr	r3, [pc, #372]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8002ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0ef      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x3e6>
 8003002:	e01b      	b.n	800303c <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003004:	4b59      	ldr	r3, [pc, #356]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8003006:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800300a:	4a58      	ldr	r2, [pc, #352]	; (800316c <HAL_RCC_OscConfig+0x570>)
 800300c:	f023 0301 	bic.w	r3, r3, #1
 8003010:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003014:	f7fd ff9c 	bl	8000f50 <HAL_GetTick>
 8003018:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800301a:	e008      	b.n	800302e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800301c:	f7fd ff98 	bl	8000f50 <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	2b02      	cmp	r3, #2
 8003028:	d901      	bls.n	800302e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e18d      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800302e:	4b4f      	ldr	r3, [pc, #316]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8003030:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003034:	f003 0302 	and.w	r3, r3, #2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d1ef      	bne.n	800301c <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	2b00      	cmp	r3, #0
 8003046:	f000 80a5 	beq.w	8003194 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 800304a:	2300      	movs	r3, #0
 800304c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800304e:	4b47      	ldr	r3, [pc, #284]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8003050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10d      	bne.n	8003076 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800305a:	4b44      	ldr	r3, [pc, #272]	; (800316c <HAL_RCC_OscConfig+0x570>)
 800305c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305e:	4a43      	ldr	r2, [pc, #268]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8003060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003064:	6593      	str	r3, [r2, #88]	; 0x58
 8003066:	4b41      	ldr	r3, [pc, #260]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8003068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800306a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306e:	60bb      	str	r3, [r7, #8]
 8003070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003072:	2301      	movs	r3, #1
 8003074:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003076:	4b3e      	ldr	r3, [pc, #248]	; (8003170 <HAL_RCC_OscConfig+0x574>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800307e:	2b00      	cmp	r3, #0
 8003080:	d118      	bne.n	80030b4 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003082:	4b3b      	ldr	r3, [pc, #236]	; (8003170 <HAL_RCC_OscConfig+0x574>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a3a      	ldr	r2, [pc, #232]	; (8003170 <HAL_RCC_OscConfig+0x574>)
 8003088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800308c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800308e:	f7fd ff5f 	bl	8000f50 <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003094:	e008      	b.n	80030a8 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003096:	f7fd ff5b 	bl	8000f50 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e150      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030a8:	4b31      	ldr	r3, [pc, #196]	; (8003170 <HAL_RCC_OscConfig+0x574>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0f0      	beq.n	8003096 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d108      	bne.n	80030ce <HAL_RCC_OscConfig+0x4d2>
 80030bc:	4b2b      	ldr	r3, [pc, #172]	; (800316c <HAL_RCC_OscConfig+0x570>)
 80030be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c2:	4a2a      	ldr	r2, [pc, #168]	; (800316c <HAL_RCC_OscConfig+0x570>)
 80030c4:	f043 0301 	orr.w	r3, r3, #1
 80030c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030cc:	e024      	b.n	8003118 <HAL_RCC_OscConfig+0x51c>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	2b05      	cmp	r3, #5
 80030d4:	d110      	bne.n	80030f8 <HAL_RCC_OscConfig+0x4fc>
 80030d6:	4b25      	ldr	r3, [pc, #148]	; (800316c <HAL_RCC_OscConfig+0x570>)
 80030d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030dc:	4a23      	ldr	r2, [pc, #140]	; (800316c <HAL_RCC_OscConfig+0x570>)
 80030de:	f043 0304 	orr.w	r3, r3, #4
 80030e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030e6:	4b21      	ldr	r3, [pc, #132]	; (800316c <HAL_RCC_OscConfig+0x570>)
 80030e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ec:	4a1f      	ldr	r2, [pc, #124]	; (800316c <HAL_RCC_OscConfig+0x570>)
 80030ee:	f043 0301 	orr.w	r3, r3, #1
 80030f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030f6:	e00f      	b.n	8003118 <HAL_RCC_OscConfig+0x51c>
 80030f8:	4b1c      	ldr	r3, [pc, #112]	; (800316c <HAL_RCC_OscConfig+0x570>)
 80030fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030fe:	4a1b      	ldr	r2, [pc, #108]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8003100:	f023 0301 	bic.w	r3, r3, #1
 8003104:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003108:	4b18      	ldr	r3, [pc, #96]	; (800316c <HAL_RCC_OscConfig+0x570>)
 800310a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800310e:	4a17      	ldr	r2, [pc, #92]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8003110:	f023 0304 	bic.w	r3, r3, #4
 8003114:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d016      	beq.n	800314e <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003120:	f7fd ff16 	bl	8000f50 <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003126:	e00a      	b.n	800313e <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003128:	f7fd ff12 	bl	8000f50 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	f241 3288 	movw	r2, #5000	; 0x1388
 8003136:	4293      	cmp	r3, r2
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e105      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800313e:	4b0b      	ldr	r3, [pc, #44]	; (800316c <HAL_RCC_OscConfig+0x570>)
 8003140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003144:	f003 0302 	and.w	r3, r3, #2
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0ed      	beq.n	8003128 <HAL_RCC_OscConfig+0x52c>
 800314c:	e019      	b.n	8003182 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800314e:	f7fd feff 	bl	8000f50 <HAL_GetTick>
 8003152:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003154:	e00e      	b.n	8003174 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003156:	f7fd fefb 	bl	8000f50 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	f241 3288 	movw	r2, #5000	; 0x1388
 8003164:	4293      	cmp	r3, r2
 8003166:	d905      	bls.n	8003174 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e0ee      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
 800316c:	40021000 	.word	0x40021000
 8003170:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003174:	4b77      	ldr	r3, [pc, #476]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 8003176:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1e9      	bne.n	8003156 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003182:	7ffb      	ldrb	r3, [r7, #31]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d105      	bne.n	8003194 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003188:	4b72      	ldr	r3, [pc, #456]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 800318a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800318c:	4a71      	ldr	r2, [pc, #452]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 800318e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003192:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003198:	2b00      	cmp	r3, #0
 800319a:	f000 80d5 	beq.w	8003348 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	2b0c      	cmp	r3, #12
 80031a2:	f000 808e 	beq.w	80032c2 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d15b      	bne.n	8003266 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ae:	4b69      	ldr	r3, [pc, #420]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a68      	ldr	r2, [pc, #416]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 80031b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ba:	f7fd fec9 	bl	8000f50 <HAL_GetTick>
 80031be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031c0:	e008      	b.n	80031d4 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031c2:	f7fd fec5 	bl	8000f50 <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d901      	bls.n	80031d4 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e0ba      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031d4:	4b5f      	ldr	r3, [pc, #380]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1f0      	bne.n	80031c2 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031e0:	4b5c      	ldr	r3, [pc, #368]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 80031e2:	68da      	ldr	r2, [r3, #12]
 80031e4:	4b5c      	ldr	r3, [pc, #368]	; (8003358 <HAL_RCC_OscConfig+0x75c>)
 80031e6:	4013      	ands	r3, r2
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031f0:	3a01      	subs	r2, #1
 80031f2:	0112      	lsls	r2, r2, #4
 80031f4:	4311      	orrs	r1, r2
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031fa:	0212      	lsls	r2, r2, #8
 80031fc:	4311      	orrs	r1, r2
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003202:	0852      	lsrs	r2, r2, #1
 8003204:	3a01      	subs	r2, #1
 8003206:	0552      	lsls	r2, r2, #21
 8003208:	4311      	orrs	r1, r2
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800320e:	0852      	lsrs	r2, r2, #1
 8003210:	3a01      	subs	r2, #1
 8003212:	0652      	lsls	r2, r2, #25
 8003214:	4311      	orrs	r1, r2
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800321a:	0912      	lsrs	r2, r2, #4
 800321c:	0452      	lsls	r2, r2, #17
 800321e:	430a      	orrs	r2, r1
 8003220:	494c      	ldr	r1, [pc, #304]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 8003222:	4313      	orrs	r3, r2
 8003224:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003226:	4b4b      	ldr	r3, [pc, #300]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a4a      	ldr	r2, [pc, #296]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 800322c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003230:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003232:	4b48      	ldr	r3, [pc, #288]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	4a47      	ldr	r2, [pc, #284]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 8003238:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800323c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323e:	f7fd fe87 	bl	8000f50 <HAL_GetTick>
 8003242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003244:	e008      	b.n	8003258 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003246:	f7fd fe83 	bl	8000f50 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e078      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003258:	4b3e      	ldr	r3, [pc, #248]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d0f0      	beq.n	8003246 <HAL_RCC_OscConfig+0x64a>
 8003264:	e070      	b.n	8003348 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003266:	4b3b      	ldr	r3, [pc, #236]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a3a      	ldr	r2, [pc, #232]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 800326c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003270:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003272:	4b38      	ldr	r3, [pc, #224]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d105      	bne.n	800328a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800327e:	4b35      	ldr	r3, [pc, #212]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	4a34      	ldr	r2, [pc, #208]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 8003284:	f023 0303 	bic.w	r3, r3, #3
 8003288:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800328a:	4b32      	ldr	r3, [pc, #200]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	4a31      	ldr	r2, [pc, #196]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 8003290:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003294:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003298:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329a:	f7fd fe59 	bl	8000f50 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a2:	f7fd fe55 	bl	8000f50 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e04a      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032b4:	4b27      	ldr	r3, [pc, #156]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1f0      	bne.n	80032a2 <HAL_RCC_OscConfig+0x6a6>
 80032c0:	e042      	b.n	8003348 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d101      	bne.n	80032ce <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e03d      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80032ce:	4b21      	ldr	r3, [pc, #132]	; (8003354 <HAL_RCC_OscConfig+0x758>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	f003 0203 	and.w	r2, r3, #3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032de:	429a      	cmp	r2, r3
 80032e0:	d130      	bne.n	8003344 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ec:	3b01      	subs	r3, #1
 80032ee:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d127      	bne.n	8003344 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032fe:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003300:	429a      	cmp	r2, r3
 8003302:	d11f      	bne.n	8003344 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800330e:	2a07      	cmp	r2, #7
 8003310:	bf14      	ite	ne
 8003312:	2201      	movne	r2, #1
 8003314:	2200      	moveq	r2, #0
 8003316:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003318:	4293      	cmp	r3, r2
 800331a:	d113      	bne.n	8003344 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003326:	085b      	lsrs	r3, r3, #1
 8003328:	3b01      	subs	r3, #1
 800332a:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800332c:	429a      	cmp	r2, r3
 800332e:	d109      	bne.n	8003344 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	085b      	lsrs	r3, r3, #1
 800333c:	3b01      	subs	r3, #1
 800333e:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003340:	429a      	cmp	r2, r3
 8003342:	d001      	beq.n	8003348 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e000      	b.n	800334a <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3720      	adds	r7, #32
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40021000 	.word	0x40021000
 8003358:	f99d808c 	.word	0xf99d808c

0800335c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d101      	bne.n	8003370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e0c8      	b.n	8003502 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003370:	4b66      	ldr	r3, [pc, #408]	; (800350c <HAL_RCC_ClockConfig+0x1b0>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	429a      	cmp	r2, r3
 800337c:	d910      	bls.n	80033a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800337e:	4b63      	ldr	r3, [pc, #396]	; (800350c <HAL_RCC_ClockConfig+0x1b0>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f023 0207 	bic.w	r2, r3, #7
 8003386:	4961      	ldr	r1, [pc, #388]	; (800350c <HAL_RCC_ClockConfig+0x1b0>)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	4313      	orrs	r3, r2
 800338c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800338e:	4b5f      	ldr	r3, [pc, #380]	; (800350c <HAL_RCC_ClockConfig+0x1b0>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	429a      	cmp	r2, r3
 800339a:	d001      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e0b0      	b.n	8003502 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d04c      	beq.n	8003446 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	2b03      	cmp	r3, #3
 80033b2:	d107      	bne.n	80033c4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033b4:	4b56      	ldr	r3, [pc, #344]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d121      	bne.n	8003404 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e09e      	b.n	8003502 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d107      	bne.n	80033dc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033cc:	4b50      	ldr	r3, [pc, #320]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d115      	bne.n	8003404 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e092      	b.n	8003502 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d107      	bne.n	80033f4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033e4:	4b4a      	ldr	r3, [pc, #296]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d109      	bne.n	8003404 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e086      	b.n	8003502 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033f4:	4b46      	ldr	r3, [pc, #280]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d101      	bne.n	8003404 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e07e      	b.n	8003502 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003404:	4b42      	ldr	r3, [pc, #264]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f023 0203 	bic.w	r2, r3, #3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	493f      	ldr	r1, [pc, #252]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 8003412:	4313      	orrs	r3, r2
 8003414:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003416:	f7fd fd9b 	bl	8000f50 <HAL_GetTick>
 800341a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800341c:	e00a      	b.n	8003434 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800341e:	f7fd fd97 	bl	8000f50 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	f241 3288 	movw	r2, #5000	; 0x1388
 800342c:	4293      	cmp	r3, r2
 800342e:	d901      	bls.n	8003434 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e066      	b.n	8003502 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003434:	4b36      	ldr	r3, [pc, #216]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f003 020c 	and.w	r2, r3, #12
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	429a      	cmp	r2, r3
 8003444:	d1eb      	bne.n	800341e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d008      	beq.n	8003464 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003452:	4b2f      	ldr	r3, [pc, #188]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	492c      	ldr	r1, [pc, #176]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 8003460:	4313      	orrs	r3, r2
 8003462:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003464:	4b29      	ldr	r3, [pc, #164]	; (800350c <HAL_RCC_ClockConfig+0x1b0>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	429a      	cmp	r2, r3
 8003470:	d210      	bcs.n	8003494 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003472:	4b26      	ldr	r3, [pc, #152]	; (800350c <HAL_RCC_ClockConfig+0x1b0>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f023 0207 	bic.w	r2, r3, #7
 800347a:	4924      	ldr	r1, [pc, #144]	; (800350c <HAL_RCC_ClockConfig+0x1b0>)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	4313      	orrs	r3, r2
 8003480:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003482:	4b22      	ldr	r3, [pc, #136]	; (800350c <HAL_RCC_ClockConfig+0x1b0>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	683a      	ldr	r2, [r7, #0]
 800348c:	429a      	cmp	r2, r3
 800348e:	d001      	beq.n	8003494 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e036      	b.n	8003502 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0304 	and.w	r3, r3, #4
 800349c:	2b00      	cmp	r3, #0
 800349e:	d008      	beq.n	80034b2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034a0:	4b1b      	ldr	r3, [pc, #108]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	4918      	ldr	r1, [pc, #96]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0308 	and.w	r3, r3, #8
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d009      	beq.n	80034d2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034be:	4b14      	ldr	r3, [pc, #80]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	00db      	lsls	r3, r3, #3
 80034cc:	4910      	ldr	r1, [pc, #64]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034d2:	f000 f825 	bl	8003520 <HAL_RCC_GetSysClockFreq>
 80034d6:	4601      	mov	r1, r0
 80034d8:	4b0d      	ldr	r3, [pc, #52]	; (8003510 <HAL_RCC_ClockConfig+0x1b4>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	091b      	lsrs	r3, r3, #4
 80034de:	f003 030f 	and.w	r3, r3, #15
 80034e2:	4a0c      	ldr	r2, [pc, #48]	; (8003514 <HAL_RCC_ClockConfig+0x1b8>)
 80034e4:	5cd3      	ldrb	r3, [r2, r3]
 80034e6:	f003 031f 	and.w	r3, r3, #31
 80034ea:	fa21 f303 	lsr.w	r3, r1, r3
 80034ee:	4a0a      	ldr	r2, [pc, #40]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80034f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034f2:	4b0a      	ldr	r3, [pc, #40]	; (800351c <HAL_RCC_ClockConfig+0x1c0>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7fd fcde 	bl	8000eb8 <HAL_InitTick>
 80034fc:	4603      	mov	r3, r0
 80034fe:	72fb      	strb	r3, [r7, #11]

  return status;
 8003500:	7afb      	ldrb	r3, [r7, #11]
}
 8003502:	4618      	mov	r0, r3
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	40022000 	.word	0x40022000
 8003510:	40021000 	.word	0x40021000
 8003514:	080090d0 	.word	0x080090d0
 8003518:	20000008 	.word	0x20000008
 800351c:	20000000 	.word	0x20000000

08003520 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003520:	b480      	push	{r7}
 8003522:	b089      	sub	sp, #36	; 0x24
 8003524:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003526:	2300      	movs	r3, #0
 8003528:	61fb      	str	r3, [r7, #28]
 800352a:	2300      	movs	r3, #0
 800352c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800352e:	4b3d      	ldr	r3, [pc, #244]	; (8003624 <HAL_RCC_GetSysClockFreq+0x104>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f003 030c 	and.w	r3, r3, #12
 8003536:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003538:	4b3a      	ldr	r3, [pc, #232]	; (8003624 <HAL_RCC_GetSysClockFreq+0x104>)
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	f003 0303 	and.w	r3, r3, #3
 8003540:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d005      	beq.n	8003554 <HAL_RCC_GetSysClockFreq+0x34>
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	2b0c      	cmp	r3, #12
 800354c:	d121      	bne.n	8003592 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d11e      	bne.n	8003592 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003554:	4b33      	ldr	r3, [pc, #204]	; (8003624 <HAL_RCC_GetSysClockFreq+0x104>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0308 	and.w	r3, r3, #8
 800355c:	2b00      	cmp	r3, #0
 800355e:	d107      	bne.n	8003570 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003560:	4b30      	ldr	r3, [pc, #192]	; (8003624 <HAL_RCC_GetSysClockFreq+0x104>)
 8003562:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003566:	0a1b      	lsrs	r3, r3, #8
 8003568:	f003 030f 	and.w	r3, r3, #15
 800356c:	61fb      	str	r3, [r7, #28]
 800356e:	e005      	b.n	800357c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003570:	4b2c      	ldr	r3, [pc, #176]	; (8003624 <HAL_RCC_GetSysClockFreq+0x104>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	091b      	lsrs	r3, r3, #4
 8003576:	f003 030f 	and.w	r3, r3, #15
 800357a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800357c:	4a2a      	ldr	r2, [pc, #168]	; (8003628 <HAL_RCC_GetSysClockFreq+0x108>)
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003584:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d10d      	bne.n	80035a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003590:	e00a      	b.n	80035a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	2b04      	cmp	r3, #4
 8003596:	d102      	bne.n	800359e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003598:	4b24      	ldr	r3, [pc, #144]	; (800362c <HAL_RCC_GetSysClockFreq+0x10c>)
 800359a:	61bb      	str	r3, [r7, #24]
 800359c:	e004      	b.n	80035a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	2b08      	cmp	r3, #8
 80035a2:	d101      	bne.n	80035a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035a4:	4b22      	ldr	r3, [pc, #136]	; (8003630 <HAL_RCC_GetSysClockFreq+0x110>)
 80035a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	2b0c      	cmp	r3, #12
 80035ac:	d133      	bne.n	8003616 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035ae:	4b1d      	ldr	r3, [pc, #116]	; (8003624 <HAL_RCC_GetSysClockFreq+0x104>)
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	f003 0303 	and.w	r3, r3, #3
 80035b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d002      	beq.n	80035c4 <HAL_RCC_GetSysClockFreq+0xa4>
 80035be:	2b03      	cmp	r3, #3
 80035c0:	d003      	beq.n	80035ca <HAL_RCC_GetSysClockFreq+0xaa>
 80035c2:	e005      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80035c4:	4b19      	ldr	r3, [pc, #100]	; (800362c <HAL_RCC_GetSysClockFreq+0x10c>)
 80035c6:	617b      	str	r3, [r7, #20]
      break;
 80035c8:	e005      	b.n	80035d6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80035ca:	4b19      	ldr	r3, [pc, #100]	; (8003630 <HAL_RCC_GetSysClockFreq+0x110>)
 80035cc:	617b      	str	r3, [r7, #20]
      break;
 80035ce:	e002      	b.n	80035d6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	617b      	str	r3, [r7, #20]
      break;
 80035d4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035d6:	4b13      	ldr	r3, [pc, #76]	; (8003624 <HAL_RCC_GetSysClockFreq+0x104>)
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	091b      	lsrs	r3, r3, #4
 80035dc:	f003 0307 	and.w	r3, r3, #7
 80035e0:	3301      	adds	r3, #1
 80035e2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80035e4:	4b0f      	ldr	r3, [pc, #60]	; (8003624 <HAL_RCC_GetSysClockFreq+0x104>)
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	0a1b      	lsrs	r3, r3, #8
 80035ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035ee:	697a      	ldr	r2, [r7, #20]
 80035f0:	fb02 f203 	mul.w	r2, r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035fa:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035fc:	4b09      	ldr	r3, [pc, #36]	; (8003624 <HAL_RCC_GetSysClockFreq+0x104>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	0e5b      	lsrs	r3, r3, #25
 8003602:	f003 0303 	and.w	r3, r3, #3
 8003606:	3301      	adds	r3, #1
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800360c:	697a      	ldr	r2, [r7, #20]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	fbb2 f3f3 	udiv	r3, r2, r3
 8003614:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003616:	69bb      	ldr	r3, [r7, #24]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3724      	adds	r7, #36	; 0x24
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr
 8003624:	40021000 	.word	0x40021000
 8003628:	080090e8 	.word	0x080090e8
 800362c:	00f42400 	.word	0x00f42400
 8003630:	007a1200 	.word	0x007a1200

08003634 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003638:	4b03      	ldr	r3, [pc, #12]	; (8003648 <HAL_RCC_GetHCLKFreq+0x14>)
 800363a:	681b      	ldr	r3, [r3, #0]
}
 800363c:	4618      	mov	r0, r3
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20000008 	.word	0x20000008

0800364c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003650:	f7ff fff0 	bl	8003634 <HAL_RCC_GetHCLKFreq>
 8003654:	4601      	mov	r1, r0
 8003656:	4b06      	ldr	r3, [pc, #24]	; (8003670 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	0a1b      	lsrs	r3, r3, #8
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	4a04      	ldr	r2, [pc, #16]	; (8003674 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003662:	5cd3      	ldrb	r3, [r2, r3]
 8003664:	f003 031f 	and.w	r3, r3, #31
 8003668:	fa21 f303 	lsr.w	r3, r1, r3
}
 800366c:	4618      	mov	r0, r3
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40021000 	.word	0x40021000
 8003674:	080090e0 	.word	0x080090e0

08003678 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800367c:	f7ff ffda 	bl	8003634 <HAL_RCC_GetHCLKFreq>
 8003680:	4601      	mov	r1, r0
 8003682:	4b06      	ldr	r3, [pc, #24]	; (800369c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	0adb      	lsrs	r3, r3, #11
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	4a04      	ldr	r2, [pc, #16]	; (80036a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800368e:	5cd3      	ldrb	r3, [r2, r3]
 8003690:	f003 031f 	and.w	r3, r3, #31
 8003694:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003698:	4618      	mov	r0, r3
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40021000 	.word	0x40021000
 80036a0:	080090e0 	.word	0x080090e0

080036a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036ac:	2300      	movs	r3, #0
 80036ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036b0:	4b2a      	ldr	r3, [pc, #168]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d003      	beq.n	80036c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036bc:	f7ff fa3a 	bl	8002b34 <HAL_PWREx_GetVoltageRange>
 80036c0:	6178      	str	r0, [r7, #20]
 80036c2:	e014      	b.n	80036ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036c4:	4b25      	ldr	r3, [pc, #148]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c8:	4a24      	ldr	r2, [pc, #144]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ce:	6593      	str	r3, [r2, #88]	; 0x58
 80036d0:	4b22      	ldr	r3, [pc, #136]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d8:	60fb      	str	r3, [r7, #12]
 80036da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036dc:	f7ff fa2a 	bl	8002b34 <HAL_PWREx_GetVoltageRange>
 80036e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036e2:	4b1e      	ldr	r3, [pc, #120]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e6:	4a1d      	ldr	r2, [pc, #116]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036ec:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036f4:	d10b      	bne.n	800370e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2b80      	cmp	r3, #128	; 0x80
 80036fa:	d919      	bls.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2ba0      	cmp	r3, #160	; 0xa0
 8003700:	d902      	bls.n	8003708 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003702:	2302      	movs	r3, #2
 8003704:	613b      	str	r3, [r7, #16]
 8003706:	e013      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003708:	2301      	movs	r3, #1
 800370a:	613b      	str	r3, [r7, #16]
 800370c:	e010      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2b80      	cmp	r3, #128	; 0x80
 8003712:	d902      	bls.n	800371a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003714:	2303      	movs	r3, #3
 8003716:	613b      	str	r3, [r7, #16]
 8003718:	e00a      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b80      	cmp	r3, #128	; 0x80
 800371e:	d102      	bne.n	8003726 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003720:	2302      	movs	r3, #2
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	e004      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b70      	cmp	r3, #112	; 0x70
 800372a:	d101      	bne.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800372c:	2301      	movs	r3, #1
 800372e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003730:	4b0b      	ldr	r3, [pc, #44]	; (8003760 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f023 0207 	bic.w	r2, r3, #7
 8003738:	4909      	ldr	r1, [pc, #36]	; (8003760 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003740:	4b07      	ldr	r3, [pc, #28]	; (8003760 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0307 	and.w	r3, r3, #7
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	429a      	cmp	r2, r3
 800374c:	d001      	beq.n	8003752 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e000      	b.n	8003754 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3718      	adds	r7, #24
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40021000 	.word	0x40021000
 8003760:	40022000 	.word	0x40022000

08003764 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800376c:	2300      	movs	r3, #0
 800376e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003770:	2300      	movs	r3, #0
 8003772:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800377c:	2b00      	cmp	r3, #0
 800377e:	d03f      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003784:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003788:	d01c      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800378a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800378e:	d802      	bhi.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00e      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8003794:	e01f      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8003796:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800379a:	d003      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800379c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80037a0:	d01c      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80037a2:	e018      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037a4:	4b85      	ldr	r3, [pc, #532]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	4a84      	ldr	r2, [pc, #528]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037b0:	e015      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	3304      	adds	r3, #4
 80037b6:	2100      	movs	r1, #0
 80037b8:	4618      	mov	r0, r3
 80037ba:	f000 fab9 	bl	8003d30 <RCCEx_PLLSAI1_Config>
 80037be:	4603      	mov	r3, r0
 80037c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037c2:	e00c      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	3320      	adds	r3, #32
 80037c8:	2100      	movs	r1, #0
 80037ca:	4618      	mov	r0, r3
 80037cc:	f000 fba0 	bl	8003f10 <RCCEx_PLLSAI2_Config>
 80037d0:	4603      	mov	r3, r0
 80037d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037d4:	e003      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	74fb      	strb	r3, [r7, #19]
      break;
 80037da:	e000      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80037dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037de:	7cfb      	ldrb	r3, [r7, #19]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10b      	bne.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037e4:	4b75      	ldr	r3, [pc, #468]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037f2:	4972      	ldr	r1, [pc, #456]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80037fa:	e001      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037fc:	7cfb      	ldrb	r3, [r7, #19]
 80037fe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d03f      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003810:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003814:	d01c      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003816:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800381a:	d802      	bhi.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00e      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8003820:	e01f      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003822:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003826:	d003      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8003828:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800382c:	d01c      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800382e:	e018      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003830:	4b62      	ldr	r3, [pc, #392]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	4a61      	ldr	r2, [pc, #388]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003836:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800383a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800383c:	e015      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	3304      	adds	r3, #4
 8003842:	2100      	movs	r1, #0
 8003844:	4618      	mov	r0, r3
 8003846:	f000 fa73 	bl	8003d30 <RCCEx_PLLSAI1_Config>
 800384a:	4603      	mov	r3, r0
 800384c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800384e:	e00c      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	3320      	adds	r3, #32
 8003854:	2100      	movs	r1, #0
 8003856:	4618      	mov	r0, r3
 8003858:	f000 fb5a 	bl	8003f10 <RCCEx_PLLSAI2_Config>
 800385c:	4603      	mov	r3, r0
 800385e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003860:	e003      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	74fb      	strb	r3, [r7, #19]
      break;
 8003866:	e000      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003868:	bf00      	nop
    }

    if(ret == HAL_OK)
 800386a:	7cfb      	ldrb	r3, [r7, #19]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d10b      	bne.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003870:	4b52      	ldr	r3, [pc, #328]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003876:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800387e:	494f      	ldr	r1, [pc, #316]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003880:	4313      	orrs	r3, r2
 8003882:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003886:	e001      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003888:	7cfb      	ldrb	r3, [r7, #19]
 800388a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003894:	2b00      	cmp	r3, #0
 8003896:	f000 80a0 	beq.w	80039da <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800389a:	2300      	movs	r3, #0
 800389c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800389e:	4b47      	ldr	r3, [pc, #284]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80038ae:	2300      	movs	r3, #0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00d      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038b4:	4b41      	ldr	r3, [pc, #260]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038b8:	4a40      	ldr	r2, [pc, #256]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038be:	6593      	str	r3, [r2, #88]	; 0x58
 80038c0:	4b3e      	ldr	r3, [pc, #248]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038c8:	60bb      	str	r3, [r7, #8]
 80038ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038cc:	2301      	movs	r3, #1
 80038ce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038d0:	4b3b      	ldr	r3, [pc, #236]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a3a      	ldr	r2, [pc, #232]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80038d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038dc:	f7fd fb38 	bl	8000f50 <HAL_GetTick>
 80038e0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038e2:	e009      	b.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038e4:	f7fd fb34 	bl	8000f50 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d902      	bls.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	74fb      	strb	r3, [r7, #19]
        break;
 80038f6:	e005      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038f8:	4b31      	ldr	r3, [pc, #196]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0ef      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8003904:	7cfb      	ldrb	r3, [r7, #19]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d15c      	bne.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800390a:	4b2c      	ldr	r3, [pc, #176]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800390c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003910:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003914:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d01f      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003922:	697a      	ldr	r2, [r7, #20]
 8003924:	429a      	cmp	r2, r3
 8003926:	d019      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003928:	4b24      	ldr	r3, [pc, #144]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800392a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800392e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003932:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003934:	4b21      	ldr	r3, [pc, #132]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800393a:	4a20      	ldr	r2, [pc, #128]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800393c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003940:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003944:	4b1d      	ldr	r3, [pc, #116]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800394a:	4a1c      	ldr	r2, [pc, #112]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800394c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003950:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003954:	4a19      	ldr	r2, [pc, #100]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d016      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003966:	f7fd faf3 	bl	8000f50 <HAL_GetTick>
 800396a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800396c:	e00b      	b.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800396e:	f7fd faef 	bl	8000f50 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	f241 3288 	movw	r2, #5000	; 0x1388
 800397c:	4293      	cmp	r3, r2
 800397e:	d902      	bls.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	74fb      	strb	r3, [r7, #19]
            break;
 8003984:	e006      	b.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003986:	4b0d      	ldr	r3, [pc, #52]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d0ec      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8003994:	7cfb      	ldrb	r3, [r7, #19]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10c      	bne.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800399a:	4b08      	ldr	r3, [pc, #32]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800399c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039aa:	4904      	ldr	r1, [pc, #16]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039b2:	e009      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039b4:	7cfb      	ldrb	r3, [r7, #19]
 80039b6:	74bb      	strb	r3, [r7, #18]
 80039b8:	e006      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80039ba:	bf00      	nop
 80039bc:	40021000 	.word	0x40021000
 80039c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039c4:	7cfb      	ldrb	r3, [r7, #19]
 80039c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039c8:	7c7b      	ldrb	r3, [r7, #17]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d105      	bne.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ce:	4b9e      	ldr	r3, [pc, #632]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80039d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d2:	4a9d      	ldr	r2, [pc, #628]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80039d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039d8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00a      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039e6:	4b98      	ldr	r3, [pc, #608]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80039e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ec:	f023 0203 	bic.w	r2, r3, #3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f4:	4994      	ldr	r1, [pc, #592]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00a      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a08:	4b8f      	ldr	r3, [pc, #572]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0e:	f023 020c 	bic.w	r2, r3, #12
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a16:	498c      	ldr	r1, [pc, #560]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0304 	and.w	r3, r3, #4
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a2a:	4b87      	ldr	r3, [pc, #540]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a30:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a38:	4983      	ldr	r1, [pc, #524]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0308 	and.w	r3, r3, #8
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00a      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a4c:	4b7e      	ldr	r3, [pc, #504]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a52:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5a:	497b      	ldr	r1, [pc, #492]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0310 	and.w	r3, r3, #16
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a6e:	4b76      	ldr	r3, [pc, #472]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a7c:	4972      	ldr	r1, [pc, #456]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0320 	and.w	r3, r3, #32
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00a      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a90:	4b6d      	ldr	r3, [pc, #436]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a96:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a9e:	496a      	ldr	r1, [pc, #424]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00a      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ab2:	4b65      	ldr	r3, [pc, #404]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac0:	4961      	ldr	r1, [pc, #388]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00a      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ad4:	4b5c      	ldr	r3, [pc, #368]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ada:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae2:	4959      	ldr	r1, [pc, #356]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00a      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003af6:	4b54      	ldr	r3, [pc, #336]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003afc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b04:	4950      	ldr	r1, [pc, #320]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00a      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b18:	4b4b      	ldr	r3, [pc, #300]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b1e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b26:	4948      	ldr	r1, [pc, #288]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00a      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b3a:	4b43      	ldr	r3, [pc, #268]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b40:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b48:	493f      	ldr	r1, [pc, #252]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d028      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b5c:	4b3a      	ldr	r3, [pc, #232]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b62:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b6a:	4937      	ldr	r1, [pc, #220]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b7a:	d106      	bne.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b7c:	4b32      	ldr	r3, [pc, #200]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	4a31      	ldr	r2, [pc, #196]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b86:	60d3      	str	r3, [r2, #12]
 8003b88:	e011      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b8e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b92:	d10c      	bne.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	3304      	adds	r3, #4
 8003b98:	2101      	movs	r1, #1
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 f8c8 	bl	8003d30 <RCCEx_PLLSAI1_Config>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003ba4:	7cfb      	ldrb	r3, [r7, #19]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8003baa:	7cfb      	ldrb	r3, [r7, #19]
 8003bac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d028      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003bba:	4b23      	ldr	r3, [pc, #140]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc8:	491f      	ldr	r1, [pc, #124]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bd8:	d106      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bda:	4b1b      	ldr	r3, [pc, #108]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	4a1a      	ldr	r2, [pc, #104]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003be0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003be4:	60d3      	str	r3, [r2, #12]
 8003be6:	e011      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bf0:	d10c      	bne.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	3304      	adds	r3, #4
 8003bf6:	2101      	movs	r1, #1
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f000 f899 	bl	8003d30 <RCCEx_PLLSAI1_Config>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c02:	7cfb      	ldrb	r3, [r7, #19]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d001      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8003c08:	7cfb      	ldrb	r3, [r7, #19]
 8003c0a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d02b      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c18:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c1e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c26:	4908      	ldr	r1, [pc, #32]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c36:	d109      	bne.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c38:	4b03      	ldr	r3, [pc, #12]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	4a02      	ldr	r2, [pc, #8]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003c3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c42:	60d3      	str	r3, [r2, #12]
 8003c44:	e014      	b.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8003c46:	bf00      	nop
 8003c48:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c54:	d10c      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	3304      	adds	r3, #4
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 f867 	bl	8003d30 <RCCEx_PLLSAI1_Config>
 8003c62:	4603      	mov	r3, r0
 8003c64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c66:	7cfb      	ldrb	r3, [r7, #19]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d001      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8003c6c:	7cfb      	ldrb	r3, [r7, #19]
 8003c6e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d02f      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c7c:	4b2b      	ldr	r3, [pc, #172]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c82:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c8a:	4928      	ldr	r1, [pc, #160]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c9a:	d10d      	bne.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	3304      	adds	r3, #4
 8003ca0:	2102      	movs	r1, #2
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 f844 	bl	8003d30 <RCCEx_PLLSAI1_Config>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cac:	7cfb      	ldrb	r3, [r7, #19]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d014      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003cb2:	7cfb      	ldrb	r3, [r7, #19]
 8003cb4:	74bb      	strb	r3, [r7, #18]
 8003cb6:	e011      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cc0:	d10c      	bne.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3320      	adds	r3, #32
 8003cc6:	2102      	movs	r1, #2
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f000 f921 	bl	8003f10 <RCCEx_PLLSAI2_Config>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cd2:	7cfb      	ldrb	r3, [r7, #19]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003cd8:	7cfb      	ldrb	r3, [r7, #19]
 8003cda:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00a      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ce8:	4b10      	ldr	r3, [pc, #64]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cee:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003cf6:	490d      	ldr	r1, [pc, #52]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00b      	beq.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d0a:	4b08      	ldr	r3, [pc, #32]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d1a:	4904      	ldr	r1, [pc, #16]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d22:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3718      	adds	r7, #24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	40021000 	.word	0x40021000

08003d30 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d3e:	4b73      	ldr	r3, [pc, #460]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	f003 0303 	and.w	r3, r3, #3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d018      	beq.n	8003d7c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d4a:	4b70      	ldr	r3, [pc, #448]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	f003 0203 	and.w	r2, r3, #3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d10d      	bne.n	8003d76 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
       ||
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d009      	beq.n	8003d76 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d62:	4b6a      	ldr	r3, [pc, #424]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	091b      	lsrs	r3, r3, #4
 8003d68:	f003 0307 	and.w	r3, r3, #7
 8003d6c:	1c5a      	adds	r2, r3, #1
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
       ||
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d044      	beq.n	8003e00 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	73fb      	strb	r3, [r7, #15]
 8003d7a:	e041      	b.n	8003e00 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d00c      	beq.n	8003d9e <RCCEx_PLLSAI1_Config+0x6e>
 8003d84:	2b03      	cmp	r3, #3
 8003d86:	d013      	beq.n	8003db0 <RCCEx_PLLSAI1_Config+0x80>
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d120      	bne.n	8003dce <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d8c:	4b5f      	ldr	r3, [pc, #380]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d11d      	bne.n	8003dd4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d9c:	e01a      	b.n	8003dd4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d9e:	4b5b      	ldr	r3, [pc, #364]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d116      	bne.n	8003dd8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dae:	e013      	b.n	8003dd8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003db0:	4b56      	ldr	r3, [pc, #344]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d10f      	bne.n	8003ddc <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003dbc:	4b53      	ldr	r3, [pc, #332]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d109      	bne.n	8003ddc <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003dcc:	e006      	b.n	8003ddc <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	73fb      	strb	r3, [r7, #15]
      break;
 8003dd2:	e004      	b.n	8003dde <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003dd4:	bf00      	nop
 8003dd6:	e002      	b.n	8003dde <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003dd8:	bf00      	nop
 8003dda:	e000      	b.n	8003dde <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003ddc:	bf00      	nop
    }

    if(status == HAL_OK)
 8003dde:	7bfb      	ldrb	r3, [r7, #15]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d10d      	bne.n	8003e00 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003de4:	4b49      	ldr	r3, [pc, #292]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6819      	ldr	r1, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	3b01      	subs	r3, #1
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	430b      	orrs	r3, r1
 8003dfa:	4944      	ldr	r1, [pc, #272]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e00:	7bfb      	ldrb	r3, [r7, #15]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d17d      	bne.n	8003f02 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e06:	4b41      	ldr	r3, [pc, #260]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a40      	ldr	r2, [pc, #256]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e0c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e12:	f7fd f89d 	bl	8000f50 <HAL_GetTick>
 8003e16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e18:	e009      	b.n	8003e2e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e1a:	f7fd f899 	bl	8000f50 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d902      	bls.n	8003e2e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	73fb      	strb	r3, [r7, #15]
        break;
 8003e2c:	e005      	b.n	8003e3a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e2e:	4b37      	ldr	r3, [pc, #220]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1ef      	bne.n	8003e1a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003e3a:	7bfb      	ldrb	r3, [r7, #15]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d160      	bne.n	8003f02 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d111      	bne.n	8003e6a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e46:	4b31      	ldr	r3, [pc, #196]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003e4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	6892      	ldr	r2, [r2, #8]
 8003e56:	0211      	lsls	r1, r2, #8
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	68d2      	ldr	r2, [r2, #12]
 8003e5c:	0912      	lsrs	r2, r2, #4
 8003e5e:	0452      	lsls	r2, r2, #17
 8003e60:	430a      	orrs	r2, r1
 8003e62:	492a      	ldr	r1, [pc, #168]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	610b      	str	r3, [r1, #16]
 8003e68:	e027      	b.n	8003eba <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d112      	bne.n	8003e96 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e70:	4b26      	ldr	r3, [pc, #152]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e72:	691b      	ldr	r3, [r3, #16]
 8003e74:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003e78:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	6892      	ldr	r2, [r2, #8]
 8003e80:	0211      	lsls	r1, r2, #8
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6912      	ldr	r2, [r2, #16]
 8003e86:	0852      	lsrs	r2, r2, #1
 8003e88:	3a01      	subs	r2, #1
 8003e8a:	0552      	lsls	r2, r2, #21
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	491f      	ldr	r1, [pc, #124]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	610b      	str	r3, [r1, #16]
 8003e94:	e011      	b.n	8003eba <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e96:	4b1d      	ldr	r3, [pc, #116]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003e9e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6892      	ldr	r2, [r2, #8]
 8003ea6:	0211      	lsls	r1, r2, #8
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6952      	ldr	r2, [r2, #20]
 8003eac:	0852      	lsrs	r2, r2, #1
 8003eae:	3a01      	subs	r2, #1
 8003eb0:	0652      	lsls	r2, r2, #25
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	4915      	ldr	r1, [pc, #84]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003eba:	4b14      	ldr	r3, [pc, #80]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a13      	ldr	r2, [pc, #76]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ec0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003ec4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec6:	f7fd f843 	bl	8000f50 <HAL_GetTick>
 8003eca:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ecc:	e009      	b.n	8003ee2 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ece:	f7fd f83f 	bl	8000f50 <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d902      	bls.n	8003ee2 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	73fb      	strb	r3, [r7, #15]
          break;
 8003ee0:	e005      	b.n	8003eee <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ee2:	4b0a      	ldr	r3, [pc, #40]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0ef      	beq.n	8003ece <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8003eee:	7bfb      	ldrb	r3, [r7, #15]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d106      	bne.n	8003f02 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003ef4:	4b05      	ldr	r3, [pc, #20]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ef6:	691a      	ldr	r2, [r3, #16]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	4903      	ldr	r1, [pc, #12]	; (8003f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	40021000 	.word	0x40021000

08003f10 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f1e:	4b68      	ldr	r3, [pc, #416]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	f003 0303 	and.w	r3, r3, #3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d018      	beq.n	8003f5c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003f2a:	4b65      	ldr	r3, [pc, #404]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	f003 0203 	and.w	r2, r3, #3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d10d      	bne.n	8003f56 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
       ||
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d009      	beq.n	8003f56 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003f42:	4b5f      	ldr	r3, [pc, #380]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	091b      	lsrs	r3, r3, #4
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	1c5a      	adds	r2, r3, #1
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
       ||
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d044      	beq.n	8003fe0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	73fb      	strb	r3, [r7, #15]
 8003f5a:	e041      	b.n	8003fe0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d00c      	beq.n	8003f7e <RCCEx_PLLSAI2_Config+0x6e>
 8003f64:	2b03      	cmp	r3, #3
 8003f66:	d013      	beq.n	8003f90 <RCCEx_PLLSAI2_Config+0x80>
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d120      	bne.n	8003fae <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f6c:	4b54      	ldr	r3, [pc, #336]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d11d      	bne.n	8003fb4 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f7c:	e01a      	b.n	8003fb4 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f7e:	4b50      	ldr	r3, [pc, #320]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d116      	bne.n	8003fb8 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f8e:	e013      	b.n	8003fb8 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f90:	4b4b      	ldr	r3, [pc, #300]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10f      	bne.n	8003fbc <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f9c:	4b48      	ldr	r3, [pc, #288]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d109      	bne.n	8003fbc <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003fac:	e006      	b.n	8003fbc <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb2:	e004      	b.n	8003fbe <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003fb4:	bf00      	nop
 8003fb6:	e002      	b.n	8003fbe <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003fb8:	bf00      	nop
 8003fba:	e000      	b.n	8003fbe <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003fbc:	bf00      	nop
    }

    if(status == HAL_OK)
 8003fbe:	7bfb      	ldrb	r3, [r7, #15]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d10d      	bne.n	8003fe0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003fc4:	4b3e      	ldr	r3, [pc, #248]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6819      	ldr	r1, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	011b      	lsls	r3, r3, #4
 8003fd8:	430b      	orrs	r3, r1
 8003fda:	4939      	ldr	r1, [pc, #228]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d167      	bne.n	80040b6 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003fe6:	4b36      	ldr	r3, [pc, #216]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a35      	ldr	r2, [pc, #212]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003fec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ff0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff2:	f7fc ffad 	bl	8000f50 <HAL_GetTick>
 8003ff6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ff8:	e009      	b.n	800400e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ffa:	f7fc ffa9 	bl	8000f50 <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d902      	bls.n	800400e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	73fb      	strb	r3, [r7, #15]
        break;
 800400c:	e005      	b.n	800401a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800400e:	4b2c      	ldr	r3, [pc, #176]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1ef      	bne.n	8003ffa <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800401a:	7bfb      	ldrb	r3, [r7, #15]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d14a      	bne.n	80040b6 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d111      	bne.n	800404a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004026:	4b26      	ldr	r3, [pc, #152]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800402e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	6892      	ldr	r2, [r2, #8]
 8004036:	0211      	lsls	r1, r2, #8
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	68d2      	ldr	r2, [r2, #12]
 800403c:	0912      	lsrs	r2, r2, #4
 800403e:	0452      	lsls	r2, r2, #17
 8004040:	430a      	orrs	r2, r1
 8004042:	491f      	ldr	r1, [pc, #124]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004044:	4313      	orrs	r3, r2
 8004046:	614b      	str	r3, [r1, #20]
 8004048:	e011      	b.n	800406e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800404a:	4b1d      	ldr	r3, [pc, #116]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004052:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6892      	ldr	r2, [r2, #8]
 800405a:	0211      	lsls	r1, r2, #8
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	6912      	ldr	r2, [r2, #16]
 8004060:	0852      	lsrs	r2, r2, #1
 8004062:	3a01      	subs	r2, #1
 8004064:	0652      	lsls	r2, r2, #25
 8004066:	430a      	orrs	r2, r1
 8004068:	4915      	ldr	r1, [pc, #84]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800406a:	4313      	orrs	r3, r2
 800406c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800406e:	4b14      	ldr	r3, [pc, #80]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a13      	ldr	r2, [pc, #76]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004078:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800407a:	f7fc ff69 	bl	8000f50 <HAL_GetTick>
 800407e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004080:	e009      	b.n	8004096 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004082:	f7fc ff65 	bl	8000f50 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d902      	bls.n	8004096 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	73fb      	strb	r3, [r7, #15]
          break;
 8004094:	e005      	b.n	80040a2 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004096:	4b0a      	ldr	r3, [pc, #40]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d0ef      	beq.n	8004082 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80040a2:	7bfb      	ldrb	r3, [r7, #15]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d106      	bne.n	80040b6 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80040a8:	4b05      	ldr	r3, [pc, #20]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80040aa:	695a      	ldr	r2, [r3, #20]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	4903      	ldr	r1, [pc, #12]	; (80040c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80040b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3710      	adds	r7, #16
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	40021000 	.word	0x40021000

080040c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e040      	b.n	8004158 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d106      	bne.n	80040ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f002 f96c 	bl	80063c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2224      	movs	r2, #36	; 0x24
 80040f0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0201 	bic.w	r2, r2, #1
 8004100:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f98c 	bl	8004420 <UART_SetConfig>
 8004108:	4603      	mov	r3, r0
 800410a:	2b01      	cmp	r3, #1
 800410c:	d101      	bne.n	8004112 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e022      	b.n	8004158 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004116:	2b00      	cmp	r3, #0
 8004118:	d002      	beq.n	8004120 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 fcc8 	bl	8004ab0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800412e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689a      	ldr	r2, [r3, #8]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800413e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f042 0201 	orr.w	r2, r2, #1
 800414e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 fd4f 	bl	8004bf4 <UART_CheckIdleState>
 8004156:	4603      	mov	r3, r0
}
 8004158:	4618      	mov	r0, r3
 800415a:	3708      	adds	r7, #8
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b08a      	sub	sp, #40	; 0x28
 8004164:	af02      	add	r7, sp, #8
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	603b      	str	r3, [r7, #0]
 800416c:	4613      	mov	r3, r2
 800416e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004174:	2b20      	cmp	r3, #32
 8004176:	f040 8081 	bne.w	800427c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d002      	beq.n	8004186 <HAL_UART_Transmit+0x26>
 8004180:	88fb      	ldrh	r3, [r7, #6]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e079      	b.n	800427e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004190:	2b01      	cmp	r3, #1
 8004192:	d101      	bne.n	8004198 <HAL_UART_Transmit+0x38>
 8004194:	2302      	movs	r3, #2
 8004196:	e072      	b.n	800427e <HAL_UART_Transmit+0x11e>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2221      	movs	r2, #33	; 0x21
 80041aa:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80041ac:	f7fc fed0 	bl	8000f50 <HAL_GetTick>
 80041b0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	88fa      	ldrh	r2, [r7, #6]
 80041b6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	88fa      	ldrh	r2, [r7, #6]
 80041be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041ca:	d108      	bne.n	80041de <HAL_UART_Transmit+0x7e>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d104      	bne.n	80041de <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80041d4:	2300      	movs	r3, #0
 80041d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	61bb      	str	r3, [r7, #24]
 80041dc:	e003      	b.n	80041e6 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041e2:	2300      	movs	r3, #0
 80041e4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041e6:	e02d      	b.n	8004244 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	2200      	movs	r2, #0
 80041f0:	2180      	movs	r1, #128	; 0x80
 80041f2:	68f8      	ldr	r0, [r7, #12]
 80041f4:	f000 fd43 	bl	8004c7e <UART_WaitOnFlagUntilTimeout>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d001      	beq.n	8004202 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e03d      	b.n	800427e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d10b      	bne.n	8004220 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004208:	69bb      	ldr	r3, [r7, #24]
 800420a:	881a      	ldrh	r2, [r3, #0]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004214:	b292      	uxth	r2, r2
 8004216:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	3302      	adds	r3, #2
 800421c:	61bb      	str	r3, [r7, #24]
 800421e:	e008      	b.n	8004232 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	781a      	ldrb	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	b292      	uxth	r2, r2
 800422a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	3301      	adds	r3, #1
 8004230:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004238:	b29b      	uxth	r3, r3
 800423a:	3b01      	subs	r3, #1
 800423c:	b29a      	uxth	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800424a:	b29b      	uxth	r3, r3
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1cb      	bne.n	80041e8 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	9300      	str	r3, [sp, #0]
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	2200      	movs	r2, #0
 8004258:	2140      	movs	r1, #64	; 0x40
 800425a:	68f8      	ldr	r0, [r7, #12]
 800425c:	f000 fd0f 	bl	8004c7e <UART_WaitOnFlagUntilTimeout>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e009      	b.n	800427e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2220      	movs	r2, #32
 800426e:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8004278:	2300      	movs	r3, #0
 800427a:	e000      	b.n	800427e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800427c:	2302      	movs	r3, #2
  }
}
 800427e:	4618      	mov	r0, r3
 8004280:	3720      	adds	r7, #32
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b08a      	sub	sp, #40	; 0x28
 800428a:	af02      	add	r7, sp, #8
 800428c:	60f8      	str	r0, [r7, #12]
 800428e:	60b9      	str	r1, [r7, #8]
 8004290:	603b      	str	r3, [r7, #0]
 8004292:	4613      	mov	r3, r2
 8004294:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800429a:	2b20      	cmp	r3, #32
 800429c:	f040 80bb 	bne.w	8004416 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d002      	beq.n	80042ac <HAL_UART_Receive+0x26>
 80042a6:	88fb      	ldrh	r3, [r7, #6]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e0b3      	b.n	8004418 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d101      	bne.n	80042be <HAL_UART_Receive+0x38>
 80042ba:	2302      	movs	r3, #2
 80042bc:	e0ac      	b.n	8004418 <HAL_UART_Receive+0x192>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2222      	movs	r2, #34	; 0x22
 80042d0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80042d2:	f7fc fe3d 	bl	8000f50 <HAL_GetTick>
 80042d6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	88fa      	ldrh	r2, [r7, #6]
 80042dc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	88fa      	ldrh	r2, [r7, #6]
 80042e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042f0:	d10e      	bne.n	8004310 <HAL_UART_Receive+0x8a>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d105      	bne.n	8004306 <HAL_UART_Receive+0x80>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004300:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004304:	e02d      	b.n	8004362 <HAL_UART_Receive+0xdc>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	22ff      	movs	r2, #255	; 0xff
 800430a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800430e:	e028      	b.n	8004362 <HAL_UART_Receive+0xdc>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d10d      	bne.n	8004334 <HAL_UART_Receive+0xae>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d104      	bne.n	800432a <HAL_UART_Receive+0xa4>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	22ff      	movs	r2, #255	; 0xff
 8004324:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004328:	e01b      	b.n	8004362 <HAL_UART_Receive+0xdc>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	227f      	movs	r2, #127	; 0x7f
 800432e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004332:	e016      	b.n	8004362 <HAL_UART_Receive+0xdc>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800433c:	d10d      	bne.n	800435a <HAL_UART_Receive+0xd4>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d104      	bne.n	8004350 <HAL_UART_Receive+0xca>
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	227f      	movs	r2, #127	; 0x7f
 800434a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800434e:	e008      	b.n	8004362 <HAL_UART_Receive+0xdc>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	223f      	movs	r2, #63	; 0x3f
 8004354:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004358:	e003      	b.n	8004362 <HAL_UART_Receive+0xdc>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004368:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004372:	d108      	bne.n	8004386 <HAL_UART_Receive+0x100>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d104      	bne.n	8004386 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 800437c:	2300      	movs	r3, #0
 800437e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	61bb      	str	r3, [r7, #24]
 8004384:	e003      	b.n	800438e <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800438a:	2300      	movs	r3, #0
 800438c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800438e:	e033      	b.n	80043f8 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	9300      	str	r3, [sp, #0]
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	2200      	movs	r2, #0
 8004398:	2120      	movs	r1, #32
 800439a:	68f8      	ldr	r0, [r7, #12]
 800439c:	f000 fc6f 	bl	8004c7e <UART_WaitOnFlagUntilTimeout>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d001      	beq.n	80043aa <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e036      	b.n	8004418 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10c      	bne.n	80043ca <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	8a7b      	ldrh	r3, [r7, #18]
 80043ba:	4013      	ands	r3, r2
 80043bc:	b29a      	uxth	r2, r3
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	3302      	adds	r3, #2
 80043c6:	61bb      	str	r3, [r7, #24]
 80043c8:	e00d      	b.n	80043e6 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	8a7b      	ldrh	r3, [r7, #18]
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	4013      	ands	r3, r2
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	3301      	adds	r3, #1
 80043e4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	3b01      	subs	r3, #1
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80043fe:	b29b      	uxth	r3, r3
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1c5      	bne.n	8004390 <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2220      	movs	r2, #32
 8004408:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8004412:	2300      	movs	r3, #0
 8004414:	e000      	b.n	8004418 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8004416:	2302      	movs	r3, #2
  }
}
 8004418:	4618      	mov	r0, r3
 800441a:	3720      	adds	r7, #32
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004420:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004424:	b088      	sub	sp, #32
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800442a:	2300      	movs	r3, #0
 800442c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800442e:	2300      	movs	r3, #0
 8004430:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8004432:	2300      	movs	r3, #0
 8004434:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	689a      	ldr	r2, [r3, #8]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	431a      	orrs	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	69db      	ldr	r3, [r3, #28]
 800444a:	4313      	orrs	r3, r2
 800444c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	4bac      	ldr	r3, [pc, #688]	; (8004708 <UART_SetConfig+0x2e8>)
 8004456:	4013      	ands	r3, r2
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6812      	ldr	r2, [r2, #0]
 800445c:	69f9      	ldr	r1, [r7, #28]
 800445e:	430b      	orrs	r3, r1
 8004460:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	68da      	ldr	r2, [r3, #12]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	430a      	orrs	r2, r1
 8004476:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4aa2      	ldr	r2, [pc, #648]	; (800470c <UART_SetConfig+0x2ec>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d004      	beq.n	8004492 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	69fa      	ldr	r2, [r7, #28]
 800448e:	4313      	orrs	r3, r2
 8004490:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	69fa      	ldr	r2, [r7, #28]
 80044a2:	430a      	orrs	r2, r1
 80044a4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a99      	ldr	r2, [pc, #612]	; (8004710 <UART_SetConfig+0x2f0>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d121      	bne.n	80044f4 <UART_SetConfig+0xd4>
 80044b0:	4b98      	ldr	r3, [pc, #608]	; (8004714 <UART_SetConfig+0x2f4>)
 80044b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b6:	f003 0303 	and.w	r3, r3, #3
 80044ba:	2b03      	cmp	r3, #3
 80044bc:	d816      	bhi.n	80044ec <UART_SetConfig+0xcc>
 80044be:	a201      	add	r2, pc, #4	; (adr r2, 80044c4 <UART_SetConfig+0xa4>)
 80044c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044c4:	080044d5 	.word	0x080044d5
 80044c8:	080044e1 	.word	0x080044e1
 80044cc:	080044db 	.word	0x080044db
 80044d0:	080044e7 	.word	0x080044e7
 80044d4:	2301      	movs	r3, #1
 80044d6:	76fb      	strb	r3, [r7, #27]
 80044d8:	e0e8      	b.n	80046ac <UART_SetConfig+0x28c>
 80044da:	2302      	movs	r3, #2
 80044dc:	76fb      	strb	r3, [r7, #27]
 80044de:	e0e5      	b.n	80046ac <UART_SetConfig+0x28c>
 80044e0:	2304      	movs	r3, #4
 80044e2:	76fb      	strb	r3, [r7, #27]
 80044e4:	e0e2      	b.n	80046ac <UART_SetConfig+0x28c>
 80044e6:	2308      	movs	r3, #8
 80044e8:	76fb      	strb	r3, [r7, #27]
 80044ea:	e0df      	b.n	80046ac <UART_SetConfig+0x28c>
 80044ec:	2310      	movs	r3, #16
 80044ee:	76fb      	strb	r3, [r7, #27]
 80044f0:	bf00      	nop
 80044f2:	e0db      	b.n	80046ac <UART_SetConfig+0x28c>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a87      	ldr	r2, [pc, #540]	; (8004718 <UART_SetConfig+0x2f8>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d134      	bne.n	8004568 <UART_SetConfig+0x148>
 80044fe:	4b85      	ldr	r3, [pc, #532]	; (8004714 <UART_SetConfig+0x2f4>)
 8004500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004504:	f003 030c 	and.w	r3, r3, #12
 8004508:	2b0c      	cmp	r3, #12
 800450a:	d829      	bhi.n	8004560 <UART_SetConfig+0x140>
 800450c:	a201      	add	r2, pc, #4	; (adr r2, 8004514 <UART_SetConfig+0xf4>)
 800450e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004512:	bf00      	nop
 8004514:	08004549 	.word	0x08004549
 8004518:	08004561 	.word	0x08004561
 800451c:	08004561 	.word	0x08004561
 8004520:	08004561 	.word	0x08004561
 8004524:	08004555 	.word	0x08004555
 8004528:	08004561 	.word	0x08004561
 800452c:	08004561 	.word	0x08004561
 8004530:	08004561 	.word	0x08004561
 8004534:	0800454f 	.word	0x0800454f
 8004538:	08004561 	.word	0x08004561
 800453c:	08004561 	.word	0x08004561
 8004540:	08004561 	.word	0x08004561
 8004544:	0800455b 	.word	0x0800455b
 8004548:	2300      	movs	r3, #0
 800454a:	76fb      	strb	r3, [r7, #27]
 800454c:	e0ae      	b.n	80046ac <UART_SetConfig+0x28c>
 800454e:	2302      	movs	r3, #2
 8004550:	76fb      	strb	r3, [r7, #27]
 8004552:	e0ab      	b.n	80046ac <UART_SetConfig+0x28c>
 8004554:	2304      	movs	r3, #4
 8004556:	76fb      	strb	r3, [r7, #27]
 8004558:	e0a8      	b.n	80046ac <UART_SetConfig+0x28c>
 800455a:	2308      	movs	r3, #8
 800455c:	76fb      	strb	r3, [r7, #27]
 800455e:	e0a5      	b.n	80046ac <UART_SetConfig+0x28c>
 8004560:	2310      	movs	r3, #16
 8004562:	76fb      	strb	r3, [r7, #27]
 8004564:	bf00      	nop
 8004566:	e0a1      	b.n	80046ac <UART_SetConfig+0x28c>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a6b      	ldr	r2, [pc, #428]	; (800471c <UART_SetConfig+0x2fc>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d120      	bne.n	80045b4 <UART_SetConfig+0x194>
 8004572:	4b68      	ldr	r3, [pc, #416]	; (8004714 <UART_SetConfig+0x2f4>)
 8004574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004578:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800457c:	2b10      	cmp	r3, #16
 800457e:	d00f      	beq.n	80045a0 <UART_SetConfig+0x180>
 8004580:	2b10      	cmp	r3, #16
 8004582:	d802      	bhi.n	800458a <UART_SetConfig+0x16a>
 8004584:	2b00      	cmp	r3, #0
 8004586:	d005      	beq.n	8004594 <UART_SetConfig+0x174>
 8004588:	e010      	b.n	80045ac <UART_SetConfig+0x18c>
 800458a:	2b20      	cmp	r3, #32
 800458c:	d005      	beq.n	800459a <UART_SetConfig+0x17a>
 800458e:	2b30      	cmp	r3, #48	; 0x30
 8004590:	d009      	beq.n	80045a6 <UART_SetConfig+0x186>
 8004592:	e00b      	b.n	80045ac <UART_SetConfig+0x18c>
 8004594:	2300      	movs	r3, #0
 8004596:	76fb      	strb	r3, [r7, #27]
 8004598:	e088      	b.n	80046ac <UART_SetConfig+0x28c>
 800459a:	2302      	movs	r3, #2
 800459c:	76fb      	strb	r3, [r7, #27]
 800459e:	e085      	b.n	80046ac <UART_SetConfig+0x28c>
 80045a0:	2304      	movs	r3, #4
 80045a2:	76fb      	strb	r3, [r7, #27]
 80045a4:	e082      	b.n	80046ac <UART_SetConfig+0x28c>
 80045a6:	2308      	movs	r3, #8
 80045a8:	76fb      	strb	r3, [r7, #27]
 80045aa:	e07f      	b.n	80046ac <UART_SetConfig+0x28c>
 80045ac:	2310      	movs	r3, #16
 80045ae:	76fb      	strb	r3, [r7, #27]
 80045b0:	bf00      	nop
 80045b2:	e07b      	b.n	80046ac <UART_SetConfig+0x28c>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a59      	ldr	r2, [pc, #356]	; (8004720 <UART_SetConfig+0x300>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d120      	bne.n	8004600 <UART_SetConfig+0x1e0>
 80045be:	4b55      	ldr	r3, [pc, #340]	; (8004714 <UART_SetConfig+0x2f4>)
 80045c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80045c8:	2b40      	cmp	r3, #64	; 0x40
 80045ca:	d00f      	beq.n	80045ec <UART_SetConfig+0x1cc>
 80045cc:	2b40      	cmp	r3, #64	; 0x40
 80045ce:	d802      	bhi.n	80045d6 <UART_SetConfig+0x1b6>
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d005      	beq.n	80045e0 <UART_SetConfig+0x1c0>
 80045d4:	e010      	b.n	80045f8 <UART_SetConfig+0x1d8>
 80045d6:	2b80      	cmp	r3, #128	; 0x80
 80045d8:	d005      	beq.n	80045e6 <UART_SetConfig+0x1c6>
 80045da:	2bc0      	cmp	r3, #192	; 0xc0
 80045dc:	d009      	beq.n	80045f2 <UART_SetConfig+0x1d2>
 80045de:	e00b      	b.n	80045f8 <UART_SetConfig+0x1d8>
 80045e0:	2300      	movs	r3, #0
 80045e2:	76fb      	strb	r3, [r7, #27]
 80045e4:	e062      	b.n	80046ac <UART_SetConfig+0x28c>
 80045e6:	2302      	movs	r3, #2
 80045e8:	76fb      	strb	r3, [r7, #27]
 80045ea:	e05f      	b.n	80046ac <UART_SetConfig+0x28c>
 80045ec:	2304      	movs	r3, #4
 80045ee:	76fb      	strb	r3, [r7, #27]
 80045f0:	e05c      	b.n	80046ac <UART_SetConfig+0x28c>
 80045f2:	2308      	movs	r3, #8
 80045f4:	76fb      	strb	r3, [r7, #27]
 80045f6:	e059      	b.n	80046ac <UART_SetConfig+0x28c>
 80045f8:	2310      	movs	r3, #16
 80045fa:	76fb      	strb	r3, [r7, #27]
 80045fc:	bf00      	nop
 80045fe:	e055      	b.n	80046ac <UART_SetConfig+0x28c>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a47      	ldr	r2, [pc, #284]	; (8004724 <UART_SetConfig+0x304>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d124      	bne.n	8004654 <UART_SetConfig+0x234>
 800460a:	4b42      	ldr	r3, [pc, #264]	; (8004714 <UART_SetConfig+0x2f4>)
 800460c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004610:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004614:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004618:	d012      	beq.n	8004640 <UART_SetConfig+0x220>
 800461a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800461e:	d802      	bhi.n	8004626 <UART_SetConfig+0x206>
 8004620:	2b00      	cmp	r3, #0
 8004622:	d007      	beq.n	8004634 <UART_SetConfig+0x214>
 8004624:	e012      	b.n	800464c <UART_SetConfig+0x22c>
 8004626:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800462a:	d006      	beq.n	800463a <UART_SetConfig+0x21a>
 800462c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004630:	d009      	beq.n	8004646 <UART_SetConfig+0x226>
 8004632:	e00b      	b.n	800464c <UART_SetConfig+0x22c>
 8004634:	2300      	movs	r3, #0
 8004636:	76fb      	strb	r3, [r7, #27]
 8004638:	e038      	b.n	80046ac <UART_SetConfig+0x28c>
 800463a:	2302      	movs	r3, #2
 800463c:	76fb      	strb	r3, [r7, #27]
 800463e:	e035      	b.n	80046ac <UART_SetConfig+0x28c>
 8004640:	2304      	movs	r3, #4
 8004642:	76fb      	strb	r3, [r7, #27]
 8004644:	e032      	b.n	80046ac <UART_SetConfig+0x28c>
 8004646:	2308      	movs	r3, #8
 8004648:	76fb      	strb	r3, [r7, #27]
 800464a:	e02f      	b.n	80046ac <UART_SetConfig+0x28c>
 800464c:	2310      	movs	r3, #16
 800464e:	76fb      	strb	r3, [r7, #27]
 8004650:	bf00      	nop
 8004652:	e02b      	b.n	80046ac <UART_SetConfig+0x28c>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a2c      	ldr	r2, [pc, #176]	; (800470c <UART_SetConfig+0x2ec>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d124      	bne.n	80046a8 <UART_SetConfig+0x288>
 800465e:	4b2d      	ldr	r3, [pc, #180]	; (8004714 <UART_SetConfig+0x2f4>)
 8004660:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004664:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004668:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800466c:	d012      	beq.n	8004694 <UART_SetConfig+0x274>
 800466e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004672:	d802      	bhi.n	800467a <UART_SetConfig+0x25a>
 8004674:	2b00      	cmp	r3, #0
 8004676:	d007      	beq.n	8004688 <UART_SetConfig+0x268>
 8004678:	e012      	b.n	80046a0 <UART_SetConfig+0x280>
 800467a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800467e:	d006      	beq.n	800468e <UART_SetConfig+0x26e>
 8004680:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004684:	d009      	beq.n	800469a <UART_SetConfig+0x27a>
 8004686:	e00b      	b.n	80046a0 <UART_SetConfig+0x280>
 8004688:	2300      	movs	r3, #0
 800468a:	76fb      	strb	r3, [r7, #27]
 800468c:	e00e      	b.n	80046ac <UART_SetConfig+0x28c>
 800468e:	2302      	movs	r3, #2
 8004690:	76fb      	strb	r3, [r7, #27]
 8004692:	e00b      	b.n	80046ac <UART_SetConfig+0x28c>
 8004694:	2304      	movs	r3, #4
 8004696:	76fb      	strb	r3, [r7, #27]
 8004698:	e008      	b.n	80046ac <UART_SetConfig+0x28c>
 800469a:	2308      	movs	r3, #8
 800469c:	76fb      	strb	r3, [r7, #27]
 800469e:	e005      	b.n	80046ac <UART_SetConfig+0x28c>
 80046a0:	2310      	movs	r3, #16
 80046a2:	76fb      	strb	r3, [r7, #27]
 80046a4:	bf00      	nop
 80046a6:	e001      	b.n	80046ac <UART_SetConfig+0x28c>
 80046a8:	2310      	movs	r3, #16
 80046aa:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a16      	ldr	r2, [pc, #88]	; (800470c <UART_SetConfig+0x2ec>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	f040 80fa 	bne.w	80048ac <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80046b8:	7efb      	ldrb	r3, [r7, #27]
 80046ba:	2b08      	cmp	r3, #8
 80046bc:	d836      	bhi.n	800472c <UART_SetConfig+0x30c>
 80046be:	a201      	add	r2, pc, #4	; (adr r2, 80046c4 <UART_SetConfig+0x2a4>)
 80046c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c4:	080046e9 	.word	0x080046e9
 80046c8:	0800472d 	.word	0x0800472d
 80046cc:	080046f1 	.word	0x080046f1
 80046d0:	0800472d 	.word	0x0800472d
 80046d4:	080046f7 	.word	0x080046f7
 80046d8:	0800472d 	.word	0x0800472d
 80046dc:	0800472d 	.word	0x0800472d
 80046e0:	0800472d 	.word	0x0800472d
 80046e4:	080046ff 	.word	0x080046ff
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80046e8:	f7fe ffb0 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 80046ec:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80046ee:	e020      	b.n	8004732 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80046f0:	4b0d      	ldr	r3, [pc, #52]	; (8004728 <UART_SetConfig+0x308>)
 80046f2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80046f4:	e01d      	b.n	8004732 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80046f6:	f7fe ff13 	bl	8003520 <HAL_RCC_GetSysClockFreq>
 80046fa:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80046fc:	e019      	b.n	8004732 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80046fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004702:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004704:	e015      	b.n	8004732 <UART_SetConfig+0x312>
 8004706:	bf00      	nop
 8004708:	efff69f3 	.word	0xefff69f3
 800470c:	40008000 	.word	0x40008000
 8004710:	40013800 	.word	0x40013800
 8004714:	40021000 	.word	0x40021000
 8004718:	40004400 	.word	0x40004400
 800471c:	40004800 	.word	0x40004800
 8004720:	40004c00 	.word	0x40004c00
 8004724:	40005000 	.word	0x40005000
 8004728:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	74fb      	strb	r3, [r7, #19]
        break;
 8004730:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 81ac 	beq.w	8004a92 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	4613      	mov	r3, r2
 8004740:	005b      	lsls	r3, r3, #1
 8004742:	4413      	add	r3, r2
 8004744:	68fa      	ldr	r2, [r7, #12]
 8004746:	429a      	cmp	r2, r3
 8004748:	d305      	bcc.n	8004756 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	429a      	cmp	r2, r3
 8004754:	d902      	bls.n	800475c <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	74fb      	strb	r3, [r7, #19]
 800475a:	e19a      	b.n	8004a92 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 800475c:	7efb      	ldrb	r3, [r7, #27]
 800475e:	2b08      	cmp	r3, #8
 8004760:	f200 8091 	bhi.w	8004886 <UART_SetConfig+0x466>
 8004764:	a201      	add	r2, pc, #4	; (adr r2, 800476c <UART_SetConfig+0x34c>)
 8004766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476a:	bf00      	nop
 800476c:	08004791 	.word	0x08004791
 8004770:	08004887 	.word	0x08004887
 8004774:	080047dd 	.word	0x080047dd
 8004778:	08004887 	.word	0x08004887
 800477c:	08004811 	.word	0x08004811
 8004780:	08004887 	.word	0x08004887
 8004784:	08004887 	.word	0x08004887
 8004788:	08004887 	.word	0x08004887
 800478c:	0800485d 	.word	0x0800485d
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004790:	f7fe ff5c 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 8004794:	4603      	mov	r3, r0
 8004796:	4619      	mov	r1, r3
 8004798:	f04f 0200 	mov.w	r2, #0
 800479c:	f04f 0300 	mov.w	r3, #0
 80047a0:	f04f 0400 	mov.w	r4, #0
 80047a4:	0214      	lsls	r4, r2, #8
 80047a6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80047aa:	020b      	lsls	r3, r1, #8
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6852      	ldr	r2, [r2, #4]
 80047b0:	0852      	lsrs	r2, r2, #1
 80047b2:	4611      	mov	r1, r2
 80047b4:	f04f 0200 	mov.w	r2, #0
 80047b8:	eb13 0b01 	adds.w	fp, r3, r1
 80047bc:	eb44 0c02 	adc.w	ip, r4, r2
 80047c0:	4658      	mov	r0, fp
 80047c2:	4661      	mov	r1, ip
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f04f 0400 	mov.w	r4, #0
 80047cc:	461a      	mov	r2, r3
 80047ce:	4623      	mov	r3, r4
 80047d0:	f7fc f9da 	bl	8000b88 <__aeabi_uldivmod>
 80047d4:	4603      	mov	r3, r0
 80047d6:	460c      	mov	r4, r1
 80047d8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80047da:	e057      	b.n	800488c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	085b      	lsrs	r3, r3, #1
 80047e2:	f04f 0400 	mov.w	r4, #0
 80047e6:	49b1      	ldr	r1, [pc, #708]	; (8004aac <UART_SetConfig+0x68c>)
 80047e8:	f04f 0200 	mov.w	r2, #0
 80047ec:	eb13 0b01 	adds.w	fp, r3, r1
 80047f0:	eb44 0c02 	adc.w	ip, r4, r2
 80047f4:	4658      	mov	r0, fp
 80047f6:	4661      	mov	r1, ip
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f04f 0400 	mov.w	r4, #0
 8004800:	461a      	mov	r2, r3
 8004802:	4623      	mov	r3, r4
 8004804:	f7fc f9c0 	bl	8000b88 <__aeabi_uldivmod>
 8004808:	4603      	mov	r3, r0
 800480a:	460c      	mov	r4, r1
 800480c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800480e:	e03d      	b.n	800488c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004810:	f7fe fe86 	bl	8003520 <HAL_RCC_GetSysClockFreq>
 8004814:	4603      	mov	r3, r0
 8004816:	4619      	mov	r1, r3
 8004818:	f04f 0200 	mov.w	r2, #0
 800481c:	f04f 0300 	mov.w	r3, #0
 8004820:	f04f 0400 	mov.w	r4, #0
 8004824:	0214      	lsls	r4, r2, #8
 8004826:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800482a:	020b      	lsls	r3, r1, #8
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6852      	ldr	r2, [r2, #4]
 8004830:	0852      	lsrs	r2, r2, #1
 8004832:	4611      	mov	r1, r2
 8004834:	f04f 0200 	mov.w	r2, #0
 8004838:	eb13 0b01 	adds.w	fp, r3, r1
 800483c:	eb44 0c02 	adc.w	ip, r4, r2
 8004840:	4658      	mov	r0, fp
 8004842:	4661      	mov	r1, ip
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f04f 0400 	mov.w	r4, #0
 800484c:	461a      	mov	r2, r3
 800484e:	4623      	mov	r3, r4
 8004850:	f7fc f99a 	bl	8000b88 <__aeabi_uldivmod>
 8004854:	4603      	mov	r3, r0
 8004856:	460c      	mov	r4, r1
 8004858:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800485a:	e017      	b.n	800488c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	085b      	lsrs	r3, r3, #1
 8004862:	f04f 0400 	mov.w	r4, #0
 8004866:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800486a:	f144 0100 	adc.w	r1, r4, #0
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f04f 0400 	mov.w	r4, #0
 8004876:	461a      	mov	r2, r3
 8004878:	4623      	mov	r3, r4
 800487a:	f7fc f985 	bl	8000b88 <__aeabi_uldivmod>
 800487e:	4603      	mov	r3, r0
 8004880:	460c      	mov	r4, r1
 8004882:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004884:	e002      	b.n	800488c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	74fb      	strb	r3, [r7, #19]
            break;
 800488a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004892:	d308      	bcc.n	80048a6 <UART_SetConfig+0x486>
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800489a:	d204      	bcs.n	80048a6 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	60da      	str	r2, [r3, #12]
 80048a4:	e0f5      	b.n	8004a92 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	74fb      	strb	r3, [r7, #19]
 80048aa:	e0f2      	b.n	8004a92 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048b4:	d17f      	bne.n	80049b6 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 80048b6:	7efb      	ldrb	r3, [r7, #27]
 80048b8:	2b08      	cmp	r3, #8
 80048ba:	d85c      	bhi.n	8004976 <UART_SetConfig+0x556>
 80048bc:	a201      	add	r2, pc, #4	; (adr r2, 80048c4 <UART_SetConfig+0x4a4>)
 80048be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c2:	bf00      	nop
 80048c4:	080048e9 	.word	0x080048e9
 80048c8:	08004907 	.word	0x08004907
 80048cc:	08004925 	.word	0x08004925
 80048d0:	08004977 	.word	0x08004977
 80048d4:	08004941 	.word	0x08004941
 80048d8:	08004977 	.word	0x08004977
 80048dc:	08004977 	.word	0x08004977
 80048e0:	08004977 	.word	0x08004977
 80048e4:	0800495f 	.word	0x0800495f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80048e8:	f7fe feb0 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 80048ec:	4603      	mov	r3, r0
 80048ee:	005a      	lsls	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	085b      	lsrs	r3, r3, #1
 80048f6:	441a      	add	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004900:	b29b      	uxth	r3, r3
 8004902:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004904:	e03a      	b.n	800497c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004906:	f7fe feb7 	bl	8003678 <HAL_RCC_GetPCLK2Freq>
 800490a:	4603      	mov	r3, r0
 800490c:	005a      	lsls	r2, r3, #1
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	085b      	lsrs	r3, r3, #1
 8004914:	441a      	add	r2, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	fbb2 f3f3 	udiv	r3, r2, r3
 800491e:	b29b      	uxth	r3, r3
 8004920:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004922:	e02b      	b.n	800497c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	085b      	lsrs	r3, r3, #1
 800492a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800492e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	6852      	ldr	r2, [r2, #4]
 8004936:	fbb3 f3f2 	udiv	r3, r3, r2
 800493a:	b29b      	uxth	r3, r3
 800493c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800493e:	e01d      	b.n	800497c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004940:	f7fe fdee 	bl	8003520 <HAL_RCC_GetSysClockFreq>
 8004944:	4603      	mov	r3, r0
 8004946:	005a      	lsls	r2, r3, #1
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	085b      	lsrs	r3, r3, #1
 800494e:	441a      	add	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	fbb2 f3f3 	udiv	r3, r2, r3
 8004958:	b29b      	uxth	r3, r3
 800495a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800495c:	e00e      	b.n	800497c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	085b      	lsrs	r3, r3, #1
 8004964:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004970:	b29b      	uxth	r3, r3
 8004972:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004974:	e002      	b.n	800497c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	74fb      	strb	r3, [r7, #19]
        break;
 800497a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	2b0f      	cmp	r3, #15
 8004980:	d916      	bls.n	80049b0 <UART_SetConfig+0x590>
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004988:	d212      	bcs.n	80049b0 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	b29b      	uxth	r3, r3
 800498e:	f023 030f 	bic.w	r3, r3, #15
 8004992:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	085b      	lsrs	r3, r3, #1
 8004998:	b29b      	uxth	r3, r3
 800499a:	f003 0307 	and.w	r3, r3, #7
 800499e:	b29a      	uxth	r2, r3
 80049a0:	897b      	ldrh	r3, [r7, #10]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	897a      	ldrh	r2, [r7, #10]
 80049ac:	60da      	str	r2, [r3, #12]
 80049ae:	e070      	b.n	8004a92 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	74fb      	strb	r3, [r7, #19]
 80049b4:	e06d      	b.n	8004a92 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 80049b6:	7efb      	ldrb	r3, [r7, #27]
 80049b8:	2b08      	cmp	r3, #8
 80049ba:	d859      	bhi.n	8004a70 <UART_SetConfig+0x650>
 80049bc:	a201      	add	r2, pc, #4	; (adr r2, 80049c4 <UART_SetConfig+0x5a4>)
 80049be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049c2:	bf00      	nop
 80049c4:	080049e9 	.word	0x080049e9
 80049c8:	08004a05 	.word	0x08004a05
 80049cc:	08004a21 	.word	0x08004a21
 80049d0:	08004a71 	.word	0x08004a71
 80049d4:	08004a3d 	.word	0x08004a3d
 80049d8:	08004a71 	.word	0x08004a71
 80049dc:	08004a71 	.word	0x08004a71
 80049e0:	08004a71 	.word	0x08004a71
 80049e4:	08004a59 	.word	0x08004a59
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80049e8:	f7fe fe30 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 80049ec:	4602      	mov	r2, r0
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	085b      	lsrs	r3, r3, #1
 80049f4:	441a      	add	r2, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004a02:	e038      	b.n	8004a76 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004a04:	f7fe fe38 	bl	8003678 <HAL_RCC_GetPCLK2Freq>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	085b      	lsrs	r3, r3, #1
 8004a10:	441a      	add	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004a1e:	e02a      	b.n	8004a76 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	085b      	lsrs	r3, r3, #1
 8004a26:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004a2a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	6852      	ldr	r2, [r2, #4]
 8004a32:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004a3a:	e01c      	b.n	8004a76 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004a3c:	f7fe fd70 	bl	8003520 <HAL_RCC_GetSysClockFreq>
 8004a40:	4602      	mov	r2, r0
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	085b      	lsrs	r3, r3, #1
 8004a48:	441a      	add	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004a56:	e00e      	b.n	8004a76 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	085b      	lsrs	r3, r3, #1
 8004a5e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004a6e:	e002      	b.n	8004a76 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	74fb      	strb	r3, [r7, #19]
        break;
 8004a74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	2b0f      	cmp	r3, #15
 8004a7a:	d908      	bls.n	8004a8e <UART_SetConfig+0x66e>
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a82:	d204      	bcs.n	8004a8e <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	60da      	str	r2, [r3, #12]
 8004a8c:	e001      	b.n	8004a92 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004a9e:	7cfb      	ldrb	r3, [r7, #19]
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3720      	adds	r7, #32
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8004aaa:	bf00      	nop
 8004aac:	f4240000 	.word	0xf4240000

08004ab0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00a      	beq.n	8004ada <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00a      	beq.n	8004afc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	430a      	orrs	r2, r1
 8004afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	f003 0304 	and.w	r3, r3, #4
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00a      	beq.n	8004b1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b22:	f003 0308 	and.w	r3, r3, #8
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00a      	beq.n	8004b40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d00a      	beq.n	8004b62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	430a      	orrs	r2, r1
 8004b60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b66:	f003 0320 	and.w	r3, r3, #32
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00a      	beq.n	8004b84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d01a      	beq.n	8004bc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004baa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bae:	d10a      	bne.n	8004bc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00a      	beq.n	8004be8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	430a      	orrs	r2, r1
 8004be6:	605a      	str	r2, [r3, #4]
  }
}
 8004be8:	bf00      	nop
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b086      	sub	sp, #24
 8004bf8:	af02      	add	r7, sp, #8
 8004bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004c02:	f7fc f9a5 	bl	8000f50 <HAL_GetTick>
 8004c06:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0308 	and.w	r3, r3, #8
 8004c12:	2b08      	cmp	r3, #8
 8004c14:	d10e      	bne.n	8004c34 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c16:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c1a:	9300      	str	r3, [sp, #0]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 f82a 	bl	8004c7e <UART_WaitOnFlagUntilTimeout>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e020      	b.n	8004c76 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0304 	and.w	r3, r3, #4
 8004c3e:	2b04      	cmp	r3, #4
 8004c40:	d10e      	bne.n	8004c60 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c42:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 f814 	bl	8004c7e <UART_WaitOnFlagUntilTimeout>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d001      	beq.n	8004c60 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e00a      	b.n	8004c76 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2220      	movs	r2, #32
 8004c64:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3710      	adds	r7, #16
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b084      	sub	sp, #16
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	60f8      	str	r0, [r7, #12]
 8004c86:	60b9      	str	r1, [r7, #8]
 8004c88:	603b      	str	r3, [r7, #0]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c8e:	e02a      	b.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c90:	69bb      	ldr	r3, [r7, #24]
 8004c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c96:	d026      	beq.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c98:	f7fc f95a 	bl	8000f50 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	69ba      	ldr	r2, [r7, #24]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d302      	bcc.n	8004cae <UART_WaitOnFlagUntilTimeout+0x30>
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d11b      	bne.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004cbc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	689a      	ldr	r2, [r3, #8]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f022 0201 	bic.w	r2, r2, #1
 8004ccc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e00f      	b.n	8004d06 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	69da      	ldr	r2, [r3, #28]
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	68ba      	ldr	r2, [r7, #8]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	bf0c      	ite	eq
 8004cf6:	2301      	moveq	r3, #1
 8004cf8:	2300      	movne	r3, #0
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	79fb      	ldrb	r3, [r7, #7]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d0c5      	beq.n	8004c90 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
	...

08004d10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004d10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d14:	ed2d 8b02 	vpush	{d8}
 8004d18:	b0a8      	sub	sp, #160	; 0xa0
 8004d1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004d1c:	f7fc f8b4 	bl	8000e88 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 8004d20:	f000 fcc8 	bl	80056b4 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004d24:	f000 f9ce 	bl	80050c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004d28:	f000 fb8e 	bl	8005448 <MX_GPIO_Init>
  MX_LCD_Init();
 8004d2c:	f000 fb24 	bl	8005378 <MX_LCD_Init>
  MX_ADC1_Init();
 8004d30:	f000 fa48 	bl	80051c4 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8004d34:	f000 fb58 	bl	80053e8 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8004d38:	f000 faba 	bl	80052b0 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_DisplayString("Hello");
 8004d3c:	48ce      	ldr	r0, [pc, #824]	; (8005078 <main+0x368>)
 8004d3e:	f000 fcf3 	bl	8005728 <BSP_LCD_GLASS_DisplayString>
  RetargetInit(&huart2);
 8004d42:	48ce      	ldr	r0, [pc, #824]	; (800507c <main+0x36c>)
 8004d44:	f000 fbf0 	bl	8005528 <RetargetInit>

  //HAL_UART_Receive_IT(&huart4, &data, 1); //HAL_UART_Receive_IT(UART handle, data buffer address, amount of data (bytes = 8 bits))
  //HAL_UART_Transmit_IT(&huart4, &data, 1); //HAL_UART_Receive_IT(UART handle, data buffer address, amount of data (bytes = 8 bits))

  int i = 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  //HAL_UART_Receive_IT(&huart4, rbuf, 1);
  //printf("%s", dataRx);
  //HAL_UART_Receive(&huart4, dataRx, 7, 10000);
  //HAL_UART_Transmit(&huart4, dataTx, 7, 100);

  int flag = 1;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  printf("\r\nPlease work: uart2 to serial terminal\r\n");
 8004d54:	48ca      	ldr	r0, [pc, #808]	; (8005080 <main+0x370>)
 8004d56:	f001 fdb1 	bl	80068bc <puts>
  printf("rbuf[0]=%d\r\n", rbuf[0]);
 8004d5a:	4bca      	ldr	r3, [pc, #808]	; (8005084 <main+0x374>)
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	4619      	mov	r1, r3
 8004d60:	48c9      	ldr	r0, [pc, #804]	; (8005088 <main+0x378>)
 8004d62:	f001 fd37 	bl	80067d4 <iprintf>
  //
  //

  //Thermopile/Thermistor data parameters

  uint32_t beta = 3955; //Kelvin
 8004d66:	f640 7373 	movw	r3, #3955	; 0xf73
 8004d6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  uint32_t R25 = 118500;   //ohms
 8004d6e:	4bc7      	ldr	r3, [pc, #796]	; (800508c <main+0x37c>)
 8004d70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t T25 = 25;    //celsius
 8004d74:	2319      	movs	r3, #25
 8004d76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t Rsen;         //resistance calculated from adc thermistor input
  uint32_t R1 = 100000;
 8004d7a:	4bc5      	ldr	r3, [pc, #788]	; (8005090 <main+0x380>)
 8004d7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t Tsen;         //temperature to be found; celsius
  uint32_t thermistorV; //mV
  uint32_t thermopileV_raw; //mV
  uint32_t thermopileV; //mV * 1000
  uint32_t s = 9;      //sensitivity conversion factor (x 10)
 8004d80:	2309      	movs	r3, #9
 8004d82:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t ee = 99;   //emissivity of object (x 100)
 8004d86:	2363      	movs	r3, #99	; 0x63
 8004d88:	67fb      	str	r3, [r7, #124]	; 0x7c
  //uint32_t dirac = 2;   //correction for filter transmission
  uint32_t Tobj;
  uint32_t factor = 560; //factor for temperature scaling
 8004d8a:	f44f 730c 	mov.w	r3, #560	; 0x230
 8004d8e:	67bb      	str	r3, [r7, #120]	; 0x78
  char msg2[9];

  //set data table values test parameters
  //LUT = Look Up Table
  //values are in mV * 1000 (indexes 1, 2 for rows)
  int LUT [2][9] = {
 8004d90:	4ac0      	ldr	r2, [pc, #768]	; (8005094 <main+0x384>)
 8004d92:	463b      	mov	r3, r7
 8004d94:	4611      	mov	r1, r2
 8004d96:	2248      	movs	r2, #72	; 0x48
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f001 fc5f 	bl	800665c <memcpy>

    /* USER CODE BEGIN 3 */

	// ADC STUFF
	//Thermopile
	HAL_ADC_Start(&hadc1);
 8004d9e:	48be      	ldr	r0, [pc, #760]	; (8005098 <main+0x388>)
 8004da0:	f7fc fc2e 	bl	8001600 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8004da4:	f04f 31ff 	mov.w	r1, #4294967295
 8004da8:	48bb      	ldr	r0, [pc, #748]	; (8005098 <main+0x388>)
 8004daa:	f7fc fce3 	bl	8001774 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 8004dae:	48ba      	ldr	r0, [pc, #744]	; (8005098 <main+0x388>)
 8004db0:	f7fc fdb0 	bl	8001914 <HAL_ADC_GetValue>
 8004db4:	4603      	mov	r3, r0
 8004db6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

	//Thermistor
	HAL_ADC_Start(&hadc2);
 8004dba:	48b8      	ldr	r0, [pc, #736]	; (800509c <main+0x38c>)
 8004dbc:	f7fc fc20 	bl	8001600 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8004dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8004dc4:	48b5      	ldr	r0, [pc, #724]	; (800509c <main+0x38c>)
 8004dc6:	f7fc fcd5 	bl	8001774 <HAL_ADC_PollForConversion>
	raw2 = HAL_ADC_GetValue(&hadc2);
 8004dca:	48b4      	ldr	r0, [pc, #720]	; (800509c <main+0x38c>)
 8004dcc:	f7fc fda2 	bl	8001914 <HAL_ADC_GetValue>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74

	//Ambient temperature and resistance
	thermistorV = (raw2 * 3300) / 4095; // mv
 8004dd6:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8004dda:	f640 42e4 	movw	r2, #3300	; 0xce4
 8004dde:	fb02 f303 	mul.w	r3, r2, r3
 8004de2:	4aaf      	ldr	r2, [pc, #700]	; (80050a0 <main+0x390>)
 8004de4:	fb82 1203 	smull	r1, r2, r2, r3
 8004de8:	441a      	add	r2, r3
 8004dea:	12d2      	asrs	r2, r2, #11
 8004dec:	17db      	asrs	r3, r3, #31
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	673b      	str	r3, [r7, #112]	; 0x70
	Rsen = (thermistorV * R1) / (3300 - thermistorV); // ohms; equation is voltage division
 8004df2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004df4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004df8:	fb02 f203 	mul.w	r2, r2, r3
 8004dfc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004dfe:	f5c3 634e 	rsb	r3, r3, #3296	; 0xce0
 8004e02:	3304      	adds	r3, #4
 8004e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e08:	66fb      	str	r3, [r7, #108]	; 0x6c
	Tsen = ((beta * (T25 + 273)) / (log(Rsen) - log(R25))) / ((273 + T25) + (beta / (log(Rsen) - log(R25)))) - 273;
 8004e0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e0e:	f203 1311 	addw	r3, r3, #273	; 0x111
 8004e12:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8004e16:	fb02 f303 	mul.w	r3, r2, r3
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7fb fb6a 	bl	80004f4 <__aeabi_ui2d>
 8004e20:	4604      	mov	r4, r0
 8004e22:	460d      	mov	r5, r1
 8004e24:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004e26:	f7fb fb65 	bl	80004f4 <__aeabi_ui2d>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	ec43 2b10 	vmov	d0, r2, r3
 8004e32:	f002 fdd7 	bl	80079e4 <log>
 8004e36:	ec59 8b10 	vmov	r8, r9, d0
 8004e3a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8004e3e:	f7fb fb59 	bl	80004f4 <__aeabi_ui2d>
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	ec43 2b10 	vmov	d0, r2, r3
 8004e4a:	f002 fdcb 	bl	80079e4 <log>
 8004e4e:	ec53 2b10 	vmov	r2, r3, d0
 8004e52:	4640      	mov	r0, r8
 8004e54:	4649      	mov	r1, r9
 8004e56:	f7fb fa0f 	bl	8000278 <__aeabi_dsub>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	4620      	mov	r0, r4
 8004e60:	4629      	mov	r1, r5
 8004e62:	f7fb fceb 	bl	800083c <__aeabi_ddiv>
 8004e66:	4603      	mov	r3, r0
 8004e68:	460c      	mov	r4, r1
 8004e6a:	4625      	mov	r5, r4
 8004e6c:	461c      	mov	r4, r3
 8004e6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e72:	f203 1311 	addw	r3, r3, #273	; 0x111
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fb fb3c 	bl	80004f4 <__aeabi_ui2d>
 8004e7c:	4680      	mov	r8, r0
 8004e7e:	4689      	mov	r9, r1
 8004e80:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8004e84:	f7fb fb36 	bl	80004f4 <__aeabi_ui2d>
 8004e88:	4682      	mov	sl, r0
 8004e8a:	468b      	mov	fp, r1
 8004e8c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004e8e:	f7fb fb31 	bl	80004f4 <__aeabi_ui2d>
 8004e92:	4602      	mov	r2, r0
 8004e94:	460b      	mov	r3, r1
 8004e96:	ec43 2b10 	vmov	d0, r2, r3
 8004e9a:	f002 fda3 	bl	80079e4 <log>
 8004e9e:	eeb0 8a40 	vmov.f32	s16, s0
 8004ea2:	eef0 8a60 	vmov.f32	s17, s1
 8004ea6:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8004eaa:	f7fb fb23 	bl	80004f4 <__aeabi_ui2d>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	ec43 2b10 	vmov	d0, r2, r3
 8004eb6:	f002 fd95 	bl	80079e4 <log>
 8004eba:	ec53 2b10 	vmov	r2, r3, d0
 8004ebe:	ec51 0b18 	vmov	r0, r1, d8
 8004ec2:	f7fb f9d9 	bl	8000278 <__aeabi_dsub>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	460b      	mov	r3, r1
 8004eca:	4650      	mov	r0, sl
 8004ecc:	4659      	mov	r1, fp
 8004ece:	f7fb fcb5 	bl	800083c <__aeabi_ddiv>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	460b      	mov	r3, r1
 8004ed6:	4640      	mov	r0, r8
 8004ed8:	4649      	mov	r1, r9
 8004eda:	f7fb f9cf 	bl	800027c <__adddf3>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	4629      	mov	r1, r5
 8004ee6:	f7fb fca9 	bl	800083c <__aeabi_ddiv>
 8004eea:	4603      	mov	r3, r0
 8004eec:	460c      	mov	r4, r1
 8004eee:	4618      	mov	r0, r3
 8004ef0:	4621      	mov	r1, r4
 8004ef2:	a359      	add	r3, pc, #356	; (adr r3, 8005058 <main+0x348>)
 8004ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef8:	f7fb f9be 	bl	8000278 <__aeabi_dsub>
 8004efc:	4603      	mov	r3, r0
 8004efe:	460c      	mov	r4, r1
 8004f00:	4618      	mov	r0, r3
 8004f02:	4621      	mov	r1, r4
 8004f04:	f7fb fe20 	bl	8000b48 <__aeabi_d2uiz>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	66bb      	str	r3, [r7, #104]	; 0x68
	// this works same as line above:  Tsen = 1 / (float)((log(Rsen / (float)R25) / (float)beta) + (1 / (float)(273 + T25))) - 273;

	//Thermopile Voltage and Object Temperature
	thermopileV_raw = ((raw * 3300 / 4095)); // mv; ~580 mV offset when should be 0.0 mV
 8004f0c:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8004f10:	f640 42e4 	movw	r2, #3300	; 0xce4
 8004f14:	fb02 f303 	mul.w	r3, r2, r3
 8004f18:	4a61      	ldr	r2, [pc, #388]	; (80050a0 <main+0x390>)
 8004f1a:	fb82 1203 	smull	r1, r2, r2, r3
 8004f1e:	441a      	add	r2, r3
 8004f20:	12d2      	asrs	r2, r2, #11
 8004f22:	17db      	asrs	r3, r3, #31
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	667b      	str	r3, [r7, #100]	; 0x64
	if(thermopileV_raw < factor){  	//if - else logic prevents overflow and negative voltages which are unrealistic for our system
 8004f28:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d203      	bcs.n	8004f38 <main+0x228>
		thermopileV = 0;
 8004f30:	2300      	movs	r3, #0
 8004f32:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004f36:	e013      	b.n	8004f60 <main+0x250>
	}
	else {
		thermopileV = (thermopileV_raw - factor) / 2.9;  //mV * some scaling, 3.0 can change up or down to scale Tobj
 8004f38:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7fb fad8 	bl	80004f4 <__aeabi_ui2d>
 8004f44:	a346      	add	r3, pc, #280	; (adr r3, 8005060 <main+0x350>)
 8004f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4a:	f7fb fc77 	bl	800083c <__aeabi_ddiv>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	460c      	mov	r4, r1
 8004f52:	4618      	mov	r0, r3
 8004f54:	4621      	mov	r1, r4
 8004f56:	f7fb fdf7 	bl	8000b48 <__aeabi_d2uiz>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	}
	Tobj = pow(((thermopileV * 1000) / (s * ee)) + pow(Tsen, 4 - 2.49), 1.0f / (4 - 2.49));   //dirac constant (subtracted from 4) to be changed accordingly; bigger dirac = higher temperature
 8004f60:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004f68:	fb02 f203 	mul.w	r2, r2, r3
 8004f6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004f70:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004f72:	fb01 f303 	mul.w	r3, r1, r3
 8004f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7fb faba 	bl	80004f4 <__aeabi_ui2d>
 8004f80:	4604      	mov	r4, r0
 8004f82:	460d      	mov	r5, r1
 8004f84:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004f86:	f7fb fab5 	bl	80004f4 <__aeabi_ui2d>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	ed9f 1b36 	vldr	d1, [pc, #216]	; 8005068 <main+0x358>
 8004f92:	ec43 2b10 	vmov	d0, r2, r3
 8004f96:	f002 fda5 	bl	8007ae4 <pow>
 8004f9a:	ec53 2b10 	vmov	r2, r3, d0
 8004f9e:	4620      	mov	r0, r4
 8004fa0:	4629      	mov	r1, r5
 8004fa2:	f7fb f96b 	bl	800027c <__adddf3>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	460c      	mov	r4, r1
 8004faa:	ec44 3b17 	vmov	d7, r3, r4
 8004fae:	ed9f 1b30 	vldr	d1, [pc, #192]	; 8005070 <main+0x360>
 8004fb2:	eeb0 0a47 	vmov.f32	s0, s14
 8004fb6:	eef0 0a67 	vmov.f32	s1, s15
 8004fba:	f002 fd93 	bl	8007ae4 <pow>
 8004fbe:	ec54 3b10 	vmov	r3, r4, d0
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	4621      	mov	r1, r4
 8004fc6:	f7fb fdbf 	bl	8000b48 <__aeabi_d2uiz>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	663b      	str	r3, [r7, #96]	; 0x60




	//print to console/display
	delay_time = 2000;
 8004fce:	4b35      	ldr	r3, [pc, #212]	; (80050a4 <main+0x394>)
 8004fd0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004fd4:	801a      	strh	r2, [r3, #0]
	HAL_Delay(delay_time);
 8004fd6:	4b33      	ldr	r3, [pc, #204]	; (80050a4 <main+0x394>)
 8004fd8:	881b      	ldrh	r3, [r3, #0]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fb ffc4 	bl	8000f68 <HAL_Delay>
	printf("\r\nThermistor V in mV: %lu \r\n", (thermistorV));
 8004fe0:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004fe2:	4831      	ldr	r0, [pc, #196]	; (80050a8 <main+0x398>)
 8004fe4:	f001 fbf6 	bl	80067d4 <iprintf>
	printf("\r\nThermopile V in mV: %lu \r\n", thermopileV);      //determine how it is scaled/amplified from IC
 8004fe8:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8004fec:	482f      	ldr	r0, [pc, #188]	; (80050ac <main+0x39c>)
 8004fee:	f001 fbf1 	bl	80067d4 <iprintf>
	printf("\r\nThermistor R in ohms: %lu \r\n", (Rsen));
 8004ff2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004ff4:	482e      	ldr	r0, [pc, #184]	; (80050b0 <main+0x3a0>)
 8004ff6:	f001 fbed 	bl	80067d4 <iprintf>
	printf("\r\nAmbient temperature in Celsius: %hu \r\n", Tsen);
 8004ffa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004ffc:	482d      	ldr	r0, [pc, #180]	; (80050b4 <main+0x3a4>)
 8004ffe:	f001 fbe9 	bl	80067d4 <iprintf>
	printf("\r\nThermopile object temperature in Celsius: %hu \r\n", Tobj);
 8005002:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005004:	482c      	ldr	r0, [pc, #176]	; (80050b8 <main+0x3a8>)
 8005006:	f001 fbe5 	bl	80067d4 <iprintf>
	sprintf(msg, "%hu\r\n", raw);
 800500a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800500e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005012:	492a      	ldr	r1, [pc, #168]	; (80050bc <main+0x3ac>)
 8005014:	4618      	mov	r0, r3
 8005016:	f001 fd17 	bl	8006a48 <siprintf>
	sprintf(msg2, "%hu\r\n", raw2);
 800501a:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 800501e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005022:	4926      	ldr	r1, [pc, #152]	; (80050bc <main+0x3ac>)
 8005024:	4618      	mov	r0, r3
 8005026:	f001 fd0f 	bl	8006a48 <siprintf>
	BSP_LCD_GLASS_DisplayString(msg2);
 800502a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800502e:	4618      	mov	r0, r3
 8005030:	f000 fb7a 	bl	8005728 <BSP_LCD_GLASS_DisplayString>
	printf("...\r\n");
 8005034:	4822      	ldr	r0, [pc, #136]	; (80050c0 <main+0x3b0>)
 8005036:	f001 fc41 	bl	80068bc <puts>
	printf("...\r\n");
 800503a:	4821      	ldr	r0, [pc, #132]	; (80050c0 <main+0x3b0>)
 800503c:	f001 fc3e 	bl	80068bc <puts>
	printf("...\r\n");
 8005040:	481f      	ldr	r0, [pc, #124]	; (80050c0 <main+0x3b0>)
 8005042:	f001 fc3b 	bl	80068bc <puts>
	printf("...\r\n");
 8005046:	481e      	ldr	r0, [pc, #120]	; (80050c0 <main+0x3b0>)
 8005048:	f001 fc38 	bl	80068bc <puts>
	printf("...\r\n");
 800504c:	481c      	ldr	r0, [pc, #112]	; (80050c0 <main+0x3b0>)
 800504e:	f001 fc35 	bl	80068bc <puts>
	HAL_ADC_Start(&hadc1);
 8005052:	e6a4      	b.n	8004d9e <main+0x8e>
 8005054:	f3af 8000 	nop.w
 8005058:	00000000 	.word	0x00000000
 800505c:	40711000 	.word	0x40711000
 8005060:	33333333 	.word	0x33333333
 8005064:	40073333 	.word	0x40073333
 8005068:	c28f5c28 	.word	0xc28f5c28
 800506c:	3ff828f5 	.word	0x3ff828f5
 8005070:	6254c4aa 	.word	0x6254c4aa
 8005074:	3fe5312a 	.word	0x3fe5312a
 8005078:	08008f18 	.word	0x08008f18
 800507c:	200001bc 	.word	0x200001bc
 8005080:	08008f20 	.word	0x08008f20
 8005084:	2000010c 	.word	0x2000010c
 8005088:	08008f4c 	.word	0x08008f4c
 800508c:	0001cee4 	.word	0x0001cee4
 8005090:	000186a0 	.word	0x000186a0
 8005094:	0800902c 	.word	0x0800902c
 8005098:	20000118 	.word	0x20000118
 800509c:	200000a4 	.word	0x200000a4
 80050a0:	80080081 	.word	0x80080081
 80050a4:	2000017c 	.word	0x2000017c
 80050a8:	08008f5c 	.word	0x08008f5c
 80050ac:	08008f7c 	.word	0x08008f7c
 80050b0:	08008f9c 	.word	0x08008f9c
 80050b4:	08008fbc 	.word	0x08008fbc
 80050b8:	08008fe8 	.word	0x08008fe8
 80050bc:	0800901c 	.word	0x0800901c
 80050c0:	08009024 	.word	0x08009024

080050c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b0b8      	sub	sp, #224	; 0xe0
 80050c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80050ca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80050ce:	2244      	movs	r2, #68	; 0x44
 80050d0:	2100      	movs	r1, #0
 80050d2:	4618      	mov	r0, r3
 80050d4:	f001 facd 	bl	8006672 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80050d8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]
 80050e0:	605a      	str	r2, [r3, #4]
 80050e2:	609a      	str	r2, [r3, #8]
 80050e4:	60da      	str	r2, [r3, #12]
 80050e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80050e8:	463b      	mov	r3, r7
 80050ea:	2288      	movs	r2, #136	; 0x88
 80050ec:	2100      	movs	r1, #0
 80050ee:	4618      	mov	r0, r3
 80050f0:	f001 fabf 	bl	8006672 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80050f4:	2318      	movs	r3, #24
 80050f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80050fa:	2301      	movs	r3, #1
 80050fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005100:	2301      	movs	r3, #1
 8005102:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8005106:	2300      	movs	r3, #0
 8005108:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800510c:	2360      	movs	r3, #96	; 0x60
 800510e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8005112:	2300      	movs	r3, #0
 8005114:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005118:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800511c:	4618      	mov	r0, r3
 800511e:	f7fd fd6d 	bl	8002bfc <HAL_RCC_OscConfig>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d001      	beq.n	800512c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8005128:	f000 f9f6 	bl	8005518 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800512c:	230f      	movs	r3, #15
 800512e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8005132:	2300      	movs	r3, #0
 8005134:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005138:	2300      	movs	r3, #0
 800513a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800513e:	2300      	movs	r3, #0
 8005140:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005144:	2300      	movs	r3, #0
 8005146:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800514a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800514e:	2100      	movs	r1, #0
 8005150:	4618      	mov	r0, r3
 8005152:	f7fe f903 	bl	800335c <HAL_RCC_ClockConfig>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d001      	beq.n	8005160 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800515c:	f000 f9dc 	bl	8005518 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8005160:	4b17      	ldr	r3, [pc, #92]	; (80051c0 <SystemClock_Config+0xfc>)
 8005162:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005164:	2300      	movs	r3, #0
 8005166:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8005168:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800516c:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800516e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005172:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8005176:	2301      	movs	r3, #1
 8005178:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800517a:	2301      	movs	r3, #1
 800517c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800517e:	2310      	movs	r3, #16
 8005180:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8005182:	2307      	movs	r3, #7
 8005184:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8005186:	2302      	movs	r3, #2
 8005188:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800518a:	2302      	movs	r3, #2
 800518c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800518e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005192:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005194:	463b      	mov	r3, r7
 8005196:	4618      	mov	r0, r3
 8005198:	f7fe fae4 	bl	8003764 <HAL_RCCEx_PeriphCLKConfig>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d001      	beq.n	80051a6 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80051a2:	f000 f9b9 	bl	8005518 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80051a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80051aa:	f7fd fcd1 	bl	8002b50 <HAL_PWREx_ControlVoltageScaling>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d001      	beq.n	80051b8 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80051b4:	f000 f9b0 	bl	8005518 <Error_Handler>
  }
}
 80051b8:	bf00      	nop
 80051ba:	37e0      	adds	r7, #224	; 0xe0
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	00024002 	.word	0x00024002

080051c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b08a      	sub	sp, #40	; 0x28
 80051c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80051ca:	f107 031c 	add.w	r3, r7, #28
 80051ce:	2200      	movs	r2, #0
 80051d0:	601a      	str	r2, [r3, #0]
 80051d2:	605a      	str	r2, [r3, #4]
 80051d4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80051d6:	1d3b      	adds	r3, r7, #4
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	605a      	str	r2, [r3, #4]
 80051de:	609a      	str	r2, [r3, #8]
 80051e0:	60da      	str	r2, [r3, #12]
 80051e2:	611a      	str	r2, [r3, #16]
 80051e4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80051e6:	4b2f      	ldr	r3, [pc, #188]	; (80052a4 <MX_ADC1_Init+0xe0>)
 80051e8:	4a2f      	ldr	r2, [pc, #188]	; (80052a8 <MX_ADC1_Init+0xe4>)
 80051ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80051ec:	4b2d      	ldr	r3, [pc, #180]	; (80052a4 <MX_ADC1_Init+0xe0>)
 80051ee:	2200      	movs	r2, #0
 80051f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80051f2:	4b2c      	ldr	r3, [pc, #176]	; (80052a4 <MX_ADC1_Init+0xe0>)
 80051f4:	2200      	movs	r2, #0
 80051f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80051f8:	4b2a      	ldr	r3, [pc, #168]	; (80052a4 <MX_ADC1_Init+0xe0>)
 80051fa:	2200      	movs	r2, #0
 80051fc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80051fe:	4b29      	ldr	r3, [pc, #164]	; (80052a4 <MX_ADC1_Init+0xe0>)
 8005200:	2200      	movs	r2, #0
 8005202:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005204:	4b27      	ldr	r3, [pc, #156]	; (80052a4 <MX_ADC1_Init+0xe0>)
 8005206:	2204      	movs	r2, #4
 8005208:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800520a:	4b26      	ldr	r3, [pc, #152]	; (80052a4 <MX_ADC1_Init+0xe0>)
 800520c:	2200      	movs	r2, #0
 800520e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005210:	4b24      	ldr	r3, [pc, #144]	; (80052a4 <MX_ADC1_Init+0xe0>)
 8005212:	2200      	movs	r2, #0
 8005214:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8005216:	4b23      	ldr	r3, [pc, #140]	; (80052a4 <MX_ADC1_Init+0xe0>)
 8005218:	2201      	movs	r2, #1
 800521a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800521c:	4b21      	ldr	r3, [pc, #132]	; (80052a4 <MX_ADC1_Init+0xe0>)
 800521e:	2200      	movs	r2, #0
 8005220:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005224:	4b1f      	ldr	r3, [pc, #124]	; (80052a4 <MX_ADC1_Init+0xe0>)
 8005226:	2200      	movs	r2, #0
 8005228:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800522a:	4b1e      	ldr	r3, [pc, #120]	; (80052a4 <MX_ADC1_Init+0xe0>)
 800522c:	2200      	movs	r2, #0
 800522e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8005230:	4b1c      	ldr	r3, [pc, #112]	; (80052a4 <MX_ADC1_Init+0xe0>)
 8005232:	2200      	movs	r2, #0
 8005234:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005238:	4b1a      	ldr	r3, [pc, #104]	; (80052a4 <MX_ADC1_Init+0xe0>)
 800523a:	2200      	movs	r2, #0
 800523c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800523e:	4b19      	ldr	r3, [pc, #100]	; (80052a4 <MX_ADC1_Init+0xe0>)
 8005240:	2200      	movs	r2, #0
 8005242:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005246:	4817      	ldr	r0, [pc, #92]	; (80052a4 <MX_ADC1_Init+0xe0>)
 8005248:	f7fc f886 	bl	8001358 <HAL_ADC_Init>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d001      	beq.n	8005256 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8005252:	f000 f961 	bl	8005518 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005256:	2300      	movs	r3, #0
 8005258:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800525a:	f107 031c 	add.w	r3, r7, #28
 800525e:	4619      	mov	r1, r3
 8005260:	4810      	ldr	r0, [pc, #64]	; (80052a4 <MX_ADC1_Init+0xe0>)
 8005262:	f7fc ff49 	bl	80020f8 <HAL_ADCEx_MultiModeConfigChannel>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800526c:	f000 f954 	bl	8005518 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8005270:	4b0e      	ldr	r3, [pc, #56]	; (80052ac <MX_ADC1_Init+0xe8>)
 8005272:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005274:	2306      	movs	r3, #6
 8005276:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8005278:	2300      	movs	r3, #0
 800527a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800527c:	237f      	movs	r3, #127	; 0x7f
 800527e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005280:	2304      	movs	r3, #4
 8005282:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8005284:	2300      	movs	r3, #0
 8005286:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005288:	1d3b      	adds	r3, r7, #4
 800528a:	4619      	mov	r1, r3
 800528c:	4805      	ldr	r0, [pc, #20]	; (80052a4 <MX_ADC1_Init+0xe0>)
 800528e:	f7fc fb4f 	bl	8001930 <HAL_ADC_ConfigChannel>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d001      	beq.n	800529c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8005298:	f000 f93e 	bl	8005518 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800529c:	bf00      	nop
 800529e:	3728      	adds	r7, #40	; 0x28
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	20000118 	.word	0x20000118
 80052a8:	50040000 	.word	0x50040000
 80052ac:	1d500080 	.word	0x1d500080

080052b0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b086      	sub	sp, #24
 80052b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80052b6:	463b      	mov	r3, r7
 80052b8:	2200      	movs	r2, #0
 80052ba:	601a      	str	r2, [r3, #0]
 80052bc:	605a      	str	r2, [r3, #4]
 80052be:	609a      	str	r2, [r3, #8]
 80052c0:	60da      	str	r2, [r3, #12]
 80052c2:	611a      	str	r2, [r3, #16]
 80052c4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80052c6:	4b29      	ldr	r3, [pc, #164]	; (800536c <MX_ADC2_Init+0xbc>)
 80052c8:	4a29      	ldr	r2, [pc, #164]	; (8005370 <MX_ADC2_Init+0xc0>)
 80052ca:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80052cc:	4b27      	ldr	r3, [pc, #156]	; (800536c <MX_ADC2_Init+0xbc>)
 80052ce:	2200      	movs	r2, #0
 80052d0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80052d2:	4b26      	ldr	r3, [pc, #152]	; (800536c <MX_ADC2_Init+0xbc>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80052d8:	4b24      	ldr	r3, [pc, #144]	; (800536c <MX_ADC2_Init+0xbc>)
 80052da:	2200      	movs	r2, #0
 80052dc:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80052de:	4b23      	ldr	r3, [pc, #140]	; (800536c <MX_ADC2_Init+0xbc>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80052e4:	4b21      	ldr	r3, [pc, #132]	; (800536c <MX_ADC2_Init+0xbc>)
 80052e6:	2204      	movs	r2, #4
 80052e8:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80052ea:	4b20      	ldr	r3, [pc, #128]	; (800536c <MX_ADC2_Init+0xbc>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80052f0:	4b1e      	ldr	r3, [pc, #120]	; (800536c <MX_ADC2_Init+0xbc>)
 80052f2:	2200      	movs	r2, #0
 80052f4:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 80052f6:	4b1d      	ldr	r3, [pc, #116]	; (800536c <MX_ADC2_Init+0xbc>)
 80052f8:	2201      	movs	r2, #1
 80052fa:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80052fc:	4b1b      	ldr	r3, [pc, #108]	; (800536c <MX_ADC2_Init+0xbc>)
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005304:	4b19      	ldr	r3, [pc, #100]	; (800536c <MX_ADC2_Init+0xbc>)
 8005306:	2200      	movs	r2, #0
 8005308:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800530a:	4b18      	ldr	r3, [pc, #96]	; (800536c <MX_ADC2_Init+0xbc>)
 800530c:	2200      	movs	r2, #0
 800530e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8005310:	4b16      	ldr	r3, [pc, #88]	; (800536c <MX_ADC2_Init+0xbc>)
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005318:	4b14      	ldr	r3, [pc, #80]	; (800536c <MX_ADC2_Init+0xbc>)
 800531a:	2200      	movs	r2, #0
 800531c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800531e:	4b13      	ldr	r3, [pc, #76]	; (800536c <MX_ADC2_Init+0xbc>)
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005326:	4811      	ldr	r0, [pc, #68]	; (800536c <MX_ADC2_Init+0xbc>)
 8005328:	f7fc f816 	bl	8001358 <HAL_ADC_Init>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8005332:	f000 f8f1 	bl	8005518 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8005336:	4b0f      	ldr	r3, [pc, #60]	; (8005374 <MX_ADC2_Init+0xc4>)
 8005338:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800533a:	2306      	movs	r3, #6
 800533c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800533e:	2300      	movs	r3, #0
 8005340:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005342:	237f      	movs	r3, #127	; 0x7f
 8005344:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005346:	2304      	movs	r3, #4
 8005348:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800534a:	2300      	movs	r3, #0
 800534c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800534e:	463b      	mov	r3, r7
 8005350:	4619      	mov	r1, r3
 8005352:	4806      	ldr	r0, [pc, #24]	; (800536c <MX_ADC2_Init+0xbc>)
 8005354:	f7fc faec 	bl	8001930 <HAL_ADC_ConfigChannel>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 800535e:	f000 f8db 	bl	8005518 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8005362:	bf00      	nop
 8005364:	3718      	adds	r7, #24
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	200000a4 	.word	0x200000a4
 8005370:	50040100 	.word	0x50040100
 8005374:	2a000400 	.word	0x2a000400

08005378 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 800537c:	4b18      	ldr	r3, [pc, #96]	; (80053e0 <MX_LCD_Init+0x68>)
 800537e:	4a19      	ldr	r2, [pc, #100]	; (80053e4 <MX_LCD_Init+0x6c>)
 8005380:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8005382:	4b17      	ldr	r3, [pc, #92]	; (80053e0 <MX_LCD_Init+0x68>)
 8005384:	2200      	movs	r2, #0
 8005386:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8005388:	4b15      	ldr	r3, [pc, #84]	; (80053e0 <MX_LCD_Init+0x68>)
 800538a:	2200      	movs	r2, #0
 800538c:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 800538e:	4b14      	ldr	r3, [pc, #80]	; (80053e0 <MX_LCD_Init+0x68>)
 8005390:	2204      	movs	r2, #4
 8005392:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8005394:	4b12      	ldr	r3, [pc, #72]	; (80053e0 <MX_LCD_Init+0x68>)
 8005396:	2200      	movs	r2, #0
 8005398:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800539a:	4b11      	ldr	r3, [pc, #68]	; (80053e0 <MX_LCD_Init+0x68>)
 800539c:	2200      	movs	r2, #0
 800539e:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80053a0:	4b0f      	ldr	r3, [pc, #60]	; (80053e0 <MX_LCD_Init+0x68>)
 80053a2:	2200      	movs	r2, #0
 80053a4:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80053a6:	4b0e      	ldr	r3, [pc, #56]	; (80053e0 <MX_LCD_Init+0x68>)
 80053a8:	2200      	movs	r2, #0
 80053aa:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80053ac:	4b0c      	ldr	r3, [pc, #48]	; (80053e0 <MX_LCD_Init+0x68>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80053b2:	4b0b      	ldr	r3, [pc, #44]	; (80053e0 <MX_LCD_Init+0x68>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80053b8:	4b09      	ldr	r3, [pc, #36]	; (80053e0 <MX_LCD_Init+0x68>)
 80053ba:	2200      	movs	r2, #0
 80053bc:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80053be:	4b08      	ldr	r3, [pc, #32]	; (80053e0 <MX_LCD_Init+0x68>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80053c4:	4b06      	ldr	r3, [pc, #24]	; (80053e0 <MX_LCD_Init+0x68>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80053ca:	4805      	ldr	r0, [pc, #20]	; (80053e0 <MX_LCD_Init+0x68>)
 80053cc:	f7fd f9e6 	bl	800279c <HAL_LCD_Init>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80053d6:	f000 f89f 	bl	8005518 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80053da:	bf00      	nop
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	20000180 	.word	0x20000180
 80053e4:	40002400 	.word	0x40002400

080053e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80053ec:	4b14      	ldr	r3, [pc, #80]	; (8005440 <MX_USART2_UART_Init+0x58>)
 80053ee:	4a15      	ldr	r2, [pc, #84]	; (8005444 <MX_USART2_UART_Init+0x5c>)
 80053f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80053f2:	4b13      	ldr	r3, [pc, #76]	; (8005440 <MX_USART2_UART_Init+0x58>)
 80053f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80053f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80053fa:	4b11      	ldr	r3, [pc, #68]	; (8005440 <MX_USART2_UART_Init+0x58>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005400:	4b0f      	ldr	r3, [pc, #60]	; (8005440 <MX_USART2_UART_Init+0x58>)
 8005402:	2200      	movs	r2, #0
 8005404:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005406:	4b0e      	ldr	r3, [pc, #56]	; (8005440 <MX_USART2_UART_Init+0x58>)
 8005408:	2200      	movs	r2, #0
 800540a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800540c:	4b0c      	ldr	r3, [pc, #48]	; (8005440 <MX_USART2_UART_Init+0x58>)
 800540e:	220c      	movs	r2, #12
 8005410:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005412:	4b0b      	ldr	r3, [pc, #44]	; (8005440 <MX_USART2_UART_Init+0x58>)
 8005414:	2200      	movs	r2, #0
 8005416:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005418:	4b09      	ldr	r3, [pc, #36]	; (8005440 <MX_USART2_UART_Init+0x58>)
 800541a:	2200      	movs	r2, #0
 800541c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800541e:	4b08      	ldr	r3, [pc, #32]	; (8005440 <MX_USART2_UART_Init+0x58>)
 8005420:	2200      	movs	r2, #0
 8005422:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005424:	4b06      	ldr	r3, [pc, #24]	; (8005440 <MX_USART2_UART_Init+0x58>)
 8005426:	2200      	movs	r2, #0
 8005428:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800542a:	4805      	ldr	r0, [pc, #20]	; (8005440 <MX_USART2_UART_Init+0x58>)
 800542c:	f7fe fe4a 	bl	80040c4 <HAL_UART_Init>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d001      	beq.n	800543a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8005436:	f000 f86f 	bl	8005518 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800543a:	bf00      	nop
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	200001bc 	.word	0x200001bc
 8005444:	40004400 	.word	0x40004400

08005448 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b08a      	sub	sp, #40	; 0x28
 800544c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800544e:	f107 0314 	add.w	r3, r7, #20
 8005452:	2200      	movs	r2, #0
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	605a      	str	r2, [r3, #4]
 8005458:	609a      	str	r2, [r3, #8]
 800545a:	60da      	str	r2, [r3, #12]
 800545c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800545e:	4b2c      	ldr	r3, [pc, #176]	; (8005510 <MX_GPIO_Init+0xc8>)
 8005460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005462:	4a2b      	ldr	r2, [pc, #172]	; (8005510 <MX_GPIO_Init+0xc8>)
 8005464:	f043 0304 	orr.w	r3, r3, #4
 8005468:	64d3      	str	r3, [r2, #76]	; 0x4c
 800546a:	4b29      	ldr	r3, [pc, #164]	; (8005510 <MX_GPIO_Init+0xc8>)
 800546c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800546e:	f003 0304 	and.w	r3, r3, #4
 8005472:	613b      	str	r3, [r7, #16]
 8005474:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005476:	4b26      	ldr	r3, [pc, #152]	; (8005510 <MX_GPIO_Init+0xc8>)
 8005478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800547a:	4a25      	ldr	r2, [pc, #148]	; (8005510 <MX_GPIO_Init+0xc8>)
 800547c:	f043 0301 	orr.w	r3, r3, #1
 8005480:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005482:	4b23      	ldr	r3, [pc, #140]	; (8005510 <MX_GPIO_Init+0xc8>)
 8005484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	60fb      	str	r3, [r7, #12]
 800548c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800548e:	4b20      	ldr	r3, [pc, #128]	; (8005510 <MX_GPIO_Init+0xc8>)
 8005490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005492:	4a1f      	ldr	r2, [pc, #124]	; (8005510 <MX_GPIO_Init+0xc8>)
 8005494:	f043 0302 	orr.w	r3, r3, #2
 8005498:	64d3      	str	r3, [r2, #76]	; 0x4c
 800549a:	4b1d      	ldr	r3, [pc, #116]	; (8005510 <MX_GPIO_Init+0xc8>)
 800549c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	60bb      	str	r3, [r7, #8]
 80054a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80054a6:	4b1a      	ldr	r3, [pc, #104]	; (8005510 <MX_GPIO_Init+0xc8>)
 80054a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054aa:	4a19      	ldr	r2, [pc, #100]	; (8005510 <MX_GPIO_Init+0xc8>)
 80054ac:	f043 0308 	orr.w	r3, r3, #8
 80054b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80054b2:	4b17      	ldr	r3, [pc, #92]	; (8005510 <MX_GPIO_Init+0xc8>)
 80054b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054b6:	f003 0308 	and.w	r3, r3, #8
 80054ba:	607b      	str	r3, [r7, #4]
 80054bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80054be:	2200      	movs	r2, #0
 80054c0:	2104      	movs	r1, #4
 80054c2:	4814      	ldr	r0, [pc, #80]	; (8005514 <MX_GPIO_Init+0xcc>)
 80054c4:	f7fd f952 	bl	800276c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80054c8:	2303      	movs	r3, #3
 80054ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054cc:	2302      	movs	r3, #2
 80054ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d0:	2300      	movs	r3, #0
 80054d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054d4:	2303      	movs	r3, #3
 80054d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80054d8:	2308      	movs	r3, #8
 80054da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054dc:	f107 0314 	add.w	r3, r7, #20
 80054e0:	4619      	mov	r1, r3
 80054e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054e6:	f7fc ff99 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80054ea:	2304      	movs	r3, #4
 80054ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054ee:	2301      	movs	r3, #1
 80054f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054f2:	2300      	movs	r3, #0
 80054f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054f6:	2300      	movs	r3, #0
 80054f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054fa:	f107 0314 	add.w	r3, r7, #20
 80054fe:	4619      	mov	r1, r3
 8005500:	4804      	ldr	r0, [pc, #16]	; (8005514 <MX_GPIO_Init+0xcc>)
 8005502:	f7fc ff8b 	bl	800241c <HAL_GPIO_Init>

}
 8005506:	bf00      	nop
 8005508:	3728      	adds	r7, #40	; 0x28
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	40021000 	.word	0x40021000
 8005514:	48000400 	.word	0x48000400

08005518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005518:	b480      	push	{r7}
 800551a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800551c:	bf00      	nop
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
	...

08005528 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8005530:	4a07      	ldr	r2, [pc, #28]	; (8005550 <RetargetInit+0x28>)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8005536:	4b07      	ldr	r3, [pc, #28]	; (8005554 <RetargetInit+0x2c>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6898      	ldr	r0, [r3, #8]
 800553c:	2300      	movs	r3, #0
 800553e:	2202      	movs	r2, #2
 8005540:	2100      	movs	r1, #0
 8005542:	f001 f9d3 	bl	80068ec <setvbuf>
}
 8005546:	bf00      	nop
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	2000023c 	.word	0x2000023c
 8005554:	2000000c 	.word	0x2000000c

08005558 <_isatty>:

int _isatty(int fd) {
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	db04      	blt.n	8005570 <_isatty+0x18>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2b02      	cmp	r3, #2
 800556a:	dc01      	bgt.n	8005570 <_isatty+0x18>
    return 1;
 800556c:	2301      	movs	r3, #1
 800556e:	e005      	b.n	800557c <_isatty+0x24>

  errno = EBADF;
 8005570:	f001 f842 	bl	80065f8 <__errno>
 8005574:	4602      	mov	r2, r0
 8005576:	2309      	movs	r3, #9
 8005578:	6013      	str	r3, [r2, #0]
  return 0;
 800557a:	2300      	movs	r3, #0
}
 800557c:	4618      	mov	r0, r3
 800557e:	3708      	adds	r7, #8
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <_write>:

int _write(int fd, char* ptr, int len) {
 8005584:	b580      	push	{r7, lr}
 8005586:	b086      	sub	sp, #24
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2b01      	cmp	r3, #1
 8005594:	d002      	beq.n	800559c <_write+0x18>
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2b02      	cmp	r3, #2
 800559a:	d111      	bne.n	80055c0 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800559c:	4b0e      	ldr	r3, [pc, #56]	; (80055d8 <_write+0x54>)
 800559e:	6818      	ldr	r0, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	b29a      	uxth	r2, r3
 80055a4:	f04f 33ff 	mov.w	r3, #4294967295
 80055a8:	68b9      	ldr	r1, [r7, #8]
 80055aa:	f7fe fdd9 	bl	8004160 <HAL_UART_Transmit>
 80055ae:	4603      	mov	r3, r0
 80055b0:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80055b2:	7dfb      	ldrb	r3, [r7, #23]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d101      	bne.n	80055bc <_write+0x38>
      return len;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	e008      	b.n	80055ce <_write+0x4a>
    else
      return EIO;
 80055bc:	2305      	movs	r3, #5
 80055be:	e006      	b.n	80055ce <_write+0x4a>
  }
  errno = EBADF;
 80055c0:	f001 f81a 	bl	80065f8 <__errno>
 80055c4:	4602      	mov	r2, r0
 80055c6:	2309      	movs	r3, #9
 80055c8:	6013      	str	r3, [r2, #0]
  return -1;
 80055ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3718      	adds	r7, #24
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	2000023c 	.word	0x2000023c

080055dc <_close>:

int _close(int fd) {
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	db04      	blt.n	80055f4 <_close+0x18>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	dc01      	bgt.n	80055f4 <_close+0x18>
    return 0;
 80055f0:	2300      	movs	r3, #0
 80055f2:	e006      	b.n	8005602 <_close+0x26>

  errno = EBADF;
 80055f4:	f001 f800 	bl	80065f8 <__errno>
 80055f8:	4602      	mov	r2, r0
 80055fa:	2309      	movs	r3, #9
 80055fc:	6013      	str	r3, [r2, #0]
  return -1;
 80055fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005602:	4618      	mov	r0, r3
 8005604:	3708      	adds	r7, #8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}

0800560a <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800560a:	b580      	push	{r7, lr}
 800560c:	b084      	sub	sp, #16
 800560e:	af00      	add	r7, sp, #0
 8005610:	60f8      	str	r0, [r7, #12]
 8005612:	60b9      	str	r1, [r7, #8]
 8005614:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8005616:	f000 ffef 	bl	80065f8 <__errno>
 800561a:	4602      	mov	r2, r0
 800561c:	2309      	movs	r3, #9
 800561e:	6013      	str	r3, [r2, #0]
  return -1;
 8005620:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <_read>:

int _read(int fd, char* ptr, int len) {
 800562c:	b580      	push	{r7, lr}
 800562e:	b086      	sub	sp, #24
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d110      	bne.n	8005660 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800563e:	4b0e      	ldr	r3, [pc, #56]	; (8005678 <_read+0x4c>)
 8005640:	6818      	ldr	r0, [r3, #0]
 8005642:	f04f 33ff 	mov.w	r3, #4294967295
 8005646:	2201      	movs	r2, #1
 8005648:	68b9      	ldr	r1, [r7, #8]
 800564a:	f7fe fe1c 	bl	8004286 <HAL_UART_Receive>
 800564e:	4603      	mov	r3, r0
 8005650:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8005652:	7dfb      	ldrb	r3, [r7, #23]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d101      	bne.n	800565c <_read+0x30>
      return 1;
 8005658:	2301      	movs	r3, #1
 800565a:	e008      	b.n	800566e <_read+0x42>
    else
      return EIO;
 800565c:	2305      	movs	r3, #5
 800565e:	e006      	b.n	800566e <_read+0x42>
  }
  errno = EBADF;
 8005660:	f000 ffca 	bl	80065f8 <__errno>
 8005664:	4602      	mov	r2, r0
 8005666:	2309      	movs	r3, #9
 8005668:	6013      	str	r3, [r2, #0]
  return -1;
 800566a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800566e:	4618      	mov	r0, r3
 8005670:	3718      	adds	r7, #24
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	2000023c 	.word	0x2000023c

0800567c <_fstat>:

int _fstat(int fd, struct stat* st) {
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b00      	cmp	r3, #0
 800568a:	db08      	blt.n	800569e <_fstat+0x22>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2b02      	cmp	r3, #2
 8005690:	dc05      	bgt.n	800569e <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005698:	605a      	str	r2, [r3, #4]
    return 0;
 800569a:	2300      	movs	r3, #0
 800569c:	e005      	b.n	80056aa <_fstat+0x2e>
  }

  errno = EBADF;
 800569e:	f000 ffab 	bl	80065f8 <__errno>
 80056a2:	4602      	mov	r2, r0
 80056a4:	2309      	movs	r3, #9
 80056a6:	6013      	str	r3, [r2, #0]
  return 0;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3708      	adds	r7, #8
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
	...

080056b4 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80056b8:	4b19      	ldr	r3, [pc, #100]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056ba:	4a1a      	ldr	r2, [pc, #104]	; (8005724 <BSP_LCD_GLASS_Init+0x70>)
 80056bc:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80056be:	4b18      	ldr	r3, [pc, #96]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80056c4:	4b16      	ldr	r3, [pc, #88]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056c6:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80056ca:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80056cc:	4b14      	ldr	r3, [pc, #80]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056ce:	220c      	movs	r2, #12
 80056d0:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80056d2:	4b13      	ldr	r3, [pc, #76]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056d4:	2240      	movs	r2, #64	; 0x40
 80056d6:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80056d8:	4b11      	ldr	r3, [pc, #68]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056da:	2200      	movs	r2, #0
 80056dc:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80056de:	4b10      	ldr	r3, [pc, #64]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056e0:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80056e4:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80056e6:	4b0e      	ldr	r3, [pc, #56]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80056ec:	4b0c      	ldr	r3, [pc, #48]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056ee:	2240      	movs	r2, #64	; 0x40
 80056f0:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80056f2:	4b0b      	ldr	r3, [pc, #44]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80056f8:	4b09      	ldr	r3, [pc, #36]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80056fe:	4b08      	ldr	r3, [pc, #32]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 8005700:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005704:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8005706:	4b06      	ldr	r3, [pc, #24]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 8005708:	2200      	movs	r2, #0
 800570a:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 800570c:	4804      	ldr	r0, [pc, #16]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 800570e:	f000 f843 	bl	8005798 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8005712:	4803      	ldr	r0, [pc, #12]	; (8005720 <BSP_LCD_GLASS_Init+0x6c>)
 8005714:	f7fd f842 	bl	800279c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8005718:	f000 f834 	bl	8005784 <BSP_LCD_GLASS_Clear>
}
 800571c:	bf00      	nop
 800571e:	bd80      	pop	{r7, pc}
 8005720:	20000250 	.word	0x20000250
 8005724:	40002400 	.word	0x40002400

08005728 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8005730:	2300      	movs	r3, #0
 8005732:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8005734:	e00b      	b.n	800574e <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8005736:	7bfb      	ldrb	r3, [r7, #15]
 8005738:	2200      	movs	r2, #0
 800573a:	2100      	movs	r1, #0
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 f9bb 	bl	8005ab8 <WriteChar>

    /* Point on the next character */
    ptr++;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	3301      	adds	r3, #1
 8005746:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8005748:	7bfb      	ldrb	r3, [r7, #15]
 800574a:	3301      	adds	r3, #1
 800574c:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	bf14      	ite	ne
 8005756:	2301      	movne	r3, #1
 8005758:	2300      	moveq	r3, #0
 800575a:	b2da      	uxtb	r2, r3
 800575c:	7bfb      	ldrb	r3, [r7, #15]
 800575e:	2b05      	cmp	r3, #5
 8005760:	bf94      	ite	ls
 8005762:	2301      	movls	r3, #1
 8005764:	2300      	movhi	r3, #0
 8005766:	b2db      	uxtb	r3, r3
 8005768:	4013      	ands	r3, r2
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	d1e2      	bne.n	8005736 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8005770:	4803      	ldr	r0, [pc, #12]	; (8005780 <BSP_LCD_GLASS_DisplayString+0x58>)
 8005772:	f7fd f984 	bl	8002a7e <HAL_LCD_UpdateDisplayRequest>
}
 8005776:	bf00      	nop
 8005778:	3710      	adds	r7, #16
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	20000250 	.word	0x20000250

08005784 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8005788:	4802      	ldr	r0, [pc, #8]	; (8005794 <BSP_LCD_GLASS_Clear+0x10>)
 800578a:	f7fd f922 	bl	80029d2 <HAL_LCD_Clear>
}
 800578e:	bf00      	nop
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	20000250 	.word	0x20000250

08005798 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b0c0      	sub	sp, #256	; 0x100
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80057a0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80057a4:	2200      	movs	r2, #0
 80057a6:	601a      	str	r2, [r3, #0]
 80057a8:	605a      	str	r2, [r3, #4]
 80057aa:	609a      	str	r2, [r3, #8]
 80057ac:	60da      	str	r2, [r3, #12]
 80057ae:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80057b0:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80057b4:	2244      	movs	r2, #68	; 0x44
 80057b6:	2100      	movs	r1, #0
 80057b8:	4618      	mov	r0, r3
 80057ba:	f000 ff5a 	bl	8006672 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80057be:	f107 0320 	add.w	r3, r7, #32
 80057c2:	2288      	movs	r2, #136	; 0x88
 80057c4:	2100      	movs	r1, #0
 80057c6:	4618      	mov	r0, r3
 80057c8:	f000 ff53 	bl	8006672 <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80057cc:	4b51      	ldr	r3, [pc, #324]	; (8005914 <LCD_MspInit+0x17c>)
 80057ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057d0:	4a50      	ldr	r2, [pc, #320]	; (8005914 <LCD_MspInit+0x17c>)
 80057d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057d6:	6593      	str	r3, [r2, #88]	; 0x58
 80057d8:	4b4e      	ldr	r3, [pc, #312]	; (8005914 <LCD_MspInit+0x17c>)
 80057da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057e0:	61fb      	str	r3, [r7, #28]
 80057e2:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80057e4:	2304      	movs	r3, #4
 80057e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80057ea:	2300      	movs	r3, #0
 80057ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80057f0:	2301      	movs	r3, #1
 80057f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80057f6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7fd f9fe 	bl	8002bfc <HAL_RCC_OscConfig>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d000      	beq.n	8005808 <LCD_MspInit+0x70>
  { 
    while(1);
 8005806:	e7fe      	b.n	8005806 <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005808:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800580c:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800580e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005812:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8005816:	f107 0320 	add.w	r3, r7, #32
 800581a:	4618      	mov	r0, r3
 800581c:	f7fd ffa2 	bl	8003764 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005820:	4b3c      	ldr	r3, [pc, #240]	; (8005914 <LCD_MspInit+0x17c>)
 8005822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005824:	4a3b      	ldr	r2, [pc, #236]	; (8005914 <LCD_MspInit+0x17c>)
 8005826:	f043 0301 	orr.w	r3, r3, #1
 800582a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800582c:	4b39      	ldr	r3, [pc, #228]	; (8005914 <LCD_MspInit+0x17c>)
 800582e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005830:	f003 0301 	and.w	r3, r3, #1
 8005834:	61bb      	str	r3, [r7, #24]
 8005836:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005838:	4b36      	ldr	r3, [pc, #216]	; (8005914 <LCD_MspInit+0x17c>)
 800583a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800583c:	4a35      	ldr	r2, [pc, #212]	; (8005914 <LCD_MspInit+0x17c>)
 800583e:	f043 0302 	orr.w	r3, r3, #2
 8005842:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005844:	4b33      	ldr	r3, [pc, #204]	; (8005914 <LCD_MspInit+0x17c>)
 8005846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005848:	f003 0302 	and.w	r3, r3, #2
 800584c:	617b      	str	r3, [r7, #20]
 800584e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005850:	4b30      	ldr	r3, [pc, #192]	; (8005914 <LCD_MspInit+0x17c>)
 8005852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005854:	4a2f      	ldr	r2, [pc, #188]	; (8005914 <LCD_MspInit+0x17c>)
 8005856:	f043 0304 	orr.w	r3, r3, #4
 800585a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800585c:	4b2d      	ldr	r3, [pc, #180]	; (8005914 <LCD_MspInit+0x17c>)
 800585e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005860:	f003 0304 	and.w	r3, r3, #4
 8005864:	613b      	str	r3, [r7, #16]
 8005866:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005868:	4b2a      	ldr	r3, [pc, #168]	; (8005914 <LCD_MspInit+0x17c>)
 800586a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800586c:	4a29      	ldr	r2, [pc, #164]	; (8005914 <LCD_MspInit+0x17c>)
 800586e:	f043 0308 	orr.w	r3, r3, #8
 8005872:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005874:	4b27      	ldr	r3, [pc, #156]	; (8005914 <LCD_MspInit+0x17c>)
 8005876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005878:	f003 0308 	and.w	r3, r3, #8
 800587c:	60fb      	str	r3, [r7, #12]
 800587e:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8005880:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8005884:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8005888:	2302      	movs	r3, #2
 800588a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800588e:	2300      	movs	r3, #0
 8005890:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 8005894:	2303      	movs	r3, #3
 8005896:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800589a:	230b      	movs	r3, #11
 800589c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80058a0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80058a4:	4619      	mov	r1, r3
 80058a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058aa:	f7fc fdb7 	bl	800241c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80058ae:	f24f 2333 	movw	r3, #62003	; 0xf233
 80058b2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80058b6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80058ba:	4619      	mov	r1, r3
 80058bc:	4816      	ldr	r0, [pc, #88]	; (8005918 <LCD_MspInit+0x180>)
 80058be:	f7fc fdad 	bl	800241c <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80058c2:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80058c6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80058ca:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80058ce:	4619      	mov	r1, r3
 80058d0:	4812      	ldr	r0, [pc, #72]	; (800591c <LCD_MspInit+0x184>)
 80058d2:	f7fc fda3 	bl	800241c <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80058d6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80058da:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80058de:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80058e2:	4619      	mov	r1, r3
 80058e4:	480e      	ldr	r0, [pc, #56]	; (8005920 <LCD_MspInit+0x188>)
 80058e6:	f7fc fd99 	bl	800241c <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80058ea:	2002      	movs	r0, #2
 80058ec:	f7fb fb3c 	bl	8000f68 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80058f0:	4b08      	ldr	r3, [pc, #32]	; (8005914 <LCD_MspInit+0x17c>)
 80058f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058f4:	4a07      	ldr	r2, [pc, #28]	; (8005914 <LCD_MspInit+0x17c>)
 80058f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058fa:	6593      	str	r3, [r2, #88]	; 0x58
 80058fc:	4b05      	ldr	r3, [pc, #20]	; (8005914 <LCD_MspInit+0x17c>)
 80058fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005900:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005904:	60bb      	str	r3, [r7, #8]
 8005906:	68bb      	ldr	r3, [r7, #8]
}
 8005908:	bf00      	nop
 800590a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	40021000 	.word	0x40021000
 8005918:	48000400 	.word	0x48000400
 800591c:	48000800 	.word	0x48000800
 8005920:	48000c00 	.word	0x48000c00

08005924 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8005924:	b480      	push	{r7}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	460b      	mov	r3, r1
 800592e:	70fb      	strb	r3, [r7, #3]
 8005930:	4613      	mov	r3, r2
 8005932:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8005934:	2300      	movs	r3, #0
 8005936:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8005938:	2300      	movs	r3, #0
 800593a:	737b      	strb	r3, [r7, #13]
 800593c:	2300      	movs	r3, #0
 800593e:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	2b2f      	cmp	r3, #47	; 0x2f
 8005946:	d04d      	beq.n	80059e4 <Convert+0xc0>
 8005948:	2b2f      	cmp	r3, #47	; 0x2f
 800594a:	dc11      	bgt.n	8005970 <Convert+0x4c>
 800594c:	2b29      	cmp	r3, #41	; 0x29
 800594e:	d02e      	beq.n	80059ae <Convert+0x8a>
 8005950:	2b29      	cmp	r3, #41	; 0x29
 8005952:	dc06      	bgt.n	8005962 <Convert+0x3e>
 8005954:	2b25      	cmp	r3, #37	; 0x25
 8005956:	d04c      	beq.n	80059f2 <Convert+0xce>
 8005958:	2b28      	cmp	r3, #40	; 0x28
 800595a:	d025      	beq.n	80059a8 <Convert+0x84>
 800595c:	2b20      	cmp	r3, #32
 800595e:	d01c      	beq.n	800599a <Convert+0x76>
 8005960:	e057      	b.n	8005a12 <Convert+0xee>
 8005962:	2b2b      	cmp	r3, #43	; 0x2b
 8005964:	d03a      	beq.n	80059dc <Convert+0xb8>
 8005966:	2b2b      	cmp	r3, #43	; 0x2b
 8005968:	db1a      	blt.n	80059a0 <Convert+0x7c>
 800596a:	2b2d      	cmp	r3, #45	; 0x2d
 800596c:	d032      	beq.n	80059d4 <Convert+0xb0>
 800596e:	e050      	b.n	8005a12 <Convert+0xee>
 8005970:	2b6d      	cmp	r3, #109	; 0x6d
 8005972:	d023      	beq.n	80059bc <Convert+0x98>
 8005974:	2b6d      	cmp	r3, #109	; 0x6d
 8005976:	dc04      	bgt.n	8005982 <Convert+0x5e>
 8005978:	2b39      	cmp	r3, #57	; 0x39
 800597a:	dd42      	ble.n	8005a02 <Convert+0xde>
 800597c:	2b64      	cmp	r3, #100	; 0x64
 800597e:	d019      	beq.n	80059b4 <Convert+0x90>
 8005980:	e047      	b.n	8005a12 <Convert+0xee>
 8005982:	2bb0      	cmp	r3, #176	; 0xb0
 8005984:	d031      	beq.n	80059ea <Convert+0xc6>
 8005986:	2bb0      	cmp	r3, #176	; 0xb0
 8005988:	dc02      	bgt.n	8005990 <Convert+0x6c>
 800598a:	2b6e      	cmp	r3, #110	; 0x6e
 800598c:	d01a      	beq.n	80059c4 <Convert+0xa0>
 800598e:	e040      	b.n	8005a12 <Convert+0xee>
 8005990:	2bb5      	cmp	r3, #181	; 0xb5
 8005992:	d01b      	beq.n	80059cc <Convert+0xa8>
 8005994:	2bff      	cmp	r3, #255	; 0xff
 8005996:	d030      	beq.n	80059fa <Convert+0xd6>
 8005998:	e03b      	b.n	8005a12 <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 800599a:	2300      	movs	r3, #0
 800599c:	81fb      	strh	r3, [r7, #14]
      break;
 800599e:	e057      	b.n	8005a50 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80059a0:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80059a4:	81fb      	strh	r3, [r7, #14]
      break;
 80059a6:	e053      	b.n	8005a50 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80059a8:	2328      	movs	r3, #40	; 0x28
 80059aa:	81fb      	strh	r3, [r7, #14]
      break;
 80059ac:	e050      	b.n	8005a50 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80059ae:	2311      	movs	r3, #17
 80059b0:	81fb      	strh	r3, [r7, #14]
      break;
 80059b2:	e04d      	b.n	8005a50 <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 80059b4:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80059b8:	81fb      	strh	r3, [r7, #14]
      break;
 80059ba:	e049      	b.n	8005a50 <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 80059bc:	f24b 2310 	movw	r3, #45584	; 0xb210
 80059c0:	81fb      	strh	r3, [r7, #14]
      break;
 80059c2:	e045      	b.n	8005a50 <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 80059c4:	f242 2310 	movw	r3, #8720	; 0x2210
 80059c8:	81fb      	strh	r3, [r7, #14]
      break;
 80059ca:	e041      	b.n	8005a50 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 80059cc:	f246 0384 	movw	r3, #24708	; 0x6084
 80059d0:	81fb      	strh	r3, [r7, #14]
      break;
 80059d2:	e03d      	b.n	8005a50 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80059d4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80059d8:	81fb      	strh	r3, [r7, #14]
      break;
 80059da:	e039      	b.n	8005a50 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80059dc:	f24a 0314 	movw	r3, #40980	; 0xa014
 80059e0:	81fb      	strh	r3, [r7, #14]
      break;
 80059e2:	e035      	b.n	8005a50 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80059e4:	23c0      	movs	r3, #192	; 0xc0
 80059e6:	81fb      	strh	r3, [r7, #14]
      break;  
 80059e8:	e032      	b.n	8005a50 <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 80059ea:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80059ee:	81fb      	strh	r3, [r7, #14]
      break;  
 80059f0:	e02e      	b.n	8005a50 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 80059f2:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80059f6:	81fb      	strh	r3, [r7, #14]
      break;
 80059f8:	e02a      	b.n	8005a50 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 80059fa:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80059fe:	81fb      	strh	r3, [r7, #14]
      break ;
 8005a00:	e026      	b.n	8005a50 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	3b30      	subs	r3, #48	; 0x30
 8005a08:	4a28      	ldr	r2, [pc, #160]	; (8005aac <Convert+0x188>)
 8005a0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a0e:	81fb      	strh	r3, [r7, #14]
      break;
 8005a10:	e01e      	b.n	8005a50 <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	2b5a      	cmp	r3, #90	; 0x5a
 8005a18:	d80a      	bhi.n	8005a30 <Convert+0x10c>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	2b40      	cmp	r3, #64	; 0x40
 8005a20:	d906      	bls.n	8005a30 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	3b41      	subs	r3, #65	; 0x41
 8005a28:	4a21      	ldr	r2, [pc, #132]	; (8005ab0 <Convert+0x18c>)
 8005a2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a2e:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	2b7a      	cmp	r3, #122	; 0x7a
 8005a36:	d80a      	bhi.n	8005a4e <Convert+0x12a>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	2b60      	cmp	r3, #96	; 0x60
 8005a3e:	d906      	bls.n	8005a4e <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	3b61      	subs	r3, #97	; 0x61
 8005a46:	4a1a      	ldr	r2, [pc, #104]	; (8005ab0 <Convert+0x18c>)
 8005a48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a4c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8005a4e:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8005a50:	78fb      	ldrb	r3, [r7, #3]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d103      	bne.n	8005a5e <Convert+0x13a>
  {
    ch |= 0x0002;
 8005a56:	89fb      	ldrh	r3, [r7, #14]
 8005a58:	f043 0302 	orr.w	r3, r3, #2
 8005a5c:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8005a5e:	78bb      	ldrb	r3, [r7, #2]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d103      	bne.n	8005a6c <Convert+0x148>
  {
    ch |= 0x0020;
 8005a64:	89fb      	ldrh	r3, [r7, #14]
 8005a66:	f043 0320 	orr.w	r3, r3, #32
 8005a6a:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8005a6c:	230c      	movs	r3, #12
 8005a6e:	737b      	strb	r3, [r7, #13]
 8005a70:	2300      	movs	r3, #0
 8005a72:	733b      	strb	r3, [r7, #12]
 8005a74:	e010      	b.n	8005a98 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8005a76:	89fa      	ldrh	r2, [r7, #14]
 8005a78:	7b7b      	ldrb	r3, [r7, #13]
 8005a7a:	fa42 f303 	asr.w	r3, r2, r3
 8005a7e:	461a      	mov	r2, r3
 8005a80:	7b3b      	ldrb	r3, [r7, #12]
 8005a82:	f002 020f 	and.w	r2, r2, #15
 8005a86:	490b      	ldr	r1, [pc, #44]	; (8005ab4 <Convert+0x190>)
 8005a88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8005a8c:	7b7b      	ldrb	r3, [r7, #13]
 8005a8e:	3b04      	subs	r3, #4
 8005a90:	737b      	strb	r3, [r7, #13]
 8005a92:	7b3b      	ldrb	r3, [r7, #12]
 8005a94:	3301      	adds	r3, #1
 8005a96:	733b      	strb	r3, [r7, #12]
 8005a98:	7b3b      	ldrb	r3, [r7, #12]
 8005a9a:	2b03      	cmp	r3, #3
 8005a9c:	d9eb      	bls.n	8005a76 <Convert+0x152>
  }
}
 8005a9e:	bf00      	nop
 8005aa0:	3714      	adds	r7, #20
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	080090bc 	.word	0x080090bc
 8005ab0:	08009088 	.word	0x08009088
 8005ab4:	20000240 	.word	0x20000240

08005ab8 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	4608      	mov	r0, r1
 8005ac2:	4611      	mov	r1, r2
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	70fb      	strb	r3, [r7, #3]
 8005aca:	460b      	mov	r3, r1
 8005acc:	70bb      	strb	r3, [r7, #2]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8005ad6:	78ba      	ldrb	r2, [r7, #2]
 8005ad8:	78fb      	ldrb	r3, [r7, #3]
 8005ada:	4619      	mov	r1, r3
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f7ff ff21 	bl	8005924 <Convert>

  switch (Position)
 8005ae2:	787b      	ldrb	r3, [r7, #1]
 8005ae4:	2b05      	cmp	r3, #5
 8005ae6:	f200 835b 	bhi.w	80061a0 <WriteChar+0x6e8>
 8005aea:	a201      	add	r2, pc, #4	; (adr r2, 8005af0 <WriteChar+0x38>)
 8005aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af0:	08005b09 	.word	0x08005b09
 8005af4:	08005c03 	.word	0x08005c03
 8005af8:	08005d1d 	.word	0x08005d1d
 8005afc:	08005e1f 	.word	0x08005e1f
 8005b00:	08005f4d 	.word	0x08005f4d
 8005b04:	08006097 	.word	0x08006097
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005b08:	4b80      	ldr	r3, [pc, #512]	; (8005d0c <WriteChar+0x254>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	011b      	lsls	r3, r3, #4
 8005b0e:	f003 0210 	and.w	r2, r3, #16
 8005b12:	4b7e      	ldr	r3, [pc, #504]	; (8005d0c <WriteChar+0x254>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	085b      	lsrs	r3, r3, #1
 8005b18:	05db      	lsls	r3, r3, #23
 8005b1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b1e:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8005b20:	4b7a      	ldr	r3, [pc, #488]	; (8005d0c <WriteChar+0x254>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	089b      	lsrs	r3, r3, #2
 8005b26:	059b      	lsls	r3, r3, #22
 8005b28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b2c:	431a      	orrs	r2, r3
 8005b2e:	4b77      	ldr	r3, [pc, #476]	; (8005d0c <WriteChar+0x254>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	4a74      	ldr	r2, [pc, #464]	; (8005d10 <WriteChar+0x258>)
 8005b3e:	2100      	movs	r1, #0
 8005b40:	4874      	ldr	r0, [pc, #464]	; (8005d14 <WriteChar+0x25c>)
 8005b42:	f7fc feeb 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005b46:	4b71      	ldr	r3, [pc, #452]	; (8005d0c <WriteChar+0x254>)
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	011b      	lsls	r3, r3, #4
 8005b4c:	f003 0210 	and.w	r2, r3, #16
 8005b50:	4b6e      	ldr	r3, [pc, #440]	; (8005d0c <WriteChar+0x254>)
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	085b      	lsrs	r3, r3, #1
 8005b56:	05db      	lsls	r3, r3, #23
 8005b58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b5c:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8005b5e:	4b6b      	ldr	r3, [pc, #428]	; (8005d0c <WriteChar+0x254>)
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	089b      	lsrs	r3, r3, #2
 8005b64:	059b      	lsls	r3, r3, #22
 8005b66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	4b67      	ldr	r3, [pc, #412]	; (8005d0c <WriteChar+0x254>)
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005b74:	4313      	orrs	r3, r2
 8005b76:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	4a65      	ldr	r2, [pc, #404]	; (8005d10 <WriteChar+0x258>)
 8005b7c:	2102      	movs	r1, #2
 8005b7e:	4865      	ldr	r0, [pc, #404]	; (8005d14 <WriteChar+0x25c>)
 8005b80:	f7fc fecc 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005b84:	4b61      	ldr	r3, [pc, #388]	; (8005d0c <WriteChar+0x254>)
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	011b      	lsls	r3, r3, #4
 8005b8a:	f003 0210 	and.w	r2, r3, #16
 8005b8e:	4b5f      	ldr	r3, [pc, #380]	; (8005d0c <WriteChar+0x254>)
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	085b      	lsrs	r3, r3, #1
 8005b94:	05db      	lsls	r3, r3, #23
 8005b96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b9a:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8005b9c:	4b5b      	ldr	r3, [pc, #364]	; (8005d0c <WriteChar+0x254>)
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	089b      	lsrs	r3, r3, #2
 8005ba2:	059b      	lsls	r3, r3, #22
 8005ba4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ba8:	431a      	orrs	r2, r3
 8005baa:	4b58      	ldr	r3, [pc, #352]	; (8005d0c <WriteChar+0x254>)
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	4a55      	ldr	r2, [pc, #340]	; (8005d10 <WriteChar+0x258>)
 8005bba:	2104      	movs	r1, #4
 8005bbc:	4855      	ldr	r0, [pc, #340]	; (8005d14 <WriteChar+0x25c>)
 8005bbe:	f7fc fead 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005bc2:	4b52      	ldr	r3, [pc, #328]	; (8005d0c <WriteChar+0x254>)
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	011b      	lsls	r3, r3, #4
 8005bc8:	f003 0210 	and.w	r2, r3, #16
 8005bcc:	4b4f      	ldr	r3, [pc, #316]	; (8005d0c <WriteChar+0x254>)
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	085b      	lsrs	r3, r3, #1
 8005bd2:	05db      	lsls	r3, r3, #23
 8005bd4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005bd8:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8005bda:	4b4c      	ldr	r3, [pc, #304]	; (8005d0c <WriteChar+0x254>)
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	089b      	lsrs	r3, r3, #2
 8005be0:	059b      	lsls	r3, r3, #22
 8005be2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005be6:	431a      	orrs	r2, r3
 8005be8:	4b48      	ldr	r3, [pc, #288]	; (8005d0c <WriteChar+0x254>)
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	4a46      	ldr	r2, [pc, #280]	; (8005d10 <WriteChar+0x258>)
 8005bf8:	2106      	movs	r1, #6
 8005bfa:	4846      	ldr	r0, [pc, #280]	; (8005d14 <WriteChar+0x25c>)
 8005bfc:	f7fc fe8e 	bl	800291c <HAL_LCD_Write>
      break;
 8005c00:	e2cf      	b.n	80061a2 <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005c02:	4b42      	ldr	r3, [pc, #264]	; (8005d0c <WriteChar+0x254>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	019b      	lsls	r3, r3, #6
 8005c08:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8005c0c:	4b3f      	ldr	r3, [pc, #252]	; (8005d0c <WriteChar+0x254>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	085b      	lsrs	r3, r3, #1
 8005c12:	035b      	lsls	r3, r3, #13
 8005c14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c18:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8005c1a:	4b3c      	ldr	r3, [pc, #240]	; (8005d0c <WriteChar+0x254>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	089b      	lsrs	r3, r3, #2
 8005c20:	031b      	lsls	r3, r3, #12
 8005c22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c26:	431a      	orrs	r2, r3
 8005c28:	4b38      	ldr	r3, [pc, #224]	; (8005d0c <WriteChar+0x254>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	08db      	lsrs	r3, r3, #3
 8005c2e:	015b      	lsls	r3, r3, #5
 8005c30:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	4a37      	ldr	r2, [pc, #220]	; (8005d18 <WriteChar+0x260>)
 8005c3c:	2100      	movs	r1, #0
 8005c3e:	4835      	ldr	r0, [pc, #212]	; (8005d14 <WriteChar+0x25c>)
 8005c40:	f7fc fe6c 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005c44:	4b31      	ldr	r3, [pc, #196]	; (8005d0c <WriteChar+0x254>)
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	019b      	lsls	r3, r3, #6
 8005c4a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8005c4e:	4b2f      	ldr	r3, [pc, #188]	; (8005d0c <WriteChar+0x254>)
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	085b      	lsrs	r3, r3, #1
 8005c54:	035b      	lsls	r3, r3, #13
 8005c56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c5a:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8005c5c:	4b2b      	ldr	r3, [pc, #172]	; (8005d0c <WriteChar+0x254>)
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	089b      	lsrs	r3, r3, #2
 8005c62:	031b      	lsls	r3, r3, #12
 8005c64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	4b28      	ldr	r3, [pc, #160]	; (8005d0c <WriteChar+0x254>)
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	08db      	lsrs	r3, r3, #3
 8005c70:	015b      	lsls	r3, r3, #5
 8005c72:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005c76:	4313      	orrs	r3, r2
 8005c78:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	4a26      	ldr	r2, [pc, #152]	; (8005d18 <WriteChar+0x260>)
 8005c7e:	2102      	movs	r1, #2
 8005c80:	4824      	ldr	r0, [pc, #144]	; (8005d14 <WriteChar+0x25c>)
 8005c82:	f7fc fe4b 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005c86:	4b21      	ldr	r3, [pc, #132]	; (8005d0c <WriteChar+0x254>)
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	019b      	lsls	r3, r3, #6
 8005c8c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8005c90:	4b1e      	ldr	r3, [pc, #120]	; (8005d0c <WriteChar+0x254>)
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	085b      	lsrs	r3, r3, #1
 8005c96:	035b      	lsls	r3, r3, #13
 8005c98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c9c:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8005c9e:	4b1b      	ldr	r3, [pc, #108]	; (8005d0c <WriteChar+0x254>)
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	089b      	lsrs	r3, r3, #2
 8005ca4:	031b      	lsls	r3, r3, #12
 8005ca6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005caa:	431a      	orrs	r2, r3
 8005cac:	4b17      	ldr	r3, [pc, #92]	; (8005d0c <WriteChar+0x254>)
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	08db      	lsrs	r3, r3, #3
 8005cb2:	015b      	lsls	r3, r3, #5
 8005cb4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	4a16      	ldr	r2, [pc, #88]	; (8005d18 <WriteChar+0x260>)
 8005cc0:	2104      	movs	r1, #4
 8005cc2:	4814      	ldr	r0, [pc, #80]	; (8005d14 <WriteChar+0x25c>)
 8005cc4:	f7fc fe2a 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005cc8:	4b10      	ldr	r3, [pc, #64]	; (8005d0c <WriteChar+0x254>)
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	019b      	lsls	r3, r3, #6
 8005cce:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8005cd2:	4b0e      	ldr	r3, [pc, #56]	; (8005d0c <WriteChar+0x254>)
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	085b      	lsrs	r3, r3, #1
 8005cd8:	035b      	lsls	r3, r3, #13
 8005cda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cde:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8005ce0:	4b0a      	ldr	r3, [pc, #40]	; (8005d0c <WriteChar+0x254>)
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	089b      	lsrs	r3, r3, #2
 8005ce6:	031b      	lsls	r3, r3, #12
 8005ce8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005cec:	431a      	orrs	r2, r3
 8005cee:	4b07      	ldr	r3, [pc, #28]	; (8005d0c <WriteChar+0x254>)
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	08db      	lsrs	r3, r3, #3
 8005cf4:	015b      	lsls	r3, r3, #5
 8005cf6:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	4a05      	ldr	r2, [pc, #20]	; (8005d18 <WriteChar+0x260>)
 8005d02:	2106      	movs	r1, #6
 8005d04:	4803      	ldr	r0, [pc, #12]	; (8005d14 <WriteChar+0x25c>)
 8005d06:	f7fc fe09 	bl	800291c <HAL_LCD_Write>
      break;
 8005d0a:	e24a      	b.n	80061a2 <WriteChar+0x6ea>
 8005d0c:	20000240 	.word	0x20000240
 8005d10:	ff3fffe7 	.word	0xff3fffe7
 8005d14:	20000250 	.word	0x20000250
 8005d18:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005d1c:	4b88      	ldr	r3, [pc, #544]	; (8005f40 <WriteChar+0x488>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	03db      	lsls	r3, r3, #15
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	4b86      	ldr	r3, [pc, #536]	; (8005f40 <WriteChar+0x488>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	085b      	lsrs	r3, r3, #1
 8005d2a:	075b      	lsls	r3, r3, #29
 8005d2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d30:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005d32:	4b83      	ldr	r3, [pc, #524]	; (8005f40 <WriteChar+0x488>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	089b      	lsrs	r3, r3, #2
 8005d38:	071b      	lsls	r3, r3, #28
 8005d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d3e:	431a      	orrs	r2, r3
 8005d40:	4b7f      	ldr	r3, [pc, #508]	; (8005f40 <WriteChar+0x488>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	08db      	lsrs	r3, r3, #3
 8005d46:	039b      	lsls	r3, r3, #14
 8005d48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	4a7c      	ldr	r2, [pc, #496]	; (8005f44 <WriteChar+0x48c>)
 8005d54:	2100      	movs	r1, #0
 8005d56:	487c      	ldr	r0, [pc, #496]	; (8005f48 <WriteChar+0x490>)
 8005d58:	f7fc fde0 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005d5c:	4b78      	ldr	r3, [pc, #480]	; (8005f40 <WriteChar+0x488>)
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	03db      	lsls	r3, r3, #15
 8005d62:	b29a      	uxth	r2, r3
 8005d64:	4b76      	ldr	r3, [pc, #472]	; (8005f40 <WriteChar+0x488>)
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	085b      	lsrs	r3, r3, #1
 8005d6a:	075b      	lsls	r3, r3, #29
 8005d6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d70:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005d72:	4b73      	ldr	r3, [pc, #460]	; (8005f40 <WriteChar+0x488>)
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	089b      	lsrs	r3, r3, #2
 8005d78:	071b      	lsls	r3, r3, #28
 8005d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	4b6f      	ldr	r3, [pc, #444]	; (8005f40 <WriteChar+0x488>)
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	08db      	lsrs	r3, r3, #3
 8005d86:	039b      	lsls	r3, r3, #14
 8005d88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	4a6c      	ldr	r2, [pc, #432]	; (8005f44 <WriteChar+0x48c>)
 8005d94:	2102      	movs	r1, #2
 8005d96:	486c      	ldr	r0, [pc, #432]	; (8005f48 <WriteChar+0x490>)
 8005d98:	f7fc fdc0 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005d9c:	4b68      	ldr	r3, [pc, #416]	; (8005f40 <WriteChar+0x488>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	03db      	lsls	r3, r3, #15
 8005da2:	b29a      	uxth	r2, r3
 8005da4:	4b66      	ldr	r3, [pc, #408]	; (8005f40 <WriteChar+0x488>)
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	085b      	lsrs	r3, r3, #1
 8005daa:	075b      	lsls	r3, r3, #29
 8005dac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005db0:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005db2:	4b63      	ldr	r3, [pc, #396]	; (8005f40 <WriteChar+0x488>)
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	089b      	lsrs	r3, r3, #2
 8005db8:	071b      	lsls	r3, r3, #28
 8005dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	4b5f      	ldr	r3, [pc, #380]	; (8005f40 <WriteChar+0x488>)
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	08db      	lsrs	r3, r3, #3
 8005dc6:	039b      	lsls	r3, r3, #14
 8005dc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	4a5c      	ldr	r2, [pc, #368]	; (8005f44 <WriteChar+0x48c>)
 8005dd4:	2104      	movs	r1, #4
 8005dd6:	485c      	ldr	r0, [pc, #368]	; (8005f48 <WriteChar+0x490>)
 8005dd8:	f7fc fda0 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005ddc:	4b58      	ldr	r3, [pc, #352]	; (8005f40 <WriteChar+0x488>)
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	03db      	lsls	r3, r3, #15
 8005de2:	b29a      	uxth	r2, r3
 8005de4:	4b56      	ldr	r3, [pc, #344]	; (8005f40 <WriteChar+0x488>)
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	085b      	lsrs	r3, r3, #1
 8005dea:	075b      	lsls	r3, r3, #29
 8005dec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005df0:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005df2:	4b53      	ldr	r3, [pc, #332]	; (8005f40 <WriteChar+0x488>)
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	089b      	lsrs	r3, r3, #2
 8005df8:	071b      	lsls	r3, r3, #28
 8005dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dfe:	431a      	orrs	r2, r3
 8005e00:	4b4f      	ldr	r3, [pc, #316]	; (8005f40 <WriteChar+0x488>)
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	08db      	lsrs	r3, r3, #3
 8005e06:	039b      	lsls	r3, r3, #14
 8005e08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	4a4c      	ldr	r2, [pc, #304]	; (8005f44 <WriteChar+0x48c>)
 8005e14:	2106      	movs	r1, #6
 8005e16:	484c      	ldr	r0, [pc, #304]	; (8005f48 <WriteChar+0x490>)
 8005e18:	f7fc fd80 	bl	800291c <HAL_LCD_Write>
      break;
 8005e1c:	e1c1      	b.n	80061a2 <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8005e1e:	4b48      	ldr	r3, [pc, #288]	; (8005f40 <WriteChar+0x488>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	07da      	lsls	r2, r3, #31
 8005e24:	4b46      	ldr	r3, [pc, #280]	; (8005f40 <WriteChar+0x488>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	08db      	lsrs	r3, r3, #3
 8005e2a:	079b      	lsls	r3, r3, #30
 8005e2c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005e30:	4313      	orrs	r3, r2
 8005e32:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	4842      	ldr	r0, [pc, #264]	; (8005f48 <WriteChar+0x490>)
 8005e3e:	f7fc fd6d 	bl	800291c <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8005e42:	4b3f      	ldr	r3, [pc, #252]	; (8005f40 <WriteChar+0x488>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0202 	and.w	r2, r3, #2
 8005e4a:	4b3d      	ldr	r3, [pc, #244]	; (8005f40 <WriteChar+0x488>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	089b      	lsrs	r3, r3, #2
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	4313      	orrs	r3, r2
 8005e56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f06f 0203 	mvn.w	r2, #3
 8005e5e:	2101      	movs	r1, #1
 8005e60:	4839      	ldr	r0, [pc, #228]	; (8005f48 <WriteChar+0x490>)
 8005e62:	f7fc fd5b 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8005e66:	4b36      	ldr	r3, [pc, #216]	; (8005f40 <WriteChar+0x488>)
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	07da      	lsls	r2, r3, #31
 8005e6c:	4b34      	ldr	r3, [pc, #208]	; (8005f40 <WriteChar+0x488>)
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	08db      	lsrs	r3, r3, #3
 8005e72:	079b      	lsls	r3, r3, #30
 8005e74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8005e82:	2102      	movs	r1, #2
 8005e84:	4830      	ldr	r0, [pc, #192]	; (8005f48 <WriteChar+0x490>)
 8005e86:	f7fc fd49 	bl	800291c <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8005e8a:	4b2d      	ldr	r3, [pc, #180]	; (8005f40 <WriteChar+0x488>)
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f003 0202 	and.w	r2, r3, #2
 8005e92:	4b2b      	ldr	r3, [pc, #172]	; (8005f40 <WriteChar+0x488>)
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	089b      	lsrs	r3, r3, #2
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f06f 0203 	mvn.w	r2, #3
 8005ea6:	2103      	movs	r1, #3
 8005ea8:	4827      	ldr	r0, [pc, #156]	; (8005f48 <WriteChar+0x490>)
 8005eaa:	f7fc fd37 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8005eae:	4b24      	ldr	r3, [pc, #144]	; (8005f40 <WriteChar+0x488>)
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	07da      	lsls	r2, r3, #31
 8005eb4:	4b22      	ldr	r3, [pc, #136]	; (8005f40 <WriteChar+0x488>)
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	08db      	lsrs	r3, r3, #3
 8005eba:	079b      	lsls	r3, r3, #30
 8005ebc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8005eca:	2104      	movs	r1, #4
 8005ecc:	481e      	ldr	r0, [pc, #120]	; (8005f48 <WriteChar+0x490>)
 8005ece:	f7fc fd25 	bl	800291c <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8005ed2:	4b1b      	ldr	r3, [pc, #108]	; (8005f40 <WriteChar+0x488>)
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f003 0202 	and.w	r2, r3, #2
 8005eda:	4b19      	ldr	r3, [pc, #100]	; (8005f40 <WriteChar+0x488>)
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	089b      	lsrs	r3, r3, #2
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f06f 0203 	mvn.w	r2, #3
 8005eee:	2105      	movs	r1, #5
 8005ef0:	4815      	ldr	r0, [pc, #84]	; (8005f48 <WriteChar+0x490>)
 8005ef2:	f7fc fd13 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8005ef6:	4b12      	ldr	r3, [pc, #72]	; (8005f40 <WriteChar+0x488>)
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	07da      	lsls	r2, r3, #31
 8005efc:	4b10      	ldr	r3, [pc, #64]	; (8005f40 <WriteChar+0x488>)
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	08db      	lsrs	r3, r3, #3
 8005f02:	079b      	lsls	r3, r3, #30
 8005f04:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8005f12:	2106      	movs	r1, #6
 8005f14:	480c      	ldr	r0, [pc, #48]	; (8005f48 <WriteChar+0x490>)
 8005f16:	f7fc fd01 	bl	800291c <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8005f1a:	4b09      	ldr	r3, [pc, #36]	; (8005f40 <WriteChar+0x488>)
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	f003 0202 	and.w	r2, r3, #2
 8005f22:	4b07      	ldr	r3, [pc, #28]	; (8005f40 <WriteChar+0x488>)
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	089b      	lsrs	r3, r3, #2
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f06f 0203 	mvn.w	r2, #3
 8005f36:	2107      	movs	r1, #7
 8005f38:	4803      	ldr	r0, [pc, #12]	; (8005f48 <WriteChar+0x490>)
 8005f3a:	f7fc fcef 	bl	800291c <HAL_LCD_Write>
      break;
 8005f3e:	e130      	b.n	80061a2 <WriteChar+0x6ea>
 8005f40:	20000240 	.word	0x20000240
 8005f44:	cfff3fff 	.word	0xcfff3fff
 8005f48:	20000250 	.word	0x20000250
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8005f4c:	4b97      	ldr	r3, [pc, #604]	; (80061ac <WriteChar+0x6f4>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	085b      	lsrs	r3, r3, #1
 8005f52:	065b      	lsls	r3, r3, #25
 8005f54:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8005f58:	4b94      	ldr	r3, [pc, #592]	; (80061ac <WriteChar+0x6f4>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	089b      	lsrs	r3, r3, #2
 8005f5e:	061b      	lsls	r3, r3, #24
 8005f60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f64:	4313      	orrs	r3, r2
 8005f66:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8005f6e:	2100      	movs	r1, #0
 8005f70:	488f      	ldr	r0, [pc, #572]	; (80061b0 <WriteChar+0x6f8>)
 8005f72:	f7fc fcd3 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8005f76:	4b8d      	ldr	r3, [pc, #564]	; (80061ac <WriteChar+0x6f4>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	00db      	lsls	r3, r3, #3
 8005f7c:	f003 0208 	and.w	r2, r3, #8
 8005f80:	4b8a      	ldr	r3, [pc, #552]	; (80061ac <WriteChar+0x6f4>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	08db      	lsrs	r3, r3, #3
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f06f 020c 	mvn.w	r2, #12
 8005f96:	2101      	movs	r1, #1
 8005f98:	4885      	ldr	r0, [pc, #532]	; (80061b0 <WriteChar+0x6f8>)
 8005f9a:	f7fc fcbf 	bl	800291c <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8005f9e:	4b83      	ldr	r3, [pc, #524]	; (80061ac <WriteChar+0x6f4>)
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	085b      	lsrs	r3, r3, #1
 8005fa4:	065b      	lsls	r3, r3, #25
 8005fa6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8005faa:	4b80      	ldr	r3, [pc, #512]	; (80061ac <WriteChar+0x6f4>)
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	089b      	lsrs	r3, r3, #2
 8005fb0:	061b      	lsls	r3, r3, #24
 8005fb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8005fc0:	2102      	movs	r1, #2
 8005fc2:	487b      	ldr	r0, [pc, #492]	; (80061b0 <WriteChar+0x6f8>)
 8005fc4:	f7fc fcaa 	bl	800291c <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8005fc8:	4b78      	ldr	r3, [pc, #480]	; (80061ac <WriteChar+0x6f4>)
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	00db      	lsls	r3, r3, #3
 8005fce:	f003 0208 	and.w	r2, r3, #8
 8005fd2:	4b76      	ldr	r3, [pc, #472]	; (80061ac <WriteChar+0x6f4>)
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	08db      	lsrs	r3, r3, #3
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	f003 0304 	and.w	r3, r3, #4
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f06f 020c 	mvn.w	r2, #12
 8005fe8:	2103      	movs	r1, #3
 8005fea:	4871      	ldr	r0, [pc, #452]	; (80061b0 <WriteChar+0x6f8>)
 8005fec:	f7fc fc96 	bl	800291c <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8005ff0:	4b6e      	ldr	r3, [pc, #440]	; (80061ac <WriteChar+0x6f4>)
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	085b      	lsrs	r3, r3, #1
 8005ff6:	065b      	lsls	r3, r3, #25
 8005ff8:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8005ffc:	4b6b      	ldr	r3, [pc, #428]	; (80061ac <WriteChar+0x6f4>)
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	089b      	lsrs	r3, r3, #2
 8006002:	061b      	lsls	r3, r3, #24
 8006004:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006008:	4313      	orrs	r3, r2
 800600a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8006012:	2104      	movs	r1, #4
 8006014:	4866      	ldr	r0, [pc, #408]	; (80061b0 <WriteChar+0x6f8>)
 8006016:	f7fc fc81 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800601a:	4b64      	ldr	r3, [pc, #400]	; (80061ac <WriteChar+0x6f4>)
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	00db      	lsls	r3, r3, #3
 8006020:	f003 0208 	and.w	r2, r3, #8
 8006024:	4b61      	ldr	r3, [pc, #388]	; (80061ac <WriteChar+0x6f4>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	08db      	lsrs	r3, r3, #3
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	f003 0304 	and.w	r3, r3, #4
 8006030:	4313      	orrs	r3, r2
 8006032:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f06f 020c 	mvn.w	r2, #12
 800603a:	2105      	movs	r1, #5
 800603c:	485c      	ldr	r0, [pc, #368]	; (80061b0 <WriteChar+0x6f8>)
 800603e:	f7fc fc6d 	bl	800291c <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8006042:	4b5a      	ldr	r3, [pc, #360]	; (80061ac <WriteChar+0x6f4>)
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	085b      	lsrs	r3, r3, #1
 8006048:	065b      	lsls	r3, r3, #25
 800604a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800604e:	4b57      	ldr	r3, [pc, #348]	; (80061ac <WriteChar+0x6f4>)
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	089b      	lsrs	r3, r3, #2
 8006054:	061b      	lsls	r3, r3, #24
 8006056:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8006064:	2106      	movs	r1, #6
 8006066:	4852      	ldr	r0, [pc, #328]	; (80061b0 <WriteChar+0x6f8>)
 8006068:	f7fc fc58 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800606c:	4b4f      	ldr	r3, [pc, #316]	; (80061ac <WriteChar+0x6f4>)
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	00db      	lsls	r3, r3, #3
 8006072:	f003 0208 	and.w	r2, r3, #8
 8006076:	4b4d      	ldr	r3, [pc, #308]	; (80061ac <WriteChar+0x6f4>)
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	08db      	lsrs	r3, r3, #3
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	f003 0304 	and.w	r3, r3, #4
 8006082:	4313      	orrs	r3, r2
 8006084:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f06f 020c 	mvn.w	r2, #12
 800608c:	2107      	movs	r1, #7
 800608e:	4848      	ldr	r0, [pc, #288]	; (80061b0 <WriteChar+0x6f8>)
 8006090:	f7fc fc44 	bl	800291c <HAL_LCD_Write>
      break;
 8006094:	e085      	b.n	80061a2 <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006096:	4b45      	ldr	r3, [pc, #276]	; (80061ac <WriteChar+0x6f4>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	045b      	lsls	r3, r3, #17
 800609c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80060a0:	4b42      	ldr	r3, [pc, #264]	; (80061ac <WriteChar+0x6f4>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	085b      	lsrs	r3, r3, #1
 80060a6:	021b      	lsls	r3, r3, #8
 80060a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060ac:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80060ae:	4b3f      	ldr	r3, [pc, #252]	; (80061ac <WriteChar+0x6f4>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	089b      	lsrs	r3, r3, #2
 80060b4:	025b      	lsls	r3, r3, #9
 80060b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060ba:	431a      	orrs	r2, r3
 80060bc:	4b3b      	ldr	r3, [pc, #236]	; (80061ac <WriteChar+0x6f4>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	08db      	lsrs	r3, r3, #3
 80060c2:	069b      	lsls	r3, r3, #26
 80060c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	4a39      	ldr	r2, [pc, #228]	; (80061b4 <WriteChar+0x6fc>)
 80060d0:	2100      	movs	r1, #0
 80060d2:	4837      	ldr	r0, [pc, #220]	; (80061b0 <WriteChar+0x6f8>)
 80060d4:	f7fc fc22 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80060d8:	4b34      	ldr	r3, [pc, #208]	; (80061ac <WriteChar+0x6f4>)
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	045b      	lsls	r3, r3, #17
 80060de:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80060e2:	4b32      	ldr	r3, [pc, #200]	; (80061ac <WriteChar+0x6f4>)
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	085b      	lsrs	r3, r3, #1
 80060e8:	021b      	lsls	r3, r3, #8
 80060ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060ee:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80060f0:	4b2e      	ldr	r3, [pc, #184]	; (80061ac <WriteChar+0x6f4>)
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	089b      	lsrs	r3, r3, #2
 80060f6:	025b      	lsls	r3, r3, #9
 80060f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060fc:	431a      	orrs	r2, r3
 80060fe:	4b2b      	ldr	r3, [pc, #172]	; (80061ac <WriteChar+0x6f4>)
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	08db      	lsrs	r3, r3, #3
 8006104:	069b      	lsls	r3, r3, #26
 8006106:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800610a:	4313      	orrs	r3, r2
 800610c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	4a28      	ldr	r2, [pc, #160]	; (80061b4 <WriteChar+0x6fc>)
 8006112:	2102      	movs	r1, #2
 8006114:	4826      	ldr	r0, [pc, #152]	; (80061b0 <WriteChar+0x6f8>)
 8006116:	f7fc fc01 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800611a:	4b24      	ldr	r3, [pc, #144]	; (80061ac <WriteChar+0x6f4>)
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	045b      	lsls	r3, r3, #17
 8006120:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8006124:	4b21      	ldr	r3, [pc, #132]	; (80061ac <WriteChar+0x6f4>)
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	085b      	lsrs	r3, r3, #1
 800612a:	021b      	lsls	r3, r3, #8
 800612c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006130:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8006132:	4b1e      	ldr	r3, [pc, #120]	; (80061ac <WriteChar+0x6f4>)
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	089b      	lsrs	r3, r3, #2
 8006138:	025b      	lsls	r3, r3, #9
 800613a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800613e:	431a      	orrs	r2, r3
 8006140:	4b1a      	ldr	r3, [pc, #104]	; (80061ac <WriteChar+0x6f4>)
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	08db      	lsrs	r3, r3, #3
 8006146:	069b      	lsls	r3, r3, #26
 8006148:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800614c:	4313      	orrs	r3, r2
 800614e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	4a18      	ldr	r2, [pc, #96]	; (80061b4 <WriteChar+0x6fc>)
 8006154:	2104      	movs	r1, #4
 8006156:	4816      	ldr	r0, [pc, #88]	; (80061b0 <WriteChar+0x6f8>)
 8006158:	f7fc fbe0 	bl	800291c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800615c:	4b13      	ldr	r3, [pc, #76]	; (80061ac <WriteChar+0x6f4>)
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	045b      	lsls	r3, r3, #17
 8006162:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8006166:	4b11      	ldr	r3, [pc, #68]	; (80061ac <WriteChar+0x6f4>)
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	085b      	lsrs	r3, r3, #1
 800616c:	021b      	lsls	r3, r3, #8
 800616e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006172:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8006174:	4b0d      	ldr	r3, [pc, #52]	; (80061ac <WriteChar+0x6f4>)
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	089b      	lsrs	r3, r3, #2
 800617a:	025b      	lsls	r3, r3, #9
 800617c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006180:	431a      	orrs	r2, r3
 8006182:	4b0a      	ldr	r3, [pc, #40]	; (80061ac <WriteChar+0x6f4>)
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	08db      	lsrs	r3, r3, #3
 8006188:	069b      	lsls	r3, r3, #26
 800618a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800618e:	4313      	orrs	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	4a07      	ldr	r2, [pc, #28]	; (80061b4 <WriteChar+0x6fc>)
 8006196:	2106      	movs	r1, #6
 8006198:	4805      	ldr	r0, [pc, #20]	; (80061b0 <WriteChar+0x6f8>)
 800619a:	f7fc fbbf 	bl	800291c <HAL_LCD_Write>
      break;
 800619e:	e000      	b.n	80061a2 <WriteChar+0x6ea>
    
     default:
      break;
 80061a0:	bf00      	nop
  }
}
 80061a2:	bf00      	nop
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	bf00      	nop
 80061ac:	20000240 	.word	0x20000240
 80061b0:	20000250 	.word	0x20000250
 80061b4:	fbfdfcff 	.word	0xfbfdfcff

080061b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b083      	sub	sp, #12
 80061bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061be:	4b0f      	ldr	r3, [pc, #60]	; (80061fc <HAL_MspInit+0x44>)
 80061c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061c2:	4a0e      	ldr	r2, [pc, #56]	; (80061fc <HAL_MspInit+0x44>)
 80061c4:	f043 0301 	orr.w	r3, r3, #1
 80061c8:	6613      	str	r3, [r2, #96]	; 0x60
 80061ca:	4b0c      	ldr	r3, [pc, #48]	; (80061fc <HAL_MspInit+0x44>)
 80061cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	607b      	str	r3, [r7, #4]
 80061d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80061d6:	4b09      	ldr	r3, [pc, #36]	; (80061fc <HAL_MspInit+0x44>)
 80061d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061da:	4a08      	ldr	r2, [pc, #32]	; (80061fc <HAL_MspInit+0x44>)
 80061dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061e0:	6593      	str	r3, [r2, #88]	; 0x58
 80061e2:	4b06      	ldr	r3, [pc, #24]	; (80061fc <HAL_MspInit+0x44>)
 80061e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061ea:	603b      	str	r3, [r7, #0]
 80061ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80061ee:	bf00      	nop
 80061f0:	370c      	adds	r7, #12
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	40021000 	.word	0x40021000

08006200 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b08c      	sub	sp, #48	; 0x30
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006208:	f107 031c 	add.w	r3, r7, #28
 800620c:	2200      	movs	r2, #0
 800620e:	601a      	str	r2, [r3, #0]
 8006210:	605a      	str	r2, [r3, #4]
 8006212:	609a      	str	r2, [r3, #8]
 8006214:	60da      	str	r2, [r3, #12]
 8006216:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a34      	ldr	r2, [pc, #208]	; (80062f0 <HAL_ADC_MspInit+0xf0>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d12e      	bne.n	8006280 <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8006222:	4b34      	ldr	r3, [pc, #208]	; (80062f4 <HAL_ADC_MspInit+0xf4>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	3301      	adds	r3, #1
 8006228:	4a32      	ldr	r2, [pc, #200]	; (80062f4 <HAL_ADC_MspInit+0xf4>)
 800622a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800622c:	4b31      	ldr	r3, [pc, #196]	; (80062f4 <HAL_ADC_MspInit+0xf4>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	2b01      	cmp	r3, #1
 8006232:	d10b      	bne.n	800624c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8006234:	4b30      	ldr	r3, [pc, #192]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 8006236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006238:	4a2f      	ldr	r2, [pc, #188]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 800623a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800623e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006240:	4b2d      	ldr	r3, [pc, #180]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 8006242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006244:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006248:	61bb      	str	r3, [r7, #24]
 800624a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800624c:	4b2a      	ldr	r3, [pc, #168]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 800624e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006250:	4a29      	ldr	r2, [pc, #164]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 8006252:	f043 0301 	orr.w	r3, r3, #1
 8006256:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006258:	4b27      	ldr	r3, [pc, #156]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 800625a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800625c:	f003 0301 	and.w	r3, r3, #1
 8006260:	617b      	str	r3, [r7, #20]
 8006262:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006264:	2304      	movs	r3, #4
 8006266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8006268:	230b      	movs	r3, #11
 800626a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800626c:	2300      	movs	r3, #0
 800626e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006270:	f107 031c 	add.w	r3, r7, #28
 8006274:	4619      	mov	r1, r3
 8006276:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800627a:	f7fc f8cf 	bl	800241c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800627e:	e032      	b.n	80062e6 <HAL_ADC_MspInit+0xe6>
  else if(hadc->Instance==ADC2)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a1d      	ldr	r2, [pc, #116]	; (80062fc <HAL_ADC_MspInit+0xfc>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d12d      	bne.n	80062e6 <HAL_ADC_MspInit+0xe6>
    HAL_RCC_ADC_CLK_ENABLED++;
 800628a:	4b1a      	ldr	r3, [pc, #104]	; (80062f4 <HAL_ADC_MspInit+0xf4>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	3301      	adds	r3, #1
 8006290:	4a18      	ldr	r2, [pc, #96]	; (80062f4 <HAL_ADC_MspInit+0xf4>)
 8006292:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8006294:	4b17      	ldr	r3, [pc, #92]	; (80062f4 <HAL_ADC_MspInit+0xf4>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2b01      	cmp	r3, #1
 800629a:	d10b      	bne.n	80062b4 <HAL_ADC_MspInit+0xb4>
      __HAL_RCC_ADC_CLK_ENABLE();
 800629c:	4b16      	ldr	r3, [pc, #88]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 800629e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062a0:	4a15      	ldr	r2, [pc, #84]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 80062a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80062a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80062a8:	4b13      	ldr	r3, [pc, #76]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 80062aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062b0:	613b      	str	r3, [r7, #16]
 80062b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80062b4:	4b10      	ldr	r3, [pc, #64]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 80062b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062b8:	4a0f      	ldr	r2, [pc, #60]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 80062ba:	f043 0301 	orr.w	r3, r3, #1
 80062be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80062c0:	4b0d      	ldr	r3, [pc, #52]	; (80062f8 <HAL_ADC_MspInit+0xf8>)
 80062c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062c4:	f003 0301 	and.w	r3, r3, #1
 80062c8:	60fb      	str	r3, [r7, #12]
 80062ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80062cc:	2320      	movs	r3, #32
 80062ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80062d0:	230b      	movs	r3, #11
 80062d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062d4:	2300      	movs	r3, #0
 80062d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80062d8:	f107 031c 	add.w	r3, r7, #28
 80062dc:	4619      	mov	r1, r3
 80062de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062e2:	f7fc f89b 	bl	800241c <HAL_GPIO_Init>
}
 80062e6:	bf00      	nop
 80062e8:	3730      	adds	r7, #48	; 0x30
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	50040000 	.word	0x50040000
 80062f4:	20000090 	.word	0x20000090
 80062f8:	40021000 	.word	0x40021000
 80062fc:	50040100 	.word	0x50040100

08006300 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b08a      	sub	sp, #40	; 0x28
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006308:	f107 0314 	add.w	r3, r7, #20
 800630c:	2200      	movs	r2, #0
 800630e:	601a      	str	r2, [r3, #0]
 8006310:	605a      	str	r2, [r3, #4]
 8006312:	609a      	str	r2, [r3, #8]
 8006314:	60da      	str	r2, [r3, #12]
 8006316:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a26      	ldr	r2, [pc, #152]	; (80063b8 <HAL_LCD_MspInit+0xb8>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d145      	bne.n	80063ae <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8006322:	4b26      	ldr	r3, [pc, #152]	; (80063bc <HAL_LCD_MspInit+0xbc>)
 8006324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006326:	4a25      	ldr	r2, [pc, #148]	; (80063bc <HAL_LCD_MspInit+0xbc>)
 8006328:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800632c:	6593      	str	r3, [r2, #88]	; 0x58
 800632e:	4b23      	ldr	r3, [pc, #140]	; (80063bc <HAL_LCD_MspInit+0xbc>)
 8006330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006332:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006336:	613b      	str	r3, [r7, #16]
 8006338:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800633a:	4b20      	ldr	r3, [pc, #128]	; (80063bc <HAL_LCD_MspInit+0xbc>)
 800633c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800633e:	4a1f      	ldr	r2, [pc, #124]	; (80063bc <HAL_LCD_MspInit+0xbc>)
 8006340:	f043 0304 	orr.w	r3, r3, #4
 8006344:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006346:	4b1d      	ldr	r3, [pc, #116]	; (80063bc <HAL_LCD_MspInit+0xbc>)
 8006348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800634a:	f003 0304 	and.w	r3, r3, #4
 800634e:	60fb      	str	r3, [r7, #12]
 8006350:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006352:	4b1a      	ldr	r3, [pc, #104]	; (80063bc <HAL_LCD_MspInit+0xbc>)
 8006354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006356:	4a19      	ldr	r2, [pc, #100]	; (80063bc <HAL_LCD_MspInit+0xbc>)
 8006358:	f043 0301 	orr.w	r3, r3, #1
 800635c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800635e:	4b17      	ldr	r3, [pc, #92]	; (80063bc <HAL_LCD_MspInit+0xbc>)
 8006360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006362:	f003 0301 	and.w	r3, r3, #1
 8006366:	60bb      	str	r3, [r7, #8]
 8006368:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800636a:	2308      	movs	r3, #8
 800636c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800636e:	2302      	movs	r3, #2
 8006370:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006372:	2300      	movs	r3, #0
 8006374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006376:	2300      	movs	r3, #0
 8006378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800637a:	230b      	movs	r3, #11
 800637c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800637e:	f107 0314 	add.w	r3, r7, #20
 8006382:	4619      	mov	r1, r3
 8006384:	480e      	ldr	r0, [pc, #56]	; (80063c0 <HAL_LCD_MspInit+0xc0>)
 8006386:	f7fc f849 	bl	800241c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800638a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800638e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006390:	2302      	movs	r3, #2
 8006392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006394:	2300      	movs	r3, #0
 8006396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006398:	2300      	movs	r3, #0
 800639a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800639c:	230b      	movs	r3, #11
 800639e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063a0:	f107 0314 	add.w	r3, r7, #20
 80063a4:	4619      	mov	r1, r3
 80063a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80063aa:	f7fc f837 	bl	800241c <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80063ae:	bf00      	nop
 80063b0:	3728      	adds	r7, #40	; 0x28
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
 80063b6:	bf00      	nop
 80063b8:	40002400 	.word	0x40002400
 80063bc:	40021000 	.word	0x40021000
 80063c0:	48000800 	.word	0x48000800

080063c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b08a      	sub	sp, #40	; 0x28
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063cc:	f107 0314 	add.w	r3, r7, #20
 80063d0:	2200      	movs	r2, #0
 80063d2:	601a      	str	r2, [r3, #0]
 80063d4:	605a      	str	r2, [r3, #4]
 80063d6:	609a      	str	r2, [r3, #8]
 80063d8:	60da      	str	r2, [r3, #12]
 80063da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a25      	ldr	r2, [pc, #148]	; (8006478 <HAL_UART_MspInit+0xb4>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d144      	bne.n	8006470 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80063e6:	4b25      	ldr	r3, [pc, #148]	; (800647c <HAL_UART_MspInit+0xb8>)
 80063e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063ea:	4a24      	ldr	r2, [pc, #144]	; (800647c <HAL_UART_MspInit+0xb8>)
 80063ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063f0:	6593      	str	r3, [r2, #88]	; 0x58
 80063f2:	4b22      	ldr	r3, [pc, #136]	; (800647c <HAL_UART_MspInit+0xb8>)
 80063f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063fa:	613b      	str	r3, [r7, #16]
 80063fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063fe:	4b1f      	ldr	r3, [pc, #124]	; (800647c <HAL_UART_MspInit+0xb8>)
 8006400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006402:	4a1e      	ldr	r2, [pc, #120]	; (800647c <HAL_UART_MspInit+0xb8>)
 8006404:	f043 0301 	orr.w	r3, r3, #1
 8006408:	64d3      	str	r3, [r2, #76]	; 0x4c
 800640a:	4b1c      	ldr	r3, [pc, #112]	; (800647c <HAL_UART_MspInit+0xb8>)
 800640c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800640e:	f003 0301 	and.w	r3, r3, #1
 8006412:	60fb      	str	r3, [r7, #12]
 8006414:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006416:	4b19      	ldr	r3, [pc, #100]	; (800647c <HAL_UART_MspInit+0xb8>)
 8006418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800641a:	4a18      	ldr	r2, [pc, #96]	; (800647c <HAL_UART_MspInit+0xb8>)
 800641c:	f043 0308 	orr.w	r3, r3, #8
 8006420:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006422:	4b16      	ldr	r3, [pc, #88]	; (800647c <HAL_UART_MspInit+0xb8>)
 8006424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006426:	f003 0308 	and.w	r3, r3, #8
 800642a:	60bb      	str	r3, [r7, #8]
 800642c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800642e:	2308      	movs	r3, #8
 8006430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006432:	2302      	movs	r3, #2
 8006434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006436:	2300      	movs	r3, #0
 8006438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800643a:	2303      	movs	r3, #3
 800643c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800643e:	2307      	movs	r3, #7
 8006440:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006442:	f107 0314 	add.w	r3, r7, #20
 8006446:	4619      	mov	r1, r3
 8006448:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800644c:	f7fb ffe6 	bl	800241c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006450:	2320      	movs	r3, #32
 8006452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006454:	2302      	movs	r3, #2
 8006456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006458:	2300      	movs	r3, #0
 800645a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800645c:	2303      	movs	r3, #3
 800645e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006460:	2307      	movs	r3, #7
 8006462:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006464:	f107 0314 	add.w	r3, r7, #20
 8006468:	4619      	mov	r1, r3
 800646a:	4805      	ldr	r0, [pc, #20]	; (8006480 <HAL_UART_MspInit+0xbc>)
 800646c:	f7fb ffd6 	bl	800241c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8006470:	bf00      	nop
 8006472:	3728      	adds	r7, #40	; 0x28
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	40004400 	.word	0x40004400
 800647c:	40021000 	.word	0x40021000
 8006480:	48000c00 	.word	0x48000c00

08006484 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006484:	b480      	push	{r7}
 8006486:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006488:	bf00      	nop
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr

08006492 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006492:	b480      	push	{r7}
 8006494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006496:	e7fe      	b.n	8006496 <HardFault_Handler+0x4>

08006498 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006498:	b480      	push	{r7}
 800649a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800649c:	e7fe      	b.n	800649c <MemManage_Handler+0x4>

0800649e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800649e:	b480      	push	{r7}
 80064a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80064a2:	e7fe      	b.n	80064a2 <BusFault_Handler+0x4>

080064a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80064a4:	b480      	push	{r7}
 80064a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80064a8:	e7fe      	b.n	80064a8 <UsageFault_Handler+0x4>

080064aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80064aa:	b480      	push	{r7}
 80064ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80064ae:	bf00      	nop
 80064b0:	46bd      	mov	sp, r7
 80064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b6:	4770      	bx	lr

080064b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80064b8:	b480      	push	{r7}
 80064ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80064bc:	bf00      	nop
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr

080064c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80064c6:	b480      	push	{r7}
 80064c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80064ca:	bf00      	nop
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr

080064d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80064d8:	f7fa fd28 	bl	8000f2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80064dc:	bf00      	nop
 80064de:	bd80      	pop	{r7, pc}

080064e0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80064e8:	4b11      	ldr	r3, [pc, #68]	; (8006530 <_sbrk+0x50>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d102      	bne.n	80064f6 <_sbrk+0x16>
		heap_end = &end;
 80064f0:	4b0f      	ldr	r3, [pc, #60]	; (8006530 <_sbrk+0x50>)
 80064f2:	4a10      	ldr	r2, [pc, #64]	; (8006534 <_sbrk+0x54>)
 80064f4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80064f6:	4b0e      	ldr	r3, [pc, #56]	; (8006530 <_sbrk+0x50>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80064fc:	4b0c      	ldr	r3, [pc, #48]	; (8006530 <_sbrk+0x50>)
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4413      	add	r3, r2
 8006504:	466a      	mov	r2, sp
 8006506:	4293      	cmp	r3, r2
 8006508:	d907      	bls.n	800651a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800650a:	f000 f875 	bl	80065f8 <__errno>
 800650e:	4602      	mov	r2, r0
 8006510:	230c      	movs	r3, #12
 8006512:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006514:	f04f 33ff 	mov.w	r3, #4294967295
 8006518:	e006      	b.n	8006528 <_sbrk+0x48>
	}

	heap_end += incr;
 800651a:	4b05      	ldr	r3, [pc, #20]	; (8006530 <_sbrk+0x50>)
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4413      	add	r3, r2
 8006522:	4a03      	ldr	r2, [pc, #12]	; (8006530 <_sbrk+0x50>)
 8006524:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006526:	68fb      	ldr	r3, [r7, #12]
}
 8006528:	4618      	mov	r0, r3
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}
 8006530:	20000094 	.word	0x20000094
 8006534:	20000290 	.word	0x20000290

08006538 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006538:	b480      	push	{r7}
 800653a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800653c:	4b17      	ldr	r3, [pc, #92]	; (800659c <SystemInit+0x64>)
 800653e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006542:	4a16      	ldr	r2, [pc, #88]	; (800659c <SystemInit+0x64>)
 8006544:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006548:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800654c:	4b14      	ldr	r3, [pc, #80]	; (80065a0 <SystemInit+0x68>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a13      	ldr	r2, [pc, #76]	; (80065a0 <SystemInit+0x68>)
 8006552:	f043 0301 	orr.w	r3, r3, #1
 8006556:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8006558:	4b11      	ldr	r3, [pc, #68]	; (80065a0 <SystemInit+0x68>)
 800655a:	2200      	movs	r2, #0
 800655c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800655e:	4b10      	ldr	r3, [pc, #64]	; (80065a0 <SystemInit+0x68>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a0f      	ldr	r2, [pc, #60]	; (80065a0 <SystemInit+0x68>)
 8006564:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8006568:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800656c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800656e:	4b0c      	ldr	r3, [pc, #48]	; (80065a0 <SystemInit+0x68>)
 8006570:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006574:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006576:	4b0a      	ldr	r3, [pc, #40]	; (80065a0 <SystemInit+0x68>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a09      	ldr	r2, [pc, #36]	; (80065a0 <SystemInit+0x68>)
 800657c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006580:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8006582:	4b07      	ldr	r3, [pc, #28]	; (80065a0 <SystemInit+0x68>)
 8006584:	2200      	movs	r2, #0
 8006586:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006588:	4b04      	ldr	r3, [pc, #16]	; (800659c <SystemInit+0x64>)
 800658a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800658e:	609a      	str	r2, [r3, #8]
#endif
}
 8006590:	bf00      	nop
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	e000ed00 	.word	0xe000ed00
 80065a0:	40021000 	.word	0x40021000

080065a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80065a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80065dc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80065a8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80065aa:	e003      	b.n	80065b4 <LoopCopyDataInit>

080065ac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80065ac:	4b0c      	ldr	r3, [pc, #48]	; (80065e0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80065ae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80065b0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80065b2:	3104      	adds	r1, #4

080065b4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80065b4:	480b      	ldr	r0, [pc, #44]	; (80065e4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80065b6:	4b0c      	ldr	r3, [pc, #48]	; (80065e8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80065b8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80065ba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80065bc:	d3f6      	bcc.n	80065ac <CopyDataInit>
	ldr	r2, =_sbss
 80065be:	4a0b      	ldr	r2, [pc, #44]	; (80065ec <LoopForever+0x12>)
	b	LoopFillZerobss
 80065c0:	e002      	b.n	80065c8 <LoopFillZerobss>

080065c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80065c2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80065c4:	f842 3b04 	str.w	r3, [r2], #4

080065c8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80065c8:	4b09      	ldr	r3, [pc, #36]	; (80065f0 <LoopForever+0x16>)
	cmp	r2, r3
 80065ca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80065cc:	d3f9      	bcc.n	80065c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80065ce:	f7ff ffb3 	bl	8006538 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80065d2:	f000 f817 	bl	8006604 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80065d6:	f7fe fb9b 	bl	8004d10 <main>

080065da <LoopForever>:

LoopForever:
    b LoopForever
 80065da:	e7fe      	b.n	80065da <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80065dc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80065e0:	08009208 	.word	0x08009208
	ldr	r0, =_sdata
 80065e4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80065e8:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 80065ec:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 80065f0:	20000290 	.word	0x20000290

080065f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80065f4:	e7fe      	b.n	80065f4 <ADC1_2_IRQHandler>
	...

080065f8 <__errno>:
 80065f8:	4b01      	ldr	r3, [pc, #4]	; (8006600 <__errno+0x8>)
 80065fa:	6818      	ldr	r0, [r3, #0]
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop
 8006600:	2000000c 	.word	0x2000000c

08006604 <__libc_init_array>:
 8006604:	b570      	push	{r4, r5, r6, lr}
 8006606:	4e0d      	ldr	r6, [pc, #52]	; (800663c <__libc_init_array+0x38>)
 8006608:	4c0d      	ldr	r4, [pc, #52]	; (8006640 <__libc_init_array+0x3c>)
 800660a:	1ba4      	subs	r4, r4, r6
 800660c:	10a4      	asrs	r4, r4, #2
 800660e:	2500      	movs	r5, #0
 8006610:	42a5      	cmp	r5, r4
 8006612:	d109      	bne.n	8006628 <__libc_init_array+0x24>
 8006614:	4e0b      	ldr	r6, [pc, #44]	; (8006644 <__libc_init_array+0x40>)
 8006616:	4c0c      	ldr	r4, [pc, #48]	; (8006648 <__libc_init_array+0x44>)
 8006618:	f002 fc70 	bl	8008efc <_init>
 800661c:	1ba4      	subs	r4, r4, r6
 800661e:	10a4      	asrs	r4, r4, #2
 8006620:	2500      	movs	r5, #0
 8006622:	42a5      	cmp	r5, r4
 8006624:	d105      	bne.n	8006632 <__libc_init_array+0x2e>
 8006626:	bd70      	pop	{r4, r5, r6, pc}
 8006628:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800662c:	4798      	blx	r3
 800662e:	3501      	adds	r5, #1
 8006630:	e7ee      	b.n	8006610 <__libc_init_array+0xc>
 8006632:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006636:	4798      	blx	r3
 8006638:	3501      	adds	r5, #1
 800663a:	e7f2      	b.n	8006622 <__libc_init_array+0x1e>
 800663c:	08009200 	.word	0x08009200
 8006640:	08009200 	.word	0x08009200
 8006644:	08009200 	.word	0x08009200
 8006648:	08009204 	.word	0x08009204

0800664c <malloc>:
 800664c:	4b02      	ldr	r3, [pc, #8]	; (8006658 <malloc+0xc>)
 800664e:	4601      	mov	r1, r0
 8006650:	6818      	ldr	r0, [r3, #0]
 8006652:	f000 b865 	b.w	8006720 <_malloc_r>
 8006656:	bf00      	nop
 8006658:	2000000c 	.word	0x2000000c

0800665c <memcpy>:
 800665c:	b510      	push	{r4, lr}
 800665e:	1e43      	subs	r3, r0, #1
 8006660:	440a      	add	r2, r1
 8006662:	4291      	cmp	r1, r2
 8006664:	d100      	bne.n	8006668 <memcpy+0xc>
 8006666:	bd10      	pop	{r4, pc}
 8006668:	f811 4b01 	ldrb.w	r4, [r1], #1
 800666c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006670:	e7f7      	b.n	8006662 <memcpy+0x6>

08006672 <memset>:
 8006672:	4402      	add	r2, r0
 8006674:	4603      	mov	r3, r0
 8006676:	4293      	cmp	r3, r2
 8006678:	d100      	bne.n	800667c <memset+0xa>
 800667a:	4770      	bx	lr
 800667c:	f803 1b01 	strb.w	r1, [r3], #1
 8006680:	e7f9      	b.n	8006676 <memset+0x4>
	...

08006684 <_free_r>:
 8006684:	b538      	push	{r3, r4, r5, lr}
 8006686:	4605      	mov	r5, r0
 8006688:	2900      	cmp	r1, #0
 800668a:	d045      	beq.n	8006718 <_free_r+0x94>
 800668c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006690:	1f0c      	subs	r4, r1, #4
 8006692:	2b00      	cmp	r3, #0
 8006694:	bfb8      	it	lt
 8006696:	18e4      	addlt	r4, r4, r3
 8006698:	f000 fc94 	bl	8006fc4 <__malloc_lock>
 800669c:	4a1f      	ldr	r2, [pc, #124]	; (800671c <_free_r+0x98>)
 800669e:	6813      	ldr	r3, [r2, #0]
 80066a0:	4610      	mov	r0, r2
 80066a2:	b933      	cbnz	r3, 80066b2 <_free_r+0x2e>
 80066a4:	6063      	str	r3, [r4, #4]
 80066a6:	6014      	str	r4, [r2, #0]
 80066a8:	4628      	mov	r0, r5
 80066aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066ae:	f000 bc8a 	b.w	8006fc6 <__malloc_unlock>
 80066b2:	42a3      	cmp	r3, r4
 80066b4:	d90c      	bls.n	80066d0 <_free_r+0x4c>
 80066b6:	6821      	ldr	r1, [r4, #0]
 80066b8:	1862      	adds	r2, r4, r1
 80066ba:	4293      	cmp	r3, r2
 80066bc:	bf04      	itt	eq
 80066be:	681a      	ldreq	r2, [r3, #0]
 80066c0:	685b      	ldreq	r3, [r3, #4]
 80066c2:	6063      	str	r3, [r4, #4]
 80066c4:	bf04      	itt	eq
 80066c6:	1852      	addeq	r2, r2, r1
 80066c8:	6022      	streq	r2, [r4, #0]
 80066ca:	6004      	str	r4, [r0, #0]
 80066cc:	e7ec      	b.n	80066a8 <_free_r+0x24>
 80066ce:	4613      	mov	r3, r2
 80066d0:	685a      	ldr	r2, [r3, #4]
 80066d2:	b10a      	cbz	r2, 80066d8 <_free_r+0x54>
 80066d4:	42a2      	cmp	r2, r4
 80066d6:	d9fa      	bls.n	80066ce <_free_r+0x4a>
 80066d8:	6819      	ldr	r1, [r3, #0]
 80066da:	1858      	adds	r0, r3, r1
 80066dc:	42a0      	cmp	r0, r4
 80066de:	d10b      	bne.n	80066f8 <_free_r+0x74>
 80066e0:	6820      	ldr	r0, [r4, #0]
 80066e2:	4401      	add	r1, r0
 80066e4:	1858      	adds	r0, r3, r1
 80066e6:	4282      	cmp	r2, r0
 80066e8:	6019      	str	r1, [r3, #0]
 80066ea:	d1dd      	bne.n	80066a8 <_free_r+0x24>
 80066ec:	6810      	ldr	r0, [r2, #0]
 80066ee:	6852      	ldr	r2, [r2, #4]
 80066f0:	605a      	str	r2, [r3, #4]
 80066f2:	4401      	add	r1, r0
 80066f4:	6019      	str	r1, [r3, #0]
 80066f6:	e7d7      	b.n	80066a8 <_free_r+0x24>
 80066f8:	d902      	bls.n	8006700 <_free_r+0x7c>
 80066fa:	230c      	movs	r3, #12
 80066fc:	602b      	str	r3, [r5, #0]
 80066fe:	e7d3      	b.n	80066a8 <_free_r+0x24>
 8006700:	6820      	ldr	r0, [r4, #0]
 8006702:	1821      	adds	r1, r4, r0
 8006704:	428a      	cmp	r2, r1
 8006706:	bf04      	itt	eq
 8006708:	6811      	ldreq	r1, [r2, #0]
 800670a:	6852      	ldreq	r2, [r2, #4]
 800670c:	6062      	str	r2, [r4, #4]
 800670e:	bf04      	itt	eq
 8006710:	1809      	addeq	r1, r1, r0
 8006712:	6021      	streq	r1, [r4, #0]
 8006714:	605c      	str	r4, [r3, #4]
 8006716:	e7c7      	b.n	80066a8 <_free_r+0x24>
 8006718:	bd38      	pop	{r3, r4, r5, pc}
 800671a:	bf00      	nop
 800671c:	20000098 	.word	0x20000098

08006720 <_malloc_r>:
 8006720:	b570      	push	{r4, r5, r6, lr}
 8006722:	1ccd      	adds	r5, r1, #3
 8006724:	f025 0503 	bic.w	r5, r5, #3
 8006728:	3508      	adds	r5, #8
 800672a:	2d0c      	cmp	r5, #12
 800672c:	bf38      	it	cc
 800672e:	250c      	movcc	r5, #12
 8006730:	2d00      	cmp	r5, #0
 8006732:	4606      	mov	r6, r0
 8006734:	db01      	blt.n	800673a <_malloc_r+0x1a>
 8006736:	42a9      	cmp	r1, r5
 8006738:	d903      	bls.n	8006742 <_malloc_r+0x22>
 800673a:	230c      	movs	r3, #12
 800673c:	6033      	str	r3, [r6, #0]
 800673e:	2000      	movs	r0, #0
 8006740:	bd70      	pop	{r4, r5, r6, pc}
 8006742:	f000 fc3f 	bl	8006fc4 <__malloc_lock>
 8006746:	4a21      	ldr	r2, [pc, #132]	; (80067cc <_malloc_r+0xac>)
 8006748:	6814      	ldr	r4, [r2, #0]
 800674a:	4621      	mov	r1, r4
 800674c:	b991      	cbnz	r1, 8006774 <_malloc_r+0x54>
 800674e:	4c20      	ldr	r4, [pc, #128]	; (80067d0 <_malloc_r+0xb0>)
 8006750:	6823      	ldr	r3, [r4, #0]
 8006752:	b91b      	cbnz	r3, 800675c <_malloc_r+0x3c>
 8006754:	4630      	mov	r0, r6
 8006756:	f000 f8b9 	bl	80068cc <_sbrk_r>
 800675a:	6020      	str	r0, [r4, #0]
 800675c:	4629      	mov	r1, r5
 800675e:	4630      	mov	r0, r6
 8006760:	f000 f8b4 	bl	80068cc <_sbrk_r>
 8006764:	1c43      	adds	r3, r0, #1
 8006766:	d124      	bne.n	80067b2 <_malloc_r+0x92>
 8006768:	230c      	movs	r3, #12
 800676a:	6033      	str	r3, [r6, #0]
 800676c:	4630      	mov	r0, r6
 800676e:	f000 fc2a 	bl	8006fc6 <__malloc_unlock>
 8006772:	e7e4      	b.n	800673e <_malloc_r+0x1e>
 8006774:	680b      	ldr	r3, [r1, #0]
 8006776:	1b5b      	subs	r3, r3, r5
 8006778:	d418      	bmi.n	80067ac <_malloc_r+0x8c>
 800677a:	2b0b      	cmp	r3, #11
 800677c:	d90f      	bls.n	800679e <_malloc_r+0x7e>
 800677e:	600b      	str	r3, [r1, #0]
 8006780:	50cd      	str	r5, [r1, r3]
 8006782:	18cc      	adds	r4, r1, r3
 8006784:	4630      	mov	r0, r6
 8006786:	f000 fc1e 	bl	8006fc6 <__malloc_unlock>
 800678a:	f104 000b 	add.w	r0, r4, #11
 800678e:	1d23      	adds	r3, r4, #4
 8006790:	f020 0007 	bic.w	r0, r0, #7
 8006794:	1ac3      	subs	r3, r0, r3
 8006796:	d0d3      	beq.n	8006740 <_malloc_r+0x20>
 8006798:	425a      	negs	r2, r3
 800679a:	50e2      	str	r2, [r4, r3]
 800679c:	e7d0      	b.n	8006740 <_malloc_r+0x20>
 800679e:	428c      	cmp	r4, r1
 80067a0:	684b      	ldr	r3, [r1, #4]
 80067a2:	bf16      	itet	ne
 80067a4:	6063      	strne	r3, [r4, #4]
 80067a6:	6013      	streq	r3, [r2, #0]
 80067a8:	460c      	movne	r4, r1
 80067aa:	e7eb      	b.n	8006784 <_malloc_r+0x64>
 80067ac:	460c      	mov	r4, r1
 80067ae:	6849      	ldr	r1, [r1, #4]
 80067b0:	e7cc      	b.n	800674c <_malloc_r+0x2c>
 80067b2:	1cc4      	adds	r4, r0, #3
 80067b4:	f024 0403 	bic.w	r4, r4, #3
 80067b8:	42a0      	cmp	r0, r4
 80067ba:	d005      	beq.n	80067c8 <_malloc_r+0xa8>
 80067bc:	1a21      	subs	r1, r4, r0
 80067be:	4630      	mov	r0, r6
 80067c0:	f000 f884 	bl	80068cc <_sbrk_r>
 80067c4:	3001      	adds	r0, #1
 80067c6:	d0cf      	beq.n	8006768 <_malloc_r+0x48>
 80067c8:	6025      	str	r5, [r4, #0]
 80067ca:	e7db      	b.n	8006784 <_malloc_r+0x64>
 80067cc:	20000098 	.word	0x20000098
 80067d0:	2000009c 	.word	0x2000009c

080067d4 <iprintf>:
 80067d4:	b40f      	push	{r0, r1, r2, r3}
 80067d6:	4b0a      	ldr	r3, [pc, #40]	; (8006800 <iprintf+0x2c>)
 80067d8:	b513      	push	{r0, r1, r4, lr}
 80067da:	681c      	ldr	r4, [r3, #0]
 80067dc:	b124      	cbz	r4, 80067e8 <iprintf+0x14>
 80067de:	69a3      	ldr	r3, [r4, #24]
 80067e0:	b913      	cbnz	r3, 80067e8 <iprintf+0x14>
 80067e2:	4620      	mov	r0, r4
 80067e4:	f000 fb00 	bl	8006de8 <__sinit>
 80067e8:	ab05      	add	r3, sp, #20
 80067ea:	9a04      	ldr	r2, [sp, #16]
 80067ec:	68a1      	ldr	r1, [r4, #8]
 80067ee:	9301      	str	r3, [sp, #4]
 80067f0:	4620      	mov	r0, r4
 80067f2:	f000 fd65 	bl	80072c0 <_vfiprintf_r>
 80067f6:	b002      	add	sp, #8
 80067f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067fc:	b004      	add	sp, #16
 80067fe:	4770      	bx	lr
 8006800:	2000000c 	.word	0x2000000c

08006804 <_puts_r>:
 8006804:	b570      	push	{r4, r5, r6, lr}
 8006806:	460e      	mov	r6, r1
 8006808:	4605      	mov	r5, r0
 800680a:	b118      	cbz	r0, 8006814 <_puts_r+0x10>
 800680c:	6983      	ldr	r3, [r0, #24]
 800680e:	b90b      	cbnz	r3, 8006814 <_puts_r+0x10>
 8006810:	f000 faea 	bl	8006de8 <__sinit>
 8006814:	69ab      	ldr	r3, [r5, #24]
 8006816:	68ac      	ldr	r4, [r5, #8]
 8006818:	b913      	cbnz	r3, 8006820 <_puts_r+0x1c>
 800681a:	4628      	mov	r0, r5
 800681c:	f000 fae4 	bl	8006de8 <__sinit>
 8006820:	4b23      	ldr	r3, [pc, #140]	; (80068b0 <_puts_r+0xac>)
 8006822:	429c      	cmp	r4, r3
 8006824:	d117      	bne.n	8006856 <_puts_r+0x52>
 8006826:	686c      	ldr	r4, [r5, #4]
 8006828:	89a3      	ldrh	r3, [r4, #12]
 800682a:	071b      	lsls	r3, r3, #28
 800682c:	d51d      	bpl.n	800686a <_puts_r+0x66>
 800682e:	6923      	ldr	r3, [r4, #16]
 8006830:	b1db      	cbz	r3, 800686a <_puts_r+0x66>
 8006832:	3e01      	subs	r6, #1
 8006834:	68a3      	ldr	r3, [r4, #8]
 8006836:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800683a:	3b01      	subs	r3, #1
 800683c:	60a3      	str	r3, [r4, #8]
 800683e:	b9e9      	cbnz	r1, 800687c <_puts_r+0x78>
 8006840:	2b00      	cmp	r3, #0
 8006842:	da2e      	bge.n	80068a2 <_puts_r+0x9e>
 8006844:	4622      	mov	r2, r4
 8006846:	210a      	movs	r1, #10
 8006848:	4628      	mov	r0, r5
 800684a:	f000 f91d 	bl	8006a88 <__swbuf_r>
 800684e:	3001      	adds	r0, #1
 8006850:	d011      	beq.n	8006876 <_puts_r+0x72>
 8006852:	200a      	movs	r0, #10
 8006854:	e011      	b.n	800687a <_puts_r+0x76>
 8006856:	4b17      	ldr	r3, [pc, #92]	; (80068b4 <_puts_r+0xb0>)
 8006858:	429c      	cmp	r4, r3
 800685a:	d101      	bne.n	8006860 <_puts_r+0x5c>
 800685c:	68ac      	ldr	r4, [r5, #8]
 800685e:	e7e3      	b.n	8006828 <_puts_r+0x24>
 8006860:	4b15      	ldr	r3, [pc, #84]	; (80068b8 <_puts_r+0xb4>)
 8006862:	429c      	cmp	r4, r3
 8006864:	bf08      	it	eq
 8006866:	68ec      	ldreq	r4, [r5, #12]
 8006868:	e7de      	b.n	8006828 <_puts_r+0x24>
 800686a:	4621      	mov	r1, r4
 800686c:	4628      	mov	r0, r5
 800686e:	f000 f95d 	bl	8006b2c <__swsetup_r>
 8006872:	2800      	cmp	r0, #0
 8006874:	d0dd      	beq.n	8006832 <_puts_r+0x2e>
 8006876:	f04f 30ff 	mov.w	r0, #4294967295
 800687a:	bd70      	pop	{r4, r5, r6, pc}
 800687c:	2b00      	cmp	r3, #0
 800687e:	da04      	bge.n	800688a <_puts_r+0x86>
 8006880:	69a2      	ldr	r2, [r4, #24]
 8006882:	429a      	cmp	r2, r3
 8006884:	dc06      	bgt.n	8006894 <_puts_r+0x90>
 8006886:	290a      	cmp	r1, #10
 8006888:	d004      	beq.n	8006894 <_puts_r+0x90>
 800688a:	6823      	ldr	r3, [r4, #0]
 800688c:	1c5a      	adds	r2, r3, #1
 800688e:	6022      	str	r2, [r4, #0]
 8006890:	7019      	strb	r1, [r3, #0]
 8006892:	e7cf      	b.n	8006834 <_puts_r+0x30>
 8006894:	4622      	mov	r2, r4
 8006896:	4628      	mov	r0, r5
 8006898:	f000 f8f6 	bl	8006a88 <__swbuf_r>
 800689c:	3001      	adds	r0, #1
 800689e:	d1c9      	bne.n	8006834 <_puts_r+0x30>
 80068a0:	e7e9      	b.n	8006876 <_puts_r+0x72>
 80068a2:	6823      	ldr	r3, [r4, #0]
 80068a4:	200a      	movs	r0, #10
 80068a6:	1c5a      	adds	r2, r3, #1
 80068a8:	6022      	str	r2, [r4, #0]
 80068aa:	7018      	strb	r0, [r3, #0]
 80068ac:	e7e5      	b.n	800687a <_puts_r+0x76>
 80068ae:	bf00      	nop
 80068b0:	0800913c 	.word	0x0800913c
 80068b4:	0800915c 	.word	0x0800915c
 80068b8:	0800911c 	.word	0x0800911c

080068bc <puts>:
 80068bc:	4b02      	ldr	r3, [pc, #8]	; (80068c8 <puts+0xc>)
 80068be:	4601      	mov	r1, r0
 80068c0:	6818      	ldr	r0, [r3, #0]
 80068c2:	f7ff bf9f 	b.w	8006804 <_puts_r>
 80068c6:	bf00      	nop
 80068c8:	2000000c 	.word	0x2000000c

080068cc <_sbrk_r>:
 80068cc:	b538      	push	{r3, r4, r5, lr}
 80068ce:	4c06      	ldr	r4, [pc, #24]	; (80068e8 <_sbrk_r+0x1c>)
 80068d0:	2300      	movs	r3, #0
 80068d2:	4605      	mov	r5, r0
 80068d4:	4608      	mov	r0, r1
 80068d6:	6023      	str	r3, [r4, #0]
 80068d8:	f7ff fe02 	bl	80064e0 <_sbrk>
 80068dc:	1c43      	adds	r3, r0, #1
 80068de:	d102      	bne.n	80068e6 <_sbrk_r+0x1a>
 80068e0:	6823      	ldr	r3, [r4, #0]
 80068e2:	b103      	cbz	r3, 80068e6 <_sbrk_r+0x1a>
 80068e4:	602b      	str	r3, [r5, #0]
 80068e6:	bd38      	pop	{r3, r4, r5, pc}
 80068e8:	2000028c 	.word	0x2000028c

080068ec <setvbuf>:
 80068ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80068f0:	461d      	mov	r5, r3
 80068f2:	4b51      	ldr	r3, [pc, #324]	; (8006a38 <setvbuf+0x14c>)
 80068f4:	681e      	ldr	r6, [r3, #0]
 80068f6:	4604      	mov	r4, r0
 80068f8:	460f      	mov	r7, r1
 80068fa:	4690      	mov	r8, r2
 80068fc:	b126      	cbz	r6, 8006908 <setvbuf+0x1c>
 80068fe:	69b3      	ldr	r3, [r6, #24]
 8006900:	b913      	cbnz	r3, 8006908 <setvbuf+0x1c>
 8006902:	4630      	mov	r0, r6
 8006904:	f000 fa70 	bl	8006de8 <__sinit>
 8006908:	4b4c      	ldr	r3, [pc, #304]	; (8006a3c <setvbuf+0x150>)
 800690a:	429c      	cmp	r4, r3
 800690c:	d152      	bne.n	80069b4 <setvbuf+0xc8>
 800690e:	6874      	ldr	r4, [r6, #4]
 8006910:	f1b8 0f02 	cmp.w	r8, #2
 8006914:	d006      	beq.n	8006924 <setvbuf+0x38>
 8006916:	f1b8 0f01 	cmp.w	r8, #1
 800691a:	f200 8089 	bhi.w	8006a30 <setvbuf+0x144>
 800691e:	2d00      	cmp	r5, #0
 8006920:	f2c0 8086 	blt.w	8006a30 <setvbuf+0x144>
 8006924:	4621      	mov	r1, r4
 8006926:	4630      	mov	r0, r6
 8006928:	f000 f9f4 	bl	8006d14 <_fflush_r>
 800692c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800692e:	b141      	cbz	r1, 8006942 <setvbuf+0x56>
 8006930:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006934:	4299      	cmp	r1, r3
 8006936:	d002      	beq.n	800693e <setvbuf+0x52>
 8006938:	4630      	mov	r0, r6
 800693a:	f7ff fea3 	bl	8006684 <_free_r>
 800693e:	2300      	movs	r3, #0
 8006940:	6363      	str	r3, [r4, #52]	; 0x34
 8006942:	2300      	movs	r3, #0
 8006944:	61a3      	str	r3, [r4, #24]
 8006946:	6063      	str	r3, [r4, #4]
 8006948:	89a3      	ldrh	r3, [r4, #12]
 800694a:	061b      	lsls	r3, r3, #24
 800694c:	d503      	bpl.n	8006956 <setvbuf+0x6a>
 800694e:	6921      	ldr	r1, [r4, #16]
 8006950:	4630      	mov	r0, r6
 8006952:	f7ff fe97 	bl	8006684 <_free_r>
 8006956:	89a3      	ldrh	r3, [r4, #12]
 8006958:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800695c:	f023 0303 	bic.w	r3, r3, #3
 8006960:	f1b8 0f02 	cmp.w	r8, #2
 8006964:	81a3      	strh	r3, [r4, #12]
 8006966:	d05d      	beq.n	8006a24 <setvbuf+0x138>
 8006968:	ab01      	add	r3, sp, #4
 800696a:	466a      	mov	r2, sp
 800696c:	4621      	mov	r1, r4
 800696e:	4630      	mov	r0, r6
 8006970:	f000 fac4 	bl	8006efc <__swhatbuf_r>
 8006974:	89a3      	ldrh	r3, [r4, #12]
 8006976:	4318      	orrs	r0, r3
 8006978:	81a0      	strh	r0, [r4, #12]
 800697a:	bb2d      	cbnz	r5, 80069c8 <setvbuf+0xdc>
 800697c:	9d00      	ldr	r5, [sp, #0]
 800697e:	4628      	mov	r0, r5
 8006980:	f7ff fe64 	bl	800664c <malloc>
 8006984:	4607      	mov	r7, r0
 8006986:	2800      	cmp	r0, #0
 8006988:	d14e      	bne.n	8006a28 <setvbuf+0x13c>
 800698a:	f8dd 9000 	ldr.w	r9, [sp]
 800698e:	45a9      	cmp	r9, r5
 8006990:	d13c      	bne.n	8006a0c <setvbuf+0x120>
 8006992:	f04f 30ff 	mov.w	r0, #4294967295
 8006996:	89a3      	ldrh	r3, [r4, #12]
 8006998:	f043 0302 	orr.w	r3, r3, #2
 800699c:	81a3      	strh	r3, [r4, #12]
 800699e:	2300      	movs	r3, #0
 80069a0:	60a3      	str	r3, [r4, #8]
 80069a2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069a6:	6023      	str	r3, [r4, #0]
 80069a8:	6123      	str	r3, [r4, #16]
 80069aa:	2301      	movs	r3, #1
 80069ac:	6163      	str	r3, [r4, #20]
 80069ae:	b003      	add	sp, #12
 80069b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80069b4:	4b22      	ldr	r3, [pc, #136]	; (8006a40 <setvbuf+0x154>)
 80069b6:	429c      	cmp	r4, r3
 80069b8:	d101      	bne.n	80069be <setvbuf+0xd2>
 80069ba:	68b4      	ldr	r4, [r6, #8]
 80069bc:	e7a8      	b.n	8006910 <setvbuf+0x24>
 80069be:	4b21      	ldr	r3, [pc, #132]	; (8006a44 <setvbuf+0x158>)
 80069c0:	429c      	cmp	r4, r3
 80069c2:	bf08      	it	eq
 80069c4:	68f4      	ldreq	r4, [r6, #12]
 80069c6:	e7a3      	b.n	8006910 <setvbuf+0x24>
 80069c8:	2f00      	cmp	r7, #0
 80069ca:	d0d8      	beq.n	800697e <setvbuf+0x92>
 80069cc:	69b3      	ldr	r3, [r6, #24]
 80069ce:	b913      	cbnz	r3, 80069d6 <setvbuf+0xea>
 80069d0:	4630      	mov	r0, r6
 80069d2:	f000 fa09 	bl	8006de8 <__sinit>
 80069d6:	f1b8 0f01 	cmp.w	r8, #1
 80069da:	bf08      	it	eq
 80069dc:	89a3      	ldrheq	r3, [r4, #12]
 80069de:	6027      	str	r7, [r4, #0]
 80069e0:	bf04      	itt	eq
 80069e2:	f043 0301 	orreq.w	r3, r3, #1
 80069e6:	81a3      	strheq	r3, [r4, #12]
 80069e8:	89a3      	ldrh	r3, [r4, #12]
 80069ea:	f013 0008 	ands.w	r0, r3, #8
 80069ee:	e9c4 7504 	strd	r7, r5, [r4, #16]
 80069f2:	d01b      	beq.n	8006a2c <setvbuf+0x140>
 80069f4:	f013 0001 	ands.w	r0, r3, #1
 80069f8:	bf18      	it	ne
 80069fa:	426d      	negne	r5, r5
 80069fc:	f04f 0300 	mov.w	r3, #0
 8006a00:	bf1d      	ittte	ne
 8006a02:	60a3      	strne	r3, [r4, #8]
 8006a04:	61a5      	strne	r5, [r4, #24]
 8006a06:	4618      	movne	r0, r3
 8006a08:	60a5      	streq	r5, [r4, #8]
 8006a0a:	e7d0      	b.n	80069ae <setvbuf+0xc2>
 8006a0c:	4648      	mov	r0, r9
 8006a0e:	f7ff fe1d 	bl	800664c <malloc>
 8006a12:	4607      	mov	r7, r0
 8006a14:	2800      	cmp	r0, #0
 8006a16:	d0bc      	beq.n	8006992 <setvbuf+0xa6>
 8006a18:	89a3      	ldrh	r3, [r4, #12]
 8006a1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a1e:	81a3      	strh	r3, [r4, #12]
 8006a20:	464d      	mov	r5, r9
 8006a22:	e7d3      	b.n	80069cc <setvbuf+0xe0>
 8006a24:	2000      	movs	r0, #0
 8006a26:	e7b6      	b.n	8006996 <setvbuf+0xaa>
 8006a28:	46a9      	mov	r9, r5
 8006a2a:	e7f5      	b.n	8006a18 <setvbuf+0x12c>
 8006a2c:	60a0      	str	r0, [r4, #8]
 8006a2e:	e7be      	b.n	80069ae <setvbuf+0xc2>
 8006a30:	f04f 30ff 	mov.w	r0, #4294967295
 8006a34:	e7bb      	b.n	80069ae <setvbuf+0xc2>
 8006a36:	bf00      	nop
 8006a38:	2000000c 	.word	0x2000000c
 8006a3c:	0800913c 	.word	0x0800913c
 8006a40:	0800915c 	.word	0x0800915c
 8006a44:	0800911c 	.word	0x0800911c

08006a48 <siprintf>:
 8006a48:	b40e      	push	{r1, r2, r3}
 8006a4a:	b500      	push	{lr}
 8006a4c:	b09c      	sub	sp, #112	; 0x70
 8006a4e:	ab1d      	add	r3, sp, #116	; 0x74
 8006a50:	9002      	str	r0, [sp, #8]
 8006a52:	9006      	str	r0, [sp, #24]
 8006a54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a58:	4809      	ldr	r0, [pc, #36]	; (8006a80 <siprintf+0x38>)
 8006a5a:	9107      	str	r1, [sp, #28]
 8006a5c:	9104      	str	r1, [sp, #16]
 8006a5e:	4909      	ldr	r1, [pc, #36]	; (8006a84 <siprintf+0x3c>)
 8006a60:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a64:	9105      	str	r1, [sp, #20]
 8006a66:	6800      	ldr	r0, [r0, #0]
 8006a68:	9301      	str	r3, [sp, #4]
 8006a6a:	a902      	add	r1, sp, #8
 8006a6c:	f000 fb06 	bl	800707c <_svfiprintf_r>
 8006a70:	9b02      	ldr	r3, [sp, #8]
 8006a72:	2200      	movs	r2, #0
 8006a74:	701a      	strb	r2, [r3, #0]
 8006a76:	b01c      	add	sp, #112	; 0x70
 8006a78:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a7c:	b003      	add	sp, #12
 8006a7e:	4770      	bx	lr
 8006a80:	2000000c 	.word	0x2000000c
 8006a84:	ffff0208 	.word	0xffff0208

08006a88 <__swbuf_r>:
 8006a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8a:	460e      	mov	r6, r1
 8006a8c:	4614      	mov	r4, r2
 8006a8e:	4605      	mov	r5, r0
 8006a90:	b118      	cbz	r0, 8006a9a <__swbuf_r+0x12>
 8006a92:	6983      	ldr	r3, [r0, #24]
 8006a94:	b90b      	cbnz	r3, 8006a9a <__swbuf_r+0x12>
 8006a96:	f000 f9a7 	bl	8006de8 <__sinit>
 8006a9a:	4b21      	ldr	r3, [pc, #132]	; (8006b20 <__swbuf_r+0x98>)
 8006a9c:	429c      	cmp	r4, r3
 8006a9e:	d12a      	bne.n	8006af6 <__swbuf_r+0x6e>
 8006aa0:	686c      	ldr	r4, [r5, #4]
 8006aa2:	69a3      	ldr	r3, [r4, #24]
 8006aa4:	60a3      	str	r3, [r4, #8]
 8006aa6:	89a3      	ldrh	r3, [r4, #12]
 8006aa8:	071a      	lsls	r2, r3, #28
 8006aaa:	d52e      	bpl.n	8006b0a <__swbuf_r+0x82>
 8006aac:	6923      	ldr	r3, [r4, #16]
 8006aae:	b363      	cbz	r3, 8006b0a <__swbuf_r+0x82>
 8006ab0:	6923      	ldr	r3, [r4, #16]
 8006ab2:	6820      	ldr	r0, [r4, #0]
 8006ab4:	1ac0      	subs	r0, r0, r3
 8006ab6:	6963      	ldr	r3, [r4, #20]
 8006ab8:	b2f6      	uxtb	r6, r6
 8006aba:	4283      	cmp	r3, r0
 8006abc:	4637      	mov	r7, r6
 8006abe:	dc04      	bgt.n	8006aca <__swbuf_r+0x42>
 8006ac0:	4621      	mov	r1, r4
 8006ac2:	4628      	mov	r0, r5
 8006ac4:	f000 f926 	bl	8006d14 <_fflush_r>
 8006ac8:	bb28      	cbnz	r0, 8006b16 <__swbuf_r+0x8e>
 8006aca:	68a3      	ldr	r3, [r4, #8]
 8006acc:	3b01      	subs	r3, #1
 8006ace:	60a3      	str	r3, [r4, #8]
 8006ad0:	6823      	ldr	r3, [r4, #0]
 8006ad2:	1c5a      	adds	r2, r3, #1
 8006ad4:	6022      	str	r2, [r4, #0]
 8006ad6:	701e      	strb	r6, [r3, #0]
 8006ad8:	6963      	ldr	r3, [r4, #20]
 8006ada:	3001      	adds	r0, #1
 8006adc:	4283      	cmp	r3, r0
 8006ade:	d004      	beq.n	8006aea <__swbuf_r+0x62>
 8006ae0:	89a3      	ldrh	r3, [r4, #12]
 8006ae2:	07db      	lsls	r3, r3, #31
 8006ae4:	d519      	bpl.n	8006b1a <__swbuf_r+0x92>
 8006ae6:	2e0a      	cmp	r6, #10
 8006ae8:	d117      	bne.n	8006b1a <__swbuf_r+0x92>
 8006aea:	4621      	mov	r1, r4
 8006aec:	4628      	mov	r0, r5
 8006aee:	f000 f911 	bl	8006d14 <_fflush_r>
 8006af2:	b190      	cbz	r0, 8006b1a <__swbuf_r+0x92>
 8006af4:	e00f      	b.n	8006b16 <__swbuf_r+0x8e>
 8006af6:	4b0b      	ldr	r3, [pc, #44]	; (8006b24 <__swbuf_r+0x9c>)
 8006af8:	429c      	cmp	r4, r3
 8006afa:	d101      	bne.n	8006b00 <__swbuf_r+0x78>
 8006afc:	68ac      	ldr	r4, [r5, #8]
 8006afe:	e7d0      	b.n	8006aa2 <__swbuf_r+0x1a>
 8006b00:	4b09      	ldr	r3, [pc, #36]	; (8006b28 <__swbuf_r+0xa0>)
 8006b02:	429c      	cmp	r4, r3
 8006b04:	bf08      	it	eq
 8006b06:	68ec      	ldreq	r4, [r5, #12]
 8006b08:	e7cb      	b.n	8006aa2 <__swbuf_r+0x1a>
 8006b0a:	4621      	mov	r1, r4
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	f000 f80d 	bl	8006b2c <__swsetup_r>
 8006b12:	2800      	cmp	r0, #0
 8006b14:	d0cc      	beq.n	8006ab0 <__swbuf_r+0x28>
 8006b16:	f04f 37ff 	mov.w	r7, #4294967295
 8006b1a:	4638      	mov	r0, r7
 8006b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	0800913c 	.word	0x0800913c
 8006b24:	0800915c 	.word	0x0800915c
 8006b28:	0800911c 	.word	0x0800911c

08006b2c <__swsetup_r>:
 8006b2c:	4b32      	ldr	r3, [pc, #200]	; (8006bf8 <__swsetup_r+0xcc>)
 8006b2e:	b570      	push	{r4, r5, r6, lr}
 8006b30:	681d      	ldr	r5, [r3, #0]
 8006b32:	4606      	mov	r6, r0
 8006b34:	460c      	mov	r4, r1
 8006b36:	b125      	cbz	r5, 8006b42 <__swsetup_r+0x16>
 8006b38:	69ab      	ldr	r3, [r5, #24]
 8006b3a:	b913      	cbnz	r3, 8006b42 <__swsetup_r+0x16>
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	f000 f953 	bl	8006de8 <__sinit>
 8006b42:	4b2e      	ldr	r3, [pc, #184]	; (8006bfc <__swsetup_r+0xd0>)
 8006b44:	429c      	cmp	r4, r3
 8006b46:	d10f      	bne.n	8006b68 <__swsetup_r+0x3c>
 8006b48:	686c      	ldr	r4, [r5, #4]
 8006b4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b4e:	b29a      	uxth	r2, r3
 8006b50:	0715      	lsls	r5, r2, #28
 8006b52:	d42c      	bmi.n	8006bae <__swsetup_r+0x82>
 8006b54:	06d0      	lsls	r0, r2, #27
 8006b56:	d411      	bmi.n	8006b7c <__swsetup_r+0x50>
 8006b58:	2209      	movs	r2, #9
 8006b5a:	6032      	str	r2, [r6, #0]
 8006b5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b60:	81a3      	strh	r3, [r4, #12]
 8006b62:	f04f 30ff 	mov.w	r0, #4294967295
 8006b66:	e03e      	b.n	8006be6 <__swsetup_r+0xba>
 8006b68:	4b25      	ldr	r3, [pc, #148]	; (8006c00 <__swsetup_r+0xd4>)
 8006b6a:	429c      	cmp	r4, r3
 8006b6c:	d101      	bne.n	8006b72 <__swsetup_r+0x46>
 8006b6e:	68ac      	ldr	r4, [r5, #8]
 8006b70:	e7eb      	b.n	8006b4a <__swsetup_r+0x1e>
 8006b72:	4b24      	ldr	r3, [pc, #144]	; (8006c04 <__swsetup_r+0xd8>)
 8006b74:	429c      	cmp	r4, r3
 8006b76:	bf08      	it	eq
 8006b78:	68ec      	ldreq	r4, [r5, #12]
 8006b7a:	e7e6      	b.n	8006b4a <__swsetup_r+0x1e>
 8006b7c:	0751      	lsls	r1, r2, #29
 8006b7e:	d512      	bpl.n	8006ba6 <__swsetup_r+0x7a>
 8006b80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b82:	b141      	cbz	r1, 8006b96 <__swsetup_r+0x6a>
 8006b84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b88:	4299      	cmp	r1, r3
 8006b8a:	d002      	beq.n	8006b92 <__swsetup_r+0x66>
 8006b8c:	4630      	mov	r0, r6
 8006b8e:	f7ff fd79 	bl	8006684 <_free_r>
 8006b92:	2300      	movs	r3, #0
 8006b94:	6363      	str	r3, [r4, #52]	; 0x34
 8006b96:	89a3      	ldrh	r3, [r4, #12]
 8006b98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b9c:	81a3      	strh	r3, [r4, #12]
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	6063      	str	r3, [r4, #4]
 8006ba2:	6923      	ldr	r3, [r4, #16]
 8006ba4:	6023      	str	r3, [r4, #0]
 8006ba6:	89a3      	ldrh	r3, [r4, #12]
 8006ba8:	f043 0308 	orr.w	r3, r3, #8
 8006bac:	81a3      	strh	r3, [r4, #12]
 8006bae:	6923      	ldr	r3, [r4, #16]
 8006bb0:	b94b      	cbnz	r3, 8006bc6 <__swsetup_r+0x9a>
 8006bb2:	89a3      	ldrh	r3, [r4, #12]
 8006bb4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006bb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bbc:	d003      	beq.n	8006bc6 <__swsetup_r+0x9a>
 8006bbe:	4621      	mov	r1, r4
 8006bc0:	4630      	mov	r0, r6
 8006bc2:	f000 f9bf 	bl	8006f44 <__smakebuf_r>
 8006bc6:	89a2      	ldrh	r2, [r4, #12]
 8006bc8:	f012 0301 	ands.w	r3, r2, #1
 8006bcc:	d00c      	beq.n	8006be8 <__swsetup_r+0xbc>
 8006bce:	2300      	movs	r3, #0
 8006bd0:	60a3      	str	r3, [r4, #8]
 8006bd2:	6963      	ldr	r3, [r4, #20]
 8006bd4:	425b      	negs	r3, r3
 8006bd6:	61a3      	str	r3, [r4, #24]
 8006bd8:	6923      	ldr	r3, [r4, #16]
 8006bda:	b953      	cbnz	r3, 8006bf2 <__swsetup_r+0xc6>
 8006bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006be0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006be4:	d1ba      	bne.n	8006b5c <__swsetup_r+0x30>
 8006be6:	bd70      	pop	{r4, r5, r6, pc}
 8006be8:	0792      	lsls	r2, r2, #30
 8006bea:	bf58      	it	pl
 8006bec:	6963      	ldrpl	r3, [r4, #20]
 8006bee:	60a3      	str	r3, [r4, #8]
 8006bf0:	e7f2      	b.n	8006bd8 <__swsetup_r+0xac>
 8006bf2:	2000      	movs	r0, #0
 8006bf4:	e7f7      	b.n	8006be6 <__swsetup_r+0xba>
 8006bf6:	bf00      	nop
 8006bf8:	2000000c 	.word	0x2000000c
 8006bfc:	0800913c 	.word	0x0800913c
 8006c00:	0800915c 	.word	0x0800915c
 8006c04:	0800911c 	.word	0x0800911c

08006c08 <__sflush_r>:
 8006c08:	898a      	ldrh	r2, [r1, #12]
 8006c0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c0e:	4605      	mov	r5, r0
 8006c10:	0710      	lsls	r0, r2, #28
 8006c12:	460c      	mov	r4, r1
 8006c14:	d458      	bmi.n	8006cc8 <__sflush_r+0xc0>
 8006c16:	684b      	ldr	r3, [r1, #4]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	dc05      	bgt.n	8006c28 <__sflush_r+0x20>
 8006c1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	dc02      	bgt.n	8006c28 <__sflush_r+0x20>
 8006c22:	2000      	movs	r0, #0
 8006c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c2a:	2e00      	cmp	r6, #0
 8006c2c:	d0f9      	beq.n	8006c22 <__sflush_r+0x1a>
 8006c2e:	2300      	movs	r3, #0
 8006c30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006c34:	682f      	ldr	r7, [r5, #0]
 8006c36:	6a21      	ldr	r1, [r4, #32]
 8006c38:	602b      	str	r3, [r5, #0]
 8006c3a:	d032      	beq.n	8006ca2 <__sflush_r+0x9a>
 8006c3c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c3e:	89a3      	ldrh	r3, [r4, #12]
 8006c40:	075a      	lsls	r2, r3, #29
 8006c42:	d505      	bpl.n	8006c50 <__sflush_r+0x48>
 8006c44:	6863      	ldr	r3, [r4, #4]
 8006c46:	1ac0      	subs	r0, r0, r3
 8006c48:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c4a:	b10b      	cbz	r3, 8006c50 <__sflush_r+0x48>
 8006c4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c4e:	1ac0      	subs	r0, r0, r3
 8006c50:	2300      	movs	r3, #0
 8006c52:	4602      	mov	r2, r0
 8006c54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c56:	6a21      	ldr	r1, [r4, #32]
 8006c58:	4628      	mov	r0, r5
 8006c5a:	47b0      	blx	r6
 8006c5c:	1c43      	adds	r3, r0, #1
 8006c5e:	89a3      	ldrh	r3, [r4, #12]
 8006c60:	d106      	bne.n	8006c70 <__sflush_r+0x68>
 8006c62:	6829      	ldr	r1, [r5, #0]
 8006c64:	291d      	cmp	r1, #29
 8006c66:	d848      	bhi.n	8006cfa <__sflush_r+0xf2>
 8006c68:	4a29      	ldr	r2, [pc, #164]	; (8006d10 <__sflush_r+0x108>)
 8006c6a:	40ca      	lsrs	r2, r1
 8006c6c:	07d6      	lsls	r6, r2, #31
 8006c6e:	d544      	bpl.n	8006cfa <__sflush_r+0xf2>
 8006c70:	2200      	movs	r2, #0
 8006c72:	6062      	str	r2, [r4, #4]
 8006c74:	04d9      	lsls	r1, r3, #19
 8006c76:	6922      	ldr	r2, [r4, #16]
 8006c78:	6022      	str	r2, [r4, #0]
 8006c7a:	d504      	bpl.n	8006c86 <__sflush_r+0x7e>
 8006c7c:	1c42      	adds	r2, r0, #1
 8006c7e:	d101      	bne.n	8006c84 <__sflush_r+0x7c>
 8006c80:	682b      	ldr	r3, [r5, #0]
 8006c82:	b903      	cbnz	r3, 8006c86 <__sflush_r+0x7e>
 8006c84:	6560      	str	r0, [r4, #84]	; 0x54
 8006c86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c88:	602f      	str	r7, [r5, #0]
 8006c8a:	2900      	cmp	r1, #0
 8006c8c:	d0c9      	beq.n	8006c22 <__sflush_r+0x1a>
 8006c8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c92:	4299      	cmp	r1, r3
 8006c94:	d002      	beq.n	8006c9c <__sflush_r+0x94>
 8006c96:	4628      	mov	r0, r5
 8006c98:	f7ff fcf4 	bl	8006684 <_free_r>
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	6360      	str	r0, [r4, #52]	; 0x34
 8006ca0:	e7c0      	b.n	8006c24 <__sflush_r+0x1c>
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	47b0      	blx	r6
 8006ca8:	1c41      	adds	r1, r0, #1
 8006caa:	d1c8      	bne.n	8006c3e <__sflush_r+0x36>
 8006cac:	682b      	ldr	r3, [r5, #0]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d0c5      	beq.n	8006c3e <__sflush_r+0x36>
 8006cb2:	2b1d      	cmp	r3, #29
 8006cb4:	d001      	beq.n	8006cba <__sflush_r+0xb2>
 8006cb6:	2b16      	cmp	r3, #22
 8006cb8:	d101      	bne.n	8006cbe <__sflush_r+0xb6>
 8006cba:	602f      	str	r7, [r5, #0]
 8006cbc:	e7b1      	b.n	8006c22 <__sflush_r+0x1a>
 8006cbe:	89a3      	ldrh	r3, [r4, #12]
 8006cc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cc4:	81a3      	strh	r3, [r4, #12]
 8006cc6:	e7ad      	b.n	8006c24 <__sflush_r+0x1c>
 8006cc8:	690f      	ldr	r7, [r1, #16]
 8006cca:	2f00      	cmp	r7, #0
 8006ccc:	d0a9      	beq.n	8006c22 <__sflush_r+0x1a>
 8006cce:	0793      	lsls	r3, r2, #30
 8006cd0:	680e      	ldr	r6, [r1, #0]
 8006cd2:	bf08      	it	eq
 8006cd4:	694b      	ldreq	r3, [r1, #20]
 8006cd6:	600f      	str	r7, [r1, #0]
 8006cd8:	bf18      	it	ne
 8006cda:	2300      	movne	r3, #0
 8006cdc:	eba6 0807 	sub.w	r8, r6, r7
 8006ce0:	608b      	str	r3, [r1, #8]
 8006ce2:	f1b8 0f00 	cmp.w	r8, #0
 8006ce6:	dd9c      	ble.n	8006c22 <__sflush_r+0x1a>
 8006ce8:	4643      	mov	r3, r8
 8006cea:	463a      	mov	r2, r7
 8006cec:	6a21      	ldr	r1, [r4, #32]
 8006cee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	47b0      	blx	r6
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	dc06      	bgt.n	8006d06 <__sflush_r+0xfe>
 8006cf8:	89a3      	ldrh	r3, [r4, #12]
 8006cfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cfe:	81a3      	strh	r3, [r4, #12]
 8006d00:	f04f 30ff 	mov.w	r0, #4294967295
 8006d04:	e78e      	b.n	8006c24 <__sflush_r+0x1c>
 8006d06:	4407      	add	r7, r0
 8006d08:	eba8 0800 	sub.w	r8, r8, r0
 8006d0c:	e7e9      	b.n	8006ce2 <__sflush_r+0xda>
 8006d0e:	bf00      	nop
 8006d10:	20400001 	.word	0x20400001

08006d14 <_fflush_r>:
 8006d14:	b538      	push	{r3, r4, r5, lr}
 8006d16:	690b      	ldr	r3, [r1, #16]
 8006d18:	4605      	mov	r5, r0
 8006d1a:	460c      	mov	r4, r1
 8006d1c:	b1db      	cbz	r3, 8006d56 <_fflush_r+0x42>
 8006d1e:	b118      	cbz	r0, 8006d28 <_fflush_r+0x14>
 8006d20:	6983      	ldr	r3, [r0, #24]
 8006d22:	b90b      	cbnz	r3, 8006d28 <_fflush_r+0x14>
 8006d24:	f000 f860 	bl	8006de8 <__sinit>
 8006d28:	4b0c      	ldr	r3, [pc, #48]	; (8006d5c <_fflush_r+0x48>)
 8006d2a:	429c      	cmp	r4, r3
 8006d2c:	d109      	bne.n	8006d42 <_fflush_r+0x2e>
 8006d2e:	686c      	ldr	r4, [r5, #4]
 8006d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d34:	b17b      	cbz	r3, 8006d56 <_fflush_r+0x42>
 8006d36:	4621      	mov	r1, r4
 8006d38:	4628      	mov	r0, r5
 8006d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d3e:	f7ff bf63 	b.w	8006c08 <__sflush_r>
 8006d42:	4b07      	ldr	r3, [pc, #28]	; (8006d60 <_fflush_r+0x4c>)
 8006d44:	429c      	cmp	r4, r3
 8006d46:	d101      	bne.n	8006d4c <_fflush_r+0x38>
 8006d48:	68ac      	ldr	r4, [r5, #8]
 8006d4a:	e7f1      	b.n	8006d30 <_fflush_r+0x1c>
 8006d4c:	4b05      	ldr	r3, [pc, #20]	; (8006d64 <_fflush_r+0x50>)
 8006d4e:	429c      	cmp	r4, r3
 8006d50:	bf08      	it	eq
 8006d52:	68ec      	ldreq	r4, [r5, #12]
 8006d54:	e7ec      	b.n	8006d30 <_fflush_r+0x1c>
 8006d56:	2000      	movs	r0, #0
 8006d58:	bd38      	pop	{r3, r4, r5, pc}
 8006d5a:	bf00      	nop
 8006d5c:	0800913c 	.word	0x0800913c
 8006d60:	0800915c 	.word	0x0800915c
 8006d64:	0800911c 	.word	0x0800911c

08006d68 <std>:
 8006d68:	2300      	movs	r3, #0
 8006d6a:	b510      	push	{r4, lr}
 8006d6c:	4604      	mov	r4, r0
 8006d6e:	e9c0 3300 	strd	r3, r3, [r0]
 8006d72:	6083      	str	r3, [r0, #8]
 8006d74:	8181      	strh	r1, [r0, #12]
 8006d76:	6643      	str	r3, [r0, #100]	; 0x64
 8006d78:	81c2      	strh	r2, [r0, #14]
 8006d7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d7e:	6183      	str	r3, [r0, #24]
 8006d80:	4619      	mov	r1, r3
 8006d82:	2208      	movs	r2, #8
 8006d84:	305c      	adds	r0, #92	; 0x5c
 8006d86:	f7ff fc74 	bl	8006672 <memset>
 8006d8a:	4b05      	ldr	r3, [pc, #20]	; (8006da0 <std+0x38>)
 8006d8c:	6263      	str	r3, [r4, #36]	; 0x24
 8006d8e:	4b05      	ldr	r3, [pc, #20]	; (8006da4 <std+0x3c>)
 8006d90:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d92:	4b05      	ldr	r3, [pc, #20]	; (8006da8 <std+0x40>)
 8006d94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d96:	4b05      	ldr	r3, [pc, #20]	; (8006dac <std+0x44>)
 8006d98:	6224      	str	r4, [r4, #32]
 8006d9a:	6323      	str	r3, [r4, #48]	; 0x30
 8006d9c:	bd10      	pop	{r4, pc}
 8006d9e:	bf00      	nop
 8006da0:	080077fd 	.word	0x080077fd
 8006da4:	0800781f 	.word	0x0800781f
 8006da8:	08007857 	.word	0x08007857
 8006dac:	0800787b 	.word	0x0800787b

08006db0 <_cleanup_r>:
 8006db0:	4901      	ldr	r1, [pc, #4]	; (8006db8 <_cleanup_r+0x8>)
 8006db2:	f000 b885 	b.w	8006ec0 <_fwalk_reent>
 8006db6:	bf00      	nop
 8006db8:	08006d15 	.word	0x08006d15

08006dbc <__sfmoreglue>:
 8006dbc:	b570      	push	{r4, r5, r6, lr}
 8006dbe:	1e4a      	subs	r2, r1, #1
 8006dc0:	2568      	movs	r5, #104	; 0x68
 8006dc2:	4355      	muls	r5, r2
 8006dc4:	460e      	mov	r6, r1
 8006dc6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006dca:	f7ff fca9 	bl	8006720 <_malloc_r>
 8006dce:	4604      	mov	r4, r0
 8006dd0:	b140      	cbz	r0, 8006de4 <__sfmoreglue+0x28>
 8006dd2:	2100      	movs	r1, #0
 8006dd4:	e9c0 1600 	strd	r1, r6, [r0]
 8006dd8:	300c      	adds	r0, #12
 8006dda:	60a0      	str	r0, [r4, #8]
 8006ddc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006de0:	f7ff fc47 	bl	8006672 <memset>
 8006de4:	4620      	mov	r0, r4
 8006de6:	bd70      	pop	{r4, r5, r6, pc}

08006de8 <__sinit>:
 8006de8:	6983      	ldr	r3, [r0, #24]
 8006dea:	b510      	push	{r4, lr}
 8006dec:	4604      	mov	r4, r0
 8006dee:	bb33      	cbnz	r3, 8006e3e <__sinit+0x56>
 8006df0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006df4:	6503      	str	r3, [r0, #80]	; 0x50
 8006df6:	4b12      	ldr	r3, [pc, #72]	; (8006e40 <__sinit+0x58>)
 8006df8:	4a12      	ldr	r2, [pc, #72]	; (8006e44 <__sinit+0x5c>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	6282      	str	r2, [r0, #40]	; 0x28
 8006dfe:	4298      	cmp	r0, r3
 8006e00:	bf04      	itt	eq
 8006e02:	2301      	moveq	r3, #1
 8006e04:	6183      	streq	r3, [r0, #24]
 8006e06:	f000 f81f 	bl	8006e48 <__sfp>
 8006e0a:	6060      	str	r0, [r4, #4]
 8006e0c:	4620      	mov	r0, r4
 8006e0e:	f000 f81b 	bl	8006e48 <__sfp>
 8006e12:	60a0      	str	r0, [r4, #8]
 8006e14:	4620      	mov	r0, r4
 8006e16:	f000 f817 	bl	8006e48 <__sfp>
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	60e0      	str	r0, [r4, #12]
 8006e1e:	2104      	movs	r1, #4
 8006e20:	6860      	ldr	r0, [r4, #4]
 8006e22:	f7ff ffa1 	bl	8006d68 <std>
 8006e26:	2201      	movs	r2, #1
 8006e28:	2109      	movs	r1, #9
 8006e2a:	68a0      	ldr	r0, [r4, #8]
 8006e2c:	f7ff ff9c 	bl	8006d68 <std>
 8006e30:	2202      	movs	r2, #2
 8006e32:	2112      	movs	r1, #18
 8006e34:	68e0      	ldr	r0, [r4, #12]
 8006e36:	f7ff ff97 	bl	8006d68 <std>
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	61a3      	str	r3, [r4, #24]
 8006e3e:	bd10      	pop	{r4, pc}
 8006e40:	08009118 	.word	0x08009118
 8006e44:	08006db1 	.word	0x08006db1

08006e48 <__sfp>:
 8006e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4a:	4b1b      	ldr	r3, [pc, #108]	; (8006eb8 <__sfp+0x70>)
 8006e4c:	681e      	ldr	r6, [r3, #0]
 8006e4e:	69b3      	ldr	r3, [r6, #24]
 8006e50:	4607      	mov	r7, r0
 8006e52:	b913      	cbnz	r3, 8006e5a <__sfp+0x12>
 8006e54:	4630      	mov	r0, r6
 8006e56:	f7ff ffc7 	bl	8006de8 <__sinit>
 8006e5a:	3648      	adds	r6, #72	; 0x48
 8006e5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006e60:	3b01      	subs	r3, #1
 8006e62:	d503      	bpl.n	8006e6c <__sfp+0x24>
 8006e64:	6833      	ldr	r3, [r6, #0]
 8006e66:	b133      	cbz	r3, 8006e76 <__sfp+0x2e>
 8006e68:	6836      	ldr	r6, [r6, #0]
 8006e6a:	e7f7      	b.n	8006e5c <__sfp+0x14>
 8006e6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006e70:	b16d      	cbz	r5, 8006e8e <__sfp+0x46>
 8006e72:	3468      	adds	r4, #104	; 0x68
 8006e74:	e7f4      	b.n	8006e60 <__sfp+0x18>
 8006e76:	2104      	movs	r1, #4
 8006e78:	4638      	mov	r0, r7
 8006e7a:	f7ff ff9f 	bl	8006dbc <__sfmoreglue>
 8006e7e:	6030      	str	r0, [r6, #0]
 8006e80:	2800      	cmp	r0, #0
 8006e82:	d1f1      	bne.n	8006e68 <__sfp+0x20>
 8006e84:	230c      	movs	r3, #12
 8006e86:	603b      	str	r3, [r7, #0]
 8006e88:	4604      	mov	r4, r0
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e8e:	4b0b      	ldr	r3, [pc, #44]	; (8006ebc <__sfp+0x74>)
 8006e90:	6665      	str	r5, [r4, #100]	; 0x64
 8006e92:	e9c4 5500 	strd	r5, r5, [r4]
 8006e96:	60a5      	str	r5, [r4, #8]
 8006e98:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006e9c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006ea0:	2208      	movs	r2, #8
 8006ea2:	4629      	mov	r1, r5
 8006ea4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ea8:	f7ff fbe3 	bl	8006672 <memset>
 8006eac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006eb0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006eb4:	e7e9      	b.n	8006e8a <__sfp+0x42>
 8006eb6:	bf00      	nop
 8006eb8:	08009118 	.word	0x08009118
 8006ebc:	ffff0001 	.word	0xffff0001

08006ec0 <_fwalk_reent>:
 8006ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ec4:	4680      	mov	r8, r0
 8006ec6:	4689      	mov	r9, r1
 8006ec8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006ecc:	2600      	movs	r6, #0
 8006ece:	b914      	cbnz	r4, 8006ed6 <_fwalk_reent+0x16>
 8006ed0:	4630      	mov	r0, r6
 8006ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ed6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006eda:	3f01      	subs	r7, #1
 8006edc:	d501      	bpl.n	8006ee2 <_fwalk_reent+0x22>
 8006ede:	6824      	ldr	r4, [r4, #0]
 8006ee0:	e7f5      	b.n	8006ece <_fwalk_reent+0xe>
 8006ee2:	89ab      	ldrh	r3, [r5, #12]
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d907      	bls.n	8006ef8 <_fwalk_reent+0x38>
 8006ee8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006eec:	3301      	adds	r3, #1
 8006eee:	d003      	beq.n	8006ef8 <_fwalk_reent+0x38>
 8006ef0:	4629      	mov	r1, r5
 8006ef2:	4640      	mov	r0, r8
 8006ef4:	47c8      	blx	r9
 8006ef6:	4306      	orrs	r6, r0
 8006ef8:	3568      	adds	r5, #104	; 0x68
 8006efa:	e7ee      	b.n	8006eda <_fwalk_reent+0x1a>

08006efc <__swhatbuf_r>:
 8006efc:	b570      	push	{r4, r5, r6, lr}
 8006efe:	460e      	mov	r6, r1
 8006f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f04:	2900      	cmp	r1, #0
 8006f06:	b096      	sub	sp, #88	; 0x58
 8006f08:	4614      	mov	r4, r2
 8006f0a:	461d      	mov	r5, r3
 8006f0c:	da07      	bge.n	8006f1e <__swhatbuf_r+0x22>
 8006f0e:	2300      	movs	r3, #0
 8006f10:	602b      	str	r3, [r5, #0]
 8006f12:	89b3      	ldrh	r3, [r6, #12]
 8006f14:	061a      	lsls	r2, r3, #24
 8006f16:	d410      	bmi.n	8006f3a <__swhatbuf_r+0x3e>
 8006f18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f1c:	e00e      	b.n	8006f3c <__swhatbuf_r+0x40>
 8006f1e:	466a      	mov	r2, sp
 8006f20:	f000 fcd2 	bl	80078c8 <_fstat_r>
 8006f24:	2800      	cmp	r0, #0
 8006f26:	dbf2      	blt.n	8006f0e <__swhatbuf_r+0x12>
 8006f28:	9a01      	ldr	r2, [sp, #4]
 8006f2a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006f2e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006f32:	425a      	negs	r2, r3
 8006f34:	415a      	adcs	r2, r3
 8006f36:	602a      	str	r2, [r5, #0]
 8006f38:	e7ee      	b.n	8006f18 <__swhatbuf_r+0x1c>
 8006f3a:	2340      	movs	r3, #64	; 0x40
 8006f3c:	2000      	movs	r0, #0
 8006f3e:	6023      	str	r3, [r4, #0]
 8006f40:	b016      	add	sp, #88	; 0x58
 8006f42:	bd70      	pop	{r4, r5, r6, pc}

08006f44 <__smakebuf_r>:
 8006f44:	898b      	ldrh	r3, [r1, #12]
 8006f46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f48:	079d      	lsls	r5, r3, #30
 8006f4a:	4606      	mov	r6, r0
 8006f4c:	460c      	mov	r4, r1
 8006f4e:	d507      	bpl.n	8006f60 <__smakebuf_r+0x1c>
 8006f50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f54:	6023      	str	r3, [r4, #0]
 8006f56:	6123      	str	r3, [r4, #16]
 8006f58:	2301      	movs	r3, #1
 8006f5a:	6163      	str	r3, [r4, #20]
 8006f5c:	b002      	add	sp, #8
 8006f5e:	bd70      	pop	{r4, r5, r6, pc}
 8006f60:	ab01      	add	r3, sp, #4
 8006f62:	466a      	mov	r2, sp
 8006f64:	f7ff ffca 	bl	8006efc <__swhatbuf_r>
 8006f68:	9900      	ldr	r1, [sp, #0]
 8006f6a:	4605      	mov	r5, r0
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	f7ff fbd7 	bl	8006720 <_malloc_r>
 8006f72:	b948      	cbnz	r0, 8006f88 <__smakebuf_r+0x44>
 8006f74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f78:	059a      	lsls	r2, r3, #22
 8006f7a:	d4ef      	bmi.n	8006f5c <__smakebuf_r+0x18>
 8006f7c:	f023 0303 	bic.w	r3, r3, #3
 8006f80:	f043 0302 	orr.w	r3, r3, #2
 8006f84:	81a3      	strh	r3, [r4, #12]
 8006f86:	e7e3      	b.n	8006f50 <__smakebuf_r+0xc>
 8006f88:	4b0d      	ldr	r3, [pc, #52]	; (8006fc0 <__smakebuf_r+0x7c>)
 8006f8a:	62b3      	str	r3, [r6, #40]	; 0x28
 8006f8c:	89a3      	ldrh	r3, [r4, #12]
 8006f8e:	6020      	str	r0, [r4, #0]
 8006f90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f94:	81a3      	strh	r3, [r4, #12]
 8006f96:	9b00      	ldr	r3, [sp, #0]
 8006f98:	6163      	str	r3, [r4, #20]
 8006f9a:	9b01      	ldr	r3, [sp, #4]
 8006f9c:	6120      	str	r0, [r4, #16]
 8006f9e:	b15b      	cbz	r3, 8006fb8 <__smakebuf_r+0x74>
 8006fa0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fa4:	4630      	mov	r0, r6
 8006fa6:	f000 fca1 	bl	80078ec <_isatty_r>
 8006faa:	b128      	cbz	r0, 8006fb8 <__smakebuf_r+0x74>
 8006fac:	89a3      	ldrh	r3, [r4, #12]
 8006fae:	f023 0303 	bic.w	r3, r3, #3
 8006fb2:	f043 0301 	orr.w	r3, r3, #1
 8006fb6:	81a3      	strh	r3, [r4, #12]
 8006fb8:	89a3      	ldrh	r3, [r4, #12]
 8006fba:	431d      	orrs	r5, r3
 8006fbc:	81a5      	strh	r5, [r4, #12]
 8006fbe:	e7cd      	b.n	8006f5c <__smakebuf_r+0x18>
 8006fc0:	08006db1 	.word	0x08006db1

08006fc4 <__malloc_lock>:
 8006fc4:	4770      	bx	lr

08006fc6 <__malloc_unlock>:
 8006fc6:	4770      	bx	lr

08006fc8 <__ssputs_r>:
 8006fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fcc:	688e      	ldr	r6, [r1, #8]
 8006fce:	429e      	cmp	r6, r3
 8006fd0:	4682      	mov	sl, r0
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	4690      	mov	r8, r2
 8006fd6:	4699      	mov	r9, r3
 8006fd8:	d837      	bhi.n	800704a <__ssputs_r+0x82>
 8006fda:	898a      	ldrh	r2, [r1, #12]
 8006fdc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006fe0:	d031      	beq.n	8007046 <__ssputs_r+0x7e>
 8006fe2:	6825      	ldr	r5, [r4, #0]
 8006fe4:	6909      	ldr	r1, [r1, #16]
 8006fe6:	1a6f      	subs	r7, r5, r1
 8006fe8:	6965      	ldr	r5, [r4, #20]
 8006fea:	2302      	movs	r3, #2
 8006fec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ff0:	fb95 f5f3 	sdiv	r5, r5, r3
 8006ff4:	f109 0301 	add.w	r3, r9, #1
 8006ff8:	443b      	add	r3, r7
 8006ffa:	429d      	cmp	r5, r3
 8006ffc:	bf38      	it	cc
 8006ffe:	461d      	movcc	r5, r3
 8007000:	0553      	lsls	r3, r2, #21
 8007002:	d530      	bpl.n	8007066 <__ssputs_r+0x9e>
 8007004:	4629      	mov	r1, r5
 8007006:	f7ff fb8b 	bl	8006720 <_malloc_r>
 800700a:	4606      	mov	r6, r0
 800700c:	b950      	cbnz	r0, 8007024 <__ssputs_r+0x5c>
 800700e:	230c      	movs	r3, #12
 8007010:	f8ca 3000 	str.w	r3, [sl]
 8007014:	89a3      	ldrh	r3, [r4, #12]
 8007016:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800701a:	81a3      	strh	r3, [r4, #12]
 800701c:	f04f 30ff 	mov.w	r0, #4294967295
 8007020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007024:	463a      	mov	r2, r7
 8007026:	6921      	ldr	r1, [r4, #16]
 8007028:	f7ff fb18 	bl	800665c <memcpy>
 800702c:	89a3      	ldrh	r3, [r4, #12]
 800702e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007032:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007036:	81a3      	strh	r3, [r4, #12]
 8007038:	6126      	str	r6, [r4, #16]
 800703a:	6165      	str	r5, [r4, #20]
 800703c:	443e      	add	r6, r7
 800703e:	1bed      	subs	r5, r5, r7
 8007040:	6026      	str	r6, [r4, #0]
 8007042:	60a5      	str	r5, [r4, #8]
 8007044:	464e      	mov	r6, r9
 8007046:	454e      	cmp	r6, r9
 8007048:	d900      	bls.n	800704c <__ssputs_r+0x84>
 800704a:	464e      	mov	r6, r9
 800704c:	4632      	mov	r2, r6
 800704e:	4641      	mov	r1, r8
 8007050:	6820      	ldr	r0, [r4, #0]
 8007052:	f000 fc6d 	bl	8007930 <memmove>
 8007056:	68a3      	ldr	r3, [r4, #8]
 8007058:	1b9b      	subs	r3, r3, r6
 800705a:	60a3      	str	r3, [r4, #8]
 800705c:	6823      	ldr	r3, [r4, #0]
 800705e:	441e      	add	r6, r3
 8007060:	6026      	str	r6, [r4, #0]
 8007062:	2000      	movs	r0, #0
 8007064:	e7dc      	b.n	8007020 <__ssputs_r+0x58>
 8007066:	462a      	mov	r2, r5
 8007068:	f000 fc7b 	bl	8007962 <_realloc_r>
 800706c:	4606      	mov	r6, r0
 800706e:	2800      	cmp	r0, #0
 8007070:	d1e2      	bne.n	8007038 <__ssputs_r+0x70>
 8007072:	6921      	ldr	r1, [r4, #16]
 8007074:	4650      	mov	r0, sl
 8007076:	f7ff fb05 	bl	8006684 <_free_r>
 800707a:	e7c8      	b.n	800700e <__ssputs_r+0x46>

0800707c <_svfiprintf_r>:
 800707c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007080:	461d      	mov	r5, r3
 8007082:	898b      	ldrh	r3, [r1, #12]
 8007084:	061f      	lsls	r7, r3, #24
 8007086:	b09d      	sub	sp, #116	; 0x74
 8007088:	4680      	mov	r8, r0
 800708a:	460c      	mov	r4, r1
 800708c:	4616      	mov	r6, r2
 800708e:	d50f      	bpl.n	80070b0 <_svfiprintf_r+0x34>
 8007090:	690b      	ldr	r3, [r1, #16]
 8007092:	b96b      	cbnz	r3, 80070b0 <_svfiprintf_r+0x34>
 8007094:	2140      	movs	r1, #64	; 0x40
 8007096:	f7ff fb43 	bl	8006720 <_malloc_r>
 800709a:	6020      	str	r0, [r4, #0]
 800709c:	6120      	str	r0, [r4, #16]
 800709e:	b928      	cbnz	r0, 80070ac <_svfiprintf_r+0x30>
 80070a0:	230c      	movs	r3, #12
 80070a2:	f8c8 3000 	str.w	r3, [r8]
 80070a6:	f04f 30ff 	mov.w	r0, #4294967295
 80070aa:	e0c8      	b.n	800723e <_svfiprintf_r+0x1c2>
 80070ac:	2340      	movs	r3, #64	; 0x40
 80070ae:	6163      	str	r3, [r4, #20]
 80070b0:	2300      	movs	r3, #0
 80070b2:	9309      	str	r3, [sp, #36]	; 0x24
 80070b4:	2320      	movs	r3, #32
 80070b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070ba:	2330      	movs	r3, #48	; 0x30
 80070bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070c0:	9503      	str	r5, [sp, #12]
 80070c2:	f04f 0b01 	mov.w	fp, #1
 80070c6:	4637      	mov	r7, r6
 80070c8:	463d      	mov	r5, r7
 80070ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80070ce:	b10b      	cbz	r3, 80070d4 <_svfiprintf_r+0x58>
 80070d0:	2b25      	cmp	r3, #37	; 0x25
 80070d2:	d13e      	bne.n	8007152 <_svfiprintf_r+0xd6>
 80070d4:	ebb7 0a06 	subs.w	sl, r7, r6
 80070d8:	d00b      	beq.n	80070f2 <_svfiprintf_r+0x76>
 80070da:	4653      	mov	r3, sl
 80070dc:	4632      	mov	r2, r6
 80070de:	4621      	mov	r1, r4
 80070e0:	4640      	mov	r0, r8
 80070e2:	f7ff ff71 	bl	8006fc8 <__ssputs_r>
 80070e6:	3001      	adds	r0, #1
 80070e8:	f000 80a4 	beq.w	8007234 <_svfiprintf_r+0x1b8>
 80070ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070ee:	4453      	add	r3, sl
 80070f0:	9309      	str	r3, [sp, #36]	; 0x24
 80070f2:	783b      	ldrb	r3, [r7, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f000 809d 	beq.w	8007234 <_svfiprintf_r+0x1b8>
 80070fa:	2300      	movs	r3, #0
 80070fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007100:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007104:	9304      	str	r3, [sp, #16]
 8007106:	9307      	str	r3, [sp, #28]
 8007108:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800710c:	931a      	str	r3, [sp, #104]	; 0x68
 800710e:	462f      	mov	r7, r5
 8007110:	2205      	movs	r2, #5
 8007112:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007116:	4850      	ldr	r0, [pc, #320]	; (8007258 <_svfiprintf_r+0x1dc>)
 8007118:	f7f9 f85a 	bl	80001d0 <memchr>
 800711c:	9b04      	ldr	r3, [sp, #16]
 800711e:	b9d0      	cbnz	r0, 8007156 <_svfiprintf_r+0xda>
 8007120:	06d9      	lsls	r1, r3, #27
 8007122:	bf44      	itt	mi
 8007124:	2220      	movmi	r2, #32
 8007126:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800712a:	071a      	lsls	r2, r3, #28
 800712c:	bf44      	itt	mi
 800712e:	222b      	movmi	r2, #43	; 0x2b
 8007130:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007134:	782a      	ldrb	r2, [r5, #0]
 8007136:	2a2a      	cmp	r2, #42	; 0x2a
 8007138:	d015      	beq.n	8007166 <_svfiprintf_r+0xea>
 800713a:	9a07      	ldr	r2, [sp, #28]
 800713c:	462f      	mov	r7, r5
 800713e:	2000      	movs	r0, #0
 8007140:	250a      	movs	r5, #10
 8007142:	4639      	mov	r1, r7
 8007144:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007148:	3b30      	subs	r3, #48	; 0x30
 800714a:	2b09      	cmp	r3, #9
 800714c:	d94d      	bls.n	80071ea <_svfiprintf_r+0x16e>
 800714e:	b1b8      	cbz	r0, 8007180 <_svfiprintf_r+0x104>
 8007150:	e00f      	b.n	8007172 <_svfiprintf_r+0xf6>
 8007152:	462f      	mov	r7, r5
 8007154:	e7b8      	b.n	80070c8 <_svfiprintf_r+0x4c>
 8007156:	4a40      	ldr	r2, [pc, #256]	; (8007258 <_svfiprintf_r+0x1dc>)
 8007158:	1a80      	subs	r0, r0, r2
 800715a:	fa0b f000 	lsl.w	r0, fp, r0
 800715e:	4318      	orrs	r0, r3
 8007160:	9004      	str	r0, [sp, #16]
 8007162:	463d      	mov	r5, r7
 8007164:	e7d3      	b.n	800710e <_svfiprintf_r+0x92>
 8007166:	9a03      	ldr	r2, [sp, #12]
 8007168:	1d11      	adds	r1, r2, #4
 800716a:	6812      	ldr	r2, [r2, #0]
 800716c:	9103      	str	r1, [sp, #12]
 800716e:	2a00      	cmp	r2, #0
 8007170:	db01      	blt.n	8007176 <_svfiprintf_r+0xfa>
 8007172:	9207      	str	r2, [sp, #28]
 8007174:	e004      	b.n	8007180 <_svfiprintf_r+0x104>
 8007176:	4252      	negs	r2, r2
 8007178:	f043 0302 	orr.w	r3, r3, #2
 800717c:	9207      	str	r2, [sp, #28]
 800717e:	9304      	str	r3, [sp, #16]
 8007180:	783b      	ldrb	r3, [r7, #0]
 8007182:	2b2e      	cmp	r3, #46	; 0x2e
 8007184:	d10c      	bne.n	80071a0 <_svfiprintf_r+0x124>
 8007186:	787b      	ldrb	r3, [r7, #1]
 8007188:	2b2a      	cmp	r3, #42	; 0x2a
 800718a:	d133      	bne.n	80071f4 <_svfiprintf_r+0x178>
 800718c:	9b03      	ldr	r3, [sp, #12]
 800718e:	1d1a      	adds	r2, r3, #4
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	9203      	str	r2, [sp, #12]
 8007194:	2b00      	cmp	r3, #0
 8007196:	bfb8      	it	lt
 8007198:	f04f 33ff 	movlt.w	r3, #4294967295
 800719c:	3702      	adds	r7, #2
 800719e:	9305      	str	r3, [sp, #20]
 80071a0:	4d2e      	ldr	r5, [pc, #184]	; (800725c <_svfiprintf_r+0x1e0>)
 80071a2:	7839      	ldrb	r1, [r7, #0]
 80071a4:	2203      	movs	r2, #3
 80071a6:	4628      	mov	r0, r5
 80071a8:	f7f9 f812 	bl	80001d0 <memchr>
 80071ac:	b138      	cbz	r0, 80071be <_svfiprintf_r+0x142>
 80071ae:	2340      	movs	r3, #64	; 0x40
 80071b0:	1b40      	subs	r0, r0, r5
 80071b2:	fa03 f000 	lsl.w	r0, r3, r0
 80071b6:	9b04      	ldr	r3, [sp, #16]
 80071b8:	4303      	orrs	r3, r0
 80071ba:	3701      	adds	r7, #1
 80071bc:	9304      	str	r3, [sp, #16]
 80071be:	7839      	ldrb	r1, [r7, #0]
 80071c0:	4827      	ldr	r0, [pc, #156]	; (8007260 <_svfiprintf_r+0x1e4>)
 80071c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071c6:	2206      	movs	r2, #6
 80071c8:	1c7e      	adds	r6, r7, #1
 80071ca:	f7f9 f801 	bl	80001d0 <memchr>
 80071ce:	2800      	cmp	r0, #0
 80071d0:	d038      	beq.n	8007244 <_svfiprintf_r+0x1c8>
 80071d2:	4b24      	ldr	r3, [pc, #144]	; (8007264 <_svfiprintf_r+0x1e8>)
 80071d4:	bb13      	cbnz	r3, 800721c <_svfiprintf_r+0x1a0>
 80071d6:	9b03      	ldr	r3, [sp, #12]
 80071d8:	3307      	adds	r3, #7
 80071da:	f023 0307 	bic.w	r3, r3, #7
 80071de:	3308      	adds	r3, #8
 80071e0:	9303      	str	r3, [sp, #12]
 80071e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071e4:	444b      	add	r3, r9
 80071e6:	9309      	str	r3, [sp, #36]	; 0x24
 80071e8:	e76d      	b.n	80070c6 <_svfiprintf_r+0x4a>
 80071ea:	fb05 3202 	mla	r2, r5, r2, r3
 80071ee:	2001      	movs	r0, #1
 80071f0:	460f      	mov	r7, r1
 80071f2:	e7a6      	b.n	8007142 <_svfiprintf_r+0xc6>
 80071f4:	2300      	movs	r3, #0
 80071f6:	3701      	adds	r7, #1
 80071f8:	9305      	str	r3, [sp, #20]
 80071fa:	4619      	mov	r1, r3
 80071fc:	250a      	movs	r5, #10
 80071fe:	4638      	mov	r0, r7
 8007200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007204:	3a30      	subs	r2, #48	; 0x30
 8007206:	2a09      	cmp	r2, #9
 8007208:	d903      	bls.n	8007212 <_svfiprintf_r+0x196>
 800720a:	2b00      	cmp	r3, #0
 800720c:	d0c8      	beq.n	80071a0 <_svfiprintf_r+0x124>
 800720e:	9105      	str	r1, [sp, #20]
 8007210:	e7c6      	b.n	80071a0 <_svfiprintf_r+0x124>
 8007212:	fb05 2101 	mla	r1, r5, r1, r2
 8007216:	2301      	movs	r3, #1
 8007218:	4607      	mov	r7, r0
 800721a:	e7f0      	b.n	80071fe <_svfiprintf_r+0x182>
 800721c:	ab03      	add	r3, sp, #12
 800721e:	9300      	str	r3, [sp, #0]
 8007220:	4622      	mov	r2, r4
 8007222:	4b11      	ldr	r3, [pc, #68]	; (8007268 <_svfiprintf_r+0x1ec>)
 8007224:	a904      	add	r1, sp, #16
 8007226:	4640      	mov	r0, r8
 8007228:	f3af 8000 	nop.w
 800722c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007230:	4681      	mov	r9, r0
 8007232:	d1d6      	bne.n	80071e2 <_svfiprintf_r+0x166>
 8007234:	89a3      	ldrh	r3, [r4, #12]
 8007236:	065b      	lsls	r3, r3, #25
 8007238:	f53f af35 	bmi.w	80070a6 <_svfiprintf_r+0x2a>
 800723c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800723e:	b01d      	add	sp, #116	; 0x74
 8007240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007244:	ab03      	add	r3, sp, #12
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	4622      	mov	r2, r4
 800724a:	4b07      	ldr	r3, [pc, #28]	; (8007268 <_svfiprintf_r+0x1ec>)
 800724c:	a904      	add	r1, sp, #16
 800724e:	4640      	mov	r0, r8
 8007250:	f000 f9c2 	bl	80075d8 <_printf_i>
 8007254:	e7ea      	b.n	800722c <_svfiprintf_r+0x1b0>
 8007256:	bf00      	nop
 8007258:	0800917c 	.word	0x0800917c
 800725c:	08009182 	.word	0x08009182
 8007260:	08009186 	.word	0x08009186
 8007264:	00000000 	.word	0x00000000
 8007268:	08006fc9 	.word	0x08006fc9

0800726c <__sfputc_r>:
 800726c:	6893      	ldr	r3, [r2, #8]
 800726e:	3b01      	subs	r3, #1
 8007270:	2b00      	cmp	r3, #0
 8007272:	b410      	push	{r4}
 8007274:	6093      	str	r3, [r2, #8]
 8007276:	da08      	bge.n	800728a <__sfputc_r+0x1e>
 8007278:	6994      	ldr	r4, [r2, #24]
 800727a:	42a3      	cmp	r3, r4
 800727c:	db01      	blt.n	8007282 <__sfputc_r+0x16>
 800727e:	290a      	cmp	r1, #10
 8007280:	d103      	bne.n	800728a <__sfputc_r+0x1e>
 8007282:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007286:	f7ff bbff 	b.w	8006a88 <__swbuf_r>
 800728a:	6813      	ldr	r3, [r2, #0]
 800728c:	1c58      	adds	r0, r3, #1
 800728e:	6010      	str	r0, [r2, #0]
 8007290:	7019      	strb	r1, [r3, #0]
 8007292:	4608      	mov	r0, r1
 8007294:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007298:	4770      	bx	lr

0800729a <__sfputs_r>:
 800729a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800729c:	4606      	mov	r6, r0
 800729e:	460f      	mov	r7, r1
 80072a0:	4614      	mov	r4, r2
 80072a2:	18d5      	adds	r5, r2, r3
 80072a4:	42ac      	cmp	r4, r5
 80072a6:	d101      	bne.n	80072ac <__sfputs_r+0x12>
 80072a8:	2000      	movs	r0, #0
 80072aa:	e007      	b.n	80072bc <__sfputs_r+0x22>
 80072ac:	463a      	mov	r2, r7
 80072ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072b2:	4630      	mov	r0, r6
 80072b4:	f7ff ffda 	bl	800726c <__sfputc_r>
 80072b8:	1c43      	adds	r3, r0, #1
 80072ba:	d1f3      	bne.n	80072a4 <__sfputs_r+0xa>
 80072bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072c0 <_vfiprintf_r>:
 80072c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c4:	460c      	mov	r4, r1
 80072c6:	b09d      	sub	sp, #116	; 0x74
 80072c8:	4617      	mov	r7, r2
 80072ca:	461d      	mov	r5, r3
 80072cc:	4606      	mov	r6, r0
 80072ce:	b118      	cbz	r0, 80072d8 <_vfiprintf_r+0x18>
 80072d0:	6983      	ldr	r3, [r0, #24]
 80072d2:	b90b      	cbnz	r3, 80072d8 <_vfiprintf_r+0x18>
 80072d4:	f7ff fd88 	bl	8006de8 <__sinit>
 80072d8:	4b7c      	ldr	r3, [pc, #496]	; (80074cc <_vfiprintf_r+0x20c>)
 80072da:	429c      	cmp	r4, r3
 80072dc:	d158      	bne.n	8007390 <_vfiprintf_r+0xd0>
 80072de:	6874      	ldr	r4, [r6, #4]
 80072e0:	89a3      	ldrh	r3, [r4, #12]
 80072e2:	0718      	lsls	r0, r3, #28
 80072e4:	d55e      	bpl.n	80073a4 <_vfiprintf_r+0xe4>
 80072e6:	6923      	ldr	r3, [r4, #16]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d05b      	beq.n	80073a4 <_vfiprintf_r+0xe4>
 80072ec:	2300      	movs	r3, #0
 80072ee:	9309      	str	r3, [sp, #36]	; 0x24
 80072f0:	2320      	movs	r3, #32
 80072f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072f6:	2330      	movs	r3, #48	; 0x30
 80072f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072fc:	9503      	str	r5, [sp, #12]
 80072fe:	f04f 0b01 	mov.w	fp, #1
 8007302:	46b8      	mov	r8, r7
 8007304:	4645      	mov	r5, r8
 8007306:	f815 3b01 	ldrb.w	r3, [r5], #1
 800730a:	b10b      	cbz	r3, 8007310 <_vfiprintf_r+0x50>
 800730c:	2b25      	cmp	r3, #37	; 0x25
 800730e:	d154      	bne.n	80073ba <_vfiprintf_r+0xfa>
 8007310:	ebb8 0a07 	subs.w	sl, r8, r7
 8007314:	d00b      	beq.n	800732e <_vfiprintf_r+0x6e>
 8007316:	4653      	mov	r3, sl
 8007318:	463a      	mov	r2, r7
 800731a:	4621      	mov	r1, r4
 800731c:	4630      	mov	r0, r6
 800731e:	f7ff ffbc 	bl	800729a <__sfputs_r>
 8007322:	3001      	adds	r0, #1
 8007324:	f000 80c2 	beq.w	80074ac <_vfiprintf_r+0x1ec>
 8007328:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800732a:	4453      	add	r3, sl
 800732c:	9309      	str	r3, [sp, #36]	; 0x24
 800732e:	f898 3000 	ldrb.w	r3, [r8]
 8007332:	2b00      	cmp	r3, #0
 8007334:	f000 80ba 	beq.w	80074ac <_vfiprintf_r+0x1ec>
 8007338:	2300      	movs	r3, #0
 800733a:	f04f 32ff 	mov.w	r2, #4294967295
 800733e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007342:	9304      	str	r3, [sp, #16]
 8007344:	9307      	str	r3, [sp, #28]
 8007346:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800734a:	931a      	str	r3, [sp, #104]	; 0x68
 800734c:	46a8      	mov	r8, r5
 800734e:	2205      	movs	r2, #5
 8007350:	f818 1b01 	ldrb.w	r1, [r8], #1
 8007354:	485e      	ldr	r0, [pc, #376]	; (80074d0 <_vfiprintf_r+0x210>)
 8007356:	f7f8 ff3b 	bl	80001d0 <memchr>
 800735a:	9b04      	ldr	r3, [sp, #16]
 800735c:	bb78      	cbnz	r0, 80073be <_vfiprintf_r+0xfe>
 800735e:	06d9      	lsls	r1, r3, #27
 8007360:	bf44      	itt	mi
 8007362:	2220      	movmi	r2, #32
 8007364:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007368:	071a      	lsls	r2, r3, #28
 800736a:	bf44      	itt	mi
 800736c:	222b      	movmi	r2, #43	; 0x2b
 800736e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007372:	782a      	ldrb	r2, [r5, #0]
 8007374:	2a2a      	cmp	r2, #42	; 0x2a
 8007376:	d02a      	beq.n	80073ce <_vfiprintf_r+0x10e>
 8007378:	9a07      	ldr	r2, [sp, #28]
 800737a:	46a8      	mov	r8, r5
 800737c:	2000      	movs	r0, #0
 800737e:	250a      	movs	r5, #10
 8007380:	4641      	mov	r1, r8
 8007382:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007386:	3b30      	subs	r3, #48	; 0x30
 8007388:	2b09      	cmp	r3, #9
 800738a:	d969      	bls.n	8007460 <_vfiprintf_r+0x1a0>
 800738c:	b360      	cbz	r0, 80073e8 <_vfiprintf_r+0x128>
 800738e:	e024      	b.n	80073da <_vfiprintf_r+0x11a>
 8007390:	4b50      	ldr	r3, [pc, #320]	; (80074d4 <_vfiprintf_r+0x214>)
 8007392:	429c      	cmp	r4, r3
 8007394:	d101      	bne.n	800739a <_vfiprintf_r+0xda>
 8007396:	68b4      	ldr	r4, [r6, #8]
 8007398:	e7a2      	b.n	80072e0 <_vfiprintf_r+0x20>
 800739a:	4b4f      	ldr	r3, [pc, #316]	; (80074d8 <_vfiprintf_r+0x218>)
 800739c:	429c      	cmp	r4, r3
 800739e:	bf08      	it	eq
 80073a0:	68f4      	ldreq	r4, [r6, #12]
 80073a2:	e79d      	b.n	80072e0 <_vfiprintf_r+0x20>
 80073a4:	4621      	mov	r1, r4
 80073a6:	4630      	mov	r0, r6
 80073a8:	f7ff fbc0 	bl	8006b2c <__swsetup_r>
 80073ac:	2800      	cmp	r0, #0
 80073ae:	d09d      	beq.n	80072ec <_vfiprintf_r+0x2c>
 80073b0:	f04f 30ff 	mov.w	r0, #4294967295
 80073b4:	b01d      	add	sp, #116	; 0x74
 80073b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ba:	46a8      	mov	r8, r5
 80073bc:	e7a2      	b.n	8007304 <_vfiprintf_r+0x44>
 80073be:	4a44      	ldr	r2, [pc, #272]	; (80074d0 <_vfiprintf_r+0x210>)
 80073c0:	1a80      	subs	r0, r0, r2
 80073c2:	fa0b f000 	lsl.w	r0, fp, r0
 80073c6:	4318      	orrs	r0, r3
 80073c8:	9004      	str	r0, [sp, #16]
 80073ca:	4645      	mov	r5, r8
 80073cc:	e7be      	b.n	800734c <_vfiprintf_r+0x8c>
 80073ce:	9a03      	ldr	r2, [sp, #12]
 80073d0:	1d11      	adds	r1, r2, #4
 80073d2:	6812      	ldr	r2, [r2, #0]
 80073d4:	9103      	str	r1, [sp, #12]
 80073d6:	2a00      	cmp	r2, #0
 80073d8:	db01      	blt.n	80073de <_vfiprintf_r+0x11e>
 80073da:	9207      	str	r2, [sp, #28]
 80073dc:	e004      	b.n	80073e8 <_vfiprintf_r+0x128>
 80073de:	4252      	negs	r2, r2
 80073e0:	f043 0302 	orr.w	r3, r3, #2
 80073e4:	9207      	str	r2, [sp, #28]
 80073e6:	9304      	str	r3, [sp, #16]
 80073e8:	f898 3000 	ldrb.w	r3, [r8]
 80073ec:	2b2e      	cmp	r3, #46	; 0x2e
 80073ee:	d10e      	bne.n	800740e <_vfiprintf_r+0x14e>
 80073f0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80073f4:	2b2a      	cmp	r3, #42	; 0x2a
 80073f6:	d138      	bne.n	800746a <_vfiprintf_r+0x1aa>
 80073f8:	9b03      	ldr	r3, [sp, #12]
 80073fa:	1d1a      	adds	r2, r3, #4
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	9203      	str	r2, [sp, #12]
 8007400:	2b00      	cmp	r3, #0
 8007402:	bfb8      	it	lt
 8007404:	f04f 33ff 	movlt.w	r3, #4294967295
 8007408:	f108 0802 	add.w	r8, r8, #2
 800740c:	9305      	str	r3, [sp, #20]
 800740e:	4d33      	ldr	r5, [pc, #204]	; (80074dc <_vfiprintf_r+0x21c>)
 8007410:	f898 1000 	ldrb.w	r1, [r8]
 8007414:	2203      	movs	r2, #3
 8007416:	4628      	mov	r0, r5
 8007418:	f7f8 feda 	bl	80001d0 <memchr>
 800741c:	b140      	cbz	r0, 8007430 <_vfiprintf_r+0x170>
 800741e:	2340      	movs	r3, #64	; 0x40
 8007420:	1b40      	subs	r0, r0, r5
 8007422:	fa03 f000 	lsl.w	r0, r3, r0
 8007426:	9b04      	ldr	r3, [sp, #16]
 8007428:	4303      	orrs	r3, r0
 800742a:	f108 0801 	add.w	r8, r8, #1
 800742e:	9304      	str	r3, [sp, #16]
 8007430:	f898 1000 	ldrb.w	r1, [r8]
 8007434:	482a      	ldr	r0, [pc, #168]	; (80074e0 <_vfiprintf_r+0x220>)
 8007436:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800743a:	2206      	movs	r2, #6
 800743c:	f108 0701 	add.w	r7, r8, #1
 8007440:	f7f8 fec6 	bl	80001d0 <memchr>
 8007444:	2800      	cmp	r0, #0
 8007446:	d037      	beq.n	80074b8 <_vfiprintf_r+0x1f8>
 8007448:	4b26      	ldr	r3, [pc, #152]	; (80074e4 <_vfiprintf_r+0x224>)
 800744a:	bb1b      	cbnz	r3, 8007494 <_vfiprintf_r+0x1d4>
 800744c:	9b03      	ldr	r3, [sp, #12]
 800744e:	3307      	adds	r3, #7
 8007450:	f023 0307 	bic.w	r3, r3, #7
 8007454:	3308      	adds	r3, #8
 8007456:	9303      	str	r3, [sp, #12]
 8007458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800745a:	444b      	add	r3, r9
 800745c:	9309      	str	r3, [sp, #36]	; 0x24
 800745e:	e750      	b.n	8007302 <_vfiprintf_r+0x42>
 8007460:	fb05 3202 	mla	r2, r5, r2, r3
 8007464:	2001      	movs	r0, #1
 8007466:	4688      	mov	r8, r1
 8007468:	e78a      	b.n	8007380 <_vfiprintf_r+0xc0>
 800746a:	2300      	movs	r3, #0
 800746c:	f108 0801 	add.w	r8, r8, #1
 8007470:	9305      	str	r3, [sp, #20]
 8007472:	4619      	mov	r1, r3
 8007474:	250a      	movs	r5, #10
 8007476:	4640      	mov	r0, r8
 8007478:	f810 2b01 	ldrb.w	r2, [r0], #1
 800747c:	3a30      	subs	r2, #48	; 0x30
 800747e:	2a09      	cmp	r2, #9
 8007480:	d903      	bls.n	800748a <_vfiprintf_r+0x1ca>
 8007482:	2b00      	cmp	r3, #0
 8007484:	d0c3      	beq.n	800740e <_vfiprintf_r+0x14e>
 8007486:	9105      	str	r1, [sp, #20]
 8007488:	e7c1      	b.n	800740e <_vfiprintf_r+0x14e>
 800748a:	fb05 2101 	mla	r1, r5, r1, r2
 800748e:	2301      	movs	r3, #1
 8007490:	4680      	mov	r8, r0
 8007492:	e7f0      	b.n	8007476 <_vfiprintf_r+0x1b6>
 8007494:	ab03      	add	r3, sp, #12
 8007496:	9300      	str	r3, [sp, #0]
 8007498:	4622      	mov	r2, r4
 800749a:	4b13      	ldr	r3, [pc, #76]	; (80074e8 <_vfiprintf_r+0x228>)
 800749c:	a904      	add	r1, sp, #16
 800749e:	4630      	mov	r0, r6
 80074a0:	f3af 8000 	nop.w
 80074a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80074a8:	4681      	mov	r9, r0
 80074aa:	d1d5      	bne.n	8007458 <_vfiprintf_r+0x198>
 80074ac:	89a3      	ldrh	r3, [r4, #12]
 80074ae:	065b      	lsls	r3, r3, #25
 80074b0:	f53f af7e 	bmi.w	80073b0 <_vfiprintf_r+0xf0>
 80074b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074b6:	e77d      	b.n	80073b4 <_vfiprintf_r+0xf4>
 80074b8:	ab03      	add	r3, sp, #12
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	4622      	mov	r2, r4
 80074be:	4b0a      	ldr	r3, [pc, #40]	; (80074e8 <_vfiprintf_r+0x228>)
 80074c0:	a904      	add	r1, sp, #16
 80074c2:	4630      	mov	r0, r6
 80074c4:	f000 f888 	bl	80075d8 <_printf_i>
 80074c8:	e7ec      	b.n	80074a4 <_vfiprintf_r+0x1e4>
 80074ca:	bf00      	nop
 80074cc:	0800913c 	.word	0x0800913c
 80074d0:	0800917c 	.word	0x0800917c
 80074d4:	0800915c 	.word	0x0800915c
 80074d8:	0800911c 	.word	0x0800911c
 80074dc:	08009182 	.word	0x08009182
 80074e0:	08009186 	.word	0x08009186
 80074e4:	00000000 	.word	0x00000000
 80074e8:	0800729b 	.word	0x0800729b

080074ec <_printf_common>:
 80074ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074f0:	4691      	mov	r9, r2
 80074f2:	461f      	mov	r7, r3
 80074f4:	688a      	ldr	r2, [r1, #8]
 80074f6:	690b      	ldr	r3, [r1, #16]
 80074f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074fc:	4293      	cmp	r3, r2
 80074fe:	bfb8      	it	lt
 8007500:	4613      	movlt	r3, r2
 8007502:	f8c9 3000 	str.w	r3, [r9]
 8007506:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800750a:	4606      	mov	r6, r0
 800750c:	460c      	mov	r4, r1
 800750e:	b112      	cbz	r2, 8007516 <_printf_common+0x2a>
 8007510:	3301      	adds	r3, #1
 8007512:	f8c9 3000 	str.w	r3, [r9]
 8007516:	6823      	ldr	r3, [r4, #0]
 8007518:	0699      	lsls	r1, r3, #26
 800751a:	bf42      	ittt	mi
 800751c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007520:	3302      	addmi	r3, #2
 8007522:	f8c9 3000 	strmi.w	r3, [r9]
 8007526:	6825      	ldr	r5, [r4, #0]
 8007528:	f015 0506 	ands.w	r5, r5, #6
 800752c:	d107      	bne.n	800753e <_printf_common+0x52>
 800752e:	f104 0a19 	add.w	sl, r4, #25
 8007532:	68e3      	ldr	r3, [r4, #12]
 8007534:	f8d9 2000 	ldr.w	r2, [r9]
 8007538:	1a9b      	subs	r3, r3, r2
 800753a:	42ab      	cmp	r3, r5
 800753c:	dc28      	bgt.n	8007590 <_printf_common+0xa4>
 800753e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007542:	6822      	ldr	r2, [r4, #0]
 8007544:	3300      	adds	r3, #0
 8007546:	bf18      	it	ne
 8007548:	2301      	movne	r3, #1
 800754a:	0692      	lsls	r2, r2, #26
 800754c:	d42d      	bmi.n	80075aa <_printf_common+0xbe>
 800754e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007552:	4639      	mov	r1, r7
 8007554:	4630      	mov	r0, r6
 8007556:	47c0      	blx	r8
 8007558:	3001      	adds	r0, #1
 800755a:	d020      	beq.n	800759e <_printf_common+0xb2>
 800755c:	6823      	ldr	r3, [r4, #0]
 800755e:	68e5      	ldr	r5, [r4, #12]
 8007560:	f8d9 2000 	ldr.w	r2, [r9]
 8007564:	f003 0306 	and.w	r3, r3, #6
 8007568:	2b04      	cmp	r3, #4
 800756a:	bf08      	it	eq
 800756c:	1aad      	subeq	r5, r5, r2
 800756e:	68a3      	ldr	r3, [r4, #8]
 8007570:	6922      	ldr	r2, [r4, #16]
 8007572:	bf0c      	ite	eq
 8007574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007578:	2500      	movne	r5, #0
 800757a:	4293      	cmp	r3, r2
 800757c:	bfc4      	itt	gt
 800757e:	1a9b      	subgt	r3, r3, r2
 8007580:	18ed      	addgt	r5, r5, r3
 8007582:	f04f 0900 	mov.w	r9, #0
 8007586:	341a      	adds	r4, #26
 8007588:	454d      	cmp	r5, r9
 800758a:	d11a      	bne.n	80075c2 <_printf_common+0xd6>
 800758c:	2000      	movs	r0, #0
 800758e:	e008      	b.n	80075a2 <_printf_common+0xb6>
 8007590:	2301      	movs	r3, #1
 8007592:	4652      	mov	r2, sl
 8007594:	4639      	mov	r1, r7
 8007596:	4630      	mov	r0, r6
 8007598:	47c0      	blx	r8
 800759a:	3001      	adds	r0, #1
 800759c:	d103      	bne.n	80075a6 <_printf_common+0xba>
 800759e:	f04f 30ff 	mov.w	r0, #4294967295
 80075a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075a6:	3501      	adds	r5, #1
 80075a8:	e7c3      	b.n	8007532 <_printf_common+0x46>
 80075aa:	18e1      	adds	r1, r4, r3
 80075ac:	1c5a      	adds	r2, r3, #1
 80075ae:	2030      	movs	r0, #48	; 0x30
 80075b0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80075b4:	4422      	add	r2, r4
 80075b6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80075ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80075be:	3302      	adds	r3, #2
 80075c0:	e7c5      	b.n	800754e <_printf_common+0x62>
 80075c2:	2301      	movs	r3, #1
 80075c4:	4622      	mov	r2, r4
 80075c6:	4639      	mov	r1, r7
 80075c8:	4630      	mov	r0, r6
 80075ca:	47c0      	blx	r8
 80075cc:	3001      	adds	r0, #1
 80075ce:	d0e6      	beq.n	800759e <_printf_common+0xb2>
 80075d0:	f109 0901 	add.w	r9, r9, #1
 80075d4:	e7d8      	b.n	8007588 <_printf_common+0x9c>
	...

080075d8 <_printf_i>:
 80075d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80075dc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80075e0:	460c      	mov	r4, r1
 80075e2:	7e09      	ldrb	r1, [r1, #24]
 80075e4:	b085      	sub	sp, #20
 80075e6:	296e      	cmp	r1, #110	; 0x6e
 80075e8:	4617      	mov	r7, r2
 80075ea:	4606      	mov	r6, r0
 80075ec:	4698      	mov	r8, r3
 80075ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075f0:	f000 80b3 	beq.w	800775a <_printf_i+0x182>
 80075f4:	d822      	bhi.n	800763c <_printf_i+0x64>
 80075f6:	2963      	cmp	r1, #99	; 0x63
 80075f8:	d036      	beq.n	8007668 <_printf_i+0x90>
 80075fa:	d80a      	bhi.n	8007612 <_printf_i+0x3a>
 80075fc:	2900      	cmp	r1, #0
 80075fe:	f000 80b9 	beq.w	8007774 <_printf_i+0x19c>
 8007602:	2958      	cmp	r1, #88	; 0x58
 8007604:	f000 8083 	beq.w	800770e <_printf_i+0x136>
 8007608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800760c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007610:	e032      	b.n	8007678 <_printf_i+0xa0>
 8007612:	2964      	cmp	r1, #100	; 0x64
 8007614:	d001      	beq.n	800761a <_printf_i+0x42>
 8007616:	2969      	cmp	r1, #105	; 0x69
 8007618:	d1f6      	bne.n	8007608 <_printf_i+0x30>
 800761a:	6820      	ldr	r0, [r4, #0]
 800761c:	6813      	ldr	r3, [r2, #0]
 800761e:	0605      	lsls	r5, r0, #24
 8007620:	f103 0104 	add.w	r1, r3, #4
 8007624:	d52a      	bpl.n	800767c <_printf_i+0xa4>
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	6011      	str	r1, [r2, #0]
 800762a:	2b00      	cmp	r3, #0
 800762c:	da03      	bge.n	8007636 <_printf_i+0x5e>
 800762e:	222d      	movs	r2, #45	; 0x2d
 8007630:	425b      	negs	r3, r3
 8007632:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007636:	486f      	ldr	r0, [pc, #444]	; (80077f4 <_printf_i+0x21c>)
 8007638:	220a      	movs	r2, #10
 800763a:	e039      	b.n	80076b0 <_printf_i+0xd8>
 800763c:	2973      	cmp	r1, #115	; 0x73
 800763e:	f000 809d 	beq.w	800777c <_printf_i+0x1a4>
 8007642:	d808      	bhi.n	8007656 <_printf_i+0x7e>
 8007644:	296f      	cmp	r1, #111	; 0x6f
 8007646:	d020      	beq.n	800768a <_printf_i+0xb2>
 8007648:	2970      	cmp	r1, #112	; 0x70
 800764a:	d1dd      	bne.n	8007608 <_printf_i+0x30>
 800764c:	6823      	ldr	r3, [r4, #0]
 800764e:	f043 0320 	orr.w	r3, r3, #32
 8007652:	6023      	str	r3, [r4, #0]
 8007654:	e003      	b.n	800765e <_printf_i+0x86>
 8007656:	2975      	cmp	r1, #117	; 0x75
 8007658:	d017      	beq.n	800768a <_printf_i+0xb2>
 800765a:	2978      	cmp	r1, #120	; 0x78
 800765c:	d1d4      	bne.n	8007608 <_printf_i+0x30>
 800765e:	2378      	movs	r3, #120	; 0x78
 8007660:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007664:	4864      	ldr	r0, [pc, #400]	; (80077f8 <_printf_i+0x220>)
 8007666:	e055      	b.n	8007714 <_printf_i+0x13c>
 8007668:	6813      	ldr	r3, [r2, #0]
 800766a:	1d19      	adds	r1, r3, #4
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	6011      	str	r1, [r2, #0]
 8007670:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007674:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007678:	2301      	movs	r3, #1
 800767a:	e08c      	b.n	8007796 <_printf_i+0x1be>
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	6011      	str	r1, [r2, #0]
 8007680:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007684:	bf18      	it	ne
 8007686:	b21b      	sxthne	r3, r3
 8007688:	e7cf      	b.n	800762a <_printf_i+0x52>
 800768a:	6813      	ldr	r3, [r2, #0]
 800768c:	6825      	ldr	r5, [r4, #0]
 800768e:	1d18      	adds	r0, r3, #4
 8007690:	6010      	str	r0, [r2, #0]
 8007692:	0628      	lsls	r0, r5, #24
 8007694:	d501      	bpl.n	800769a <_printf_i+0xc2>
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	e002      	b.n	80076a0 <_printf_i+0xc8>
 800769a:	0668      	lsls	r0, r5, #25
 800769c:	d5fb      	bpl.n	8007696 <_printf_i+0xbe>
 800769e:	881b      	ldrh	r3, [r3, #0]
 80076a0:	4854      	ldr	r0, [pc, #336]	; (80077f4 <_printf_i+0x21c>)
 80076a2:	296f      	cmp	r1, #111	; 0x6f
 80076a4:	bf14      	ite	ne
 80076a6:	220a      	movne	r2, #10
 80076a8:	2208      	moveq	r2, #8
 80076aa:	2100      	movs	r1, #0
 80076ac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80076b0:	6865      	ldr	r5, [r4, #4]
 80076b2:	60a5      	str	r5, [r4, #8]
 80076b4:	2d00      	cmp	r5, #0
 80076b6:	f2c0 8095 	blt.w	80077e4 <_printf_i+0x20c>
 80076ba:	6821      	ldr	r1, [r4, #0]
 80076bc:	f021 0104 	bic.w	r1, r1, #4
 80076c0:	6021      	str	r1, [r4, #0]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d13d      	bne.n	8007742 <_printf_i+0x16a>
 80076c6:	2d00      	cmp	r5, #0
 80076c8:	f040 808e 	bne.w	80077e8 <_printf_i+0x210>
 80076cc:	4665      	mov	r5, ip
 80076ce:	2a08      	cmp	r2, #8
 80076d0:	d10b      	bne.n	80076ea <_printf_i+0x112>
 80076d2:	6823      	ldr	r3, [r4, #0]
 80076d4:	07db      	lsls	r3, r3, #31
 80076d6:	d508      	bpl.n	80076ea <_printf_i+0x112>
 80076d8:	6923      	ldr	r3, [r4, #16]
 80076da:	6862      	ldr	r2, [r4, #4]
 80076dc:	429a      	cmp	r2, r3
 80076de:	bfde      	ittt	le
 80076e0:	2330      	movle	r3, #48	; 0x30
 80076e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076e6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80076ea:	ebac 0305 	sub.w	r3, ip, r5
 80076ee:	6123      	str	r3, [r4, #16]
 80076f0:	f8cd 8000 	str.w	r8, [sp]
 80076f4:	463b      	mov	r3, r7
 80076f6:	aa03      	add	r2, sp, #12
 80076f8:	4621      	mov	r1, r4
 80076fa:	4630      	mov	r0, r6
 80076fc:	f7ff fef6 	bl	80074ec <_printf_common>
 8007700:	3001      	adds	r0, #1
 8007702:	d14d      	bne.n	80077a0 <_printf_i+0x1c8>
 8007704:	f04f 30ff 	mov.w	r0, #4294967295
 8007708:	b005      	add	sp, #20
 800770a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800770e:	4839      	ldr	r0, [pc, #228]	; (80077f4 <_printf_i+0x21c>)
 8007710:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007714:	6813      	ldr	r3, [r2, #0]
 8007716:	6821      	ldr	r1, [r4, #0]
 8007718:	1d1d      	adds	r5, r3, #4
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	6015      	str	r5, [r2, #0]
 800771e:	060a      	lsls	r2, r1, #24
 8007720:	d50b      	bpl.n	800773a <_printf_i+0x162>
 8007722:	07ca      	lsls	r2, r1, #31
 8007724:	bf44      	itt	mi
 8007726:	f041 0120 	orrmi.w	r1, r1, #32
 800772a:	6021      	strmi	r1, [r4, #0]
 800772c:	b91b      	cbnz	r3, 8007736 <_printf_i+0x15e>
 800772e:	6822      	ldr	r2, [r4, #0]
 8007730:	f022 0220 	bic.w	r2, r2, #32
 8007734:	6022      	str	r2, [r4, #0]
 8007736:	2210      	movs	r2, #16
 8007738:	e7b7      	b.n	80076aa <_printf_i+0xd2>
 800773a:	064d      	lsls	r5, r1, #25
 800773c:	bf48      	it	mi
 800773e:	b29b      	uxthmi	r3, r3
 8007740:	e7ef      	b.n	8007722 <_printf_i+0x14a>
 8007742:	4665      	mov	r5, ip
 8007744:	fbb3 f1f2 	udiv	r1, r3, r2
 8007748:	fb02 3311 	mls	r3, r2, r1, r3
 800774c:	5cc3      	ldrb	r3, [r0, r3]
 800774e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007752:	460b      	mov	r3, r1
 8007754:	2900      	cmp	r1, #0
 8007756:	d1f5      	bne.n	8007744 <_printf_i+0x16c>
 8007758:	e7b9      	b.n	80076ce <_printf_i+0xf6>
 800775a:	6813      	ldr	r3, [r2, #0]
 800775c:	6825      	ldr	r5, [r4, #0]
 800775e:	6961      	ldr	r1, [r4, #20]
 8007760:	1d18      	adds	r0, r3, #4
 8007762:	6010      	str	r0, [r2, #0]
 8007764:	0628      	lsls	r0, r5, #24
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	d501      	bpl.n	800776e <_printf_i+0x196>
 800776a:	6019      	str	r1, [r3, #0]
 800776c:	e002      	b.n	8007774 <_printf_i+0x19c>
 800776e:	066a      	lsls	r2, r5, #25
 8007770:	d5fb      	bpl.n	800776a <_printf_i+0x192>
 8007772:	8019      	strh	r1, [r3, #0]
 8007774:	2300      	movs	r3, #0
 8007776:	6123      	str	r3, [r4, #16]
 8007778:	4665      	mov	r5, ip
 800777a:	e7b9      	b.n	80076f0 <_printf_i+0x118>
 800777c:	6813      	ldr	r3, [r2, #0]
 800777e:	1d19      	adds	r1, r3, #4
 8007780:	6011      	str	r1, [r2, #0]
 8007782:	681d      	ldr	r5, [r3, #0]
 8007784:	6862      	ldr	r2, [r4, #4]
 8007786:	2100      	movs	r1, #0
 8007788:	4628      	mov	r0, r5
 800778a:	f7f8 fd21 	bl	80001d0 <memchr>
 800778e:	b108      	cbz	r0, 8007794 <_printf_i+0x1bc>
 8007790:	1b40      	subs	r0, r0, r5
 8007792:	6060      	str	r0, [r4, #4]
 8007794:	6863      	ldr	r3, [r4, #4]
 8007796:	6123      	str	r3, [r4, #16]
 8007798:	2300      	movs	r3, #0
 800779a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800779e:	e7a7      	b.n	80076f0 <_printf_i+0x118>
 80077a0:	6923      	ldr	r3, [r4, #16]
 80077a2:	462a      	mov	r2, r5
 80077a4:	4639      	mov	r1, r7
 80077a6:	4630      	mov	r0, r6
 80077a8:	47c0      	blx	r8
 80077aa:	3001      	adds	r0, #1
 80077ac:	d0aa      	beq.n	8007704 <_printf_i+0x12c>
 80077ae:	6823      	ldr	r3, [r4, #0]
 80077b0:	079b      	lsls	r3, r3, #30
 80077b2:	d413      	bmi.n	80077dc <_printf_i+0x204>
 80077b4:	68e0      	ldr	r0, [r4, #12]
 80077b6:	9b03      	ldr	r3, [sp, #12]
 80077b8:	4298      	cmp	r0, r3
 80077ba:	bfb8      	it	lt
 80077bc:	4618      	movlt	r0, r3
 80077be:	e7a3      	b.n	8007708 <_printf_i+0x130>
 80077c0:	2301      	movs	r3, #1
 80077c2:	464a      	mov	r2, r9
 80077c4:	4639      	mov	r1, r7
 80077c6:	4630      	mov	r0, r6
 80077c8:	47c0      	blx	r8
 80077ca:	3001      	adds	r0, #1
 80077cc:	d09a      	beq.n	8007704 <_printf_i+0x12c>
 80077ce:	3501      	adds	r5, #1
 80077d0:	68e3      	ldr	r3, [r4, #12]
 80077d2:	9a03      	ldr	r2, [sp, #12]
 80077d4:	1a9b      	subs	r3, r3, r2
 80077d6:	42ab      	cmp	r3, r5
 80077d8:	dcf2      	bgt.n	80077c0 <_printf_i+0x1e8>
 80077da:	e7eb      	b.n	80077b4 <_printf_i+0x1dc>
 80077dc:	2500      	movs	r5, #0
 80077de:	f104 0919 	add.w	r9, r4, #25
 80077e2:	e7f5      	b.n	80077d0 <_printf_i+0x1f8>
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1ac      	bne.n	8007742 <_printf_i+0x16a>
 80077e8:	7803      	ldrb	r3, [r0, #0]
 80077ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077f2:	e76c      	b.n	80076ce <_printf_i+0xf6>
 80077f4:	0800918d 	.word	0x0800918d
 80077f8:	0800919e 	.word	0x0800919e

080077fc <__sread>:
 80077fc:	b510      	push	{r4, lr}
 80077fe:	460c      	mov	r4, r1
 8007800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007804:	f000 f8d4 	bl	80079b0 <_read_r>
 8007808:	2800      	cmp	r0, #0
 800780a:	bfab      	itete	ge
 800780c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800780e:	89a3      	ldrhlt	r3, [r4, #12]
 8007810:	181b      	addge	r3, r3, r0
 8007812:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007816:	bfac      	ite	ge
 8007818:	6563      	strge	r3, [r4, #84]	; 0x54
 800781a:	81a3      	strhlt	r3, [r4, #12]
 800781c:	bd10      	pop	{r4, pc}

0800781e <__swrite>:
 800781e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007822:	461f      	mov	r7, r3
 8007824:	898b      	ldrh	r3, [r1, #12]
 8007826:	05db      	lsls	r3, r3, #23
 8007828:	4605      	mov	r5, r0
 800782a:	460c      	mov	r4, r1
 800782c:	4616      	mov	r6, r2
 800782e:	d505      	bpl.n	800783c <__swrite+0x1e>
 8007830:	2302      	movs	r3, #2
 8007832:	2200      	movs	r2, #0
 8007834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007838:	f000 f868 	bl	800790c <_lseek_r>
 800783c:	89a3      	ldrh	r3, [r4, #12]
 800783e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007842:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007846:	81a3      	strh	r3, [r4, #12]
 8007848:	4632      	mov	r2, r6
 800784a:	463b      	mov	r3, r7
 800784c:	4628      	mov	r0, r5
 800784e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007852:	f000 b817 	b.w	8007884 <_write_r>

08007856 <__sseek>:
 8007856:	b510      	push	{r4, lr}
 8007858:	460c      	mov	r4, r1
 800785a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800785e:	f000 f855 	bl	800790c <_lseek_r>
 8007862:	1c43      	adds	r3, r0, #1
 8007864:	89a3      	ldrh	r3, [r4, #12]
 8007866:	bf15      	itete	ne
 8007868:	6560      	strne	r0, [r4, #84]	; 0x54
 800786a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800786e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007872:	81a3      	strheq	r3, [r4, #12]
 8007874:	bf18      	it	ne
 8007876:	81a3      	strhne	r3, [r4, #12]
 8007878:	bd10      	pop	{r4, pc}

0800787a <__sclose>:
 800787a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800787e:	f000 b813 	b.w	80078a8 <_close_r>
	...

08007884 <_write_r>:
 8007884:	b538      	push	{r3, r4, r5, lr}
 8007886:	4c07      	ldr	r4, [pc, #28]	; (80078a4 <_write_r+0x20>)
 8007888:	4605      	mov	r5, r0
 800788a:	4608      	mov	r0, r1
 800788c:	4611      	mov	r1, r2
 800788e:	2200      	movs	r2, #0
 8007890:	6022      	str	r2, [r4, #0]
 8007892:	461a      	mov	r2, r3
 8007894:	f7fd fe76 	bl	8005584 <_write>
 8007898:	1c43      	adds	r3, r0, #1
 800789a:	d102      	bne.n	80078a2 <_write_r+0x1e>
 800789c:	6823      	ldr	r3, [r4, #0]
 800789e:	b103      	cbz	r3, 80078a2 <_write_r+0x1e>
 80078a0:	602b      	str	r3, [r5, #0]
 80078a2:	bd38      	pop	{r3, r4, r5, pc}
 80078a4:	2000028c 	.word	0x2000028c

080078a8 <_close_r>:
 80078a8:	b538      	push	{r3, r4, r5, lr}
 80078aa:	4c06      	ldr	r4, [pc, #24]	; (80078c4 <_close_r+0x1c>)
 80078ac:	2300      	movs	r3, #0
 80078ae:	4605      	mov	r5, r0
 80078b0:	4608      	mov	r0, r1
 80078b2:	6023      	str	r3, [r4, #0]
 80078b4:	f7fd fe92 	bl	80055dc <_close>
 80078b8:	1c43      	adds	r3, r0, #1
 80078ba:	d102      	bne.n	80078c2 <_close_r+0x1a>
 80078bc:	6823      	ldr	r3, [r4, #0]
 80078be:	b103      	cbz	r3, 80078c2 <_close_r+0x1a>
 80078c0:	602b      	str	r3, [r5, #0]
 80078c2:	bd38      	pop	{r3, r4, r5, pc}
 80078c4:	2000028c 	.word	0x2000028c

080078c8 <_fstat_r>:
 80078c8:	b538      	push	{r3, r4, r5, lr}
 80078ca:	4c07      	ldr	r4, [pc, #28]	; (80078e8 <_fstat_r+0x20>)
 80078cc:	2300      	movs	r3, #0
 80078ce:	4605      	mov	r5, r0
 80078d0:	4608      	mov	r0, r1
 80078d2:	4611      	mov	r1, r2
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	f7fd fed1 	bl	800567c <_fstat>
 80078da:	1c43      	adds	r3, r0, #1
 80078dc:	d102      	bne.n	80078e4 <_fstat_r+0x1c>
 80078de:	6823      	ldr	r3, [r4, #0]
 80078e0:	b103      	cbz	r3, 80078e4 <_fstat_r+0x1c>
 80078e2:	602b      	str	r3, [r5, #0]
 80078e4:	bd38      	pop	{r3, r4, r5, pc}
 80078e6:	bf00      	nop
 80078e8:	2000028c 	.word	0x2000028c

080078ec <_isatty_r>:
 80078ec:	b538      	push	{r3, r4, r5, lr}
 80078ee:	4c06      	ldr	r4, [pc, #24]	; (8007908 <_isatty_r+0x1c>)
 80078f0:	2300      	movs	r3, #0
 80078f2:	4605      	mov	r5, r0
 80078f4:	4608      	mov	r0, r1
 80078f6:	6023      	str	r3, [r4, #0]
 80078f8:	f7fd fe2e 	bl	8005558 <_isatty>
 80078fc:	1c43      	adds	r3, r0, #1
 80078fe:	d102      	bne.n	8007906 <_isatty_r+0x1a>
 8007900:	6823      	ldr	r3, [r4, #0]
 8007902:	b103      	cbz	r3, 8007906 <_isatty_r+0x1a>
 8007904:	602b      	str	r3, [r5, #0]
 8007906:	bd38      	pop	{r3, r4, r5, pc}
 8007908:	2000028c 	.word	0x2000028c

0800790c <_lseek_r>:
 800790c:	b538      	push	{r3, r4, r5, lr}
 800790e:	4c07      	ldr	r4, [pc, #28]	; (800792c <_lseek_r+0x20>)
 8007910:	4605      	mov	r5, r0
 8007912:	4608      	mov	r0, r1
 8007914:	4611      	mov	r1, r2
 8007916:	2200      	movs	r2, #0
 8007918:	6022      	str	r2, [r4, #0]
 800791a:	461a      	mov	r2, r3
 800791c:	f7fd fe75 	bl	800560a <_lseek>
 8007920:	1c43      	adds	r3, r0, #1
 8007922:	d102      	bne.n	800792a <_lseek_r+0x1e>
 8007924:	6823      	ldr	r3, [r4, #0]
 8007926:	b103      	cbz	r3, 800792a <_lseek_r+0x1e>
 8007928:	602b      	str	r3, [r5, #0]
 800792a:	bd38      	pop	{r3, r4, r5, pc}
 800792c:	2000028c 	.word	0x2000028c

08007930 <memmove>:
 8007930:	4288      	cmp	r0, r1
 8007932:	b510      	push	{r4, lr}
 8007934:	eb01 0302 	add.w	r3, r1, r2
 8007938:	d807      	bhi.n	800794a <memmove+0x1a>
 800793a:	1e42      	subs	r2, r0, #1
 800793c:	4299      	cmp	r1, r3
 800793e:	d00a      	beq.n	8007956 <memmove+0x26>
 8007940:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007944:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007948:	e7f8      	b.n	800793c <memmove+0xc>
 800794a:	4283      	cmp	r3, r0
 800794c:	d9f5      	bls.n	800793a <memmove+0xa>
 800794e:	1881      	adds	r1, r0, r2
 8007950:	1ad2      	subs	r2, r2, r3
 8007952:	42d3      	cmn	r3, r2
 8007954:	d100      	bne.n	8007958 <memmove+0x28>
 8007956:	bd10      	pop	{r4, pc}
 8007958:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800795c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007960:	e7f7      	b.n	8007952 <memmove+0x22>

08007962 <_realloc_r>:
 8007962:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007964:	4607      	mov	r7, r0
 8007966:	4614      	mov	r4, r2
 8007968:	460e      	mov	r6, r1
 800796a:	b921      	cbnz	r1, 8007976 <_realloc_r+0x14>
 800796c:	4611      	mov	r1, r2
 800796e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007972:	f7fe bed5 	b.w	8006720 <_malloc_r>
 8007976:	b922      	cbnz	r2, 8007982 <_realloc_r+0x20>
 8007978:	f7fe fe84 	bl	8006684 <_free_r>
 800797c:	4625      	mov	r5, r4
 800797e:	4628      	mov	r0, r5
 8007980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007982:	f000 f827 	bl	80079d4 <_malloc_usable_size_r>
 8007986:	42a0      	cmp	r0, r4
 8007988:	d20f      	bcs.n	80079aa <_realloc_r+0x48>
 800798a:	4621      	mov	r1, r4
 800798c:	4638      	mov	r0, r7
 800798e:	f7fe fec7 	bl	8006720 <_malloc_r>
 8007992:	4605      	mov	r5, r0
 8007994:	2800      	cmp	r0, #0
 8007996:	d0f2      	beq.n	800797e <_realloc_r+0x1c>
 8007998:	4631      	mov	r1, r6
 800799a:	4622      	mov	r2, r4
 800799c:	f7fe fe5e 	bl	800665c <memcpy>
 80079a0:	4631      	mov	r1, r6
 80079a2:	4638      	mov	r0, r7
 80079a4:	f7fe fe6e 	bl	8006684 <_free_r>
 80079a8:	e7e9      	b.n	800797e <_realloc_r+0x1c>
 80079aa:	4635      	mov	r5, r6
 80079ac:	e7e7      	b.n	800797e <_realloc_r+0x1c>
	...

080079b0 <_read_r>:
 80079b0:	b538      	push	{r3, r4, r5, lr}
 80079b2:	4c07      	ldr	r4, [pc, #28]	; (80079d0 <_read_r+0x20>)
 80079b4:	4605      	mov	r5, r0
 80079b6:	4608      	mov	r0, r1
 80079b8:	4611      	mov	r1, r2
 80079ba:	2200      	movs	r2, #0
 80079bc:	6022      	str	r2, [r4, #0]
 80079be:	461a      	mov	r2, r3
 80079c0:	f7fd fe34 	bl	800562c <_read>
 80079c4:	1c43      	adds	r3, r0, #1
 80079c6:	d102      	bne.n	80079ce <_read_r+0x1e>
 80079c8:	6823      	ldr	r3, [r4, #0]
 80079ca:	b103      	cbz	r3, 80079ce <_read_r+0x1e>
 80079cc:	602b      	str	r3, [r5, #0]
 80079ce:	bd38      	pop	{r3, r4, r5, pc}
 80079d0:	2000028c 	.word	0x2000028c

080079d4 <_malloc_usable_size_r>:
 80079d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079d8:	1f18      	subs	r0, r3, #4
 80079da:	2b00      	cmp	r3, #0
 80079dc:	bfbc      	itt	lt
 80079de:	580b      	ldrlt	r3, [r1, r0]
 80079e0:	18c0      	addlt	r0, r0, r3
 80079e2:	4770      	bx	lr

080079e4 <log>:
 80079e4:	b570      	push	{r4, r5, r6, lr}
 80079e6:	ed2d 8b02 	vpush	{d8}
 80079ea:	b08a      	sub	sp, #40	; 0x28
 80079ec:	ec55 4b10 	vmov	r4, r5, d0
 80079f0:	f000 f9ea 	bl	8007dc8 <__ieee754_log>
 80079f4:	4b36      	ldr	r3, [pc, #216]	; (8007ad0 <log+0xec>)
 80079f6:	eeb0 8a40 	vmov.f32	s16, s0
 80079fa:	eef0 8a60 	vmov.f32	s17, s1
 80079fe:	f993 6000 	ldrsb.w	r6, [r3]
 8007a02:	1c73      	adds	r3, r6, #1
 8007a04:	d05b      	beq.n	8007abe <log+0xda>
 8007a06:	4622      	mov	r2, r4
 8007a08:	462b      	mov	r3, r5
 8007a0a:	4620      	mov	r0, r4
 8007a0c:	4629      	mov	r1, r5
 8007a0e:	f7f9 f885 	bl	8000b1c <__aeabi_dcmpun>
 8007a12:	2800      	cmp	r0, #0
 8007a14:	d153      	bne.n	8007abe <log+0xda>
 8007a16:	2200      	movs	r2, #0
 8007a18:	2300      	movs	r3, #0
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	4629      	mov	r1, r5
 8007a1e:	f7f9 f873 	bl	8000b08 <__aeabi_dcmpgt>
 8007a22:	2800      	cmp	r0, #0
 8007a24:	d14b      	bne.n	8007abe <log+0xda>
 8007a26:	4b2b      	ldr	r3, [pc, #172]	; (8007ad4 <log+0xf0>)
 8007a28:	9301      	str	r3, [sp, #4]
 8007a2a:	9008      	str	r0, [sp, #32]
 8007a2c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007a30:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007a34:	b9a6      	cbnz	r6, 8007a60 <log+0x7c>
 8007a36:	4b28      	ldr	r3, [pc, #160]	; (8007ad8 <log+0xf4>)
 8007a38:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007a3c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007a40:	4620      	mov	r0, r4
 8007a42:	2200      	movs	r2, #0
 8007a44:	2300      	movs	r3, #0
 8007a46:	4629      	mov	r1, r5
 8007a48:	f7f9 f836 	bl	8000ab8 <__aeabi_dcmpeq>
 8007a4c:	bb40      	cbnz	r0, 8007aa0 <log+0xbc>
 8007a4e:	2301      	movs	r3, #1
 8007a50:	2e02      	cmp	r6, #2
 8007a52:	9300      	str	r3, [sp, #0]
 8007a54:	d119      	bne.n	8007a8a <log+0xa6>
 8007a56:	f7fe fdcf 	bl	80065f8 <__errno>
 8007a5a:	2321      	movs	r3, #33	; 0x21
 8007a5c:	6003      	str	r3, [r0, #0]
 8007a5e:	e019      	b.n	8007a94 <log+0xb0>
 8007a60:	4b1e      	ldr	r3, [pc, #120]	; (8007adc <log+0xf8>)
 8007a62:	2200      	movs	r2, #0
 8007a64:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007a68:	4620      	mov	r0, r4
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	4629      	mov	r1, r5
 8007a70:	f7f9 f822 	bl	8000ab8 <__aeabi_dcmpeq>
 8007a74:	2800      	cmp	r0, #0
 8007a76:	d0ea      	beq.n	8007a4e <log+0x6a>
 8007a78:	2302      	movs	r3, #2
 8007a7a:	429e      	cmp	r6, r3
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	d111      	bne.n	8007aa4 <log+0xc0>
 8007a80:	f7fe fdba 	bl	80065f8 <__errno>
 8007a84:	2322      	movs	r3, #34	; 0x22
 8007a86:	6003      	str	r3, [r0, #0]
 8007a88:	e011      	b.n	8007aae <log+0xca>
 8007a8a:	4668      	mov	r0, sp
 8007a8c:	f001 f91f 	bl	8008cce <matherr>
 8007a90:	2800      	cmp	r0, #0
 8007a92:	d0e0      	beq.n	8007a56 <log+0x72>
 8007a94:	4812      	ldr	r0, [pc, #72]	; (8007ae0 <log+0xfc>)
 8007a96:	f001 f91f 	bl	8008cd8 <nan>
 8007a9a:	ed8d 0b06 	vstr	d0, [sp, #24]
 8007a9e:	e006      	b.n	8007aae <log+0xca>
 8007aa0:	2302      	movs	r3, #2
 8007aa2:	9300      	str	r3, [sp, #0]
 8007aa4:	4668      	mov	r0, sp
 8007aa6:	f001 f912 	bl	8008cce <matherr>
 8007aaa:	2800      	cmp	r0, #0
 8007aac:	d0e8      	beq.n	8007a80 <log+0x9c>
 8007aae:	9b08      	ldr	r3, [sp, #32]
 8007ab0:	b11b      	cbz	r3, 8007aba <log+0xd6>
 8007ab2:	f7fe fda1 	bl	80065f8 <__errno>
 8007ab6:	9b08      	ldr	r3, [sp, #32]
 8007ab8:	6003      	str	r3, [r0, #0]
 8007aba:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007abe:	eeb0 0a48 	vmov.f32	s0, s16
 8007ac2:	eef0 0a68 	vmov.f32	s1, s17
 8007ac6:	b00a      	add	sp, #40	; 0x28
 8007ac8:	ecbd 8b02 	vpop	{d8}
 8007acc:	bd70      	pop	{r4, r5, r6, pc}
 8007ace:	bf00      	nop
 8007ad0:	20000070 	.word	0x20000070
 8007ad4:	080091af 	.word	0x080091af
 8007ad8:	c7efffff 	.word	0xc7efffff
 8007adc:	fff00000 	.word	0xfff00000
 8007ae0:	08009181 	.word	0x08009181

08007ae4 <pow>:
 8007ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae8:	ed2d 8b04 	vpush	{d8-d9}
 8007aec:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8007dc0 <pow+0x2dc>
 8007af0:	b08d      	sub	sp, #52	; 0x34
 8007af2:	ec57 6b10 	vmov	r6, r7, d0
 8007af6:	ec55 4b11 	vmov	r4, r5, d1
 8007afa:	f000 fb19 	bl	8008130 <__ieee754_pow>
 8007afe:	f999 3000 	ldrsb.w	r3, [r9]
 8007b02:	9300      	str	r3, [sp, #0]
 8007b04:	3301      	adds	r3, #1
 8007b06:	eeb0 8a40 	vmov.f32	s16, s0
 8007b0a:	eef0 8a60 	vmov.f32	s17, s1
 8007b0e:	46c8      	mov	r8, r9
 8007b10:	d05f      	beq.n	8007bd2 <pow+0xee>
 8007b12:	4622      	mov	r2, r4
 8007b14:	462b      	mov	r3, r5
 8007b16:	4620      	mov	r0, r4
 8007b18:	4629      	mov	r1, r5
 8007b1a:	f7f8 ffff 	bl	8000b1c <__aeabi_dcmpun>
 8007b1e:	4683      	mov	fp, r0
 8007b20:	2800      	cmp	r0, #0
 8007b22:	d156      	bne.n	8007bd2 <pow+0xee>
 8007b24:	4632      	mov	r2, r6
 8007b26:	463b      	mov	r3, r7
 8007b28:	4630      	mov	r0, r6
 8007b2a:	4639      	mov	r1, r7
 8007b2c:	f7f8 fff6 	bl	8000b1c <__aeabi_dcmpun>
 8007b30:	9001      	str	r0, [sp, #4]
 8007b32:	b1e8      	cbz	r0, 8007b70 <pow+0x8c>
 8007b34:	2200      	movs	r2, #0
 8007b36:	2300      	movs	r3, #0
 8007b38:	4620      	mov	r0, r4
 8007b3a:	4629      	mov	r1, r5
 8007b3c:	f7f8 ffbc 	bl	8000ab8 <__aeabi_dcmpeq>
 8007b40:	2800      	cmp	r0, #0
 8007b42:	d046      	beq.n	8007bd2 <pow+0xee>
 8007b44:	2301      	movs	r3, #1
 8007b46:	9302      	str	r3, [sp, #8]
 8007b48:	4b96      	ldr	r3, [pc, #600]	; (8007da4 <pow+0x2c0>)
 8007b4a:	9303      	str	r3, [sp, #12]
 8007b4c:	4b96      	ldr	r3, [pc, #600]	; (8007da8 <pow+0x2c4>)
 8007b4e:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8007b52:	2200      	movs	r2, #0
 8007b54:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b58:	9b00      	ldr	r3, [sp, #0]
 8007b5a:	2b02      	cmp	r3, #2
 8007b5c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007b60:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007b64:	d033      	beq.n	8007bce <pow+0xea>
 8007b66:	a802      	add	r0, sp, #8
 8007b68:	f001 f8b1 	bl	8008cce <matherr>
 8007b6c:	bb48      	cbnz	r0, 8007bc2 <pow+0xde>
 8007b6e:	e05d      	b.n	8007c2c <pow+0x148>
 8007b70:	f04f 0a00 	mov.w	sl, #0
 8007b74:	f04f 0b00 	mov.w	fp, #0
 8007b78:	4652      	mov	r2, sl
 8007b7a:	465b      	mov	r3, fp
 8007b7c:	4630      	mov	r0, r6
 8007b7e:	4639      	mov	r1, r7
 8007b80:	f7f8 ff9a 	bl	8000ab8 <__aeabi_dcmpeq>
 8007b84:	ec4b ab19 	vmov	d9, sl, fp
 8007b88:	2800      	cmp	r0, #0
 8007b8a:	d054      	beq.n	8007c36 <pow+0x152>
 8007b8c:	4652      	mov	r2, sl
 8007b8e:	465b      	mov	r3, fp
 8007b90:	4620      	mov	r0, r4
 8007b92:	4629      	mov	r1, r5
 8007b94:	f7f8 ff90 	bl	8000ab8 <__aeabi_dcmpeq>
 8007b98:	4680      	mov	r8, r0
 8007b9a:	b318      	cbz	r0, 8007be4 <pow+0x100>
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	9302      	str	r3, [sp, #8]
 8007ba0:	4b80      	ldr	r3, [pc, #512]	; (8007da4 <pow+0x2c0>)
 8007ba2:	9303      	str	r3, [sp, #12]
 8007ba4:	9b01      	ldr	r3, [sp, #4]
 8007ba6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ba8:	9b00      	ldr	r3, [sp, #0]
 8007baa:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007bae:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007bb2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d0d5      	beq.n	8007b66 <pow+0x82>
 8007bba:	4b7b      	ldr	r3, [pc, #492]	; (8007da8 <pow+0x2c4>)
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bc4:	b11b      	cbz	r3, 8007bce <pow+0xea>
 8007bc6:	f7fe fd17 	bl	80065f8 <__errno>
 8007bca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bcc:	6003      	str	r3, [r0, #0]
 8007bce:	ed9d 8b08 	vldr	d8, [sp, #32]
 8007bd2:	eeb0 0a48 	vmov.f32	s0, s16
 8007bd6:	eef0 0a68 	vmov.f32	s1, s17
 8007bda:	b00d      	add	sp, #52	; 0x34
 8007bdc:	ecbd 8b04 	vpop	{d8-d9}
 8007be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be4:	ec45 4b10 	vmov	d0, r4, r5
 8007be8:	f001 f869 	bl	8008cbe <finite>
 8007bec:	2800      	cmp	r0, #0
 8007bee:	d0f0      	beq.n	8007bd2 <pow+0xee>
 8007bf0:	4652      	mov	r2, sl
 8007bf2:	465b      	mov	r3, fp
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	4629      	mov	r1, r5
 8007bf8:	f7f8 ff68 	bl	8000acc <__aeabi_dcmplt>
 8007bfc:	2800      	cmp	r0, #0
 8007bfe:	d0e8      	beq.n	8007bd2 <pow+0xee>
 8007c00:	2301      	movs	r3, #1
 8007c02:	9302      	str	r3, [sp, #8]
 8007c04:	4b67      	ldr	r3, [pc, #412]	; (8007da4 <pow+0x2c0>)
 8007c06:	9303      	str	r3, [sp, #12]
 8007c08:	f999 3000 	ldrsb.w	r3, [r9]
 8007c0c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8007c10:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007c14:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007c18:	b913      	cbnz	r3, 8007c20 <pow+0x13c>
 8007c1a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007c1e:	e7a2      	b.n	8007b66 <pow+0x82>
 8007c20:	4962      	ldr	r1, [pc, #392]	; (8007dac <pow+0x2c8>)
 8007c22:	2000      	movs	r0, #0
 8007c24:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d19c      	bne.n	8007b66 <pow+0x82>
 8007c2c:	f7fe fce4 	bl	80065f8 <__errno>
 8007c30:	2321      	movs	r3, #33	; 0x21
 8007c32:	6003      	str	r3, [r0, #0]
 8007c34:	e7c5      	b.n	8007bc2 <pow+0xde>
 8007c36:	eeb0 0a48 	vmov.f32	s0, s16
 8007c3a:	eef0 0a68 	vmov.f32	s1, s17
 8007c3e:	f001 f83e 	bl	8008cbe <finite>
 8007c42:	9000      	str	r0, [sp, #0]
 8007c44:	2800      	cmp	r0, #0
 8007c46:	f040 8081 	bne.w	8007d4c <pow+0x268>
 8007c4a:	ec47 6b10 	vmov	d0, r6, r7
 8007c4e:	f001 f836 	bl	8008cbe <finite>
 8007c52:	2800      	cmp	r0, #0
 8007c54:	d07a      	beq.n	8007d4c <pow+0x268>
 8007c56:	ec45 4b10 	vmov	d0, r4, r5
 8007c5a:	f001 f830 	bl	8008cbe <finite>
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	d074      	beq.n	8007d4c <pow+0x268>
 8007c62:	ec53 2b18 	vmov	r2, r3, d8
 8007c66:	ee18 0a10 	vmov	r0, s16
 8007c6a:	4619      	mov	r1, r3
 8007c6c:	f7f8 ff56 	bl	8000b1c <__aeabi_dcmpun>
 8007c70:	f999 9000 	ldrsb.w	r9, [r9]
 8007c74:	4b4b      	ldr	r3, [pc, #300]	; (8007da4 <pow+0x2c0>)
 8007c76:	b1b0      	cbz	r0, 8007ca6 <pow+0x1c2>
 8007c78:	2201      	movs	r2, #1
 8007c7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c7e:	9b00      	ldr	r3, [sp, #0]
 8007c80:	930a      	str	r3, [sp, #40]	; 0x28
 8007c82:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007c86:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007c8a:	f1b9 0f00 	cmp.w	r9, #0
 8007c8e:	d0c4      	beq.n	8007c1a <pow+0x136>
 8007c90:	4652      	mov	r2, sl
 8007c92:	465b      	mov	r3, fp
 8007c94:	4650      	mov	r0, sl
 8007c96:	4659      	mov	r1, fp
 8007c98:	f7f8 fdd0 	bl	800083c <__aeabi_ddiv>
 8007c9c:	f1b9 0f02 	cmp.w	r9, #2
 8007ca0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007ca4:	e7c1      	b.n	8007c2a <pow+0x146>
 8007ca6:	2203      	movs	r2, #3
 8007ca8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007cac:	900a      	str	r0, [sp, #40]	; 0x28
 8007cae:	4629      	mov	r1, r5
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	4b3e      	ldr	r3, [pc, #248]	; (8007db0 <pow+0x2cc>)
 8007cb6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007cba:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007cbe:	f7f8 fc93 	bl	80005e8 <__aeabi_dmul>
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	460d      	mov	r5, r1
 8007cc6:	f1b9 0f00 	cmp.w	r9, #0
 8007cca:	d124      	bne.n	8007d16 <pow+0x232>
 8007ccc:	4b39      	ldr	r3, [pc, #228]	; (8007db4 <pow+0x2d0>)
 8007cce:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007cd2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007cd6:	4630      	mov	r0, r6
 8007cd8:	4652      	mov	r2, sl
 8007cda:	465b      	mov	r3, fp
 8007cdc:	4639      	mov	r1, r7
 8007cde:	f7f8 fef5 	bl	8000acc <__aeabi_dcmplt>
 8007ce2:	2800      	cmp	r0, #0
 8007ce4:	d056      	beq.n	8007d94 <pow+0x2b0>
 8007ce6:	ec45 4b10 	vmov	d0, r4, r5
 8007cea:	f000 fffd 	bl	8008ce8 <rint>
 8007cee:	4622      	mov	r2, r4
 8007cf0:	462b      	mov	r3, r5
 8007cf2:	ec51 0b10 	vmov	r0, r1, d0
 8007cf6:	f7f8 fedf 	bl	8000ab8 <__aeabi_dcmpeq>
 8007cfa:	b920      	cbnz	r0, 8007d06 <pow+0x222>
 8007cfc:	4b2e      	ldr	r3, [pc, #184]	; (8007db8 <pow+0x2d4>)
 8007cfe:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007d02:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007d06:	f998 3000 	ldrsb.w	r3, [r8]
 8007d0a:	2b02      	cmp	r3, #2
 8007d0c:	d142      	bne.n	8007d94 <pow+0x2b0>
 8007d0e:	f7fe fc73 	bl	80065f8 <__errno>
 8007d12:	2322      	movs	r3, #34	; 0x22
 8007d14:	e78d      	b.n	8007c32 <pow+0x14e>
 8007d16:	4b29      	ldr	r3, [pc, #164]	; (8007dbc <pow+0x2d8>)
 8007d18:	2200      	movs	r2, #0
 8007d1a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007d1e:	4630      	mov	r0, r6
 8007d20:	4652      	mov	r2, sl
 8007d22:	465b      	mov	r3, fp
 8007d24:	4639      	mov	r1, r7
 8007d26:	f7f8 fed1 	bl	8000acc <__aeabi_dcmplt>
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	d0eb      	beq.n	8007d06 <pow+0x222>
 8007d2e:	ec45 4b10 	vmov	d0, r4, r5
 8007d32:	f000 ffd9 	bl	8008ce8 <rint>
 8007d36:	4622      	mov	r2, r4
 8007d38:	462b      	mov	r3, r5
 8007d3a:	ec51 0b10 	vmov	r0, r1, d0
 8007d3e:	f7f8 febb 	bl	8000ab8 <__aeabi_dcmpeq>
 8007d42:	2800      	cmp	r0, #0
 8007d44:	d1df      	bne.n	8007d06 <pow+0x222>
 8007d46:	2200      	movs	r2, #0
 8007d48:	4b18      	ldr	r3, [pc, #96]	; (8007dac <pow+0x2c8>)
 8007d4a:	e7da      	b.n	8007d02 <pow+0x21e>
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	2300      	movs	r3, #0
 8007d50:	ec51 0b18 	vmov	r0, r1, d8
 8007d54:	f7f8 feb0 	bl	8000ab8 <__aeabi_dcmpeq>
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	f43f af3a 	beq.w	8007bd2 <pow+0xee>
 8007d5e:	ec47 6b10 	vmov	d0, r6, r7
 8007d62:	f000 ffac 	bl	8008cbe <finite>
 8007d66:	2800      	cmp	r0, #0
 8007d68:	f43f af33 	beq.w	8007bd2 <pow+0xee>
 8007d6c:	ec45 4b10 	vmov	d0, r4, r5
 8007d70:	f000 ffa5 	bl	8008cbe <finite>
 8007d74:	2800      	cmp	r0, #0
 8007d76:	f43f af2c 	beq.w	8007bd2 <pow+0xee>
 8007d7a:	2304      	movs	r3, #4
 8007d7c:	9302      	str	r3, [sp, #8]
 8007d7e:	4b09      	ldr	r3, [pc, #36]	; (8007da4 <pow+0x2c0>)
 8007d80:	9303      	str	r3, [sp, #12]
 8007d82:	2300      	movs	r3, #0
 8007d84:	930a      	str	r3, [sp, #40]	; 0x28
 8007d86:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007d8a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007d8e:	ed8d 9b08 	vstr	d9, [sp, #32]
 8007d92:	e7b8      	b.n	8007d06 <pow+0x222>
 8007d94:	a802      	add	r0, sp, #8
 8007d96:	f000 ff9a 	bl	8008cce <matherr>
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	f47f af11 	bne.w	8007bc2 <pow+0xde>
 8007da0:	e7b5      	b.n	8007d0e <pow+0x22a>
 8007da2:	bf00      	nop
 8007da4:	080091b3 	.word	0x080091b3
 8007da8:	3ff00000 	.word	0x3ff00000
 8007dac:	fff00000 	.word	0xfff00000
 8007db0:	3fe00000 	.word	0x3fe00000
 8007db4:	47efffff 	.word	0x47efffff
 8007db8:	c7efffff 	.word	0xc7efffff
 8007dbc:	7ff00000 	.word	0x7ff00000
 8007dc0:	20000070 	.word	0x20000070
 8007dc4:	00000000 	.word	0x00000000

08007dc8 <__ieee754_log>:
 8007dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dcc:	ec51 0b10 	vmov	r0, r1, d0
 8007dd0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007dd4:	b087      	sub	sp, #28
 8007dd6:	460d      	mov	r5, r1
 8007dd8:	da27      	bge.n	8007e2a <__ieee754_log+0x62>
 8007dda:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007dde:	4303      	orrs	r3, r0
 8007de0:	ee10 2a10 	vmov	r2, s0
 8007de4:	d10a      	bne.n	8007dfc <__ieee754_log+0x34>
 8007de6:	49cc      	ldr	r1, [pc, #816]	; (8008118 <__ieee754_log+0x350>)
 8007de8:	2200      	movs	r2, #0
 8007dea:	2300      	movs	r3, #0
 8007dec:	2000      	movs	r0, #0
 8007dee:	f7f8 fd25 	bl	800083c <__aeabi_ddiv>
 8007df2:	ec41 0b10 	vmov	d0, r0, r1
 8007df6:	b007      	add	sp, #28
 8007df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dfc:	2900      	cmp	r1, #0
 8007dfe:	da05      	bge.n	8007e0c <__ieee754_log+0x44>
 8007e00:	460b      	mov	r3, r1
 8007e02:	f7f8 fa39 	bl	8000278 <__aeabi_dsub>
 8007e06:	2200      	movs	r2, #0
 8007e08:	2300      	movs	r3, #0
 8007e0a:	e7f0      	b.n	8007dee <__ieee754_log+0x26>
 8007e0c:	4bc3      	ldr	r3, [pc, #780]	; (800811c <__ieee754_log+0x354>)
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f7f8 fbea 	bl	80005e8 <__aeabi_dmul>
 8007e14:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8007e18:	460d      	mov	r5, r1
 8007e1a:	4ac1      	ldr	r2, [pc, #772]	; (8008120 <__ieee754_log+0x358>)
 8007e1c:	4295      	cmp	r5, r2
 8007e1e:	dd06      	ble.n	8007e2e <__ieee754_log+0x66>
 8007e20:	4602      	mov	r2, r0
 8007e22:	460b      	mov	r3, r1
 8007e24:	f7f8 fa2a 	bl	800027c <__adddf3>
 8007e28:	e7e3      	b.n	8007df2 <__ieee754_log+0x2a>
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	e7f5      	b.n	8007e1a <__ieee754_log+0x52>
 8007e2e:	152c      	asrs	r4, r5, #20
 8007e30:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007e34:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8007e38:	441c      	add	r4, r3
 8007e3a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8007e3e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8007e42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007e46:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8007e4a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8007e4e:	ea42 0105 	orr.w	r1, r2, r5
 8007e52:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8007e56:	2200      	movs	r2, #0
 8007e58:	4bb2      	ldr	r3, [pc, #712]	; (8008124 <__ieee754_log+0x35c>)
 8007e5a:	f7f8 fa0d 	bl	8000278 <__aeabi_dsub>
 8007e5e:	1cab      	adds	r3, r5, #2
 8007e60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	4682      	mov	sl, r0
 8007e68:	468b      	mov	fp, r1
 8007e6a:	f04f 0200 	mov.w	r2, #0
 8007e6e:	dc53      	bgt.n	8007f18 <__ieee754_log+0x150>
 8007e70:	2300      	movs	r3, #0
 8007e72:	f7f8 fe21 	bl	8000ab8 <__aeabi_dcmpeq>
 8007e76:	b1d0      	cbz	r0, 8007eae <__ieee754_log+0xe6>
 8007e78:	2c00      	cmp	r4, #0
 8007e7a:	f000 8120 	beq.w	80080be <__ieee754_log+0x2f6>
 8007e7e:	4620      	mov	r0, r4
 8007e80:	f7f8 fb48 	bl	8000514 <__aeabi_i2d>
 8007e84:	a390      	add	r3, pc, #576	; (adr r3, 80080c8 <__ieee754_log+0x300>)
 8007e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8a:	4606      	mov	r6, r0
 8007e8c:	460f      	mov	r7, r1
 8007e8e:	f7f8 fbab 	bl	80005e8 <__aeabi_dmul>
 8007e92:	a38f      	add	r3, pc, #572	; (adr r3, 80080d0 <__ieee754_log+0x308>)
 8007e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e98:	4604      	mov	r4, r0
 8007e9a:	460d      	mov	r5, r1
 8007e9c:	4630      	mov	r0, r6
 8007e9e:	4639      	mov	r1, r7
 8007ea0:	f7f8 fba2 	bl	80005e8 <__aeabi_dmul>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	4620      	mov	r0, r4
 8007eaa:	4629      	mov	r1, r5
 8007eac:	e7ba      	b.n	8007e24 <__ieee754_log+0x5c>
 8007eae:	a38a      	add	r3, pc, #552	; (adr r3, 80080d8 <__ieee754_log+0x310>)
 8007eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb4:	4650      	mov	r0, sl
 8007eb6:	4659      	mov	r1, fp
 8007eb8:	f7f8 fb96 	bl	80005e8 <__aeabi_dmul>
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	460b      	mov	r3, r1
 8007ec0:	2000      	movs	r0, #0
 8007ec2:	4999      	ldr	r1, [pc, #612]	; (8008128 <__ieee754_log+0x360>)
 8007ec4:	f7f8 f9d8 	bl	8000278 <__aeabi_dsub>
 8007ec8:	4652      	mov	r2, sl
 8007eca:	4606      	mov	r6, r0
 8007ecc:	460f      	mov	r7, r1
 8007ece:	465b      	mov	r3, fp
 8007ed0:	4650      	mov	r0, sl
 8007ed2:	4659      	mov	r1, fp
 8007ed4:	f7f8 fb88 	bl	80005e8 <__aeabi_dmul>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	460b      	mov	r3, r1
 8007edc:	4630      	mov	r0, r6
 8007ede:	4639      	mov	r1, r7
 8007ee0:	f7f8 fb82 	bl	80005e8 <__aeabi_dmul>
 8007ee4:	4606      	mov	r6, r0
 8007ee6:	460f      	mov	r7, r1
 8007ee8:	b914      	cbnz	r4, 8007ef0 <__ieee754_log+0x128>
 8007eea:	4632      	mov	r2, r6
 8007eec:	463b      	mov	r3, r7
 8007eee:	e0a0      	b.n	8008032 <__ieee754_log+0x26a>
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f7f8 fb0f 	bl	8000514 <__aeabi_i2d>
 8007ef6:	a374      	add	r3, pc, #464	; (adr r3, 80080c8 <__ieee754_log+0x300>)
 8007ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efc:	4680      	mov	r8, r0
 8007efe:	4689      	mov	r9, r1
 8007f00:	f7f8 fb72 	bl	80005e8 <__aeabi_dmul>
 8007f04:	a372      	add	r3, pc, #456	; (adr r3, 80080d0 <__ieee754_log+0x308>)
 8007f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	460d      	mov	r5, r1
 8007f0e:	4640      	mov	r0, r8
 8007f10:	4649      	mov	r1, r9
 8007f12:	f7f8 fb69 	bl	80005e8 <__aeabi_dmul>
 8007f16:	e0a5      	b.n	8008064 <__ieee754_log+0x29c>
 8007f18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007f1c:	f7f8 f9ae 	bl	800027c <__adddf3>
 8007f20:	4602      	mov	r2, r0
 8007f22:	460b      	mov	r3, r1
 8007f24:	4650      	mov	r0, sl
 8007f26:	4659      	mov	r1, fp
 8007f28:	f7f8 fc88 	bl	800083c <__aeabi_ddiv>
 8007f2c:	e9cd 0100 	strd	r0, r1, [sp]
 8007f30:	4620      	mov	r0, r4
 8007f32:	f7f8 faef 	bl	8000514 <__aeabi_i2d>
 8007f36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f3e:	4610      	mov	r0, r2
 8007f40:	4619      	mov	r1, r3
 8007f42:	f7f8 fb51 	bl	80005e8 <__aeabi_dmul>
 8007f46:	4602      	mov	r2, r0
 8007f48:	460b      	mov	r3, r1
 8007f4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f4e:	f7f8 fb4b 	bl	80005e8 <__aeabi_dmul>
 8007f52:	a363      	add	r3, pc, #396	; (adr r3, 80080e0 <__ieee754_log+0x318>)
 8007f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f58:	4680      	mov	r8, r0
 8007f5a:	4689      	mov	r9, r1
 8007f5c:	f7f8 fb44 	bl	80005e8 <__aeabi_dmul>
 8007f60:	a361      	add	r3, pc, #388	; (adr r3, 80080e8 <__ieee754_log+0x320>)
 8007f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f66:	f7f8 f989 	bl	800027c <__adddf3>
 8007f6a:	4642      	mov	r2, r8
 8007f6c:	464b      	mov	r3, r9
 8007f6e:	f7f8 fb3b 	bl	80005e8 <__aeabi_dmul>
 8007f72:	a35f      	add	r3, pc, #380	; (adr r3, 80080f0 <__ieee754_log+0x328>)
 8007f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f78:	f7f8 f980 	bl	800027c <__adddf3>
 8007f7c:	4642      	mov	r2, r8
 8007f7e:	464b      	mov	r3, r9
 8007f80:	f7f8 fb32 	bl	80005e8 <__aeabi_dmul>
 8007f84:	a35c      	add	r3, pc, #368	; (adr r3, 80080f8 <__ieee754_log+0x330>)
 8007f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8a:	f7f8 f977 	bl	800027c <__adddf3>
 8007f8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f92:	f7f8 fb29 	bl	80005e8 <__aeabi_dmul>
 8007f96:	a35a      	add	r3, pc, #360	; (adr r3, 8008100 <__ieee754_log+0x338>)
 8007f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fa0:	4640      	mov	r0, r8
 8007fa2:	4649      	mov	r1, r9
 8007fa4:	f7f8 fb20 	bl	80005e8 <__aeabi_dmul>
 8007fa8:	a357      	add	r3, pc, #348	; (adr r3, 8008108 <__ieee754_log+0x340>)
 8007faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fae:	f7f8 f965 	bl	800027c <__adddf3>
 8007fb2:	4642      	mov	r2, r8
 8007fb4:	464b      	mov	r3, r9
 8007fb6:	f7f8 fb17 	bl	80005e8 <__aeabi_dmul>
 8007fba:	a355      	add	r3, pc, #340	; (adr r3, 8008110 <__ieee754_log+0x348>)
 8007fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc0:	f7f8 f95c 	bl	800027c <__adddf3>
 8007fc4:	4642      	mov	r2, r8
 8007fc6:	464b      	mov	r3, r9
 8007fc8:	f7f8 fb0e 	bl	80005e8 <__aeabi_dmul>
 8007fcc:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8007fd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fdc:	f7f8 f94e 	bl	800027c <__adddf3>
 8007fe0:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 8007fe4:	3551      	adds	r5, #81	; 0x51
 8007fe6:	4335      	orrs	r5, r6
 8007fe8:	2d00      	cmp	r5, #0
 8007fea:	4680      	mov	r8, r0
 8007fec:	4689      	mov	r9, r1
 8007fee:	dd48      	ble.n	8008082 <__ieee754_log+0x2ba>
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	4b4d      	ldr	r3, [pc, #308]	; (8008128 <__ieee754_log+0x360>)
 8007ff4:	4650      	mov	r0, sl
 8007ff6:	4659      	mov	r1, fp
 8007ff8:	f7f8 faf6 	bl	80005e8 <__aeabi_dmul>
 8007ffc:	4652      	mov	r2, sl
 8007ffe:	465b      	mov	r3, fp
 8008000:	f7f8 faf2 	bl	80005e8 <__aeabi_dmul>
 8008004:	4602      	mov	r2, r0
 8008006:	460b      	mov	r3, r1
 8008008:	4606      	mov	r6, r0
 800800a:	460f      	mov	r7, r1
 800800c:	4640      	mov	r0, r8
 800800e:	4649      	mov	r1, r9
 8008010:	f7f8 f934 	bl	800027c <__adddf3>
 8008014:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008018:	f7f8 fae6 	bl	80005e8 <__aeabi_dmul>
 800801c:	4680      	mov	r8, r0
 800801e:	4689      	mov	r9, r1
 8008020:	b964      	cbnz	r4, 800803c <__ieee754_log+0x274>
 8008022:	4602      	mov	r2, r0
 8008024:	460b      	mov	r3, r1
 8008026:	4630      	mov	r0, r6
 8008028:	4639      	mov	r1, r7
 800802a:	f7f8 f925 	bl	8000278 <__aeabi_dsub>
 800802e:	4602      	mov	r2, r0
 8008030:	460b      	mov	r3, r1
 8008032:	4650      	mov	r0, sl
 8008034:	4659      	mov	r1, fp
 8008036:	f7f8 f91f 	bl	8000278 <__aeabi_dsub>
 800803a:	e6da      	b.n	8007df2 <__ieee754_log+0x2a>
 800803c:	a322      	add	r3, pc, #136	; (adr r3, 80080c8 <__ieee754_log+0x300>)
 800803e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008042:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008046:	f7f8 facf 	bl	80005e8 <__aeabi_dmul>
 800804a:	a321      	add	r3, pc, #132	; (adr r3, 80080d0 <__ieee754_log+0x308>)
 800804c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008050:	4604      	mov	r4, r0
 8008052:	460d      	mov	r5, r1
 8008054:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008058:	f7f8 fac6 	bl	80005e8 <__aeabi_dmul>
 800805c:	4642      	mov	r2, r8
 800805e:	464b      	mov	r3, r9
 8008060:	f7f8 f90c 	bl	800027c <__adddf3>
 8008064:	4602      	mov	r2, r0
 8008066:	460b      	mov	r3, r1
 8008068:	4630      	mov	r0, r6
 800806a:	4639      	mov	r1, r7
 800806c:	f7f8 f904 	bl	8000278 <__aeabi_dsub>
 8008070:	4652      	mov	r2, sl
 8008072:	465b      	mov	r3, fp
 8008074:	f7f8 f900 	bl	8000278 <__aeabi_dsub>
 8008078:	4602      	mov	r2, r0
 800807a:	460b      	mov	r3, r1
 800807c:	4620      	mov	r0, r4
 800807e:	4629      	mov	r1, r5
 8008080:	e7d9      	b.n	8008036 <__ieee754_log+0x26e>
 8008082:	4602      	mov	r2, r0
 8008084:	460b      	mov	r3, r1
 8008086:	4650      	mov	r0, sl
 8008088:	4659      	mov	r1, fp
 800808a:	f7f8 f8f5 	bl	8000278 <__aeabi_dsub>
 800808e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008092:	f7f8 faa9 	bl	80005e8 <__aeabi_dmul>
 8008096:	4606      	mov	r6, r0
 8008098:	460f      	mov	r7, r1
 800809a:	2c00      	cmp	r4, #0
 800809c:	f43f af25 	beq.w	8007eea <__ieee754_log+0x122>
 80080a0:	a309      	add	r3, pc, #36	; (adr r3, 80080c8 <__ieee754_log+0x300>)
 80080a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080aa:	f7f8 fa9d 	bl	80005e8 <__aeabi_dmul>
 80080ae:	a308      	add	r3, pc, #32	; (adr r3, 80080d0 <__ieee754_log+0x308>)
 80080b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b4:	4604      	mov	r4, r0
 80080b6:	460d      	mov	r5, r1
 80080b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080bc:	e729      	b.n	8007f12 <__ieee754_log+0x14a>
 80080be:	2000      	movs	r0, #0
 80080c0:	2100      	movs	r1, #0
 80080c2:	e696      	b.n	8007df2 <__ieee754_log+0x2a>
 80080c4:	f3af 8000 	nop.w
 80080c8:	fee00000 	.word	0xfee00000
 80080cc:	3fe62e42 	.word	0x3fe62e42
 80080d0:	35793c76 	.word	0x35793c76
 80080d4:	3dea39ef 	.word	0x3dea39ef
 80080d8:	55555555 	.word	0x55555555
 80080dc:	3fd55555 	.word	0x3fd55555
 80080e0:	df3e5244 	.word	0xdf3e5244
 80080e4:	3fc2f112 	.word	0x3fc2f112
 80080e8:	96cb03de 	.word	0x96cb03de
 80080ec:	3fc74664 	.word	0x3fc74664
 80080f0:	94229359 	.word	0x94229359
 80080f4:	3fd24924 	.word	0x3fd24924
 80080f8:	55555593 	.word	0x55555593
 80080fc:	3fe55555 	.word	0x3fe55555
 8008100:	d078c69f 	.word	0xd078c69f
 8008104:	3fc39a09 	.word	0x3fc39a09
 8008108:	1d8e78af 	.word	0x1d8e78af
 800810c:	3fcc71c5 	.word	0x3fcc71c5
 8008110:	9997fa04 	.word	0x9997fa04
 8008114:	3fd99999 	.word	0x3fd99999
 8008118:	c3500000 	.word	0xc3500000
 800811c:	43500000 	.word	0x43500000
 8008120:	7fefffff 	.word	0x7fefffff
 8008124:	3ff00000 	.word	0x3ff00000
 8008128:	3fe00000 	.word	0x3fe00000
 800812c:	00000000 	.word	0x00000000

08008130 <__ieee754_pow>:
 8008130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008134:	b091      	sub	sp, #68	; 0x44
 8008136:	ed8d 1b00 	vstr	d1, [sp]
 800813a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800813e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8008142:	ea58 0302 	orrs.w	r3, r8, r2
 8008146:	ec57 6b10 	vmov	r6, r7, d0
 800814a:	f000 84be 	beq.w	8008aca <__ieee754_pow+0x99a>
 800814e:	4b7a      	ldr	r3, [pc, #488]	; (8008338 <__ieee754_pow+0x208>)
 8008150:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8008154:	429c      	cmp	r4, r3
 8008156:	463d      	mov	r5, r7
 8008158:	ee10 aa10 	vmov	sl, s0
 800815c:	dc09      	bgt.n	8008172 <__ieee754_pow+0x42>
 800815e:	d103      	bne.n	8008168 <__ieee754_pow+0x38>
 8008160:	b93e      	cbnz	r6, 8008172 <__ieee754_pow+0x42>
 8008162:	45a0      	cmp	r8, r4
 8008164:	dc0d      	bgt.n	8008182 <__ieee754_pow+0x52>
 8008166:	e001      	b.n	800816c <__ieee754_pow+0x3c>
 8008168:	4598      	cmp	r8, r3
 800816a:	dc02      	bgt.n	8008172 <__ieee754_pow+0x42>
 800816c:	4598      	cmp	r8, r3
 800816e:	d10e      	bne.n	800818e <__ieee754_pow+0x5e>
 8008170:	b16a      	cbz	r2, 800818e <__ieee754_pow+0x5e>
 8008172:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008176:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800817a:	ea54 030a 	orrs.w	r3, r4, sl
 800817e:	f000 84a4 	beq.w	8008aca <__ieee754_pow+0x99a>
 8008182:	486e      	ldr	r0, [pc, #440]	; (800833c <__ieee754_pow+0x20c>)
 8008184:	b011      	add	sp, #68	; 0x44
 8008186:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800818a:	f000 bda5 	b.w	8008cd8 <nan>
 800818e:	2d00      	cmp	r5, #0
 8008190:	da53      	bge.n	800823a <__ieee754_pow+0x10a>
 8008192:	4b6b      	ldr	r3, [pc, #428]	; (8008340 <__ieee754_pow+0x210>)
 8008194:	4598      	cmp	r8, r3
 8008196:	dc4d      	bgt.n	8008234 <__ieee754_pow+0x104>
 8008198:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800819c:	4598      	cmp	r8, r3
 800819e:	dd4c      	ble.n	800823a <__ieee754_pow+0x10a>
 80081a0:	ea4f 5328 	mov.w	r3, r8, asr #20
 80081a4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80081a8:	2b14      	cmp	r3, #20
 80081aa:	dd26      	ble.n	80081fa <__ieee754_pow+0xca>
 80081ac:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80081b0:	fa22 f103 	lsr.w	r1, r2, r3
 80081b4:	fa01 f303 	lsl.w	r3, r1, r3
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d13e      	bne.n	800823a <__ieee754_pow+0x10a>
 80081bc:	f001 0101 	and.w	r1, r1, #1
 80081c0:	f1c1 0b02 	rsb	fp, r1, #2
 80081c4:	2a00      	cmp	r2, #0
 80081c6:	d15b      	bne.n	8008280 <__ieee754_pow+0x150>
 80081c8:	4b5b      	ldr	r3, [pc, #364]	; (8008338 <__ieee754_pow+0x208>)
 80081ca:	4598      	cmp	r8, r3
 80081cc:	d124      	bne.n	8008218 <__ieee754_pow+0xe8>
 80081ce:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80081d2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80081d6:	ea53 030a 	orrs.w	r3, r3, sl
 80081da:	f000 8476 	beq.w	8008aca <__ieee754_pow+0x99a>
 80081de:	4b59      	ldr	r3, [pc, #356]	; (8008344 <__ieee754_pow+0x214>)
 80081e0:	429c      	cmp	r4, r3
 80081e2:	dd2d      	ble.n	8008240 <__ieee754_pow+0x110>
 80081e4:	f1b9 0f00 	cmp.w	r9, #0
 80081e8:	f280 8473 	bge.w	8008ad2 <__ieee754_pow+0x9a2>
 80081ec:	2000      	movs	r0, #0
 80081ee:	2100      	movs	r1, #0
 80081f0:	ec41 0b10 	vmov	d0, r0, r1
 80081f4:	b011      	add	sp, #68	; 0x44
 80081f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081fa:	2a00      	cmp	r2, #0
 80081fc:	d13e      	bne.n	800827c <__ieee754_pow+0x14c>
 80081fe:	f1c3 0314 	rsb	r3, r3, #20
 8008202:	fa48 f103 	asr.w	r1, r8, r3
 8008206:	fa01 f303 	lsl.w	r3, r1, r3
 800820a:	4543      	cmp	r3, r8
 800820c:	f040 8469 	bne.w	8008ae2 <__ieee754_pow+0x9b2>
 8008210:	f001 0101 	and.w	r1, r1, #1
 8008214:	f1c1 0b02 	rsb	fp, r1, #2
 8008218:	4b4b      	ldr	r3, [pc, #300]	; (8008348 <__ieee754_pow+0x218>)
 800821a:	4598      	cmp	r8, r3
 800821c:	d118      	bne.n	8008250 <__ieee754_pow+0x120>
 800821e:	f1b9 0f00 	cmp.w	r9, #0
 8008222:	f280 845a 	bge.w	8008ada <__ieee754_pow+0x9aa>
 8008226:	4948      	ldr	r1, [pc, #288]	; (8008348 <__ieee754_pow+0x218>)
 8008228:	4632      	mov	r2, r6
 800822a:	463b      	mov	r3, r7
 800822c:	2000      	movs	r0, #0
 800822e:	f7f8 fb05 	bl	800083c <__aeabi_ddiv>
 8008232:	e7dd      	b.n	80081f0 <__ieee754_pow+0xc0>
 8008234:	f04f 0b02 	mov.w	fp, #2
 8008238:	e7c4      	b.n	80081c4 <__ieee754_pow+0x94>
 800823a:	f04f 0b00 	mov.w	fp, #0
 800823e:	e7c1      	b.n	80081c4 <__ieee754_pow+0x94>
 8008240:	f1b9 0f00 	cmp.w	r9, #0
 8008244:	dad2      	bge.n	80081ec <__ieee754_pow+0xbc>
 8008246:	e9dd 0300 	ldrd	r0, r3, [sp]
 800824a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800824e:	e7cf      	b.n	80081f0 <__ieee754_pow+0xc0>
 8008250:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008254:	d106      	bne.n	8008264 <__ieee754_pow+0x134>
 8008256:	4632      	mov	r2, r6
 8008258:	463b      	mov	r3, r7
 800825a:	4610      	mov	r0, r2
 800825c:	4619      	mov	r1, r3
 800825e:	f7f8 f9c3 	bl	80005e8 <__aeabi_dmul>
 8008262:	e7c5      	b.n	80081f0 <__ieee754_pow+0xc0>
 8008264:	4b39      	ldr	r3, [pc, #228]	; (800834c <__ieee754_pow+0x21c>)
 8008266:	4599      	cmp	r9, r3
 8008268:	d10a      	bne.n	8008280 <__ieee754_pow+0x150>
 800826a:	2d00      	cmp	r5, #0
 800826c:	db08      	blt.n	8008280 <__ieee754_pow+0x150>
 800826e:	ec47 6b10 	vmov	d0, r6, r7
 8008272:	b011      	add	sp, #68	; 0x44
 8008274:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008278:	f000 bc68 	b.w	8008b4c <__ieee754_sqrt>
 800827c:	f04f 0b00 	mov.w	fp, #0
 8008280:	ec47 6b10 	vmov	d0, r6, r7
 8008284:	f000 fd12 	bl	8008cac <fabs>
 8008288:	ec51 0b10 	vmov	r0, r1, d0
 800828c:	f1ba 0f00 	cmp.w	sl, #0
 8008290:	d127      	bne.n	80082e2 <__ieee754_pow+0x1b2>
 8008292:	b124      	cbz	r4, 800829e <__ieee754_pow+0x16e>
 8008294:	4b2c      	ldr	r3, [pc, #176]	; (8008348 <__ieee754_pow+0x218>)
 8008296:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800829a:	429a      	cmp	r2, r3
 800829c:	d121      	bne.n	80082e2 <__ieee754_pow+0x1b2>
 800829e:	f1b9 0f00 	cmp.w	r9, #0
 80082a2:	da05      	bge.n	80082b0 <__ieee754_pow+0x180>
 80082a4:	4602      	mov	r2, r0
 80082a6:	460b      	mov	r3, r1
 80082a8:	2000      	movs	r0, #0
 80082aa:	4927      	ldr	r1, [pc, #156]	; (8008348 <__ieee754_pow+0x218>)
 80082ac:	f7f8 fac6 	bl	800083c <__aeabi_ddiv>
 80082b0:	2d00      	cmp	r5, #0
 80082b2:	da9d      	bge.n	80081f0 <__ieee754_pow+0xc0>
 80082b4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80082b8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80082bc:	ea54 030b 	orrs.w	r3, r4, fp
 80082c0:	d108      	bne.n	80082d4 <__ieee754_pow+0x1a4>
 80082c2:	4602      	mov	r2, r0
 80082c4:	460b      	mov	r3, r1
 80082c6:	4610      	mov	r0, r2
 80082c8:	4619      	mov	r1, r3
 80082ca:	f7f7 ffd5 	bl	8000278 <__aeabi_dsub>
 80082ce:	4602      	mov	r2, r0
 80082d0:	460b      	mov	r3, r1
 80082d2:	e7ac      	b.n	800822e <__ieee754_pow+0xfe>
 80082d4:	f1bb 0f01 	cmp.w	fp, #1
 80082d8:	d18a      	bne.n	80081f0 <__ieee754_pow+0xc0>
 80082da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80082de:	4619      	mov	r1, r3
 80082e0:	e786      	b.n	80081f0 <__ieee754_pow+0xc0>
 80082e2:	0fed      	lsrs	r5, r5, #31
 80082e4:	1e6b      	subs	r3, r5, #1
 80082e6:	930d      	str	r3, [sp, #52]	; 0x34
 80082e8:	ea5b 0303 	orrs.w	r3, fp, r3
 80082ec:	d102      	bne.n	80082f4 <__ieee754_pow+0x1c4>
 80082ee:	4632      	mov	r2, r6
 80082f0:	463b      	mov	r3, r7
 80082f2:	e7e8      	b.n	80082c6 <__ieee754_pow+0x196>
 80082f4:	4b16      	ldr	r3, [pc, #88]	; (8008350 <__ieee754_pow+0x220>)
 80082f6:	4598      	cmp	r8, r3
 80082f8:	f340 80fe 	ble.w	80084f8 <__ieee754_pow+0x3c8>
 80082fc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008300:	4598      	cmp	r8, r3
 8008302:	dd0a      	ble.n	800831a <__ieee754_pow+0x1ea>
 8008304:	4b0f      	ldr	r3, [pc, #60]	; (8008344 <__ieee754_pow+0x214>)
 8008306:	429c      	cmp	r4, r3
 8008308:	dc0d      	bgt.n	8008326 <__ieee754_pow+0x1f6>
 800830a:	f1b9 0f00 	cmp.w	r9, #0
 800830e:	f6bf af6d 	bge.w	80081ec <__ieee754_pow+0xbc>
 8008312:	a307      	add	r3, pc, #28	; (adr r3, 8008330 <__ieee754_pow+0x200>)
 8008314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008318:	e79f      	b.n	800825a <__ieee754_pow+0x12a>
 800831a:	4b0e      	ldr	r3, [pc, #56]	; (8008354 <__ieee754_pow+0x224>)
 800831c:	429c      	cmp	r4, r3
 800831e:	ddf4      	ble.n	800830a <__ieee754_pow+0x1da>
 8008320:	4b09      	ldr	r3, [pc, #36]	; (8008348 <__ieee754_pow+0x218>)
 8008322:	429c      	cmp	r4, r3
 8008324:	dd18      	ble.n	8008358 <__ieee754_pow+0x228>
 8008326:	f1b9 0f00 	cmp.w	r9, #0
 800832a:	dcf2      	bgt.n	8008312 <__ieee754_pow+0x1e2>
 800832c:	e75e      	b.n	80081ec <__ieee754_pow+0xbc>
 800832e:	bf00      	nop
 8008330:	8800759c 	.word	0x8800759c
 8008334:	7e37e43c 	.word	0x7e37e43c
 8008338:	7ff00000 	.word	0x7ff00000
 800833c:	08009181 	.word	0x08009181
 8008340:	433fffff 	.word	0x433fffff
 8008344:	3fefffff 	.word	0x3fefffff
 8008348:	3ff00000 	.word	0x3ff00000
 800834c:	3fe00000 	.word	0x3fe00000
 8008350:	41e00000 	.word	0x41e00000
 8008354:	3feffffe 	.word	0x3feffffe
 8008358:	2200      	movs	r2, #0
 800835a:	4b63      	ldr	r3, [pc, #396]	; (80084e8 <__ieee754_pow+0x3b8>)
 800835c:	f7f7 ff8c 	bl	8000278 <__aeabi_dsub>
 8008360:	a355      	add	r3, pc, #340	; (adr r3, 80084b8 <__ieee754_pow+0x388>)
 8008362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008366:	4604      	mov	r4, r0
 8008368:	460d      	mov	r5, r1
 800836a:	f7f8 f93d 	bl	80005e8 <__aeabi_dmul>
 800836e:	a354      	add	r3, pc, #336	; (adr r3, 80084c0 <__ieee754_pow+0x390>)
 8008370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008374:	4606      	mov	r6, r0
 8008376:	460f      	mov	r7, r1
 8008378:	4620      	mov	r0, r4
 800837a:	4629      	mov	r1, r5
 800837c:	f7f8 f934 	bl	80005e8 <__aeabi_dmul>
 8008380:	2200      	movs	r2, #0
 8008382:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008386:	4b59      	ldr	r3, [pc, #356]	; (80084ec <__ieee754_pow+0x3bc>)
 8008388:	4620      	mov	r0, r4
 800838a:	4629      	mov	r1, r5
 800838c:	f7f8 f92c 	bl	80005e8 <__aeabi_dmul>
 8008390:	4602      	mov	r2, r0
 8008392:	460b      	mov	r3, r1
 8008394:	a14c      	add	r1, pc, #304	; (adr r1, 80084c8 <__ieee754_pow+0x398>)
 8008396:	e9d1 0100 	ldrd	r0, r1, [r1]
 800839a:	f7f7 ff6d 	bl	8000278 <__aeabi_dsub>
 800839e:	4622      	mov	r2, r4
 80083a0:	462b      	mov	r3, r5
 80083a2:	f7f8 f921 	bl	80005e8 <__aeabi_dmul>
 80083a6:	4602      	mov	r2, r0
 80083a8:	460b      	mov	r3, r1
 80083aa:	2000      	movs	r0, #0
 80083ac:	4950      	ldr	r1, [pc, #320]	; (80084f0 <__ieee754_pow+0x3c0>)
 80083ae:	f7f7 ff63 	bl	8000278 <__aeabi_dsub>
 80083b2:	4622      	mov	r2, r4
 80083b4:	462b      	mov	r3, r5
 80083b6:	4680      	mov	r8, r0
 80083b8:	4689      	mov	r9, r1
 80083ba:	4620      	mov	r0, r4
 80083bc:	4629      	mov	r1, r5
 80083be:	f7f8 f913 	bl	80005e8 <__aeabi_dmul>
 80083c2:	4602      	mov	r2, r0
 80083c4:	460b      	mov	r3, r1
 80083c6:	4640      	mov	r0, r8
 80083c8:	4649      	mov	r1, r9
 80083ca:	f7f8 f90d 	bl	80005e8 <__aeabi_dmul>
 80083ce:	a340      	add	r3, pc, #256	; (adr r3, 80084d0 <__ieee754_pow+0x3a0>)
 80083d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d4:	f7f8 f908 	bl	80005e8 <__aeabi_dmul>
 80083d8:	4602      	mov	r2, r0
 80083da:	460b      	mov	r3, r1
 80083dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083e0:	f7f7 ff4a 	bl	8000278 <__aeabi_dsub>
 80083e4:	4602      	mov	r2, r0
 80083e6:	460b      	mov	r3, r1
 80083e8:	4604      	mov	r4, r0
 80083ea:	460d      	mov	r5, r1
 80083ec:	4630      	mov	r0, r6
 80083ee:	4639      	mov	r1, r7
 80083f0:	f7f7 ff44 	bl	800027c <__adddf3>
 80083f4:	2000      	movs	r0, #0
 80083f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083fa:	4632      	mov	r2, r6
 80083fc:	463b      	mov	r3, r7
 80083fe:	f7f7 ff3b 	bl	8000278 <__aeabi_dsub>
 8008402:	4602      	mov	r2, r0
 8008404:	460b      	mov	r3, r1
 8008406:	4620      	mov	r0, r4
 8008408:	4629      	mov	r1, r5
 800840a:	f7f7 ff35 	bl	8000278 <__aeabi_dsub>
 800840e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008410:	f10b 33ff 	add.w	r3, fp, #4294967295
 8008414:	4313      	orrs	r3, r2
 8008416:	4606      	mov	r6, r0
 8008418:	460f      	mov	r7, r1
 800841a:	f040 81eb 	bne.w	80087f4 <__ieee754_pow+0x6c4>
 800841e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80084d8 <__ieee754_pow+0x3a8>
 8008422:	e9dd 4500 	ldrd	r4, r5, [sp]
 8008426:	2400      	movs	r4, #0
 8008428:	4622      	mov	r2, r4
 800842a:	462b      	mov	r3, r5
 800842c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008430:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008434:	f7f7 ff20 	bl	8000278 <__aeabi_dsub>
 8008438:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800843c:	f7f8 f8d4 	bl	80005e8 <__aeabi_dmul>
 8008440:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008444:	4680      	mov	r8, r0
 8008446:	4689      	mov	r9, r1
 8008448:	4630      	mov	r0, r6
 800844a:	4639      	mov	r1, r7
 800844c:	f7f8 f8cc 	bl	80005e8 <__aeabi_dmul>
 8008450:	4602      	mov	r2, r0
 8008452:	460b      	mov	r3, r1
 8008454:	4640      	mov	r0, r8
 8008456:	4649      	mov	r1, r9
 8008458:	f7f7 ff10 	bl	800027c <__adddf3>
 800845c:	4622      	mov	r2, r4
 800845e:	462b      	mov	r3, r5
 8008460:	4680      	mov	r8, r0
 8008462:	4689      	mov	r9, r1
 8008464:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008468:	f7f8 f8be 	bl	80005e8 <__aeabi_dmul>
 800846c:	460b      	mov	r3, r1
 800846e:	4604      	mov	r4, r0
 8008470:	460d      	mov	r5, r1
 8008472:	4602      	mov	r2, r0
 8008474:	4649      	mov	r1, r9
 8008476:	4640      	mov	r0, r8
 8008478:	e9cd 4500 	strd	r4, r5, [sp]
 800847c:	f7f7 fefe 	bl	800027c <__adddf3>
 8008480:	4b1c      	ldr	r3, [pc, #112]	; (80084f4 <__ieee754_pow+0x3c4>)
 8008482:	4299      	cmp	r1, r3
 8008484:	4606      	mov	r6, r0
 8008486:	460f      	mov	r7, r1
 8008488:	468b      	mov	fp, r1
 800848a:	f340 82f7 	ble.w	8008a7c <__ieee754_pow+0x94c>
 800848e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008492:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008496:	4303      	orrs	r3, r0
 8008498:	f000 81ea 	beq.w	8008870 <__ieee754_pow+0x740>
 800849c:	a310      	add	r3, pc, #64	; (adr r3, 80084e0 <__ieee754_pow+0x3b0>)
 800849e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084a6:	f7f8 f89f 	bl	80005e8 <__aeabi_dmul>
 80084aa:	a30d      	add	r3, pc, #52	; (adr r3, 80084e0 <__ieee754_pow+0x3b0>)
 80084ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b0:	e6d5      	b.n	800825e <__ieee754_pow+0x12e>
 80084b2:	bf00      	nop
 80084b4:	f3af 8000 	nop.w
 80084b8:	60000000 	.word	0x60000000
 80084bc:	3ff71547 	.word	0x3ff71547
 80084c0:	f85ddf44 	.word	0xf85ddf44
 80084c4:	3e54ae0b 	.word	0x3e54ae0b
 80084c8:	55555555 	.word	0x55555555
 80084cc:	3fd55555 	.word	0x3fd55555
 80084d0:	652b82fe 	.word	0x652b82fe
 80084d4:	3ff71547 	.word	0x3ff71547
 80084d8:	00000000 	.word	0x00000000
 80084dc:	bff00000 	.word	0xbff00000
 80084e0:	8800759c 	.word	0x8800759c
 80084e4:	7e37e43c 	.word	0x7e37e43c
 80084e8:	3ff00000 	.word	0x3ff00000
 80084ec:	3fd00000 	.word	0x3fd00000
 80084f0:	3fe00000 	.word	0x3fe00000
 80084f4:	408fffff 	.word	0x408fffff
 80084f8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80084fc:	f04f 0200 	mov.w	r2, #0
 8008500:	da05      	bge.n	800850e <__ieee754_pow+0x3de>
 8008502:	4bd3      	ldr	r3, [pc, #844]	; (8008850 <__ieee754_pow+0x720>)
 8008504:	f7f8 f870 	bl	80005e8 <__aeabi_dmul>
 8008508:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800850c:	460c      	mov	r4, r1
 800850e:	1523      	asrs	r3, r4, #20
 8008510:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008514:	4413      	add	r3, r2
 8008516:	9309      	str	r3, [sp, #36]	; 0x24
 8008518:	4bce      	ldr	r3, [pc, #824]	; (8008854 <__ieee754_pow+0x724>)
 800851a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800851e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008522:	429c      	cmp	r4, r3
 8008524:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008528:	dd08      	ble.n	800853c <__ieee754_pow+0x40c>
 800852a:	4bcb      	ldr	r3, [pc, #812]	; (8008858 <__ieee754_pow+0x728>)
 800852c:	429c      	cmp	r4, r3
 800852e:	f340 815e 	ble.w	80087ee <__ieee754_pow+0x6be>
 8008532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008534:	3301      	adds	r3, #1
 8008536:	9309      	str	r3, [sp, #36]	; 0x24
 8008538:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800853c:	f04f 0a00 	mov.w	sl, #0
 8008540:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8008544:	930c      	str	r3, [sp, #48]	; 0x30
 8008546:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008548:	4bc4      	ldr	r3, [pc, #784]	; (800885c <__ieee754_pow+0x72c>)
 800854a:	4413      	add	r3, r2
 800854c:	ed93 7b00 	vldr	d7, [r3]
 8008550:	4629      	mov	r1, r5
 8008552:	ec53 2b17 	vmov	r2, r3, d7
 8008556:	ed8d 7b06 	vstr	d7, [sp, #24]
 800855a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800855e:	f7f7 fe8b 	bl	8000278 <__aeabi_dsub>
 8008562:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008566:	4606      	mov	r6, r0
 8008568:	460f      	mov	r7, r1
 800856a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800856e:	f7f7 fe85 	bl	800027c <__adddf3>
 8008572:	4602      	mov	r2, r0
 8008574:	460b      	mov	r3, r1
 8008576:	2000      	movs	r0, #0
 8008578:	49b9      	ldr	r1, [pc, #740]	; (8008860 <__ieee754_pow+0x730>)
 800857a:	f7f8 f95f 	bl	800083c <__aeabi_ddiv>
 800857e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008582:	4602      	mov	r2, r0
 8008584:	460b      	mov	r3, r1
 8008586:	4630      	mov	r0, r6
 8008588:	4639      	mov	r1, r7
 800858a:	f7f8 f82d 	bl	80005e8 <__aeabi_dmul>
 800858e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008592:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008596:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800859a:	2300      	movs	r3, #0
 800859c:	9302      	str	r3, [sp, #8]
 800859e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80085a2:	106d      	asrs	r5, r5, #1
 80085a4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80085a8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80085ac:	2200      	movs	r2, #0
 80085ae:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80085b2:	4640      	mov	r0, r8
 80085b4:	4649      	mov	r1, r9
 80085b6:	4614      	mov	r4, r2
 80085b8:	461d      	mov	r5, r3
 80085ba:	f7f8 f815 	bl	80005e8 <__aeabi_dmul>
 80085be:	4602      	mov	r2, r0
 80085c0:	460b      	mov	r3, r1
 80085c2:	4630      	mov	r0, r6
 80085c4:	4639      	mov	r1, r7
 80085c6:	f7f7 fe57 	bl	8000278 <__aeabi_dsub>
 80085ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80085ce:	4606      	mov	r6, r0
 80085d0:	460f      	mov	r7, r1
 80085d2:	4620      	mov	r0, r4
 80085d4:	4629      	mov	r1, r5
 80085d6:	f7f7 fe4f 	bl	8000278 <__aeabi_dsub>
 80085da:	4602      	mov	r2, r0
 80085dc:	460b      	mov	r3, r1
 80085de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80085e2:	f7f7 fe49 	bl	8000278 <__aeabi_dsub>
 80085e6:	4642      	mov	r2, r8
 80085e8:	464b      	mov	r3, r9
 80085ea:	f7f7 fffd 	bl	80005e8 <__aeabi_dmul>
 80085ee:	4602      	mov	r2, r0
 80085f0:	460b      	mov	r3, r1
 80085f2:	4630      	mov	r0, r6
 80085f4:	4639      	mov	r1, r7
 80085f6:	f7f7 fe3f 	bl	8000278 <__aeabi_dsub>
 80085fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80085fe:	f7f7 fff3 	bl	80005e8 <__aeabi_dmul>
 8008602:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008606:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800860a:	4610      	mov	r0, r2
 800860c:	4619      	mov	r1, r3
 800860e:	f7f7 ffeb 	bl	80005e8 <__aeabi_dmul>
 8008612:	a37b      	add	r3, pc, #492	; (adr r3, 8008800 <__ieee754_pow+0x6d0>)
 8008614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008618:	4604      	mov	r4, r0
 800861a:	460d      	mov	r5, r1
 800861c:	f7f7 ffe4 	bl	80005e8 <__aeabi_dmul>
 8008620:	a379      	add	r3, pc, #484	; (adr r3, 8008808 <__ieee754_pow+0x6d8>)
 8008622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008626:	f7f7 fe29 	bl	800027c <__adddf3>
 800862a:	4622      	mov	r2, r4
 800862c:	462b      	mov	r3, r5
 800862e:	f7f7 ffdb 	bl	80005e8 <__aeabi_dmul>
 8008632:	a377      	add	r3, pc, #476	; (adr r3, 8008810 <__ieee754_pow+0x6e0>)
 8008634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008638:	f7f7 fe20 	bl	800027c <__adddf3>
 800863c:	4622      	mov	r2, r4
 800863e:	462b      	mov	r3, r5
 8008640:	f7f7 ffd2 	bl	80005e8 <__aeabi_dmul>
 8008644:	a374      	add	r3, pc, #464	; (adr r3, 8008818 <__ieee754_pow+0x6e8>)
 8008646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800864a:	f7f7 fe17 	bl	800027c <__adddf3>
 800864e:	4622      	mov	r2, r4
 8008650:	462b      	mov	r3, r5
 8008652:	f7f7 ffc9 	bl	80005e8 <__aeabi_dmul>
 8008656:	a372      	add	r3, pc, #456	; (adr r3, 8008820 <__ieee754_pow+0x6f0>)
 8008658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800865c:	f7f7 fe0e 	bl	800027c <__adddf3>
 8008660:	4622      	mov	r2, r4
 8008662:	462b      	mov	r3, r5
 8008664:	f7f7 ffc0 	bl	80005e8 <__aeabi_dmul>
 8008668:	a36f      	add	r3, pc, #444	; (adr r3, 8008828 <__ieee754_pow+0x6f8>)
 800866a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866e:	f7f7 fe05 	bl	800027c <__adddf3>
 8008672:	4622      	mov	r2, r4
 8008674:	4606      	mov	r6, r0
 8008676:	460f      	mov	r7, r1
 8008678:	462b      	mov	r3, r5
 800867a:	4620      	mov	r0, r4
 800867c:	4629      	mov	r1, r5
 800867e:	f7f7 ffb3 	bl	80005e8 <__aeabi_dmul>
 8008682:	4602      	mov	r2, r0
 8008684:	460b      	mov	r3, r1
 8008686:	4630      	mov	r0, r6
 8008688:	4639      	mov	r1, r7
 800868a:	f7f7 ffad 	bl	80005e8 <__aeabi_dmul>
 800868e:	4642      	mov	r2, r8
 8008690:	4604      	mov	r4, r0
 8008692:	460d      	mov	r5, r1
 8008694:	464b      	mov	r3, r9
 8008696:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800869a:	f7f7 fdef 	bl	800027c <__adddf3>
 800869e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80086a2:	f7f7 ffa1 	bl	80005e8 <__aeabi_dmul>
 80086a6:	4622      	mov	r2, r4
 80086a8:	462b      	mov	r3, r5
 80086aa:	f7f7 fde7 	bl	800027c <__adddf3>
 80086ae:	4642      	mov	r2, r8
 80086b0:	4606      	mov	r6, r0
 80086b2:	460f      	mov	r7, r1
 80086b4:	464b      	mov	r3, r9
 80086b6:	4640      	mov	r0, r8
 80086b8:	4649      	mov	r1, r9
 80086ba:	f7f7 ff95 	bl	80005e8 <__aeabi_dmul>
 80086be:	2200      	movs	r2, #0
 80086c0:	4b68      	ldr	r3, [pc, #416]	; (8008864 <__ieee754_pow+0x734>)
 80086c2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80086c6:	f7f7 fdd9 	bl	800027c <__adddf3>
 80086ca:	4632      	mov	r2, r6
 80086cc:	463b      	mov	r3, r7
 80086ce:	f7f7 fdd5 	bl	800027c <__adddf3>
 80086d2:	9802      	ldr	r0, [sp, #8]
 80086d4:	460d      	mov	r5, r1
 80086d6:	4604      	mov	r4, r0
 80086d8:	4602      	mov	r2, r0
 80086da:	460b      	mov	r3, r1
 80086dc:	4640      	mov	r0, r8
 80086de:	4649      	mov	r1, r9
 80086e0:	f7f7 ff82 	bl	80005e8 <__aeabi_dmul>
 80086e4:	2200      	movs	r2, #0
 80086e6:	4680      	mov	r8, r0
 80086e8:	4689      	mov	r9, r1
 80086ea:	4b5e      	ldr	r3, [pc, #376]	; (8008864 <__ieee754_pow+0x734>)
 80086ec:	4620      	mov	r0, r4
 80086ee:	4629      	mov	r1, r5
 80086f0:	f7f7 fdc2 	bl	8000278 <__aeabi_dsub>
 80086f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80086f8:	f7f7 fdbe 	bl	8000278 <__aeabi_dsub>
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	4630      	mov	r0, r6
 8008702:	4639      	mov	r1, r7
 8008704:	f7f7 fdb8 	bl	8000278 <__aeabi_dsub>
 8008708:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800870c:	f7f7 ff6c 	bl	80005e8 <__aeabi_dmul>
 8008710:	4622      	mov	r2, r4
 8008712:	4606      	mov	r6, r0
 8008714:	460f      	mov	r7, r1
 8008716:	462b      	mov	r3, r5
 8008718:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800871c:	f7f7 ff64 	bl	80005e8 <__aeabi_dmul>
 8008720:	4602      	mov	r2, r0
 8008722:	460b      	mov	r3, r1
 8008724:	4630      	mov	r0, r6
 8008726:	4639      	mov	r1, r7
 8008728:	f7f7 fda8 	bl	800027c <__adddf3>
 800872c:	4606      	mov	r6, r0
 800872e:	460f      	mov	r7, r1
 8008730:	4602      	mov	r2, r0
 8008732:	460b      	mov	r3, r1
 8008734:	4640      	mov	r0, r8
 8008736:	4649      	mov	r1, r9
 8008738:	f7f7 fda0 	bl	800027c <__adddf3>
 800873c:	9802      	ldr	r0, [sp, #8]
 800873e:	a33c      	add	r3, pc, #240	; (adr r3, 8008830 <__ieee754_pow+0x700>)
 8008740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008744:	4604      	mov	r4, r0
 8008746:	460d      	mov	r5, r1
 8008748:	f7f7 ff4e 	bl	80005e8 <__aeabi_dmul>
 800874c:	4642      	mov	r2, r8
 800874e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008752:	464b      	mov	r3, r9
 8008754:	4620      	mov	r0, r4
 8008756:	4629      	mov	r1, r5
 8008758:	f7f7 fd8e 	bl	8000278 <__aeabi_dsub>
 800875c:	4602      	mov	r2, r0
 800875e:	460b      	mov	r3, r1
 8008760:	4630      	mov	r0, r6
 8008762:	4639      	mov	r1, r7
 8008764:	f7f7 fd88 	bl	8000278 <__aeabi_dsub>
 8008768:	a333      	add	r3, pc, #204	; (adr r3, 8008838 <__ieee754_pow+0x708>)
 800876a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800876e:	f7f7 ff3b 	bl	80005e8 <__aeabi_dmul>
 8008772:	a333      	add	r3, pc, #204	; (adr r3, 8008840 <__ieee754_pow+0x710>)
 8008774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008778:	4606      	mov	r6, r0
 800877a:	460f      	mov	r7, r1
 800877c:	4620      	mov	r0, r4
 800877e:	4629      	mov	r1, r5
 8008780:	f7f7 ff32 	bl	80005e8 <__aeabi_dmul>
 8008784:	4602      	mov	r2, r0
 8008786:	460b      	mov	r3, r1
 8008788:	4630      	mov	r0, r6
 800878a:	4639      	mov	r1, r7
 800878c:	f7f7 fd76 	bl	800027c <__adddf3>
 8008790:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008792:	4b35      	ldr	r3, [pc, #212]	; (8008868 <__ieee754_pow+0x738>)
 8008794:	4413      	add	r3, r2
 8008796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800879a:	f7f7 fd6f 	bl	800027c <__adddf3>
 800879e:	4604      	mov	r4, r0
 80087a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087a2:	460d      	mov	r5, r1
 80087a4:	f7f7 feb6 	bl	8000514 <__aeabi_i2d>
 80087a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087aa:	4b30      	ldr	r3, [pc, #192]	; (800886c <__ieee754_pow+0x73c>)
 80087ac:	4413      	add	r3, r2
 80087ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80087b2:	4606      	mov	r6, r0
 80087b4:	460f      	mov	r7, r1
 80087b6:	4622      	mov	r2, r4
 80087b8:	462b      	mov	r3, r5
 80087ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087be:	f7f7 fd5d 	bl	800027c <__adddf3>
 80087c2:	4642      	mov	r2, r8
 80087c4:	464b      	mov	r3, r9
 80087c6:	f7f7 fd59 	bl	800027c <__adddf3>
 80087ca:	4632      	mov	r2, r6
 80087cc:	463b      	mov	r3, r7
 80087ce:	f7f7 fd55 	bl	800027c <__adddf3>
 80087d2:	9802      	ldr	r0, [sp, #8]
 80087d4:	4632      	mov	r2, r6
 80087d6:	463b      	mov	r3, r7
 80087d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087dc:	f7f7 fd4c 	bl	8000278 <__aeabi_dsub>
 80087e0:	4642      	mov	r2, r8
 80087e2:	464b      	mov	r3, r9
 80087e4:	f7f7 fd48 	bl	8000278 <__aeabi_dsub>
 80087e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80087ec:	e607      	b.n	80083fe <__ieee754_pow+0x2ce>
 80087ee:	f04f 0a01 	mov.w	sl, #1
 80087f2:	e6a5      	b.n	8008540 <__ieee754_pow+0x410>
 80087f4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8008848 <__ieee754_pow+0x718>
 80087f8:	e613      	b.n	8008422 <__ieee754_pow+0x2f2>
 80087fa:	bf00      	nop
 80087fc:	f3af 8000 	nop.w
 8008800:	4a454eef 	.word	0x4a454eef
 8008804:	3fca7e28 	.word	0x3fca7e28
 8008808:	93c9db65 	.word	0x93c9db65
 800880c:	3fcd864a 	.word	0x3fcd864a
 8008810:	a91d4101 	.word	0xa91d4101
 8008814:	3fd17460 	.word	0x3fd17460
 8008818:	518f264d 	.word	0x518f264d
 800881c:	3fd55555 	.word	0x3fd55555
 8008820:	db6fabff 	.word	0xdb6fabff
 8008824:	3fdb6db6 	.word	0x3fdb6db6
 8008828:	33333303 	.word	0x33333303
 800882c:	3fe33333 	.word	0x3fe33333
 8008830:	e0000000 	.word	0xe0000000
 8008834:	3feec709 	.word	0x3feec709
 8008838:	dc3a03fd 	.word	0xdc3a03fd
 800883c:	3feec709 	.word	0x3feec709
 8008840:	145b01f5 	.word	0x145b01f5
 8008844:	be3e2fe0 	.word	0xbe3e2fe0
 8008848:	00000000 	.word	0x00000000
 800884c:	3ff00000 	.word	0x3ff00000
 8008850:	43400000 	.word	0x43400000
 8008854:	0003988e 	.word	0x0003988e
 8008858:	000bb679 	.word	0x000bb679
 800885c:	080091b8 	.word	0x080091b8
 8008860:	3ff00000 	.word	0x3ff00000
 8008864:	40080000 	.word	0x40080000
 8008868:	080091d8 	.word	0x080091d8
 800886c:	080091c8 	.word	0x080091c8
 8008870:	a3b4      	add	r3, pc, #720	; (adr r3, 8008b44 <__ieee754_pow+0xa14>)
 8008872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008876:	4640      	mov	r0, r8
 8008878:	4649      	mov	r1, r9
 800887a:	f7f7 fcff 	bl	800027c <__adddf3>
 800887e:	4622      	mov	r2, r4
 8008880:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008884:	462b      	mov	r3, r5
 8008886:	4630      	mov	r0, r6
 8008888:	4639      	mov	r1, r7
 800888a:	f7f7 fcf5 	bl	8000278 <__aeabi_dsub>
 800888e:	4602      	mov	r2, r0
 8008890:	460b      	mov	r3, r1
 8008892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008896:	f7f8 f937 	bl	8000b08 <__aeabi_dcmpgt>
 800889a:	2800      	cmp	r0, #0
 800889c:	f47f adfe 	bne.w	800849c <__ieee754_pow+0x36c>
 80088a0:	4aa3      	ldr	r2, [pc, #652]	; (8008b30 <__ieee754_pow+0xa00>)
 80088a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80088a6:	4293      	cmp	r3, r2
 80088a8:	f340 810a 	ble.w	8008ac0 <__ieee754_pow+0x990>
 80088ac:	151b      	asrs	r3, r3, #20
 80088ae:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80088b2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80088b6:	fa4a f303 	asr.w	r3, sl, r3
 80088ba:	445b      	add	r3, fp
 80088bc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80088c0:	4e9c      	ldr	r6, [pc, #624]	; (8008b34 <__ieee754_pow+0xa04>)
 80088c2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80088c6:	4116      	asrs	r6, r2
 80088c8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80088cc:	2000      	movs	r0, #0
 80088ce:	ea23 0106 	bic.w	r1, r3, r6
 80088d2:	f1c2 0214 	rsb	r2, r2, #20
 80088d6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80088da:	fa4a fa02 	asr.w	sl, sl, r2
 80088de:	f1bb 0f00 	cmp.w	fp, #0
 80088e2:	4602      	mov	r2, r0
 80088e4:	460b      	mov	r3, r1
 80088e6:	4620      	mov	r0, r4
 80088e8:	4629      	mov	r1, r5
 80088ea:	bfb8      	it	lt
 80088ec:	f1ca 0a00 	rsblt	sl, sl, #0
 80088f0:	f7f7 fcc2 	bl	8000278 <__aeabi_dsub>
 80088f4:	e9cd 0100 	strd	r0, r1, [sp]
 80088f8:	4642      	mov	r2, r8
 80088fa:	464b      	mov	r3, r9
 80088fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008900:	f7f7 fcbc 	bl	800027c <__adddf3>
 8008904:	2000      	movs	r0, #0
 8008906:	a378      	add	r3, pc, #480	; (adr r3, 8008ae8 <__ieee754_pow+0x9b8>)
 8008908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800890c:	4604      	mov	r4, r0
 800890e:	460d      	mov	r5, r1
 8008910:	f7f7 fe6a 	bl	80005e8 <__aeabi_dmul>
 8008914:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008918:	4606      	mov	r6, r0
 800891a:	460f      	mov	r7, r1
 800891c:	4620      	mov	r0, r4
 800891e:	4629      	mov	r1, r5
 8008920:	f7f7 fcaa 	bl	8000278 <__aeabi_dsub>
 8008924:	4602      	mov	r2, r0
 8008926:	460b      	mov	r3, r1
 8008928:	4640      	mov	r0, r8
 800892a:	4649      	mov	r1, r9
 800892c:	f7f7 fca4 	bl	8000278 <__aeabi_dsub>
 8008930:	a36f      	add	r3, pc, #444	; (adr r3, 8008af0 <__ieee754_pow+0x9c0>)
 8008932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008936:	f7f7 fe57 	bl	80005e8 <__aeabi_dmul>
 800893a:	a36f      	add	r3, pc, #444	; (adr r3, 8008af8 <__ieee754_pow+0x9c8>)
 800893c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008940:	4680      	mov	r8, r0
 8008942:	4689      	mov	r9, r1
 8008944:	4620      	mov	r0, r4
 8008946:	4629      	mov	r1, r5
 8008948:	f7f7 fe4e 	bl	80005e8 <__aeabi_dmul>
 800894c:	4602      	mov	r2, r0
 800894e:	460b      	mov	r3, r1
 8008950:	4640      	mov	r0, r8
 8008952:	4649      	mov	r1, r9
 8008954:	f7f7 fc92 	bl	800027c <__adddf3>
 8008958:	4604      	mov	r4, r0
 800895a:	460d      	mov	r5, r1
 800895c:	4602      	mov	r2, r0
 800895e:	460b      	mov	r3, r1
 8008960:	4630      	mov	r0, r6
 8008962:	4639      	mov	r1, r7
 8008964:	f7f7 fc8a 	bl	800027c <__adddf3>
 8008968:	4632      	mov	r2, r6
 800896a:	463b      	mov	r3, r7
 800896c:	4680      	mov	r8, r0
 800896e:	4689      	mov	r9, r1
 8008970:	f7f7 fc82 	bl	8000278 <__aeabi_dsub>
 8008974:	4602      	mov	r2, r0
 8008976:	460b      	mov	r3, r1
 8008978:	4620      	mov	r0, r4
 800897a:	4629      	mov	r1, r5
 800897c:	f7f7 fc7c 	bl	8000278 <__aeabi_dsub>
 8008980:	4642      	mov	r2, r8
 8008982:	4606      	mov	r6, r0
 8008984:	460f      	mov	r7, r1
 8008986:	464b      	mov	r3, r9
 8008988:	4640      	mov	r0, r8
 800898a:	4649      	mov	r1, r9
 800898c:	f7f7 fe2c 	bl	80005e8 <__aeabi_dmul>
 8008990:	a35b      	add	r3, pc, #364	; (adr r3, 8008b00 <__ieee754_pow+0x9d0>)
 8008992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008996:	4604      	mov	r4, r0
 8008998:	460d      	mov	r5, r1
 800899a:	f7f7 fe25 	bl	80005e8 <__aeabi_dmul>
 800899e:	a35a      	add	r3, pc, #360	; (adr r3, 8008b08 <__ieee754_pow+0x9d8>)
 80089a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a4:	f7f7 fc68 	bl	8000278 <__aeabi_dsub>
 80089a8:	4622      	mov	r2, r4
 80089aa:	462b      	mov	r3, r5
 80089ac:	f7f7 fe1c 	bl	80005e8 <__aeabi_dmul>
 80089b0:	a357      	add	r3, pc, #348	; (adr r3, 8008b10 <__ieee754_pow+0x9e0>)
 80089b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089b6:	f7f7 fc61 	bl	800027c <__adddf3>
 80089ba:	4622      	mov	r2, r4
 80089bc:	462b      	mov	r3, r5
 80089be:	f7f7 fe13 	bl	80005e8 <__aeabi_dmul>
 80089c2:	a355      	add	r3, pc, #340	; (adr r3, 8008b18 <__ieee754_pow+0x9e8>)
 80089c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c8:	f7f7 fc56 	bl	8000278 <__aeabi_dsub>
 80089cc:	4622      	mov	r2, r4
 80089ce:	462b      	mov	r3, r5
 80089d0:	f7f7 fe0a 	bl	80005e8 <__aeabi_dmul>
 80089d4:	a352      	add	r3, pc, #328	; (adr r3, 8008b20 <__ieee754_pow+0x9f0>)
 80089d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089da:	f7f7 fc4f 	bl	800027c <__adddf3>
 80089de:	4622      	mov	r2, r4
 80089e0:	462b      	mov	r3, r5
 80089e2:	f7f7 fe01 	bl	80005e8 <__aeabi_dmul>
 80089e6:	4602      	mov	r2, r0
 80089e8:	460b      	mov	r3, r1
 80089ea:	4640      	mov	r0, r8
 80089ec:	4649      	mov	r1, r9
 80089ee:	f7f7 fc43 	bl	8000278 <__aeabi_dsub>
 80089f2:	4604      	mov	r4, r0
 80089f4:	460d      	mov	r5, r1
 80089f6:	4602      	mov	r2, r0
 80089f8:	460b      	mov	r3, r1
 80089fa:	4640      	mov	r0, r8
 80089fc:	4649      	mov	r1, r9
 80089fe:	f7f7 fdf3 	bl	80005e8 <__aeabi_dmul>
 8008a02:	2200      	movs	r2, #0
 8008a04:	e9cd 0100 	strd	r0, r1, [sp]
 8008a08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	4629      	mov	r1, r5
 8008a10:	f7f7 fc32 	bl	8000278 <__aeabi_dsub>
 8008a14:	4602      	mov	r2, r0
 8008a16:	460b      	mov	r3, r1
 8008a18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a1c:	f7f7 ff0e 	bl	800083c <__aeabi_ddiv>
 8008a20:	4632      	mov	r2, r6
 8008a22:	4604      	mov	r4, r0
 8008a24:	460d      	mov	r5, r1
 8008a26:	463b      	mov	r3, r7
 8008a28:	4640      	mov	r0, r8
 8008a2a:	4649      	mov	r1, r9
 8008a2c:	f7f7 fddc 	bl	80005e8 <__aeabi_dmul>
 8008a30:	4632      	mov	r2, r6
 8008a32:	463b      	mov	r3, r7
 8008a34:	f7f7 fc22 	bl	800027c <__adddf3>
 8008a38:	4602      	mov	r2, r0
 8008a3a:	460b      	mov	r3, r1
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	4629      	mov	r1, r5
 8008a40:	f7f7 fc1a 	bl	8000278 <__aeabi_dsub>
 8008a44:	4642      	mov	r2, r8
 8008a46:	464b      	mov	r3, r9
 8008a48:	f7f7 fc16 	bl	8000278 <__aeabi_dsub>
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	460b      	mov	r3, r1
 8008a50:	2000      	movs	r0, #0
 8008a52:	4939      	ldr	r1, [pc, #228]	; (8008b38 <__ieee754_pow+0xa08>)
 8008a54:	f7f7 fc10 	bl	8000278 <__aeabi_dsub>
 8008a58:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8008a5c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008a60:	4602      	mov	r2, r0
 8008a62:	460b      	mov	r3, r1
 8008a64:	da2f      	bge.n	8008ac6 <__ieee754_pow+0x996>
 8008a66:	4650      	mov	r0, sl
 8008a68:	ec43 2b10 	vmov	d0, r2, r3
 8008a6c:	f000 f9c0 	bl	8008df0 <scalbn>
 8008a70:	ec51 0b10 	vmov	r0, r1, d0
 8008a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a78:	f7ff bbf1 	b.w	800825e <__ieee754_pow+0x12e>
 8008a7c:	4b2f      	ldr	r3, [pc, #188]	; (8008b3c <__ieee754_pow+0xa0c>)
 8008a7e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008a82:	429e      	cmp	r6, r3
 8008a84:	f77f af0c 	ble.w	80088a0 <__ieee754_pow+0x770>
 8008a88:	4b2d      	ldr	r3, [pc, #180]	; (8008b40 <__ieee754_pow+0xa10>)
 8008a8a:	440b      	add	r3, r1
 8008a8c:	4303      	orrs	r3, r0
 8008a8e:	d00b      	beq.n	8008aa8 <__ieee754_pow+0x978>
 8008a90:	a325      	add	r3, pc, #148	; (adr r3, 8008b28 <__ieee754_pow+0x9f8>)
 8008a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a9a:	f7f7 fda5 	bl	80005e8 <__aeabi_dmul>
 8008a9e:	a322      	add	r3, pc, #136	; (adr r3, 8008b28 <__ieee754_pow+0x9f8>)
 8008aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa4:	f7ff bbdb 	b.w	800825e <__ieee754_pow+0x12e>
 8008aa8:	4622      	mov	r2, r4
 8008aaa:	462b      	mov	r3, r5
 8008aac:	f7f7 fbe4 	bl	8000278 <__aeabi_dsub>
 8008ab0:	4642      	mov	r2, r8
 8008ab2:	464b      	mov	r3, r9
 8008ab4:	f7f8 f81e 	bl	8000af4 <__aeabi_dcmpge>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	f43f aef1 	beq.w	80088a0 <__ieee754_pow+0x770>
 8008abe:	e7e7      	b.n	8008a90 <__ieee754_pow+0x960>
 8008ac0:	f04f 0a00 	mov.w	sl, #0
 8008ac4:	e718      	b.n	80088f8 <__ieee754_pow+0x7c8>
 8008ac6:	4621      	mov	r1, r4
 8008ac8:	e7d4      	b.n	8008a74 <__ieee754_pow+0x944>
 8008aca:	2000      	movs	r0, #0
 8008acc:	491a      	ldr	r1, [pc, #104]	; (8008b38 <__ieee754_pow+0xa08>)
 8008ace:	f7ff bb8f 	b.w	80081f0 <__ieee754_pow+0xc0>
 8008ad2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ad6:	f7ff bb8b 	b.w	80081f0 <__ieee754_pow+0xc0>
 8008ada:	4630      	mov	r0, r6
 8008adc:	4639      	mov	r1, r7
 8008ade:	f7ff bb87 	b.w	80081f0 <__ieee754_pow+0xc0>
 8008ae2:	4693      	mov	fp, r2
 8008ae4:	f7ff bb98 	b.w	8008218 <__ieee754_pow+0xe8>
 8008ae8:	00000000 	.word	0x00000000
 8008aec:	3fe62e43 	.word	0x3fe62e43
 8008af0:	fefa39ef 	.word	0xfefa39ef
 8008af4:	3fe62e42 	.word	0x3fe62e42
 8008af8:	0ca86c39 	.word	0x0ca86c39
 8008afc:	be205c61 	.word	0xbe205c61
 8008b00:	72bea4d0 	.word	0x72bea4d0
 8008b04:	3e663769 	.word	0x3e663769
 8008b08:	c5d26bf1 	.word	0xc5d26bf1
 8008b0c:	3ebbbd41 	.word	0x3ebbbd41
 8008b10:	af25de2c 	.word	0xaf25de2c
 8008b14:	3f11566a 	.word	0x3f11566a
 8008b18:	16bebd93 	.word	0x16bebd93
 8008b1c:	3f66c16c 	.word	0x3f66c16c
 8008b20:	5555553e 	.word	0x5555553e
 8008b24:	3fc55555 	.word	0x3fc55555
 8008b28:	c2f8f359 	.word	0xc2f8f359
 8008b2c:	01a56e1f 	.word	0x01a56e1f
 8008b30:	3fe00000 	.word	0x3fe00000
 8008b34:	000fffff 	.word	0x000fffff
 8008b38:	3ff00000 	.word	0x3ff00000
 8008b3c:	4090cbff 	.word	0x4090cbff
 8008b40:	3f6f3400 	.word	0x3f6f3400
 8008b44:	652b82fe 	.word	0x652b82fe
 8008b48:	3c971547 	.word	0x3c971547

08008b4c <__ieee754_sqrt>:
 8008b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b50:	4955      	ldr	r1, [pc, #340]	; (8008ca8 <__ieee754_sqrt+0x15c>)
 8008b52:	ec55 4b10 	vmov	r4, r5, d0
 8008b56:	43a9      	bics	r1, r5
 8008b58:	462b      	mov	r3, r5
 8008b5a:	462a      	mov	r2, r5
 8008b5c:	d112      	bne.n	8008b84 <__ieee754_sqrt+0x38>
 8008b5e:	ee10 2a10 	vmov	r2, s0
 8008b62:	ee10 0a10 	vmov	r0, s0
 8008b66:	4629      	mov	r1, r5
 8008b68:	f7f7 fd3e 	bl	80005e8 <__aeabi_dmul>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	460b      	mov	r3, r1
 8008b70:	4620      	mov	r0, r4
 8008b72:	4629      	mov	r1, r5
 8008b74:	f7f7 fb82 	bl	800027c <__adddf3>
 8008b78:	4604      	mov	r4, r0
 8008b7a:	460d      	mov	r5, r1
 8008b7c:	ec45 4b10 	vmov	d0, r4, r5
 8008b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b84:	2d00      	cmp	r5, #0
 8008b86:	ee10 0a10 	vmov	r0, s0
 8008b8a:	4621      	mov	r1, r4
 8008b8c:	dc0f      	bgt.n	8008bae <__ieee754_sqrt+0x62>
 8008b8e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008b92:	4330      	orrs	r0, r6
 8008b94:	d0f2      	beq.n	8008b7c <__ieee754_sqrt+0x30>
 8008b96:	b155      	cbz	r5, 8008bae <__ieee754_sqrt+0x62>
 8008b98:	ee10 2a10 	vmov	r2, s0
 8008b9c:	4620      	mov	r0, r4
 8008b9e:	4629      	mov	r1, r5
 8008ba0:	f7f7 fb6a 	bl	8000278 <__aeabi_dsub>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	460b      	mov	r3, r1
 8008ba8:	f7f7 fe48 	bl	800083c <__aeabi_ddiv>
 8008bac:	e7e4      	b.n	8008b78 <__ieee754_sqrt+0x2c>
 8008bae:	151b      	asrs	r3, r3, #20
 8008bb0:	d073      	beq.n	8008c9a <__ieee754_sqrt+0x14e>
 8008bb2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008bb6:	07dd      	lsls	r5, r3, #31
 8008bb8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008bbc:	bf48      	it	mi
 8008bbe:	0fc8      	lsrmi	r0, r1, #31
 8008bc0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008bc4:	bf44      	itt	mi
 8008bc6:	0049      	lslmi	r1, r1, #1
 8008bc8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8008bcc:	2500      	movs	r5, #0
 8008bce:	1058      	asrs	r0, r3, #1
 8008bd0:	0fcb      	lsrs	r3, r1, #31
 8008bd2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8008bd6:	0049      	lsls	r1, r1, #1
 8008bd8:	2316      	movs	r3, #22
 8008bda:	462c      	mov	r4, r5
 8008bdc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8008be0:	19a7      	adds	r7, r4, r6
 8008be2:	4297      	cmp	r7, r2
 8008be4:	bfde      	ittt	le
 8008be6:	19bc      	addle	r4, r7, r6
 8008be8:	1bd2      	suble	r2, r2, r7
 8008bea:	19ad      	addle	r5, r5, r6
 8008bec:	0fcf      	lsrs	r7, r1, #31
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8008bf4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008bf8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008bfc:	d1f0      	bne.n	8008be0 <__ieee754_sqrt+0x94>
 8008bfe:	f04f 0c20 	mov.w	ip, #32
 8008c02:	469e      	mov	lr, r3
 8008c04:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008c08:	42a2      	cmp	r2, r4
 8008c0a:	eb06 070e 	add.w	r7, r6, lr
 8008c0e:	dc02      	bgt.n	8008c16 <__ieee754_sqrt+0xca>
 8008c10:	d112      	bne.n	8008c38 <__ieee754_sqrt+0xec>
 8008c12:	428f      	cmp	r7, r1
 8008c14:	d810      	bhi.n	8008c38 <__ieee754_sqrt+0xec>
 8008c16:	2f00      	cmp	r7, #0
 8008c18:	eb07 0e06 	add.w	lr, r7, r6
 8008c1c:	da42      	bge.n	8008ca4 <__ieee754_sqrt+0x158>
 8008c1e:	f1be 0f00 	cmp.w	lr, #0
 8008c22:	db3f      	blt.n	8008ca4 <__ieee754_sqrt+0x158>
 8008c24:	f104 0801 	add.w	r8, r4, #1
 8008c28:	1b12      	subs	r2, r2, r4
 8008c2a:	428f      	cmp	r7, r1
 8008c2c:	bf88      	it	hi
 8008c2e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8008c32:	1bc9      	subs	r1, r1, r7
 8008c34:	4433      	add	r3, r6
 8008c36:	4644      	mov	r4, r8
 8008c38:	0052      	lsls	r2, r2, #1
 8008c3a:	f1bc 0c01 	subs.w	ip, ip, #1
 8008c3e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8008c42:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008c46:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008c4a:	d1dd      	bne.n	8008c08 <__ieee754_sqrt+0xbc>
 8008c4c:	430a      	orrs	r2, r1
 8008c4e:	d006      	beq.n	8008c5e <__ieee754_sqrt+0x112>
 8008c50:	1c5c      	adds	r4, r3, #1
 8008c52:	bf13      	iteet	ne
 8008c54:	3301      	addne	r3, #1
 8008c56:	3501      	addeq	r5, #1
 8008c58:	4663      	moveq	r3, ip
 8008c5a:	f023 0301 	bicne.w	r3, r3, #1
 8008c5e:	106a      	asrs	r2, r5, #1
 8008c60:	085b      	lsrs	r3, r3, #1
 8008c62:	07e9      	lsls	r1, r5, #31
 8008c64:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8008c68:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8008c6c:	bf48      	it	mi
 8008c6e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8008c72:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8008c76:	461c      	mov	r4, r3
 8008c78:	e780      	b.n	8008b7c <__ieee754_sqrt+0x30>
 8008c7a:	0aca      	lsrs	r2, r1, #11
 8008c7c:	3815      	subs	r0, #21
 8008c7e:	0549      	lsls	r1, r1, #21
 8008c80:	2a00      	cmp	r2, #0
 8008c82:	d0fa      	beq.n	8008c7a <__ieee754_sqrt+0x12e>
 8008c84:	02d6      	lsls	r6, r2, #11
 8008c86:	d50a      	bpl.n	8008c9e <__ieee754_sqrt+0x152>
 8008c88:	f1c3 0420 	rsb	r4, r3, #32
 8008c8c:	fa21 f404 	lsr.w	r4, r1, r4
 8008c90:	1e5d      	subs	r5, r3, #1
 8008c92:	4099      	lsls	r1, r3
 8008c94:	4322      	orrs	r2, r4
 8008c96:	1b43      	subs	r3, r0, r5
 8008c98:	e78b      	b.n	8008bb2 <__ieee754_sqrt+0x66>
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	e7f0      	b.n	8008c80 <__ieee754_sqrt+0x134>
 8008c9e:	0052      	lsls	r2, r2, #1
 8008ca0:	3301      	adds	r3, #1
 8008ca2:	e7ef      	b.n	8008c84 <__ieee754_sqrt+0x138>
 8008ca4:	46a0      	mov	r8, r4
 8008ca6:	e7bf      	b.n	8008c28 <__ieee754_sqrt+0xdc>
 8008ca8:	7ff00000 	.word	0x7ff00000

08008cac <fabs>:
 8008cac:	ec51 0b10 	vmov	r0, r1, d0
 8008cb0:	ee10 2a10 	vmov	r2, s0
 8008cb4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008cb8:	ec43 2b10 	vmov	d0, r2, r3
 8008cbc:	4770      	bx	lr

08008cbe <finite>:
 8008cbe:	ee10 3a90 	vmov	r3, s1
 8008cc2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8008cc6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008cca:	0fc0      	lsrs	r0, r0, #31
 8008ccc:	4770      	bx	lr

08008cce <matherr>:
 8008cce:	2000      	movs	r0, #0
 8008cd0:	4770      	bx	lr
 8008cd2:	0000      	movs	r0, r0
 8008cd4:	0000      	movs	r0, r0
	...

08008cd8 <nan>:
 8008cd8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008ce0 <nan+0x8>
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	00000000 	.word	0x00000000
 8008ce4:	7ff80000 	.word	0x7ff80000

08008ce8 <rint>:
 8008ce8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cea:	ec51 0b10 	vmov	r0, r1, d0
 8008cee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008cf2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8008cf6:	2e13      	cmp	r6, #19
 8008cf8:	460b      	mov	r3, r1
 8008cfa:	ee10 4a10 	vmov	r4, s0
 8008cfe:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8008d02:	dc56      	bgt.n	8008db2 <rint+0xca>
 8008d04:	2e00      	cmp	r6, #0
 8008d06:	da2b      	bge.n	8008d60 <rint+0x78>
 8008d08:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8008d0c:	4302      	orrs	r2, r0
 8008d0e:	d023      	beq.n	8008d58 <rint+0x70>
 8008d10:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8008d14:	4302      	orrs	r2, r0
 8008d16:	4254      	negs	r4, r2
 8008d18:	4314      	orrs	r4, r2
 8008d1a:	0c4b      	lsrs	r3, r1, #17
 8008d1c:	0b24      	lsrs	r4, r4, #12
 8008d1e:	045b      	lsls	r3, r3, #17
 8008d20:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8008d24:	ea44 0103 	orr.w	r1, r4, r3
 8008d28:	460b      	mov	r3, r1
 8008d2a:	492f      	ldr	r1, [pc, #188]	; (8008de8 <rint+0x100>)
 8008d2c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8008d30:	e9d1 6700 	ldrd	r6, r7, [r1]
 8008d34:	4602      	mov	r2, r0
 8008d36:	4639      	mov	r1, r7
 8008d38:	4630      	mov	r0, r6
 8008d3a:	f7f7 fa9f 	bl	800027c <__adddf3>
 8008d3e:	e9cd 0100 	strd	r0, r1, [sp]
 8008d42:	463b      	mov	r3, r7
 8008d44:	4632      	mov	r2, r6
 8008d46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d4a:	f7f7 fa95 	bl	8000278 <__aeabi_dsub>
 8008d4e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008d52:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8008d56:	4639      	mov	r1, r7
 8008d58:	ec41 0b10 	vmov	d0, r0, r1
 8008d5c:	b003      	add	sp, #12
 8008d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d60:	4a22      	ldr	r2, [pc, #136]	; (8008dec <rint+0x104>)
 8008d62:	4132      	asrs	r2, r6
 8008d64:	ea01 0702 	and.w	r7, r1, r2
 8008d68:	4307      	orrs	r7, r0
 8008d6a:	d0f5      	beq.n	8008d58 <rint+0x70>
 8008d6c:	0852      	lsrs	r2, r2, #1
 8008d6e:	4011      	ands	r1, r2
 8008d70:	430c      	orrs	r4, r1
 8008d72:	d00b      	beq.n	8008d8c <rint+0xa4>
 8008d74:	ea23 0202 	bic.w	r2, r3, r2
 8008d78:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008d7c:	2e13      	cmp	r6, #19
 8008d7e:	fa43 f306 	asr.w	r3, r3, r6
 8008d82:	bf0c      	ite	eq
 8008d84:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8008d88:	2400      	movne	r4, #0
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	4916      	ldr	r1, [pc, #88]	; (8008de8 <rint+0x100>)
 8008d8e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8008d92:	4622      	mov	r2, r4
 8008d94:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008d98:	4620      	mov	r0, r4
 8008d9a:	4629      	mov	r1, r5
 8008d9c:	f7f7 fa6e 	bl	800027c <__adddf3>
 8008da0:	e9cd 0100 	strd	r0, r1, [sp]
 8008da4:	4622      	mov	r2, r4
 8008da6:	462b      	mov	r3, r5
 8008da8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008dac:	f7f7 fa64 	bl	8000278 <__aeabi_dsub>
 8008db0:	e7d2      	b.n	8008d58 <rint+0x70>
 8008db2:	2e33      	cmp	r6, #51	; 0x33
 8008db4:	dd07      	ble.n	8008dc6 <rint+0xde>
 8008db6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008dba:	d1cd      	bne.n	8008d58 <rint+0x70>
 8008dbc:	ee10 2a10 	vmov	r2, s0
 8008dc0:	f7f7 fa5c 	bl	800027c <__adddf3>
 8008dc4:	e7c8      	b.n	8008d58 <rint+0x70>
 8008dc6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8008dca:	f04f 32ff 	mov.w	r2, #4294967295
 8008dce:	40f2      	lsrs	r2, r6
 8008dd0:	4210      	tst	r0, r2
 8008dd2:	d0c1      	beq.n	8008d58 <rint+0x70>
 8008dd4:	0852      	lsrs	r2, r2, #1
 8008dd6:	4210      	tst	r0, r2
 8008dd8:	bf1f      	itttt	ne
 8008dda:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8008dde:	ea20 0202 	bicne.w	r2, r0, r2
 8008de2:	4134      	asrne	r4, r6
 8008de4:	4314      	orrne	r4, r2
 8008de6:	e7d1      	b.n	8008d8c <rint+0xa4>
 8008de8:	080091e8 	.word	0x080091e8
 8008dec:	000fffff 	.word	0x000fffff

08008df0 <scalbn>:
 8008df0:	b570      	push	{r4, r5, r6, lr}
 8008df2:	ec55 4b10 	vmov	r4, r5, d0
 8008df6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008dfa:	4606      	mov	r6, r0
 8008dfc:	462b      	mov	r3, r5
 8008dfe:	b9aa      	cbnz	r2, 8008e2c <scalbn+0x3c>
 8008e00:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008e04:	4323      	orrs	r3, r4
 8008e06:	d03b      	beq.n	8008e80 <scalbn+0x90>
 8008e08:	4b31      	ldr	r3, [pc, #196]	; (8008ed0 <scalbn+0xe0>)
 8008e0a:	4629      	mov	r1, r5
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	ee10 0a10 	vmov	r0, s0
 8008e12:	f7f7 fbe9 	bl	80005e8 <__aeabi_dmul>
 8008e16:	4b2f      	ldr	r3, [pc, #188]	; (8008ed4 <scalbn+0xe4>)
 8008e18:	429e      	cmp	r6, r3
 8008e1a:	4604      	mov	r4, r0
 8008e1c:	460d      	mov	r5, r1
 8008e1e:	da12      	bge.n	8008e46 <scalbn+0x56>
 8008e20:	a327      	add	r3, pc, #156	; (adr r3, 8008ec0 <scalbn+0xd0>)
 8008e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e26:	f7f7 fbdf 	bl	80005e8 <__aeabi_dmul>
 8008e2a:	e009      	b.n	8008e40 <scalbn+0x50>
 8008e2c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008e30:	428a      	cmp	r2, r1
 8008e32:	d10c      	bne.n	8008e4e <scalbn+0x5e>
 8008e34:	ee10 2a10 	vmov	r2, s0
 8008e38:	4620      	mov	r0, r4
 8008e3a:	4629      	mov	r1, r5
 8008e3c:	f7f7 fa1e 	bl	800027c <__adddf3>
 8008e40:	4604      	mov	r4, r0
 8008e42:	460d      	mov	r5, r1
 8008e44:	e01c      	b.n	8008e80 <scalbn+0x90>
 8008e46:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008e4a:	460b      	mov	r3, r1
 8008e4c:	3a36      	subs	r2, #54	; 0x36
 8008e4e:	4432      	add	r2, r6
 8008e50:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008e54:	428a      	cmp	r2, r1
 8008e56:	dd0b      	ble.n	8008e70 <scalbn+0x80>
 8008e58:	ec45 4b11 	vmov	d1, r4, r5
 8008e5c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8008ec8 <scalbn+0xd8>
 8008e60:	f000 f83c 	bl	8008edc <copysign>
 8008e64:	a318      	add	r3, pc, #96	; (adr r3, 8008ec8 <scalbn+0xd8>)
 8008e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6a:	ec51 0b10 	vmov	r0, r1, d0
 8008e6e:	e7da      	b.n	8008e26 <scalbn+0x36>
 8008e70:	2a00      	cmp	r2, #0
 8008e72:	dd08      	ble.n	8008e86 <scalbn+0x96>
 8008e74:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008e78:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008e7c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008e80:	ec45 4b10 	vmov	d0, r4, r5
 8008e84:	bd70      	pop	{r4, r5, r6, pc}
 8008e86:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008e8a:	da0d      	bge.n	8008ea8 <scalbn+0xb8>
 8008e8c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008e90:	429e      	cmp	r6, r3
 8008e92:	ec45 4b11 	vmov	d1, r4, r5
 8008e96:	dce1      	bgt.n	8008e5c <scalbn+0x6c>
 8008e98:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8008ec0 <scalbn+0xd0>
 8008e9c:	f000 f81e 	bl	8008edc <copysign>
 8008ea0:	a307      	add	r3, pc, #28	; (adr r3, 8008ec0 <scalbn+0xd0>)
 8008ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea6:	e7e0      	b.n	8008e6a <scalbn+0x7a>
 8008ea8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008eac:	3236      	adds	r2, #54	; 0x36
 8008eae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008eb2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008eb6:	4620      	mov	r0, r4
 8008eb8:	4629      	mov	r1, r5
 8008eba:	2200      	movs	r2, #0
 8008ebc:	4b06      	ldr	r3, [pc, #24]	; (8008ed8 <scalbn+0xe8>)
 8008ebe:	e7b2      	b.n	8008e26 <scalbn+0x36>
 8008ec0:	c2f8f359 	.word	0xc2f8f359
 8008ec4:	01a56e1f 	.word	0x01a56e1f
 8008ec8:	8800759c 	.word	0x8800759c
 8008ecc:	7e37e43c 	.word	0x7e37e43c
 8008ed0:	43500000 	.word	0x43500000
 8008ed4:	ffff3cb0 	.word	0xffff3cb0
 8008ed8:	3c900000 	.word	0x3c900000

08008edc <copysign>:
 8008edc:	ec51 0b10 	vmov	r0, r1, d0
 8008ee0:	ee11 0a90 	vmov	r0, s3
 8008ee4:	ee10 2a10 	vmov	r2, s0
 8008ee8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008eec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8008ef0:	ea41 0300 	orr.w	r3, r1, r0
 8008ef4:	ec43 2b10 	vmov	d0, r2, r3
 8008ef8:	4770      	bx	lr
	...

08008efc <_init>:
 8008efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008efe:	bf00      	nop
 8008f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f02:	bc08      	pop	{r3}
 8008f04:	469e      	mov	lr, r3
 8008f06:	4770      	bx	lr

08008f08 <_fini>:
 8008f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f0a:	bf00      	nop
 8008f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f0e:	bc08      	pop	{r3}
 8008f10:	469e      	mov	lr, r3
 8008f12:	4770      	bx	lr
