<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>simulate_1_jump_pc_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>jump_pc</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 12 14:50:40 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:32746dde</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>simulate_1_jump_pc_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 12 14:50:40 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:32746dde</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>opcode</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>imme_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>j_pc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>_jal</spirit:name>
        <spirit:displayName>Jal</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE._jal" spirit:bitStringLength="7">&quot;1101111&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>_jalr</spirit:name>
        <spirit:displayName>Jalr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE._jalr" spirit:bitStringLength="7">&quot;1100111&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>_B</spirit:name>
        <spirit:displayName>B</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE._B" spirit:bitStringLength="7">&quot;1100011&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0493/src/jump_pc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/simulate_1_jump_pc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>jump_pc_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>_jal</spirit:name>
      <spirit:displayName>Jal</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE._jal" spirit:bitStringLength="7">&quot;1101111&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>_jalr</spirit:name>
      <spirit:displayName>Jalr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE._jalr" spirit:bitStringLength="7">&quot;1100111&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>_B</spirit:name>
      <spirit:displayName>B</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE._B" spirit:bitStringLength="7">&quot;1100011&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">simulate_1_jump_pc_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>jump_pc_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a22dbaf_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2af094_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378d178a_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380c0da6_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153b3256_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdcac2d_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c353745_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58826c71_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b0ccea_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d11b22_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4702e802_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ea7e0a_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d2f845_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2956e1c7_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddae393_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d121b7_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63aed725_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b28b13_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132b171_ARCHIVE_LOCATION">c:/fpgalab/final/ip_repo/jump_pc/jump_pc.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5d3a2745"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a17c2f93"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="30a14f79"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5c46bfec"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
