Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Feb 16 09:22:59 2024
| Host         : CO2041-08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file axi_ppm_v1_0_control_sets_placed.rpt
| Design       : axi_ppm_v1_0
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             227 |           87 |
| No           | No                    | Yes                    |             239 |           57 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              96 |           28 |
| Yes          | Yes                   | No                     |             136 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|                              Clock Signal                             |                             Enable Signal                            |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  axi_ppm_v1_0_S00_AXI_inst/my_ppm_generation/next_PPM_OUT_reg_i_2_n_6 |                                                                      |                                               |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG                                               |                                                                      |                                               |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/axi_arready0                               | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                1 |              4 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/axi_awready0                               | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                1 |              4 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_6                       | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_6                       | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_6                        | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_6                        | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_6                       | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_6                       | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_6                       | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_6                       | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/p_1_in[15]                                 | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/p_1_in[31]                                 | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/p_1_in[7]                                  | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/p_1_in[23]                                 | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                1 |              8 |         8.00 |
|  n_3_11_BUFG                                                          |                                                                      |                                               |               12 |             32 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/my_ppm_generation/count_frame_en           | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                8 |             32 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/slv_reg_rden                               | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |               23 |             32 |         1.39 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/my_ppm_generation/countChVal[31]_i_1_n_6   | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |               12 |             32 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                                               | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/ppm_capture_count[0]_i_1_n_6 | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |                8 |             32 |         4.00 |
|  n_1_14_BUFG                                                          |                                                                      |                                               |               16 |             32 |         2.00 |
|  n_2_12_BUFG                                                          |                                                                      |                                               |               10 |             32 |         3.20 |
|  n_5_10_BUFG                                                          |                                                                      |                                               |               13 |             32 |         2.46 |
|  n_4_9_BUFG                                                           |                                                                      |                                               |               12 |             32 |         2.67 |
|  n_0_13_BUFG                                                          |                                                                      |                                               |               22 |             64 |         2.91 |
|  s00_axi_aclk_IBUF_BUFG                                               |                                                                      | axi_ppm_v1_0_S00_AXI_inst/my_ppm_detect/SR[0] |               59 |            244 |         4.14 |
+-----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


