
LongPressTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034b4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08003648  08003648  00013648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080036e8  080036e8  000136e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080036f0  080036f0  000136f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080036f4  080036f4  000136f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  080036f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000128  20000010  08003708  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000138  08003708  00020138  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000fc63  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001d1e  00000000  00000000  0002fca3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000de8  00000000  00000000  000319c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d00  00000000  00000000  000327b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005ed9  00000000  00000000  000334b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000049f7  00000000  00000000  00039389  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003dd80  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003a2c  00000000  00000000  0003ddfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000010 	.word	0x20000010
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003630 	.word	0x08003630

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000014 	.word	0x20000014
 80001d0:	08003630 	.word	0x08003630

080001d4 <strlen>:
 80001d4:	4603      	mov	r3, r0
 80001d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001da:	2a00      	cmp	r2, #0
 80001dc:	d1fb      	bne.n	80001d6 <strlen+0x2>
 80001de:	1a18      	subs	r0, r3, r0
 80001e0:	3801      	subs	r0, #1
 80001e2:	4770      	bx	lr

080001e4 <__aeabi_uldivmod>:
 80001e4:	b953      	cbnz	r3, 80001fc <__aeabi_uldivmod+0x18>
 80001e6:	b94a      	cbnz	r2, 80001fc <__aeabi_uldivmod+0x18>
 80001e8:	2900      	cmp	r1, #0
 80001ea:	bf08      	it	eq
 80001ec:	2800      	cmpeq	r0, #0
 80001ee:	bf1c      	itt	ne
 80001f0:	f04f 31ff 	movne.w	r1, #4294967295
 80001f4:	f04f 30ff 	movne.w	r0, #4294967295
 80001f8:	f000 b97a 	b.w	80004f0 <__aeabi_idiv0>
 80001fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000200:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000204:	f000 f806 	bl	8000214 <__udivmoddi4>
 8000208:	f8dd e004 	ldr.w	lr, [sp, #4]
 800020c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000210:	b004      	add	sp, #16
 8000212:	4770      	bx	lr

08000214 <__udivmoddi4>:
 8000214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000218:	468c      	mov	ip, r1
 800021a:	460d      	mov	r5, r1
 800021c:	4604      	mov	r4, r0
 800021e:	9e08      	ldr	r6, [sp, #32]
 8000220:	2b00      	cmp	r3, #0
 8000222:	d151      	bne.n	80002c8 <__udivmoddi4+0xb4>
 8000224:	428a      	cmp	r2, r1
 8000226:	4617      	mov	r7, r2
 8000228:	d96d      	bls.n	8000306 <__udivmoddi4+0xf2>
 800022a:	fab2 fe82 	clz	lr, r2
 800022e:	f1be 0f00 	cmp.w	lr, #0
 8000232:	d00b      	beq.n	800024c <__udivmoddi4+0x38>
 8000234:	f1ce 0c20 	rsb	ip, lr, #32
 8000238:	fa01 f50e 	lsl.w	r5, r1, lr
 800023c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000240:	fa02 f70e 	lsl.w	r7, r2, lr
 8000244:	ea4c 0c05 	orr.w	ip, ip, r5
 8000248:	fa00 f40e 	lsl.w	r4, r0, lr
 800024c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000250:	0c25      	lsrs	r5, r4, #16
 8000252:	fbbc f8fa 	udiv	r8, ip, sl
 8000256:	fa1f f987 	uxth.w	r9, r7
 800025a:	fb0a cc18 	mls	ip, sl, r8, ip
 800025e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000262:	fb08 f309 	mul.w	r3, r8, r9
 8000266:	42ab      	cmp	r3, r5
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x6c>
 800026a:	19ed      	adds	r5, r5, r7
 800026c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000270:	f080 8123 	bcs.w	80004ba <__udivmoddi4+0x2a6>
 8000274:	42ab      	cmp	r3, r5
 8000276:	f240 8120 	bls.w	80004ba <__udivmoddi4+0x2a6>
 800027a:	f1a8 0802 	sub.w	r8, r8, #2
 800027e:	443d      	add	r5, r7
 8000280:	1aed      	subs	r5, r5, r3
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb5 f0fa 	udiv	r0, r5, sl
 8000288:	fb0a 5510 	mls	r5, sl, r0, r5
 800028c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000290:	fb00 f909 	mul.w	r9, r0, r9
 8000294:	45a1      	cmp	r9, r4
 8000296:	d909      	bls.n	80002ac <__udivmoddi4+0x98>
 8000298:	19e4      	adds	r4, r4, r7
 800029a:	f100 33ff 	add.w	r3, r0, #4294967295
 800029e:	f080 810a 	bcs.w	80004b6 <__udivmoddi4+0x2a2>
 80002a2:	45a1      	cmp	r9, r4
 80002a4:	f240 8107 	bls.w	80004b6 <__udivmoddi4+0x2a2>
 80002a8:	3802      	subs	r0, #2
 80002aa:	443c      	add	r4, r7
 80002ac:	eba4 0409 	sub.w	r4, r4, r9
 80002b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002b4:	2100      	movs	r1, #0
 80002b6:	2e00      	cmp	r6, #0
 80002b8:	d061      	beq.n	800037e <__udivmoddi4+0x16a>
 80002ba:	fa24 f40e 	lsr.w	r4, r4, lr
 80002be:	2300      	movs	r3, #0
 80002c0:	6034      	str	r4, [r6, #0]
 80002c2:	6073      	str	r3, [r6, #4]
 80002c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xc8>
 80002cc:	2e00      	cmp	r6, #0
 80002ce:	d054      	beq.n	800037a <__udivmoddi4+0x166>
 80002d0:	2100      	movs	r1, #0
 80002d2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002d6:	4608      	mov	r0, r1
 80002d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002dc:	fab3 f183 	clz	r1, r3
 80002e0:	2900      	cmp	r1, #0
 80002e2:	f040 808e 	bne.w	8000402 <__udivmoddi4+0x1ee>
 80002e6:	42ab      	cmp	r3, r5
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xdc>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80fa 	bhi.w	80004e4 <__udivmoddi4+0x2d0>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb65 0503 	sbc.w	r5, r5, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	46ac      	mov	ip, r5
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d03f      	beq.n	800037e <__udivmoddi4+0x16a>
 80002fe:	e886 1010 	stmia.w	r6, {r4, ip}
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	b912      	cbnz	r2, 800030e <__udivmoddi4+0xfa>
 8000308:	2701      	movs	r7, #1
 800030a:	fbb7 f7f2 	udiv	r7, r7, r2
 800030e:	fab7 fe87 	clz	lr, r7
 8000312:	f1be 0f00 	cmp.w	lr, #0
 8000316:	d134      	bne.n	8000382 <__udivmoddi4+0x16e>
 8000318:	1beb      	subs	r3, r5, r7
 800031a:	0c3a      	lsrs	r2, r7, #16
 800031c:	fa1f fc87 	uxth.w	ip, r7
 8000320:	2101      	movs	r1, #1
 8000322:	fbb3 f8f2 	udiv	r8, r3, r2
 8000326:	0c25      	lsrs	r5, r4, #16
 8000328:	fb02 3318 	mls	r3, r2, r8, r3
 800032c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000330:	fb0c f308 	mul.w	r3, ip, r8
 8000334:	42ab      	cmp	r3, r5
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x134>
 8000338:	19ed      	adds	r5, r5, r7
 800033a:	f108 30ff 	add.w	r0, r8, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x132>
 8000340:	42ab      	cmp	r3, r5
 8000342:	f200 80d1 	bhi.w	80004e8 <__udivmoddi4+0x2d4>
 8000346:	4680      	mov	r8, r0
 8000348:	1aed      	subs	r5, r5, r3
 800034a:	b2a3      	uxth	r3, r4
 800034c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000350:	fb02 5510 	mls	r5, r2, r0, r5
 8000354:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000358:	fb0c fc00 	mul.w	ip, ip, r0
 800035c:	45a4      	cmp	ip, r4
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x15c>
 8000360:	19e4      	adds	r4, r4, r7
 8000362:	f100 33ff 	add.w	r3, r0, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x15a>
 8000368:	45a4      	cmp	ip, r4
 800036a:	f200 80b8 	bhi.w	80004de <__udivmoddi4+0x2ca>
 800036e:	4618      	mov	r0, r3
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000378:	e79d      	b.n	80002b6 <__udivmoddi4+0xa2>
 800037a:	4631      	mov	r1, r6
 800037c:	4630      	mov	r0, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	f1ce 0420 	rsb	r4, lr, #32
 8000386:	fa05 f30e 	lsl.w	r3, r5, lr
 800038a:	fa07 f70e 	lsl.w	r7, r7, lr
 800038e:	fa20 f804 	lsr.w	r8, r0, r4
 8000392:	0c3a      	lsrs	r2, r7, #16
 8000394:	fa25 f404 	lsr.w	r4, r5, r4
 8000398:	ea48 0803 	orr.w	r8, r8, r3
 800039c:	fbb4 f1f2 	udiv	r1, r4, r2
 80003a0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003a4:	fb02 4411 	mls	r4, r2, r1, r4
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003b0:	fb01 f30c 	mul.w	r3, r1, ip
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003ba:	d909      	bls.n	80003d0 <__udivmoddi4+0x1bc>
 80003bc:	19ed      	adds	r5, r5, r7
 80003be:	f101 30ff 	add.w	r0, r1, #4294967295
 80003c2:	f080 808a 	bcs.w	80004da <__udivmoddi4+0x2c6>
 80003c6:	42ab      	cmp	r3, r5
 80003c8:	f240 8087 	bls.w	80004da <__udivmoddi4+0x2c6>
 80003cc:	3902      	subs	r1, #2
 80003ce:	443d      	add	r5, r7
 80003d0:	1aeb      	subs	r3, r5, r3
 80003d2:	fa1f f588 	uxth.w	r5, r8
 80003d6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003da:	fb02 3310 	mls	r3, r2, r0, r3
 80003de:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003e2:	fb00 f30c 	mul.w	r3, r0, ip
 80003e6:	42ab      	cmp	r3, r5
 80003e8:	d907      	bls.n	80003fa <__udivmoddi4+0x1e6>
 80003ea:	19ed      	adds	r5, r5, r7
 80003ec:	f100 38ff 	add.w	r8, r0, #4294967295
 80003f0:	d26f      	bcs.n	80004d2 <__udivmoddi4+0x2be>
 80003f2:	42ab      	cmp	r3, r5
 80003f4:	d96d      	bls.n	80004d2 <__udivmoddi4+0x2be>
 80003f6:	3802      	subs	r0, #2
 80003f8:	443d      	add	r5, r7
 80003fa:	1aeb      	subs	r3, r5, r3
 80003fc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000400:	e78f      	b.n	8000322 <__udivmoddi4+0x10e>
 8000402:	f1c1 0720 	rsb	r7, r1, #32
 8000406:	fa22 f807 	lsr.w	r8, r2, r7
 800040a:	408b      	lsls	r3, r1
 800040c:	fa05 f401 	lsl.w	r4, r5, r1
 8000410:	ea48 0303 	orr.w	r3, r8, r3
 8000414:	fa20 fe07 	lsr.w	lr, r0, r7
 8000418:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800041c:	40fd      	lsrs	r5, r7
 800041e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000422:	fbb5 f9fc 	udiv	r9, r5, ip
 8000426:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800042a:	fb0c 5519 	mls	r5, ip, r9, r5
 800042e:	fa1f f883 	uxth.w	r8, r3
 8000432:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000436:	fb09 f408 	mul.w	r4, r9, r8
 800043a:	42ac      	cmp	r4, r5
 800043c:	fa02 f201 	lsl.w	r2, r2, r1
 8000440:	fa00 fa01 	lsl.w	sl, r0, r1
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x244>
 8000446:	18ed      	adds	r5, r5, r3
 8000448:	f109 30ff 	add.w	r0, r9, #4294967295
 800044c:	d243      	bcs.n	80004d6 <__udivmoddi4+0x2c2>
 800044e:	42ac      	cmp	r4, r5
 8000450:	d941      	bls.n	80004d6 <__udivmoddi4+0x2c2>
 8000452:	f1a9 0902 	sub.w	r9, r9, #2
 8000456:	441d      	add	r5, r3
 8000458:	1b2d      	subs	r5, r5, r4
 800045a:	fa1f fe8e 	uxth.w	lr, lr
 800045e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000462:	fb0c 5510 	mls	r5, ip, r0, r5
 8000466:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800046a:	fb00 f808 	mul.w	r8, r0, r8
 800046e:	45a0      	cmp	r8, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x26e>
 8000472:	18e4      	adds	r4, r4, r3
 8000474:	f100 35ff 	add.w	r5, r0, #4294967295
 8000478:	d229      	bcs.n	80004ce <__udivmoddi4+0x2ba>
 800047a:	45a0      	cmp	r8, r4
 800047c:	d927      	bls.n	80004ce <__udivmoddi4+0x2ba>
 800047e:	3802      	subs	r0, #2
 8000480:	441c      	add	r4, r3
 8000482:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000486:	eba4 0408 	sub.w	r4, r4, r8
 800048a:	fba0 8902 	umull	r8, r9, r0, r2
 800048e:	454c      	cmp	r4, r9
 8000490:	46c6      	mov	lr, r8
 8000492:	464d      	mov	r5, r9
 8000494:	d315      	bcc.n	80004c2 <__udivmoddi4+0x2ae>
 8000496:	d012      	beq.n	80004be <__udivmoddi4+0x2aa>
 8000498:	b156      	cbz	r6, 80004b0 <__udivmoddi4+0x29c>
 800049a:	ebba 030e 	subs.w	r3, sl, lr
 800049e:	eb64 0405 	sbc.w	r4, r4, r5
 80004a2:	fa04 f707 	lsl.w	r7, r4, r7
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431f      	orrs	r7, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	6037      	str	r7, [r6, #0]
 80004ae:	6074      	str	r4, [r6, #4]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b6:	4618      	mov	r0, r3
 80004b8:	e6f8      	b.n	80002ac <__udivmoddi4+0x98>
 80004ba:	4690      	mov	r8, r2
 80004bc:	e6e0      	b.n	8000280 <__udivmoddi4+0x6c>
 80004be:	45c2      	cmp	sl, r8
 80004c0:	d2ea      	bcs.n	8000498 <__udivmoddi4+0x284>
 80004c2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ca:	3801      	subs	r0, #1
 80004cc:	e7e4      	b.n	8000498 <__udivmoddi4+0x284>
 80004ce:	4628      	mov	r0, r5
 80004d0:	e7d7      	b.n	8000482 <__udivmoddi4+0x26e>
 80004d2:	4640      	mov	r0, r8
 80004d4:	e791      	b.n	80003fa <__udivmoddi4+0x1e6>
 80004d6:	4681      	mov	r9, r0
 80004d8:	e7be      	b.n	8000458 <__udivmoddi4+0x244>
 80004da:	4601      	mov	r1, r0
 80004dc:	e778      	b.n	80003d0 <__udivmoddi4+0x1bc>
 80004de:	3802      	subs	r0, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	e745      	b.n	8000370 <__udivmoddi4+0x15c>
 80004e4:	4608      	mov	r0, r1
 80004e6:	e708      	b.n	80002fa <__udivmoddi4+0xe6>
 80004e8:	f1a8 0802 	sub.w	r8, r8, #2
 80004ec:	443d      	add	r5, r7
 80004ee:	e72b      	b.n	8000348 <__udivmoddi4+0x134>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004fa:	2300      	movs	r3, #0
 80004fc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004fe:	4a0c      	ldr	r2, [pc, #48]	; (8000530 <HAL_Init+0x3c>)
 8000500:	4b0b      	ldr	r3, [pc, #44]	; (8000530 <HAL_Init+0x3c>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000508:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800050a:	2003      	movs	r0, #3
 800050c:	f000 f938 	bl	8000780 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000510:	2000      	movs	r0, #0
 8000512:	f000 f80f 	bl	8000534 <HAL_InitTick>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d002      	beq.n	8000522 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800051c:	2301      	movs	r3, #1
 800051e:	71fb      	strb	r3, [r7, #7]
 8000520:	e001      	b.n	8000526 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000522:	f002 ff2b 	bl	800337c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000526:	79fb      	ldrb	r3, [r7, #7]
}
 8000528:	4618      	mov	r0, r3
 800052a:	3708      	adds	r7, #8
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	40022000 	.word	0x40022000

08000534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b084      	sub	sp, #16
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800053c:	2300      	movs	r3, #0
 800053e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000540:	4b16      	ldr	r3, [pc, #88]	; (800059c <HAL_InitTick+0x68>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d022      	beq.n	800058e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000548:	4b15      	ldr	r3, [pc, #84]	; (80005a0 <HAL_InitTick+0x6c>)
 800054a:	681a      	ldr	r2, [r3, #0]
 800054c:	4b13      	ldr	r3, [pc, #76]	; (800059c <HAL_InitTick+0x68>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000554:	fbb1 f3f3 	udiv	r3, r1, r3
 8000558:	fbb2 f3f3 	udiv	r3, r2, r3
 800055c:	4618      	mov	r0, r3
 800055e:	f000 f944 	bl	80007ea <HAL_SYSTICK_Config>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d10f      	bne.n	8000588 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	2b0f      	cmp	r3, #15
 800056c:	d809      	bhi.n	8000582 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800056e:	2200      	movs	r2, #0
 8000570:	6879      	ldr	r1, [r7, #4]
 8000572:	f04f 30ff 	mov.w	r0, #4294967295
 8000576:	f000 f90e 	bl	8000796 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800057a:	4a0a      	ldr	r2, [pc, #40]	; (80005a4 <HAL_InitTick+0x70>)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	6013      	str	r3, [r2, #0]
 8000580:	e007      	b.n	8000592 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000582:	2301      	movs	r3, #1
 8000584:	73fb      	strb	r3, [r7, #15]
 8000586:	e004      	b.n	8000592 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000588:	2301      	movs	r3, #1
 800058a:	73fb      	strb	r3, [r7, #15]
 800058c:	e001      	b.n	8000592 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000592:	7bfb      	ldrb	r3, [r7, #15]
}
 8000594:	4618      	mov	r0, r3
 8000596:	3710      	adds	r7, #16
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20000004 	.word	0x20000004
 80005a0:	2000000c 	.word	0x2000000c
 80005a4:	20000000 	.word	0x20000000

080005a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005ac:	4b05      	ldr	r3, [pc, #20]	; (80005c4 <HAL_IncTick+0x1c>)
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	4b05      	ldr	r3, [pc, #20]	; (80005c8 <HAL_IncTick+0x20>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4413      	add	r3, r2
 80005b6:	4a03      	ldr	r2, [pc, #12]	; (80005c4 <HAL_IncTick+0x1c>)
 80005b8:	6013      	str	r3, [r2, #0]
}
 80005ba:	bf00      	nop
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	20000038 	.word	0x20000038
 80005c8:	20000004 	.word	0x20000004

080005cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  return uwTick;
 80005d0:	4b03      	ldr	r3, [pc, #12]	; (80005e0 <HAL_GetTick+0x14>)
 80005d2:	681b      	ldr	r3, [r3, #0]
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	20000038 	.word	0x20000038

080005e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	f003 0307 	and.w	r3, r3, #7
 80005f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f4:	4b0c      	ldr	r3, [pc, #48]	; (8000628 <__NVIC_SetPriorityGrouping+0x44>)
 80005f6:	68db      	ldr	r3, [r3, #12]
 80005f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005fa:	68ba      	ldr	r2, [r7, #8]
 80005fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000600:	4013      	ands	r3, r2
 8000602:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800060c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000610:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000614:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000616:	4a04      	ldr	r2, [pc, #16]	; (8000628 <__NVIC_SetPriorityGrouping+0x44>)
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	60d3      	str	r3, [r2, #12]
}
 800061c:	bf00      	nop
 800061e:	3714      	adds	r7, #20
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000630:	4b04      	ldr	r3, [pc, #16]	; (8000644 <__NVIC_GetPriorityGrouping+0x18>)
 8000632:	68db      	ldr	r3, [r3, #12]
 8000634:	0a1b      	lsrs	r3, r3, #8
 8000636:	f003 0307 	and.w	r3, r3, #7
}
 800063a:	4618      	mov	r0, r3
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr
 8000644:	e000ed00 	.word	0xe000ed00

08000648 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000656:	2b00      	cmp	r3, #0
 8000658:	db0b      	blt.n	8000672 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800065a:	4909      	ldr	r1, [pc, #36]	; (8000680 <__NVIC_EnableIRQ+0x38>)
 800065c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000660:	095b      	lsrs	r3, r3, #5
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	f002 021f 	and.w	r2, r2, #31
 8000668:	2001      	movs	r0, #1
 800066a:	fa00 f202 	lsl.w	r2, r0, r2
 800066e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000672:	bf00      	nop
 8000674:	370c      	adds	r7, #12
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	e000e100 	.word	0xe000e100

08000684 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	6039      	str	r1, [r7, #0]
 800068e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000694:	2b00      	cmp	r3, #0
 8000696:	db0a      	blt.n	80006ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000698:	490d      	ldr	r1, [pc, #52]	; (80006d0 <__NVIC_SetPriority+0x4c>)
 800069a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069e:	683a      	ldr	r2, [r7, #0]
 80006a0:	b2d2      	uxtb	r2, r2
 80006a2:	0112      	lsls	r2, r2, #4
 80006a4:	b2d2      	uxtb	r2, r2
 80006a6:	440b      	add	r3, r1
 80006a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006ac:	e00a      	b.n	80006c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ae:	4909      	ldr	r1, [pc, #36]	; (80006d4 <__NVIC_SetPriority+0x50>)
 80006b0:	79fb      	ldrb	r3, [r7, #7]
 80006b2:	f003 030f 	and.w	r3, r3, #15
 80006b6:	3b04      	subs	r3, #4
 80006b8:	683a      	ldr	r2, [r7, #0]
 80006ba:	b2d2      	uxtb	r2, r2
 80006bc:	0112      	lsls	r2, r2, #4
 80006be:	b2d2      	uxtb	r2, r2
 80006c0:	440b      	add	r3, r1
 80006c2:	761a      	strb	r2, [r3, #24]
}
 80006c4:	bf00      	nop
 80006c6:	370c      	adds	r7, #12
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr
 80006d0:	e000e100 	.word	0xe000e100
 80006d4:	e000ed00 	.word	0xe000ed00

080006d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d8:	b480      	push	{r7}
 80006da:	b089      	sub	sp, #36	; 0x24
 80006dc:	af00      	add	r7, sp, #0
 80006de:	60f8      	str	r0, [r7, #12]
 80006e0:	60b9      	str	r1, [r7, #8]
 80006e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	f003 0307 	and.w	r3, r3, #7
 80006ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006ec:	69fb      	ldr	r3, [r7, #28]
 80006ee:	f1c3 0307 	rsb	r3, r3, #7
 80006f2:	2b04      	cmp	r3, #4
 80006f4:	bf28      	it	cs
 80006f6:	2304      	movcs	r3, #4
 80006f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	3304      	adds	r3, #4
 80006fe:	2b06      	cmp	r3, #6
 8000700:	d902      	bls.n	8000708 <NVIC_EncodePriority+0x30>
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	3b03      	subs	r3, #3
 8000706:	e000      	b.n	800070a <NVIC_EncodePriority+0x32>
 8000708:	2300      	movs	r3, #0
 800070a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800070c:	2201      	movs	r2, #1
 800070e:	69bb      	ldr	r3, [r7, #24]
 8000710:	fa02 f303 	lsl.w	r3, r2, r3
 8000714:	1e5a      	subs	r2, r3, #1
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	401a      	ands	r2, r3
 800071a:	697b      	ldr	r3, [r7, #20]
 800071c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800071e:	2101      	movs	r1, #1
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	fa01 f303 	lsl.w	r3, r1, r3
 8000726:	1e59      	subs	r1, r3, #1
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800072c:	4313      	orrs	r3, r2
         );
}
 800072e:	4618      	mov	r0, r3
 8000730:	3724      	adds	r7, #36	; 0x24
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
	...

0800073c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3b01      	subs	r3, #1
 8000748:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800074c:	d301      	bcc.n	8000752 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800074e:	2301      	movs	r3, #1
 8000750:	e00f      	b.n	8000772 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000752:	4a0a      	ldr	r2, [pc, #40]	; (800077c <SysTick_Config+0x40>)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800075a:	210f      	movs	r1, #15
 800075c:	f04f 30ff 	mov.w	r0, #4294967295
 8000760:	f7ff ff90 	bl	8000684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000764:	4b05      	ldr	r3, [pc, #20]	; (800077c <SysTick_Config+0x40>)
 8000766:	2200      	movs	r2, #0
 8000768:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800076a:	4b04      	ldr	r3, [pc, #16]	; (800077c <SysTick_Config+0x40>)
 800076c:	2207      	movs	r2, #7
 800076e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000770:	2300      	movs	r3, #0
}
 8000772:	4618      	mov	r0, r3
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	e000e010 	.word	0xe000e010

08000780 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f7ff ff2b 	bl	80005e4 <__NVIC_SetPriorityGrouping>
}
 800078e:	bf00      	nop
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}

08000796 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000796:	b580      	push	{r7, lr}
 8000798:	b086      	sub	sp, #24
 800079a:	af00      	add	r7, sp, #0
 800079c:	4603      	mov	r3, r0
 800079e:	60b9      	str	r1, [r7, #8]
 80007a0:	607a      	str	r2, [r7, #4]
 80007a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007a8:	f7ff ff40 	bl	800062c <__NVIC_GetPriorityGrouping>
 80007ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007ae:	687a      	ldr	r2, [r7, #4]
 80007b0:	68b9      	ldr	r1, [r7, #8]
 80007b2:	6978      	ldr	r0, [r7, #20]
 80007b4:	f7ff ff90 	bl	80006d8 <NVIC_EncodePriority>
 80007b8:	4602      	mov	r2, r0
 80007ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007be:	4611      	mov	r1, r2
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ff5f 	bl	8000684 <__NVIC_SetPriority>
}
 80007c6:	bf00      	nop
 80007c8:	3718      	adds	r7, #24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	4603      	mov	r3, r0
 80007d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff ff33 	bl	8000648 <__NVIC_EnableIRQ>
}
 80007e2:	bf00      	nop
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}

080007ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007ea:	b580      	push	{r7, lr}
 80007ec:	b082      	sub	sp, #8
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007f2:	6878      	ldr	r0, [r7, #4]
 80007f4:	f7ff ffa2 	bl	800073c <SysTick_Config>
 80007f8:	4603      	mov	r3, r0
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
	...

08000804 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000804:	b480      	push	{r7}
 8000806:	b087      	sub	sp, #28
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800080e:	2300      	movs	r3, #0
 8000810:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000812:	e154      	b.n	8000abe <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	681a      	ldr	r2, [r3, #0]
 8000818:	2101      	movs	r1, #1
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	fa01 f303 	lsl.w	r3, r1, r3
 8000820:	4013      	ands	r3, r2
 8000822:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	2b00      	cmp	r3, #0
 8000828:	f000 8146 	beq.w	8000ab8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	2b02      	cmp	r3, #2
 8000832:	d003      	beq.n	800083c <HAL_GPIO_Init+0x38>
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	2b12      	cmp	r3, #18
 800083a:	d123      	bne.n	8000884 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	08da      	lsrs	r2, r3, #3
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	3208      	adds	r2, #8
 8000844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000848:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800084a:	697b      	ldr	r3, [r7, #20]
 800084c:	f003 0307 	and.w	r3, r3, #7
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	220f      	movs	r2, #15
 8000854:	fa02 f303 	lsl.w	r3, r2, r3
 8000858:	43db      	mvns	r3, r3
 800085a:	693a      	ldr	r2, [r7, #16]
 800085c:	4013      	ands	r3, r2
 800085e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	691a      	ldr	r2, [r3, #16]
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	f003 0307 	and.w	r3, r3, #7
 800086a:	009b      	lsls	r3, r3, #2
 800086c:	fa02 f303 	lsl.w	r3, r2, r3
 8000870:	693a      	ldr	r2, [r7, #16]
 8000872:	4313      	orrs	r3, r2
 8000874:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	08da      	lsrs	r2, r3, #3
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	3208      	adds	r2, #8
 800087e:	6939      	ldr	r1, [r7, #16]
 8000880:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	2203      	movs	r2, #3
 8000890:	fa02 f303 	lsl.w	r3, r2, r3
 8000894:	43db      	mvns	r3, r3
 8000896:	693a      	ldr	r2, [r7, #16]
 8000898:	4013      	ands	r3, r2
 800089a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	f003 0203 	and.w	r2, r3, #3
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	693a      	ldr	r2, [r7, #16]
 80008ae:	4313      	orrs	r3, r2
 80008b0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	693a      	ldr	r2, [r7, #16]
 80008b6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d00b      	beq.n	80008d8 <HAL_GPIO_Init+0xd4>
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	2b02      	cmp	r3, #2
 80008c6:	d007      	beq.n	80008d8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008cc:	2b11      	cmp	r3, #17
 80008ce:	d003      	beq.n	80008d8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	685b      	ldr	r3, [r3, #4]
 80008d4:	2b12      	cmp	r3, #18
 80008d6:	d130      	bne.n	800093a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	689b      	ldr	r3, [r3, #8]
 80008dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	005b      	lsls	r3, r3, #1
 80008e2:	2203      	movs	r2, #3
 80008e4:	fa02 f303 	lsl.w	r3, r2, r3
 80008e8:	43db      	mvns	r3, r3
 80008ea:	693a      	ldr	r2, [r7, #16]
 80008ec:	4013      	ands	r3, r2
 80008ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	68da      	ldr	r2, [r3, #12]
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	005b      	lsls	r3, r3, #1
 80008f8:	fa02 f303 	lsl.w	r3, r2, r3
 80008fc:	693a      	ldr	r2, [r7, #16]
 80008fe:	4313      	orrs	r3, r2
 8000900:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	693a      	ldr	r2, [r7, #16]
 8000906:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800090e:	2201      	movs	r2, #1
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	fa02 f303 	lsl.w	r3, r2, r3
 8000916:	43db      	mvns	r3, r3
 8000918:	693a      	ldr	r2, [r7, #16]
 800091a:	4013      	ands	r3, r2
 800091c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	091b      	lsrs	r3, r3, #4
 8000924:	f003 0201 	and.w	r2, r3, #1
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	693a      	ldr	r2, [r7, #16]
 8000930:	4313      	orrs	r3, r2
 8000932:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	68db      	ldr	r3, [r3, #12]
 800093e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	2203      	movs	r2, #3
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	43db      	mvns	r3, r3
 800094c:	693a      	ldr	r2, [r7, #16]
 800094e:	4013      	ands	r3, r2
 8000950:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	689a      	ldr	r2, [r3, #8]
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	4313      	orrs	r3, r2
 8000962:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000972:	2b00      	cmp	r3, #0
 8000974:	f000 80a0 	beq.w	8000ab8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000978:	4a58      	ldr	r2, [pc, #352]	; (8000adc <HAL_GPIO_Init+0x2d8>)
 800097a:	4b58      	ldr	r3, [pc, #352]	; (8000adc <HAL_GPIO_Init+0x2d8>)
 800097c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800097e:	f043 0301 	orr.w	r3, r3, #1
 8000982:	6613      	str	r3, [r2, #96]	; 0x60
 8000984:	4b55      	ldr	r3, [pc, #340]	; (8000adc <HAL_GPIO_Init+0x2d8>)
 8000986:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000988:	f003 0301 	and.w	r3, r3, #1
 800098c:	60bb      	str	r3, [r7, #8]
 800098e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000990:	4a53      	ldr	r2, [pc, #332]	; (8000ae0 <HAL_GPIO_Init+0x2dc>)
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	089b      	lsrs	r3, r3, #2
 8000996:	3302      	adds	r3, #2
 8000998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800099c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	f003 0303 	and.w	r3, r3, #3
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	220f      	movs	r2, #15
 80009a8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ac:	43db      	mvns	r3, r3
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	4013      	ands	r3, r2
 80009b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009ba:	d019      	beq.n	80009f0 <HAL_GPIO_Init+0x1ec>
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	4a49      	ldr	r2, [pc, #292]	; (8000ae4 <HAL_GPIO_Init+0x2e0>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d013      	beq.n	80009ec <HAL_GPIO_Init+0x1e8>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a48      	ldr	r2, [pc, #288]	; (8000ae8 <HAL_GPIO_Init+0x2e4>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d00d      	beq.n	80009e8 <HAL_GPIO_Init+0x1e4>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4a47      	ldr	r2, [pc, #284]	; (8000aec <HAL_GPIO_Init+0x2e8>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d007      	beq.n	80009e4 <HAL_GPIO_Init+0x1e0>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	4a46      	ldr	r2, [pc, #280]	; (8000af0 <HAL_GPIO_Init+0x2ec>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d101      	bne.n	80009e0 <HAL_GPIO_Init+0x1dc>
 80009dc:	2304      	movs	r3, #4
 80009de:	e008      	b.n	80009f2 <HAL_GPIO_Init+0x1ee>
 80009e0:	2307      	movs	r3, #7
 80009e2:	e006      	b.n	80009f2 <HAL_GPIO_Init+0x1ee>
 80009e4:	2303      	movs	r3, #3
 80009e6:	e004      	b.n	80009f2 <HAL_GPIO_Init+0x1ee>
 80009e8:	2302      	movs	r3, #2
 80009ea:	e002      	b.n	80009f2 <HAL_GPIO_Init+0x1ee>
 80009ec:	2301      	movs	r3, #1
 80009ee:	e000      	b.n	80009f2 <HAL_GPIO_Init+0x1ee>
 80009f0:	2300      	movs	r3, #0
 80009f2:	697a      	ldr	r2, [r7, #20]
 80009f4:	f002 0203 	and.w	r2, r2, #3
 80009f8:	0092      	lsls	r2, r2, #2
 80009fa:	4093      	lsls	r3, r2
 80009fc:	693a      	ldr	r2, [r7, #16]
 80009fe:	4313      	orrs	r3, r2
 8000a00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a02:	4937      	ldr	r1, [pc, #220]	; (8000ae0 <HAL_GPIO_Init+0x2dc>)
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	089b      	lsrs	r3, r3, #2
 8000a08:	3302      	adds	r3, #2
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000a10:	4b38      	ldr	r3, [pc, #224]	; (8000af4 <HAL_GPIO_Init+0x2f0>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	43db      	mvns	r3, r3
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d003      	beq.n	8000a34 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000a2c:	693a      	ldr	r2, [r7, #16]
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	4313      	orrs	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a34:	4a2f      	ldr	r2, [pc, #188]	; (8000af4 <HAL_GPIO_Init+0x2f0>)
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000a3a:	4b2e      	ldr	r3, [pc, #184]	; (8000af4 <HAL_GPIO_Init+0x2f0>)
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	43db      	mvns	r3, r3
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	4013      	ands	r3, r2
 8000a48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d003      	beq.n	8000a5e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a5e:	4a25      	ldr	r2, [pc, #148]	; (8000af4 <HAL_GPIO_Init+0x2f0>)
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a64:	4b23      	ldr	r3, [pc, #140]	; (8000af4 <HAL_GPIO_Init+0x2f0>)
 8000a66:	689b      	ldr	r3, [r3, #8]
 8000a68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	43db      	mvns	r3, r3
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4013      	ands	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d003      	beq.n	8000a88 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000a80:	693a      	ldr	r2, [r7, #16]
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a88:	4a1a      	ldr	r2, [pc, #104]	; (8000af4 <HAL_GPIO_Init+0x2f0>)
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000a8e:	4b19      	ldr	r3, [pc, #100]	; (8000af4 <HAL_GPIO_Init+0x2f0>)
 8000a90:	68db      	ldr	r3, [r3, #12]
 8000a92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	43db      	mvns	r3, r3
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d003      	beq.n	8000ab2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ab2:	4a10      	ldr	r2, [pc, #64]	; (8000af4 <HAL_GPIO_Init+0x2f0>)
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	3301      	adds	r3, #1
 8000abc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	f47f aea3 	bne.w	8000814 <HAL_GPIO_Init+0x10>
  }
}
 8000ace:	bf00      	nop
 8000ad0:	371c      	adds	r7, #28
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40021000 	.word	0x40021000
 8000ae0:	40010000 	.word	0x40010000
 8000ae4:	48000400 	.word	0x48000400
 8000ae8:	48000800 	.word	0x48000800
 8000aec:	48000c00 	.word	0x48000c00
 8000af0:	48001000 	.word	0x48001000
 8000af4:	40010400 	.word	0x40010400

08000af8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	460b      	mov	r3, r1
 8000b02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	691a      	ldr	r2, [r3, #16]
 8000b08:	887b      	ldrh	r3, [r7, #2]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d002      	beq.n	8000b16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000b10:	2301      	movs	r3, #1
 8000b12:	73fb      	strb	r3, [r7, #15]
 8000b14:	e001      	b.n	8000b1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000b16:	2300      	movs	r3, #0
 8000b18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	3714      	adds	r7, #20
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr

08000b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	460b      	mov	r3, r1
 8000b32:	807b      	strh	r3, [r7, #2]
 8000b34:	4613      	mov	r3, r2
 8000b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b38:	787b      	ldrb	r3, [r7, #1]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d003      	beq.n	8000b46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b3e:	887a      	ldrh	r2, [r7, #2]
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b44:	e002      	b.n	8000b4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b46:	887a      	ldrh	r2, [r7, #2]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b4c:	bf00      	nop
 8000b4e:	370c      	adds	r7, #12
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000b62:	4b08      	ldr	r3, [pc, #32]	; (8000b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b64:	695a      	ldr	r2, [r3, #20]
 8000b66:	88fb      	ldrh	r3, [r7, #6]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d006      	beq.n	8000b7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b6e:	4a05      	ldr	r2, [pc, #20]	; (8000b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b70:	88fb      	ldrh	r3, [r7, #6]
 8000b72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b74:	88fb      	ldrh	r3, [r7, #6]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f002 fbb2 	bl	80032e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40010400 	.word	0x40010400

08000b88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000b8c:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	40007000 	.word	0x40007000

08000ba4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bb2:	d130      	bne.n	8000c16 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bb4:	4b23      	ldr	r3, [pc, #140]	; (8000c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000bbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bc0:	d038      	beq.n	8000c34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bc2:	4a20      	ldr	r2, [pc, #128]	; (8000c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bc4:	4b1f      	ldr	r3, [pc, #124]	; (8000c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000bcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bd0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000bd2:	4b1d      	ldr	r3, [pc, #116]	; (8000c48 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2232      	movs	r2, #50	; 0x32
 8000bd8:	fb02 f303 	mul.w	r3, r2, r3
 8000bdc:	4a1b      	ldr	r2, [pc, #108]	; (8000c4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000bde:	fba2 2303 	umull	r2, r3, r2, r3
 8000be2:	0c9b      	lsrs	r3, r3, #18
 8000be4:	3301      	adds	r3, #1
 8000be6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000be8:	e002      	b.n	8000bf0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	3b01      	subs	r3, #1
 8000bee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bf0:	4b14      	ldr	r3, [pc, #80]	; (8000c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bf2:	695b      	ldr	r3, [r3, #20]
 8000bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000bfc:	d102      	bne.n	8000c04 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d1f2      	bne.n	8000bea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c04:	4b0f      	ldr	r3, [pc, #60]	; (8000c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c06:	695b      	ldr	r3, [r3, #20]
 8000c08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c10:	d110      	bne.n	8000c34 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000c12:	2303      	movs	r3, #3
 8000c14:	e00f      	b.n	8000c36 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c16:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c22:	d007      	beq.n	8000c34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c24:	4a07      	ldr	r2, [pc, #28]	; (8000c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c26:	4b07      	ldr	r3, [pc, #28]	; (8000c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000c2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c32:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3714      	adds	r7, #20
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	40007000 	.word	0x40007000
 8000c48:	2000000c 	.word	0x2000000c
 8000c4c:	431bde83 	.word	0x431bde83

08000c50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d101      	bne.n	8000c62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e3db      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c62:	4ba4      	ldr	r3, [pc, #656]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000c64:	689b      	ldr	r3, [r3, #8]
 8000c66:	f003 030c 	and.w	r3, r3, #12
 8000c6a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c6c:	4ba1      	ldr	r3, [pc, #644]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	f003 0303 	and.w	r3, r3, #3
 8000c74:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f003 0310 	and.w	r3, r3, #16
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	f000 80e1 	beq.w	8000e46 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d007      	beq.n	8000c9a <HAL_RCC_OscConfig+0x4a>
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	2b0c      	cmp	r3, #12
 8000c8e:	f040 8088 	bne.w	8000da2 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	f040 8084 	bne.w	8000da2 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c9a:	4b96      	ldr	r3, [pc, #600]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f003 0302 	and.w	r3, r3, #2
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d005      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x62>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d101      	bne.n	8000cb2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e3b3      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6a1a      	ldr	r2, [r3, #32]
 8000cb6:	4b8f      	ldr	r3, [pc, #572]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f003 0308 	and.w	r3, r3, #8
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d004      	beq.n	8000ccc <HAL_RCC_OscConfig+0x7c>
 8000cc2:	4b8c      	ldr	r3, [pc, #560]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cca:	e005      	b.n	8000cd8 <HAL_RCC_OscConfig+0x88>
 8000ccc:	4b89      	ldr	r3, [pc, #548]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000cd2:	091b      	lsrs	r3, r3, #4
 8000cd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d923      	bls.n	8000d24 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6a1b      	ldr	r3, [r3, #32]
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f000 fd47 	bl	8001774 <RCC_SetFlashLatencyFromMSIRange>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000cec:	2301      	movs	r3, #1
 8000cee:	e394      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000cf0:	4a80      	ldr	r2, [pc, #512]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000cf2:	4b80      	ldr	r3, [pc, #512]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f043 0308 	orr.w	r3, r3, #8
 8000cfa:	6013      	str	r3, [r2, #0]
 8000cfc:	497d      	ldr	r1, [pc, #500]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000cfe:	4b7d      	ldr	r3, [pc, #500]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6a1b      	ldr	r3, [r3, #32]
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d0e:	4979      	ldr	r1, [pc, #484]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000d10:	4b78      	ldr	r3, [pc, #480]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	69db      	ldr	r3, [r3, #28]
 8000d1c:	021b      	lsls	r3, r3, #8
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	604b      	str	r3, [r1, #4]
 8000d22:	e022      	b.n	8000d6a <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d24:	4a73      	ldr	r2, [pc, #460]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000d26:	4b73      	ldr	r3, [pc, #460]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f043 0308 	orr.w	r3, r3, #8
 8000d2e:	6013      	str	r3, [r2, #0]
 8000d30:	4970      	ldr	r1, [pc, #448]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000d32:	4b70      	ldr	r3, [pc, #448]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6a1b      	ldr	r3, [r3, #32]
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d42:	496c      	ldr	r1, [pc, #432]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000d44:	4b6b      	ldr	r3, [pc, #428]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	69db      	ldr	r3, [r3, #28]
 8000d50:	021b      	lsls	r3, r3, #8
 8000d52:	4313      	orrs	r3, r2
 8000d54:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6a1b      	ldr	r3, [r3, #32]
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f000 fd0a 	bl	8001774 <RCC_SetFlashLatencyFromMSIRange>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	e357      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d6a:	f000 fc41 	bl	80015f0 <HAL_RCC_GetSysClockFreq>
 8000d6e:	4601      	mov	r1, r0
 8000d70:	4b60      	ldr	r3, [pc, #384]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	091b      	lsrs	r3, r3, #4
 8000d76:	f003 030f 	and.w	r3, r3, #15
 8000d7a:	4a5f      	ldr	r2, [pc, #380]	; (8000ef8 <HAL_RCC_OscConfig+0x2a8>)
 8000d7c:	5cd3      	ldrb	r3, [r2, r3]
 8000d7e:	f003 031f 	and.w	r3, r3, #31
 8000d82:	fa21 f303 	lsr.w	r3, r1, r3
 8000d86:	4a5d      	ldr	r2, [pc, #372]	; (8000efc <HAL_RCC_OscConfig+0x2ac>)
 8000d88:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000d8a:	4b5d      	ldr	r3, [pc, #372]	; (8000f00 <HAL_RCC_OscConfig+0x2b0>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f7ff fbd0 	bl	8000534 <HAL_InitTick>
 8000d94:	4603      	mov	r3, r0
 8000d96:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000d98:	7bfb      	ldrb	r3, [r7, #15]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d052      	beq.n	8000e44 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8000d9e:	7bfb      	ldrb	r3, [r7, #15]
 8000da0:	e33b      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	699b      	ldr	r3, [r3, #24]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d032      	beq.n	8000e10 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000daa:	4a52      	ldr	r2, [pc, #328]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000dac:	4b51      	ldr	r3, [pc, #324]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f043 0301 	orr.w	r3, r3, #1
 8000db4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000db6:	f7ff fc09 	bl	80005cc <HAL_GetTick>
 8000dba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000dbc:	e008      	b.n	8000dd0 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000dbe:	f7ff fc05 	bl	80005cc <HAL_GetTick>
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	693b      	ldr	r3, [r7, #16]
 8000dc6:	1ad3      	subs	r3, r2, r3
 8000dc8:	2b02      	cmp	r3, #2
 8000dca:	d901      	bls.n	8000dd0 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8000dcc:	2303      	movs	r3, #3
 8000dce:	e324      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000dd0:	4b48      	ldr	r3, [pc, #288]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f003 0302 	and.w	r3, r3, #2
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d0f0      	beq.n	8000dbe <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ddc:	4a45      	ldr	r2, [pc, #276]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000dde:	4b45      	ldr	r3, [pc, #276]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f043 0308 	orr.w	r3, r3, #8
 8000de6:	6013      	str	r3, [r2, #0]
 8000de8:	4942      	ldr	r1, [pc, #264]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000dea:	4b42      	ldr	r3, [pc, #264]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6a1b      	ldr	r3, [r3, #32]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dfa:	493e      	ldr	r1, [pc, #248]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000dfc:	4b3d      	ldr	r3, [pc, #244]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	69db      	ldr	r3, [r3, #28]
 8000e08:	021b      	lsls	r3, r3, #8
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	604b      	str	r3, [r1, #4]
 8000e0e:	e01a      	b.n	8000e46 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e10:	4a38      	ldr	r2, [pc, #224]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000e12:	4b38      	ldr	r3, [pc, #224]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f023 0301 	bic.w	r3, r3, #1
 8000e1a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e1c:	f7ff fbd6 	bl	80005cc <HAL_GetTick>
 8000e20:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e22:	e008      	b.n	8000e36 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e24:	f7ff fbd2 	bl	80005cc <HAL_GetTick>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	2b02      	cmp	r3, #2
 8000e30:	d901      	bls.n	8000e36 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000e32:	2303      	movs	r3, #3
 8000e34:	e2f1      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e36:	4b2f      	ldr	r3, [pc, #188]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f003 0302 	and.w	r3, r3, #2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d1f0      	bne.n	8000e24 <HAL_RCC_OscConfig+0x1d4>
 8000e42:	e000      	b.n	8000e46 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e44:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d074      	beq.n	8000f3c <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	2b08      	cmp	r3, #8
 8000e56:	d005      	beq.n	8000e64 <HAL_RCC_OscConfig+0x214>
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	2b0c      	cmp	r3, #12
 8000e5c:	d10e      	bne.n	8000e7c <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	2b03      	cmp	r3, #3
 8000e62:	d10b      	bne.n	8000e7c <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e64:	4b23      	ldr	r3, [pc, #140]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d064      	beq.n	8000f3a <HAL_RCC_OscConfig+0x2ea>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d160      	bne.n	8000f3a <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	e2ce      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e84:	d106      	bne.n	8000e94 <HAL_RCC_OscConfig+0x244>
 8000e86:	4a1b      	ldr	r2, [pc, #108]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000e88:	4b1a      	ldr	r3, [pc, #104]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e90:	6013      	str	r3, [r2, #0]
 8000e92:	e01d      	b.n	8000ed0 <HAL_RCC_OscConfig+0x280>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e9c:	d10c      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x268>
 8000e9e:	4a15      	ldr	r2, [pc, #84]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000ea0:	4b14      	ldr	r3, [pc, #80]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ea8:	6013      	str	r3, [r2, #0]
 8000eaa:	4a12      	ldr	r2, [pc, #72]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000eac:	4b11      	ldr	r3, [pc, #68]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eb4:	6013      	str	r3, [r2, #0]
 8000eb6:	e00b      	b.n	8000ed0 <HAL_RCC_OscConfig+0x280>
 8000eb8:	4a0e      	ldr	r2, [pc, #56]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000eba:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ec2:	6013      	str	r3, [r2, #0]
 8000ec4:	4a0b      	ldr	r2, [pc, #44]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000ec6:	4b0b      	ldr	r3, [pc, #44]	; (8000ef4 <HAL_RCC_OscConfig+0x2a4>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ece:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d01c      	beq.n	8000f12 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ed8:	f7ff fb78 	bl	80005cc <HAL_GetTick>
 8000edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ede:	e011      	b.n	8000f04 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ee0:	f7ff fb74 	bl	80005cc <HAL_GetTick>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	2b64      	cmp	r3, #100	; 0x64
 8000eec:	d90a      	bls.n	8000f04 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	e293      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	080036a0 	.word	0x080036a0
 8000efc:	2000000c 	.word	0x2000000c
 8000f00:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f04:	4bae      	ldr	r3, [pc, #696]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0e7      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x290>
 8000f10:	e014      	b.n	8000f3c <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f12:	f7ff fb5b 	bl	80005cc <HAL_GetTick>
 8000f16:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f18:	e008      	b.n	8000f2c <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f1a:	f7ff fb57 	bl	80005cc <HAL_GetTick>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	2b64      	cmp	r3, #100	; 0x64
 8000f26:	d901      	bls.n	8000f2c <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	e276      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f2c:	4ba4      	ldr	r3, [pc, #656]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d1f0      	bne.n	8000f1a <HAL_RCC_OscConfig+0x2ca>
 8000f38:	e000      	b.n	8000f3c <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f3a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0302 	and.w	r3, r3, #2
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d060      	beq.n	800100a <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	d005      	beq.n	8000f5a <HAL_RCC_OscConfig+0x30a>
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	2b0c      	cmp	r3, #12
 8000f52:	d119      	bne.n	8000f88 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d116      	bne.n	8000f88 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f5a:	4b99      	ldr	r3, [pc, #612]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d005      	beq.n	8000f72 <HAL_RCC_OscConfig+0x322>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	68db      	ldr	r3, [r3, #12]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d101      	bne.n	8000f72 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e253      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f72:	4993      	ldr	r1, [pc, #588]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000f74:	4b92      	ldr	r3, [pc, #584]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	691b      	ldr	r3, [r3, #16]
 8000f80:	061b      	lsls	r3, r3, #24
 8000f82:	4313      	orrs	r3, r2
 8000f84:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f86:	e040      	b.n	800100a <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d023      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f90:	4a8b      	ldr	r2, [pc, #556]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000f92:	4b8b      	ldr	r3, [pc, #556]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f9c:	f7ff fb16 	bl	80005cc <HAL_GetTick>
 8000fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fa2:	e008      	b.n	8000fb6 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fa4:	f7ff fb12 	bl	80005cc <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d901      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e231      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fb6:	4b82      	ldr	r3, [pc, #520]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d0f0      	beq.n	8000fa4 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fc2:	497f      	ldr	r1, [pc, #508]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000fc4:	4b7e      	ldr	r3, [pc, #504]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	691b      	ldr	r3, [r3, #16]
 8000fd0:	061b      	lsls	r3, r3, #24
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	604b      	str	r3, [r1, #4]
 8000fd6:	e018      	b.n	800100a <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fd8:	4a79      	ldr	r2, [pc, #484]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000fda:	4b79      	ldr	r3, [pc, #484]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fe2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fe4:	f7ff faf2 	bl	80005cc <HAL_GetTick>
 8000fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000fea:	e008      	b.n	8000ffe <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fec:	f7ff faee 	bl	80005cc <HAL_GetTick>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d901      	bls.n	8000ffe <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e20d      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ffe:	4b70      	ldr	r3, [pc, #448]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001006:	2b00      	cmp	r3, #0
 8001008:	d1f0      	bne.n	8000fec <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f003 0308 	and.w	r3, r3, #8
 8001012:	2b00      	cmp	r3, #0
 8001014:	d03c      	beq.n	8001090 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d01c      	beq.n	8001058 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800101e:	4a68      	ldr	r2, [pc, #416]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8001020:	4b67      	ldr	r3, [pc, #412]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8001022:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001026:	f043 0301 	orr.w	r3, r3, #1
 800102a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800102e:	f7ff facd 	bl	80005cc <HAL_GetTick>
 8001032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001034:	e008      	b.n	8001048 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001036:	f7ff fac9 	bl	80005cc <HAL_GetTick>
 800103a:	4602      	mov	r2, r0
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b02      	cmp	r3, #2
 8001042:	d901      	bls.n	8001048 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001044:	2303      	movs	r3, #3
 8001046:	e1e8      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001048:	4b5d      	ldr	r3, [pc, #372]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 800104a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800104e:	f003 0302 	and.w	r3, r3, #2
 8001052:	2b00      	cmp	r3, #0
 8001054:	d0ef      	beq.n	8001036 <HAL_RCC_OscConfig+0x3e6>
 8001056:	e01b      	b.n	8001090 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001058:	4a59      	ldr	r2, [pc, #356]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 800105a:	4b59      	ldr	r3, [pc, #356]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 800105c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001060:	f023 0301 	bic.w	r3, r3, #1
 8001064:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001068:	f7ff fab0 	bl	80005cc <HAL_GetTick>
 800106c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800106e:	e008      	b.n	8001082 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001070:	f7ff faac 	bl	80005cc <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d901      	bls.n	8001082 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	e1cb      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001082:	4b4f      	ldr	r3, [pc, #316]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8001084:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001088:	f003 0302 	and.w	r3, r3, #2
 800108c:	2b00      	cmp	r3, #0
 800108e:	d1ef      	bne.n	8001070 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f003 0304 	and.w	r3, r3, #4
 8001098:	2b00      	cmp	r3, #0
 800109a:	f000 80a5 	beq.w	80011e8 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 800109e:	2300      	movs	r3, #0
 80010a0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80010a2:	4b47      	ldr	r3, [pc, #284]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 80010a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d10d      	bne.n	80010ca <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010ae:	4a44      	ldr	r2, [pc, #272]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 80010b0:	4b43      	ldr	r3, [pc, #268]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 80010b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010b8:	6593      	str	r3, [r2, #88]	; 0x58
 80010ba:	4b41      	ldr	r3, [pc, #260]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 80010bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010c6:	2301      	movs	r3, #1
 80010c8:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010ca:	4b3e      	ldr	r3, [pc, #248]	; (80011c4 <HAL_RCC_OscConfig+0x574>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d118      	bne.n	8001108 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010d6:	4a3b      	ldr	r2, [pc, #236]	; (80011c4 <HAL_RCC_OscConfig+0x574>)
 80010d8:	4b3a      	ldr	r3, [pc, #232]	; (80011c4 <HAL_RCC_OscConfig+0x574>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010e2:	f7ff fa73 	bl	80005cc <HAL_GetTick>
 80010e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010e8:	e008      	b.n	80010fc <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010ea:	f7ff fa6f 	bl	80005cc <HAL_GetTick>
 80010ee:	4602      	mov	r2, r0
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d901      	bls.n	80010fc <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80010f8:	2303      	movs	r3, #3
 80010fa:	e18e      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010fc:	4b31      	ldr	r3, [pc, #196]	; (80011c4 <HAL_RCC_OscConfig+0x574>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001104:	2b00      	cmp	r3, #0
 8001106:	d0f0      	beq.n	80010ea <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d108      	bne.n	8001122 <HAL_RCC_OscConfig+0x4d2>
 8001110:	4a2b      	ldr	r2, [pc, #172]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8001112:	4b2b      	ldr	r3, [pc, #172]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8001114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001120:	e024      	b.n	800116c <HAL_RCC_OscConfig+0x51c>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	2b05      	cmp	r3, #5
 8001128:	d110      	bne.n	800114c <HAL_RCC_OscConfig+0x4fc>
 800112a:	4a25      	ldr	r2, [pc, #148]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 800112c:	4b24      	ldr	r3, [pc, #144]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 800112e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001132:	f043 0304 	orr.w	r3, r3, #4
 8001136:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800113a:	4a21      	ldr	r2, [pc, #132]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 800113c:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 800113e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001142:	f043 0301 	orr.w	r3, r3, #1
 8001146:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800114a:	e00f      	b.n	800116c <HAL_RCC_OscConfig+0x51c>
 800114c:	4a1c      	ldr	r2, [pc, #112]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 800114e:	4b1c      	ldr	r3, [pc, #112]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8001150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001154:	f023 0301 	bic.w	r3, r3, #1
 8001158:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800115c:	4a18      	ldr	r2, [pc, #96]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 800115e:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8001160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001164:	f023 0304 	bic.w	r3, r3, #4
 8001168:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d016      	beq.n	80011a2 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001174:	f7ff fa2a 	bl	80005cc <HAL_GetTick>
 8001178:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800117a:	e00a      	b.n	8001192 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800117c:	f7ff fa26 	bl	80005cc <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	f241 3288 	movw	r2, #5000	; 0x1388
 800118a:	4293      	cmp	r3, r2
 800118c:	d901      	bls.n	8001192 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e143      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001192:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <HAL_RCC_OscConfig+0x570>)
 8001194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001198:	f003 0302 	and.w	r3, r3, #2
 800119c:	2b00      	cmp	r3, #0
 800119e:	d0ed      	beq.n	800117c <HAL_RCC_OscConfig+0x52c>
 80011a0:	e019      	b.n	80011d6 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011a2:	f7ff fa13 	bl	80005cc <HAL_GetTick>
 80011a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011a8:	e00e      	b.n	80011c8 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011aa:	f7ff fa0f 	bl	80005cc <HAL_GetTick>
 80011ae:	4602      	mov	r2, r0
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d905      	bls.n	80011c8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e12c      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
 80011c0:	40021000 	.word	0x40021000
 80011c4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011c8:	4b96      	ldr	r3, [pc, #600]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 80011ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1e9      	bne.n	80011aa <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011d6:	7ffb      	ldrb	r3, [r7, #31]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d105      	bne.n	80011e8 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011dc:	4a91      	ldr	r2, [pc, #580]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 80011de:	4b91      	ldr	r3, [pc, #580]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 80011e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011e6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 0320 	and.w	r3, r3, #32
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d03c      	beq.n	800126e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d01c      	beq.n	8001236 <HAL_RCC_OscConfig+0x5e6>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80011fc:	4a89      	ldr	r2, [pc, #548]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 80011fe:	4b89      	ldr	r3, [pc, #548]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001200:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800120c:	f7ff f9de 	bl	80005cc <HAL_GetTick>
 8001210:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001212:	e008      	b.n	8001226 <HAL_RCC_OscConfig+0x5d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001214:	f7ff f9da 	bl	80005cc <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b02      	cmp	r3, #2
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x5d6>
        {
          return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e0f9      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001226:	4b7f      	ldr	r3, [pc, #508]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001228:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800122c:	f003 0302 	and.w	r3, r3, #2
 8001230:	2b00      	cmp	r3, #0
 8001232:	d0ef      	beq.n	8001214 <HAL_RCC_OscConfig+0x5c4>
 8001234:	e01b      	b.n	800126e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001236:	4a7b      	ldr	r2, [pc, #492]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001238:	4b7a      	ldr	r3, [pc, #488]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 800123a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800123e:	f023 0301 	bic.w	r3, r3, #1
 8001242:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001246:	f7ff f9c1 	bl	80005cc <HAL_GetTick>
 800124a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800124c:	e008      	b.n	8001260 <HAL_RCC_OscConfig+0x610>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800124e:	f7ff f9bd 	bl	80005cc <HAL_GetTick>
 8001252:	4602      	mov	r2, r0
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	2b02      	cmp	r3, #2
 800125a:	d901      	bls.n	8001260 <HAL_RCC_OscConfig+0x610>
        {
          return HAL_TIMEOUT;
 800125c:	2303      	movs	r3, #3
 800125e:	e0dc      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001260:	4b70      	ldr	r3, [pc, #448]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001262:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	2b00      	cmp	r3, #0
 800126c:	d1ef      	bne.n	800124e <HAL_RCC_OscConfig+0x5fe>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001272:	2b00      	cmp	r3, #0
 8001274:	f000 80d0 	beq.w	8001418 <HAL_RCC_OscConfig+0x7c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	2b0c      	cmp	r3, #12
 800127c:	f000 808d 	beq.w	800139a <HAL_RCC_OscConfig+0x74a>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001284:	2b02      	cmp	r3, #2
 8001286:	d15a      	bne.n	800133e <HAL_RCC_OscConfig+0x6ee>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001288:	4a66      	ldr	r2, [pc, #408]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 800128a:	4b66      	ldr	r3, [pc, #408]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001292:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001294:	f7ff f99a 	bl	80005cc <HAL_GetTick>
 8001298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800129a:	e008      	b.n	80012ae <HAL_RCC_OscConfig+0x65e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800129c:	f7ff f996 	bl	80005cc <HAL_GetTick>
 80012a0:	4602      	mov	r2, r0
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	d901      	bls.n	80012ae <HAL_RCC_OscConfig+0x65e>
          {
            return HAL_TIMEOUT;
 80012aa:	2303      	movs	r3, #3
 80012ac:	e0b5      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012ae:	4b5d      	ldr	r3, [pc, #372]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d1f0      	bne.n	800129c <HAL_RCC_OscConfig+0x64c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012ba:	485a      	ldr	r0, [pc, #360]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 80012bc:	4b59      	ldr	r3, [pc, #356]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 80012be:	68da      	ldr	r2, [r3, #12]
 80012c0:	4b59      	ldr	r3, [pc, #356]	; (8001428 <HAL_RCC_OscConfig+0x7d8>)
 80012c2:	4013      	ands	r3, r2
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80012cc:	3a01      	subs	r2, #1
 80012ce:	0112      	lsls	r2, r2, #4
 80012d0:	4311      	orrs	r1, r2
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80012d6:	0212      	lsls	r2, r2, #8
 80012d8:	4311      	orrs	r1, r2
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80012de:	0852      	lsrs	r2, r2, #1
 80012e0:	3a01      	subs	r2, #1
 80012e2:	0552      	lsls	r2, r2, #21
 80012e4:	4311      	orrs	r1, r2
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80012ea:	0852      	lsrs	r2, r2, #1
 80012ec:	3a01      	subs	r2, #1
 80012ee:	0652      	lsls	r2, r2, #25
 80012f0:	4311      	orrs	r1, r2
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80012f6:	06d2      	lsls	r2, r2, #27
 80012f8:	430a      	orrs	r2, r1
 80012fa:	4313      	orrs	r3, r2
 80012fc:	60c3      	str	r3, [r0, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012fe:	4a49      	ldr	r2, [pc, #292]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001300:	4b48      	ldr	r3, [pc, #288]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001308:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800130a:	4a46      	ldr	r2, [pc, #280]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 800130c:	4b45      	ldr	r3, [pc, #276]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001314:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001316:	f7ff f959 	bl	80005cc <HAL_GetTick>
 800131a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800131c:	e008      	b.n	8001330 <HAL_RCC_OscConfig+0x6e0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800131e:	f7ff f955 	bl	80005cc <HAL_GetTick>
 8001322:	4602      	mov	r2, r0
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	2b02      	cmp	r3, #2
 800132a:	d901      	bls.n	8001330 <HAL_RCC_OscConfig+0x6e0>
          {
            return HAL_TIMEOUT;
 800132c:	2303      	movs	r3, #3
 800132e:	e074      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001330:	4b3c      	ldr	r3, [pc, #240]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d0f0      	beq.n	800131e <HAL_RCC_OscConfig+0x6ce>
 800133c:	e06c      	b.n	8001418 <HAL_RCC_OscConfig+0x7c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800133e:	4a39      	ldr	r2, [pc, #228]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001340:	4b38      	ldr	r3, [pc, #224]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001348:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800134a:	4b36      	ldr	r3, [pc, #216]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d105      	bne.n	8001362 <HAL_RCC_OscConfig+0x712>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001356:	4a33      	ldr	r2, [pc, #204]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001358:	4b32      	ldr	r3, [pc, #200]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	f023 0303 	bic.w	r3, r3, #3
 8001360:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001362:	4a30      	ldr	r2, [pc, #192]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001364:	4b2f      	ldr	r3, [pc, #188]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800136c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001370:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001372:	f7ff f92b 	bl	80005cc <HAL_GetTick>
 8001376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800137a:	f7ff f927 	bl	80005cc <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e046      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800138c:	4b25      	ldr	r3, [pc, #148]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1f0      	bne.n	800137a <HAL_RCC_OscConfig+0x72a>
 8001398:	e03e      	b.n	8001418 <HAL_RCC_OscConfig+0x7c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d101      	bne.n	80013a6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e039      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80013a6:	4b1f      	ldr	r3, [pc, #124]	; (8001424 <HAL_RCC_OscConfig+0x7d4>)
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	f003 0203 	and.w	r2, r3, #3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d12c      	bne.n	8001414 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c4:	3b01      	subs	r3, #1
 80013c6:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d123      	bne.n	8001414 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013d6:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80013d8:	429a      	cmp	r2, r3
 80013da:	d11b      	bne.n	8001414 <HAL_RCC_OscConfig+0x7c4>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013e6:	06db      	lsls	r3, r3, #27
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d113      	bne.n	8001414 <HAL_RCC_OscConfig+0x7c4>
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013f6:	085b      	lsrs	r3, r3, #1
 80013f8:	3b01      	subs	r3, #1
 80013fa:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d109      	bne.n	8001414 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	085b      	lsrs	r3, r3, #1
 800140c:	3b01      	subs	r3, #1
 800140e:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001410:	429a      	cmp	r2, r3
 8001412:	d001      	beq.n	8001418 <HAL_RCC_OscConfig+0x7c8>
        {
          return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e000      	b.n	800141a <HAL_RCC_OscConfig+0x7ca>
        }
      }
    }
  }
  return HAL_OK;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3720      	adds	r7, #32
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40021000 	.word	0x40021000
 8001428:	019d808c 	.word	0x019d808c

0800142c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d101      	bne.n	8001440 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	e0c8      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001440:	4b66      	ldr	r3, [pc, #408]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 0207 	and.w	r2, r3, #7
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	429a      	cmp	r2, r3
 800144c:	d210      	bcs.n	8001470 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800144e:	4963      	ldr	r1, [pc, #396]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001450:	4b62      	ldr	r3, [pc, #392]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f023 0207 	bic.w	r2, r3, #7
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	4313      	orrs	r3, r2
 800145c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800145e:	4b5f      	ldr	r3, [pc, #380]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0207 	and.w	r2, r3, #7
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	429a      	cmp	r2, r3
 800146a:	d001      	beq.n	8001470 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e0b0      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	2b00      	cmp	r3, #0
 800147a:	d04c      	beq.n	8001516 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2b03      	cmp	r3, #3
 8001482:	d107      	bne.n	8001494 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001484:	4b56      	ldr	r3, [pc, #344]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d121      	bne.n	80014d4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e09e      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d107      	bne.n	80014ac <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800149c:	4b50      	ldr	r3, [pc, #320]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d115      	bne.n	80014d4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e092      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d107      	bne.n	80014c4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014b4:	4b4a      	ldr	r3, [pc, #296]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0302 	and.w	r3, r3, #2
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d109      	bne.n	80014d4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e086      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014c4:	4b46      	ldr	r3, [pc, #280]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d101      	bne.n	80014d4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e07e      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014d4:	4942      	ldr	r1, [pc, #264]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 80014d6:	4b42      	ldr	r3, [pc, #264]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	f023 0203 	bic.w	r2, r3, #3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014e6:	f7ff f871 	bl	80005cc <HAL_GetTick>
 80014ea:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ec:	e00a      	b.n	8001504 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014ee:	f7ff f86d 	bl	80005cc <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e066      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001504:	4b36      	ldr	r3, [pc, #216]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	f003 020c 	and.w	r2, r3, #12
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	429a      	cmp	r2, r3
 8001514:	d1eb      	bne.n	80014ee <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d008      	beq.n	8001534 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001522:	492f      	ldr	r1, [pc, #188]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001524:	4b2e      	ldr	r3, [pc, #184]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	4313      	orrs	r3, r2
 8001532:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001534:	4b29      	ldr	r3, [pc, #164]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0207 	and.w	r2, r3, #7
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	429a      	cmp	r2, r3
 8001540:	d910      	bls.n	8001564 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001542:	4926      	ldr	r1, [pc, #152]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001544:	4b25      	ldr	r3, [pc, #148]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f023 0207 	bic.w	r2, r3, #7
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	4313      	orrs	r3, r2
 8001550:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001552:	4b22      	ldr	r3, [pc, #136]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0207 	and.w	r2, r3, #7
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	429a      	cmp	r2, r3
 800155e:	d001      	beq.n	8001564 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e036      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	2b00      	cmp	r3, #0
 800156e:	d008      	beq.n	8001582 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001570:	491b      	ldr	r1, [pc, #108]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001572:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	4313      	orrs	r3, r2
 8001580:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0308 	and.w	r3, r3, #8
 800158a:	2b00      	cmp	r3, #0
 800158c:	d009      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800158e:	4914      	ldr	r1, [pc, #80]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	4313      	orrs	r3, r2
 80015a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015a2:	f000 f825 	bl	80015f0 <HAL_RCC_GetSysClockFreq>
 80015a6:	4601      	mov	r1, r0
 80015a8:	4b0d      	ldr	r3, [pc, #52]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	091b      	lsrs	r3, r3, #4
 80015ae:	f003 030f 	and.w	r3, r3, #15
 80015b2:	4a0c      	ldr	r2, [pc, #48]	; (80015e4 <HAL_RCC_ClockConfig+0x1b8>)
 80015b4:	5cd3      	ldrb	r3, [r2, r3]
 80015b6:	f003 031f 	and.w	r3, r3, #31
 80015ba:	fa21 f303 	lsr.w	r3, r1, r3
 80015be:	4a0a      	ldr	r2, [pc, #40]	; (80015e8 <HAL_RCC_ClockConfig+0x1bc>)
 80015c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80015c2:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <HAL_RCC_ClockConfig+0x1c0>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7fe ffb4 	bl	8000534 <HAL_InitTick>
 80015cc:	4603      	mov	r3, r0
 80015ce:	72fb      	strb	r3, [r7, #11]

  return status;
 80015d0:	7afb      	ldrb	r3, [r7, #11]
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40022000 	.word	0x40022000
 80015e0:	40021000 	.word	0x40021000
 80015e4:	080036a0 	.word	0x080036a0
 80015e8:	2000000c 	.word	0x2000000c
 80015ec:	20000000 	.word	0x20000000

080015f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b089      	sub	sp, #36	; 0x24
 80015f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	2300      	movs	r3, #0
 80015fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015fe:	4b3d      	ldr	r3, [pc, #244]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f003 030c 	and.w	r3, r3, #12
 8001606:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001608:	4b3a      	ldr	r3, [pc, #232]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	f003 0303 	and.w	r3, r3, #3
 8001610:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d005      	beq.n	8001624 <HAL_RCC_GetSysClockFreq+0x34>
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	2b0c      	cmp	r3, #12
 800161c:	d121      	bne.n	8001662 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d11e      	bne.n	8001662 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001624:	4b33      	ldr	r3, [pc, #204]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0308 	and.w	r3, r3, #8
 800162c:	2b00      	cmp	r3, #0
 800162e:	d107      	bne.n	8001640 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001630:	4b30      	ldr	r3, [pc, #192]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001632:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001636:	0a1b      	lsrs	r3, r3, #8
 8001638:	f003 030f 	and.w	r3, r3, #15
 800163c:	61fb      	str	r3, [r7, #28]
 800163e:	e005      	b.n	800164c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001640:	4b2c      	ldr	r3, [pc, #176]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	091b      	lsrs	r3, r3, #4
 8001646:	f003 030f 	and.w	r3, r3, #15
 800164a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800164c:	4a2a      	ldr	r2, [pc, #168]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001654:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d10d      	bne.n	8001678 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001660:	e00a      	b.n	8001678 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	2b04      	cmp	r3, #4
 8001666:	d102      	bne.n	800166e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001668:	4b24      	ldr	r3, [pc, #144]	; (80016fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800166a:	61bb      	str	r3, [r7, #24]
 800166c:	e004      	b.n	8001678 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	2b08      	cmp	r3, #8
 8001672:	d101      	bne.n	8001678 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001674:	4b22      	ldr	r3, [pc, #136]	; (8001700 <HAL_RCC_GetSysClockFreq+0x110>)
 8001676:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	2b0c      	cmp	r3, #12
 800167c:	d133      	bne.n	80016e6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800167e:	4b1d      	ldr	r3, [pc, #116]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	f003 0303 	and.w	r3, r3, #3
 8001686:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	2b02      	cmp	r3, #2
 800168c:	d002      	beq.n	8001694 <HAL_RCC_GetSysClockFreq+0xa4>
 800168e:	2b03      	cmp	r3, #3
 8001690:	d003      	beq.n	800169a <HAL_RCC_GetSysClockFreq+0xaa>
 8001692:	e005      	b.n	80016a0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001694:	4b19      	ldr	r3, [pc, #100]	; (80016fc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001696:	617b      	str	r3, [r7, #20]
      break;
 8001698:	e005      	b.n	80016a6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800169a:	4b19      	ldr	r3, [pc, #100]	; (8001700 <HAL_RCC_GetSysClockFreq+0x110>)
 800169c:	617b      	str	r3, [r7, #20]
      break;
 800169e:	e002      	b.n	80016a6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	617b      	str	r3, [r7, #20]
      break;
 80016a4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016a6:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	091b      	lsrs	r3, r3, #4
 80016ac:	f003 0307 	and.w	r3, r3, #7
 80016b0:	3301      	adds	r3, #1
 80016b2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80016b4:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	0a1b      	lsrs	r3, r3, #8
 80016ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016be:	697a      	ldr	r2, [r7, #20]
 80016c0:	fb02 f203 	mul.w	r2, r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ca:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016cc:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	0e5b      	lsrs	r3, r3, #25
 80016d2:	f003 0303 	and.w	r3, r3, #3
 80016d6:	3301      	adds	r3, #1
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80016dc:	697a      	ldr	r2, [r7, #20]
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80016e6:	69bb      	ldr	r3, [r7, #24]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3724      	adds	r7, #36	; 0x24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	40021000 	.word	0x40021000
 80016f8:	080036b8 	.word	0x080036b8
 80016fc:	00f42400 	.word	0x00f42400
 8001700:	007a1200 	.word	0x007a1200

08001704 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001708:	4b03      	ldr	r3, [pc, #12]	; (8001718 <HAL_RCC_GetHCLKFreq+0x14>)
 800170a:	681b      	ldr	r3, [r3, #0]
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	2000000c 	.word	0x2000000c

0800171c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001720:	f7ff fff0 	bl	8001704 <HAL_RCC_GetHCLKFreq>
 8001724:	4601      	mov	r1, r0
 8001726:	4b06      	ldr	r3, [pc, #24]	; (8001740 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	0a1b      	lsrs	r3, r3, #8
 800172c:	f003 0307 	and.w	r3, r3, #7
 8001730:	4a04      	ldr	r2, [pc, #16]	; (8001744 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001732:	5cd3      	ldrb	r3, [r2, r3]
 8001734:	f003 031f 	and.w	r3, r3, #31
 8001738:	fa21 f303 	lsr.w	r3, r1, r3
}
 800173c:	4618      	mov	r0, r3
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40021000 	.word	0x40021000
 8001744:	080036b0 	.word	0x080036b0

08001748 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800174c:	f7ff ffda 	bl	8001704 <HAL_RCC_GetHCLKFreq>
 8001750:	4601      	mov	r1, r0
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	0adb      	lsrs	r3, r3, #11
 8001758:	f003 0307 	and.w	r3, r3, #7
 800175c:	4a04      	ldr	r2, [pc, #16]	; (8001770 <HAL_RCC_GetPCLK2Freq+0x28>)
 800175e:	5cd3      	ldrb	r3, [r2, r3]
 8001760:	f003 031f 	and.w	r3, r3, #31
 8001764:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001768:	4618      	mov	r0, r3
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40021000 	.word	0x40021000
 8001770:	080036b0 	.word	0x080036b0

08001774 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800177c:	2300      	movs	r3, #0
 800177e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001780:	4b2a      	ldr	r3, [pc, #168]	; (800182c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001784:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d003      	beq.n	8001794 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800178c:	f7ff f9fc 	bl	8000b88 <HAL_PWREx_GetVoltageRange>
 8001790:	6178      	str	r0, [r7, #20]
 8001792:	e014      	b.n	80017be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001794:	4a25      	ldr	r2, [pc, #148]	; (800182c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001796:	4b25      	ldr	r3, [pc, #148]	; (800182c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800179a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800179e:	6593      	str	r3, [r2, #88]	; 0x58
 80017a0:	4b22      	ldr	r3, [pc, #136]	; (800182c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80017ac:	f7ff f9ec 	bl	8000b88 <HAL_PWREx_GetVoltageRange>
 80017b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80017b2:	4a1e      	ldr	r2, [pc, #120]	; (800182c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017b4:	4b1d      	ldr	r3, [pc, #116]	; (800182c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017bc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017c4:	d10b      	bne.n	80017de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2b80      	cmp	r3, #128	; 0x80
 80017ca:	d919      	bls.n	8001800 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2ba0      	cmp	r3, #160	; 0xa0
 80017d0:	d902      	bls.n	80017d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017d2:	2302      	movs	r3, #2
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	e013      	b.n	8001800 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017d8:	2301      	movs	r3, #1
 80017da:	613b      	str	r3, [r7, #16]
 80017dc:	e010      	b.n	8001800 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b80      	cmp	r3, #128	; 0x80
 80017e2:	d902      	bls.n	80017ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80017e4:	2303      	movs	r3, #3
 80017e6:	613b      	str	r3, [r7, #16]
 80017e8:	e00a      	b.n	8001800 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b80      	cmp	r3, #128	; 0x80
 80017ee:	d102      	bne.n	80017f6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017f0:	2302      	movs	r3, #2
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	e004      	b.n	8001800 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2b70      	cmp	r3, #112	; 0x70
 80017fa:	d101      	bne.n	8001800 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017fc:	2301      	movs	r3, #1
 80017fe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001800:	490b      	ldr	r1, [pc, #44]	; (8001830 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001802:	4b0b      	ldr	r3, [pc, #44]	; (8001830 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f023 0207 	bic.w	r2, r3, #7
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	4313      	orrs	r3, r2
 800180e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001810:	4b07      	ldr	r3, [pc, #28]	; (8001830 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 0207 	and.w	r2, r3, #7
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	429a      	cmp	r2, r3
 800181c:	d001      	beq.n	8001822 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e000      	b.n	8001824 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3718      	adds	r7, #24
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40021000 	.word	0x40021000
 8001830:	40022000 	.word	0x40022000

08001834 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800183c:	2300      	movs	r3, #0
 800183e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001840:	2300      	movs	r3, #0
 8001842:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800184c:	2b00      	cmp	r3, #0
 800184e:	d02f      	beq.n	80018b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001854:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001858:	d005      	beq.n	8001866 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800185a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800185e:	d015      	beq.n	800188c <HAL_RCCEx_PeriphCLKConfig+0x58>
 8001860:	2b00      	cmp	r3, #0
 8001862:	d007      	beq.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001864:	e00f      	b.n	8001886 <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001866:	4a5d      	ldr	r2, [pc, #372]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001868:	4b5c      	ldr	r3, [pc, #368]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001870:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001872:	e00c      	b.n	800188e <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3304      	adds	r3, #4
 8001878:	2100      	movs	r1, #0
 800187a:	4618      	mov	r0, r3
 800187c:	f000 fa44 	bl	8001d08 <RCCEx_PLLSAI1_Config>
 8001880:	4603      	mov	r3, r0
 8001882:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001884:	e003      	b.n	800188e <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	74fb      	strb	r3, [r7, #19]
      break;
 800188a:	e000      	b.n	800188e <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 800188c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800188e:	7cfb      	ldrb	r3, [r7, #19]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d10b      	bne.n	80018ac <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001894:	4951      	ldr	r1, [pc, #324]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001896:	4b51      	ldr	r3, [pc, #324]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800189c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a4:	4313      	orrs	r3, r2
 80018a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80018aa:	e001      	b.n	80018b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80018ac:	7cfb      	ldrb	r3, [r7, #19]
 80018ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f000 809e 	beq.w	80019fa <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018be:	2300      	movs	r3, #0
 80018c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80018c2:	4b46      	ldr	r3, [pc, #280]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80018c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80018ce:	2301      	movs	r3, #1
 80018d0:	e000      	b.n	80018d4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80018d2:	2300      	movs	r3, #0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d00d      	beq.n	80018f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018d8:	4a40      	ldr	r2, [pc, #256]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80018da:	4b40      	ldr	r3, [pc, #256]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80018dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018e2:	6593      	str	r3, [r2, #88]	; 0x58
 80018e4:	4b3d      	ldr	r3, [pc, #244]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80018e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018f0:	2301      	movs	r3, #1
 80018f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018f4:	4a3a      	ldr	r2, [pc, #232]	; (80019e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80018f6:	4b3a      	ldr	r3, [pc, #232]	; (80019e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001900:	f7fe fe64 	bl	80005cc <HAL_GetTick>
 8001904:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001906:	e009      	b.n	800191c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001908:	f7fe fe60 	bl	80005cc <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d902      	bls.n	800191c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	74fb      	strb	r3, [r7, #19]
        break;
 800191a:	e005      	b.n	8001928 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800191c:	4b30      	ldr	r3, [pc, #192]	; (80019e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001924:	2b00      	cmp	r3, #0
 8001926:	d0ef      	beq.n	8001908 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8001928:	7cfb      	ldrb	r3, [r7, #19]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d15a      	bne.n	80019e4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800192e:	4b2b      	ldr	r3, [pc, #172]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001930:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001934:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001938:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d01e      	beq.n	800197e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	429a      	cmp	r2, r3
 8001948:	d019      	beq.n	800197e <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800194a:	4b24      	ldr	r3, [pc, #144]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800194c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001950:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001954:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001956:	4a21      	ldr	r2, [pc, #132]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001958:	4b20      	ldr	r3, [pc, #128]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800195a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800195e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001962:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001966:	4a1d      	ldr	r2, [pc, #116]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001968:	4b1c      	ldr	r3, [pc, #112]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800196a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800196e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001972:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001976:	4a19      	ldr	r2, [pc, #100]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	2b00      	cmp	r3, #0
 8001986:	d016      	beq.n	80019b6 <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001988:	f7fe fe20 	bl	80005cc <HAL_GetTick>
 800198c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800198e:	e00b      	b.n	80019a8 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001990:	f7fe fe1c 	bl	80005cc <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	f241 3288 	movw	r2, #5000	; 0x1388
 800199e:	4293      	cmp	r3, r2
 80019a0:	d902      	bls.n	80019a8 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	74fb      	strb	r3, [r7, #19]
            break;
 80019a6:	e006      	b.n	80019b6 <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019a8:	4b0c      	ldr	r3, [pc, #48]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80019aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d0ec      	beq.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 80019b6:	7cfb      	ldrb	r3, [r7, #19]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d10b      	bne.n	80019d4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019bc:	4907      	ldr	r1, [pc, #28]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80019be:	4b07      	ldr	r3, [pc, #28]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80019c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80019cc:	4313      	orrs	r3, r2
 80019ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80019d2:	e009      	b.n	80019e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80019d4:	7cfb      	ldrb	r3, [r7, #19]
 80019d6:	74bb      	strb	r3, [r7, #18]
 80019d8:	e006      	b.n	80019e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 80019da:	bf00      	nop
 80019dc:	40021000 	.word	0x40021000
 80019e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80019e4:	7cfb      	ldrb	r3, [r7, #19]
 80019e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80019e8:	7c7b      	ldrb	r3, [r7, #17]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d105      	bne.n	80019fa <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019ee:	4a9e      	ldr	r2, [pc, #632]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80019f0:	4b9d      	ldr	r3, [pc, #628]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80019f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019f8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d00a      	beq.n	8001a1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a06:	4998      	ldr	r1, [pc, #608]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001a08:	4b97      	ldr	r3, [pc, #604]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a0e:	f023 0203 	bic.w	r2, r3, #3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d00a      	beq.n	8001a3e <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001a28:	498f      	ldr	r1, [pc, #572]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001a2a:	4b8f      	ldr	r3, [pc, #572]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a30:	f023 020c 	bic.w	r2, r3, #12
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0304 	and.w	r3, r3, #4
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d00a      	beq.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001a4a:	4987      	ldr	r1, [pc, #540]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001a4c:	4b86      	ldr	r3, [pc, #536]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a52:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0308 	and.w	r3, r3, #8
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d00a      	beq.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x24e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001a6c:	497e      	ldr	r1, [pc, #504]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001a6e:	4b7e      	ldr	r3, [pc, #504]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a74:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0320 	and.w	r3, r3, #32
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d00a      	beq.n	8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001a8e:	4976      	ldr	r1, [pc, #472]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001a90:	4b75      	ldr	r3, [pc, #468]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a96:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d00a      	beq.n	8001ac6 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001ab0:	496d      	ldr	r1, [pc, #436]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001ab2:	4b6d      	ldr	r3, [pc, #436]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ab8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d00a      	beq.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001ad2:	4965      	ldr	r1, [pc, #404]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001ad4:	4b64      	ldr	r3, [pc, #400]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ada:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d00a      	beq.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001af4:	495c      	ldr	r1, [pc, #368]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001af6:	4b5c      	ldr	r3, [pc, #368]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001afc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b04:	4313      	orrs	r3, r2
 8001b06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d00a      	beq.n	8001b2c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001b16:	4954      	ldr	r1, [pc, #336]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001b18:	4b53      	ldr	r3, [pc, #332]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b1e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b26:	4313      	orrs	r3, r2
 8001b28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d00a      	beq.n	8001b4e <HAL_RCCEx_PeriphCLKConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001b38:	494b      	ldr	r1, [pc, #300]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001b3a:	4b4b      	ldr	r3, [pc, #300]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b40:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d00a      	beq.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001b5a:	4943      	ldr	r1, [pc, #268]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001b5c:	4b42      	ldr	r3, [pc, #264]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001b5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001b62:	f023 0203 	bic.w	r2, r3, #3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d028      	beq.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b7c:	493a      	ldr	r1, [pc, #232]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001b7e:	4b3a      	ldr	r3, [pc, #232]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b84:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001b9a:	d106      	bne.n	8001baa <HAL_RCCEx_PeriphCLKConfig+0x376>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001b9c:	4a32      	ldr	r2, [pc, #200]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001b9e:	4b32      	ldr	r3, [pc, #200]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ba6:	60d3      	str	r3, [r2, #12]
 8001ba8:	e011      	b.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x39a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001bb2:	d10c      	bne.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x39a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	3304      	adds	r3, #4
 8001bb8:	2101      	movs	r1, #1
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f000 f8a4 	bl	8001d08 <RCCEx_PLLSAI1_Config>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8001bc4:	7cfb      	ldrb	r3, [r7, #19]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x39a>
        {
          /* set overall return value */
          status = ret;
 8001bca:	7cfb      	ldrb	r3, [r7, #19]
 8001bcc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d028      	beq.n	8001c2c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001bda:	4923      	ldr	r1, [pc, #140]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001bdc:	4b22      	ldr	r3, [pc, #136]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001be2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bea:	4313      	orrs	r3, r2
 8001bec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bf4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001bf8:	d106      	bne.n	8001c08 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001bfa:	4a1b      	ldr	r2, [pc, #108]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001bfc:	4b1a      	ldr	r3, [pc, #104]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001c04:	60d3      	str	r3, [r2, #12]
 8001c06:	e011      	b.n	8001c2c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c0c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001c10:	d10c      	bne.n	8001c2c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	3304      	adds	r3, #4
 8001c16:	2101      	movs	r1, #1
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f000 f875 	bl	8001d08 <RCCEx_PLLSAI1_Config>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001c22:	7cfb      	ldrb	r3, [r7, #19]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
      {
        /* set overall return value */
        status = ret;
 8001c28:	7cfb      	ldrb	r3, [r7, #19]
 8001c2a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d02b      	beq.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001c38:	490b      	ldr	r1, [pc, #44]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001c3a:	4b0b      	ldr	r3, [pc, #44]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c40:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001c56:	d109      	bne.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x438>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c58:	4a03      	ldr	r2, [pc, #12]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001c5a:	4b03      	ldr	r3, [pc, #12]	; (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001c62:	60d3      	str	r3, [r2, #12]
 8001c64:	e014      	b.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x45c>
 8001c66:	bf00      	nop
 8001c68:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001c74:	d10c      	bne.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	3304      	adds	r3, #4
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f000 f843 	bl	8001d08 <RCCEx_PLLSAI1_Config>
 8001c82:	4603      	mov	r3, r0
 8001c84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001c86:	7cfb      	ldrb	r3, [r7, #19]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* set overall return value */
        status = ret;
 8001c8c:	7cfb      	ldrb	r3, [r7, #19]
 8001c8e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d01c      	beq.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001c9c:	4919      	ldr	r1, [pc, #100]	; (8001d04 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8001c9e:	4b19      	ldr	r3, [pc, #100]	; (8001d04 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8001ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ca4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cac:	4313      	orrs	r3, r2
 8001cae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001cba:	d10c      	bne.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3304      	adds	r3, #4
 8001cc0:	2102      	movs	r1, #2
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 f820 	bl	8001d08 <RCCEx_PLLSAI1_Config>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001ccc:	7cfb      	ldrb	r3, [r7, #19]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      {
        /* set overall return value */
        status = ret;
 8001cd2:	7cfb      	ldrb	r3, [r7, #19]
 8001cd4:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d00a      	beq.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001ce2:	4908      	ldr	r1, [pc, #32]	; (8001d04 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8001ce4:	4b07      	ldr	r3, [pc, #28]	; (8001d04 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8001ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8001cf8:	7cbb      	ldrb	r3, [r7, #18]
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3718      	adds	r7, #24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40021000 	.word	0x40021000

08001d08 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8001d12:	2300      	movs	r3, #0
 8001d14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001d16:	4b73      	ldr	r3, [pc, #460]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d018      	beq.n	8001d54 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001d22:	4b70      	ldr	r3, [pc, #448]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	f003 0203 	and.w	r2, r3, #3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d10d      	bne.n	8001d4e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
       ||
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d009      	beq.n	8001d4e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001d3a:	4b6a      	ldr	r3, [pc, #424]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	091b      	lsrs	r3, r3, #4
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	1c5a      	adds	r2, r3, #1
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
       ||
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d044      	beq.n	8001dd8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	73fb      	strb	r3, [r7, #15]
 8001d52:	e041      	b.n	8001dd8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d00c      	beq.n	8001d76 <RCCEx_PLLSAI1_Config+0x6e>
 8001d5c:	2b03      	cmp	r3, #3
 8001d5e:	d013      	beq.n	8001d88 <RCCEx_PLLSAI1_Config+0x80>
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d120      	bne.n	8001da6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001d64:	4b5f      	ldr	r3, [pc, #380]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d11d      	bne.n	8001dac <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d74:	e01a      	b.n	8001dac <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001d76:	4b5b      	ldr	r3, [pc, #364]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d116      	bne.n	8001db0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d86:	e013      	b.n	8001db0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001d88:	4b56      	ldr	r3, [pc, #344]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d10f      	bne.n	8001db4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001d94:	4b53      	ldr	r3, [pc, #332]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d109      	bne.n	8001db4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8001da4:	e006      	b.n	8001db4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	73fb      	strb	r3, [r7, #15]
      break;
 8001daa:	e004      	b.n	8001db6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8001dac:	bf00      	nop
 8001dae:	e002      	b.n	8001db6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8001db0:	bf00      	nop
 8001db2:	e000      	b.n	8001db6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8001db4:	bf00      	nop
    }

    if(status == HAL_OK)
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d10d      	bne.n	8001dd8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001dbc:	4849      	ldr	r0, [pc, #292]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001dbe:	4b49      	ldr	r3, [pc, #292]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6819      	ldr	r1, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	011b      	lsls	r3, r3, #4
 8001dd2:	430b      	orrs	r3, r1
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8001dd8:	7bfb      	ldrb	r3, [r7, #15]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d17c      	bne.n	8001ed8 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001dde:	4a41      	ldr	r2, [pc, #260]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001de0:	4b40      	ldr	r3, [pc, #256]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001de8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001dea:	f7fe fbef 	bl	80005cc <HAL_GetTick>
 8001dee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001df0:	e009      	b.n	8001e06 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001df2:	f7fe fbeb 	bl	80005cc <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d902      	bls.n	8001e06 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	73fb      	strb	r3, [r7, #15]
        break;
 8001e04:	e005      	b.n	8001e12 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001e06:	4b37      	ldr	r3, [pc, #220]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1ef      	bne.n	8001df2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8001e12:	7bfb      	ldrb	r3, [r7, #15]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d15f      	bne.n	8001ed8 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d110      	bne.n	8001e40 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e1e:	4831      	ldr	r0, [pc, #196]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e20:	4b30      	ldr	r3, [pc, #192]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8001e28:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	6892      	ldr	r2, [r2, #8]
 8001e30:	0211      	lsls	r1, r2, #8
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	68d2      	ldr	r2, [r2, #12]
 8001e36:	06d2      	lsls	r2, r2, #27
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	6103      	str	r3, [r0, #16]
 8001e3e:	e027      	b.n	8001e90 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d112      	bne.n	8001e6c <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e46:	4827      	ldr	r0, [pc, #156]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e48:	4b26      	ldr	r3, [pc, #152]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e4a:	691b      	ldr	r3, [r3, #16]
 8001e4c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8001e50:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	6892      	ldr	r2, [r2, #8]
 8001e58:	0211      	lsls	r1, r2, #8
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6912      	ldr	r2, [r2, #16]
 8001e5e:	0852      	lsrs	r2, r2, #1
 8001e60:	3a01      	subs	r2, #1
 8001e62:	0552      	lsls	r2, r2, #21
 8001e64:	430a      	orrs	r2, r1
 8001e66:	4313      	orrs	r3, r2
 8001e68:	6103      	str	r3, [r0, #16]
 8001e6a:	e011      	b.n	8001e90 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e6c:	481d      	ldr	r0, [pc, #116]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e6e:	4b1d      	ldr	r3, [pc, #116]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001e76:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6892      	ldr	r2, [r2, #8]
 8001e7e:	0211      	lsls	r1, r2, #8
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	6952      	ldr	r2, [r2, #20]
 8001e84:	0852      	lsrs	r2, r2, #1
 8001e86:	3a01      	subs	r2, #1
 8001e88:	0652      	lsls	r2, r2, #25
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001e90:	4a14      	ldr	r2, [pc, #80]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e92:	4b14      	ldr	r3, [pc, #80]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001e9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e9c:	f7fe fb96 	bl	80005cc <HAL_GetTick>
 8001ea0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001ea2:	e009      	b.n	8001eb8 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001ea4:	f7fe fb92 	bl	80005cc <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d902      	bls.n	8001eb8 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	73fb      	strb	r3, [r7, #15]
          break;
 8001eb6:	e005      	b.n	8001ec4 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001eb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0ef      	beq.n	8001ea4 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d106      	bne.n	8001ed8 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001eca:	4906      	ldr	r1, [pc, #24]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001ecc:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8001ece:	691a      	ldr	r2, [r3, #16]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	699b      	ldr	r3, [r3, #24]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40021000 	.word	0x40021000

08001ee8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e01d      	b.n	8001f36 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d106      	bne.n	8001f14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f001 fa58 	bl	80033c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2202      	movs	r2, #2
 8001f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	3304      	adds	r3, #4
 8001f24:	4619      	mov	r1, r3
 8001f26:	4610      	mov	r0, r2
 8001f28:	f000 f97c 	bl	8002224 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
	...

08001f40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	6812      	ldr	r2, [r2, #0]
 8001f50:	68d2      	ldr	r2, [r2, #12]
 8001f52:	f042 0201 	orr.w	r2, r2, #1
 8001f56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	4b0c      	ldr	r3, [pc, #48]	; (8001f90 <HAL_TIM_Base_Start_IT+0x50>)
 8001f60:	4013      	ands	r3, r2
 8001f62:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2b06      	cmp	r3, #6
 8001f68:	d00b      	beq.n	8001f82 <HAL_TIM_Base_Start_IT+0x42>
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f70:	d007      	beq.n	8001f82 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	6812      	ldr	r2, [r2, #0]
 8001f7a:	6812      	ldr	r2, [r2, #0]
 8001f7c:	f042 0201 	orr.w	r2, r2, #1
 8001f80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f82:	2300      	movs	r3, #0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3714      	adds	r7, #20
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr
 8001f90:	00010007 	.word	0x00010007

08001f94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d122      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d11b      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0202 	mvn.w	r2, #2
 8001fc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	f003 0303 	and.w	r3, r3, #3
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f905 	bl	80021e6 <HAL_TIM_IC_CaptureCallback>
 8001fdc:	e005      	b.n	8001fea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 f8f7 	bl	80021d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f000 f908 	bl	80021fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	2b04      	cmp	r3, #4
 8001ffc:	d122      	bne.n	8002044 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	2b04      	cmp	r3, #4
 800200a:	d11b      	bne.n	8002044 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f06f 0204 	mvn.w	r2, #4
 8002014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2202      	movs	r2, #2
 800201a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	699b      	ldr	r3, [r3, #24]
 8002022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f8db 	bl	80021e6 <HAL_TIM_IC_CaptureCallback>
 8002030:	e005      	b.n	800203e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f8cd 	bl	80021d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 f8de 	bl	80021fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	f003 0308 	and.w	r3, r3, #8
 800204e:	2b08      	cmp	r3, #8
 8002050:	d122      	bne.n	8002098 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	f003 0308 	and.w	r3, r3, #8
 800205c:	2b08      	cmp	r3, #8
 800205e:	d11b      	bne.n	8002098 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f06f 0208 	mvn.w	r2, #8
 8002068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2204      	movs	r2, #4
 800206e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	69db      	ldr	r3, [r3, #28]
 8002076:	f003 0303 	and.w	r3, r3, #3
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f8b1 	bl	80021e6 <HAL_TIM_IC_CaptureCallback>
 8002084:	e005      	b.n	8002092 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f8a3 	bl	80021d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 f8b4 	bl	80021fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	f003 0310 	and.w	r3, r3, #16
 80020a2:	2b10      	cmp	r3, #16
 80020a4:	d122      	bne.n	80020ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	f003 0310 	and.w	r3, r3, #16
 80020b0:	2b10      	cmp	r3, #16
 80020b2:	d11b      	bne.n	80020ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f06f 0210 	mvn.w	r2, #16
 80020bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2208      	movs	r2, #8
 80020c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 f887 	bl	80021e6 <HAL_TIM_IC_CaptureCallback>
 80020d8:	e005      	b.n	80020e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f879 	bl	80021d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 f88a 	bl	80021fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d10e      	bne.n	8002118 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	2b01      	cmp	r3, #1
 8002106:	d107      	bne.n	8002118 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f06f 0201 	mvn.w	r2, #1
 8002110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f001 f8ca 	bl	80032ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002122:	2b80      	cmp	r3, #128	; 0x80
 8002124:	d10e      	bne.n	8002144 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002130:	2b80      	cmp	r3, #128	; 0x80
 8002132:	d107      	bne.n	8002144 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800213c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f93e 	bl	80023c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800214e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002152:	d10e      	bne.n	8002172 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800215e:	2b80      	cmp	r3, #128	; 0x80
 8002160:	d107      	bne.n	8002172 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800216a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f000 f931 	bl	80023d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	691b      	ldr	r3, [r3, #16]
 8002178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217c:	2b40      	cmp	r3, #64	; 0x40
 800217e:	d10e      	bne.n	800219e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218a:	2b40      	cmp	r3, #64	; 0x40
 800218c:	d107      	bne.n	800219e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f000 f838 	bl	800220e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	f003 0320 	and.w	r3, r3, #32
 80021a8:	2b20      	cmp	r3, #32
 80021aa:	d10e      	bne.n	80021ca <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	f003 0320 	and.w	r3, r3, #32
 80021b6:	2b20      	cmp	r3, #32
 80021b8:	d107      	bne.n	80021ca <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f06f 0220 	mvn.w	r2, #32
 80021c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f8f1 	bl	80023ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021d2:	b480      	push	{r7}
 80021d4:	b083      	sub	sp, #12
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80021da:	bf00      	nop
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80021e6:	b480      	push	{r7}
 80021e8:	b083      	sub	sp, #12
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021fa:	b480      	push	{r7}
 80021fc:	b083      	sub	sp, #12
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002202:	bf00      	nop
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
	...

08002224 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a2e      	ldr	r2, [pc, #184]	; (80022f0 <TIM_Base_SetConfig+0xcc>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d007      	beq.n	800224c <TIM_Base_SetConfig+0x28>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002242:	d003      	beq.n	800224c <TIM_Base_SetConfig+0x28>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a2b      	ldr	r2, [pc, #172]	; (80022f4 <TIM_Base_SetConfig+0xd0>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d108      	bne.n	800225e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002252:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	68fa      	ldr	r2, [r7, #12]
 800225a:	4313      	orrs	r3, r2
 800225c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a23      	ldr	r2, [pc, #140]	; (80022f0 <TIM_Base_SetConfig+0xcc>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d00f      	beq.n	8002286 <TIM_Base_SetConfig+0x62>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800226c:	d00b      	beq.n	8002286 <TIM_Base_SetConfig+0x62>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a20      	ldr	r2, [pc, #128]	; (80022f4 <TIM_Base_SetConfig+0xd0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d007      	beq.n	8002286 <TIM_Base_SetConfig+0x62>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a1f      	ldr	r2, [pc, #124]	; (80022f8 <TIM_Base_SetConfig+0xd4>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d003      	beq.n	8002286 <TIM_Base_SetConfig+0x62>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a1e      	ldr	r2, [pc, #120]	; (80022fc <TIM_Base_SetConfig+0xd8>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d108      	bne.n	8002298 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800228c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	68fa      	ldr	r2, [r7, #12]
 8002294:	4313      	orrs	r3, r2
 8002296:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a0c      	ldr	r2, [pc, #48]	; (80022f0 <TIM_Base_SetConfig+0xcc>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d007      	beq.n	80022d4 <TIM_Base_SetConfig+0xb0>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a0c      	ldr	r2, [pc, #48]	; (80022f8 <TIM_Base_SetConfig+0xd4>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d003      	beq.n	80022d4 <TIM_Base_SetConfig+0xb0>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a0b      	ldr	r2, [pc, #44]	; (80022fc <TIM_Base_SetConfig+0xd8>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d103      	bne.n	80022dc <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	691a      	ldr	r2, [r3, #16]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	615a      	str	r2, [r3, #20]
}
 80022e2:	bf00      	nop
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40012c00 	.word	0x40012c00
 80022f4:	40000400 	.word	0x40000400
 80022f8:	40014000 	.word	0x40014000
 80022fc:	40014400 	.word	0x40014400

08002300 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002310:	2b01      	cmp	r3, #1
 8002312:	d101      	bne.n	8002318 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002314:	2302      	movs	r3, #2
 8002316:	e040      	b.n	800239a <HAL_TIMEx_MasterConfigSynchronization+0x9a>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2202      	movs	r2, #2
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a1a      	ldr	r2, [pc, #104]	; (80023a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d108      	bne.n	8002354 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002348:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	4313      	orrs	r3, r2
 8002352:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800235a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	4313      	orrs	r3, r2
 8002364:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800236c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	4313      	orrs	r3, r2
 8002376:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68ba      	ldr	r2, [r7, #8]
 8002386:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3714      	adds	r7, #20
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	40012c00 	.word	0x40012c00

080023ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e040      	b.n	800247c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d106      	bne.n	8002410 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f001 f800 	bl	8003410 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2224      	movs	r2, #36	; 0x24
 8002414:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	6812      	ldr	r2, [r2, #0]
 800241e:	6812      	ldr	r2, [r2, #0]
 8002420:	f022 0201 	bic.w	r2, r2, #1
 8002424:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f8c0 	bl	80025ac <UART_SetConfig>
 800242c:	4603      	mov	r3, r0
 800242e:	2b01      	cmp	r3, #1
 8002430:	d101      	bne.n	8002436 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e022      	b.n	800247c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243a:	2b00      	cmp	r3, #0
 800243c:	d002      	beq.n	8002444 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 fbc0 	bl	8002bc4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	6812      	ldr	r2, [r2, #0]
 800244c:	6852      	ldr	r2, [r2, #4]
 800244e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002452:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	6812      	ldr	r2, [r2, #0]
 800245c:	6892      	ldr	r2, [r2, #8]
 800245e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002462:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	6812      	ldr	r2, [r2, #0]
 800246c:	6812      	ldr	r2, [r2, #0]
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f000 fc47 	bl	8002d08 <UART_CheckIdleState>
 800247a:	4603      	mov	r3, r0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b08a      	sub	sp, #40	; 0x28
 8002488:	af02      	add	r7, sp, #8
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	603b      	str	r3, [r7, #0]
 8002490:	4613      	mov	r3, r2
 8002492:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002498:	2b20      	cmp	r3, #32
 800249a:	f040 8081 	bne.w	80025a0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <HAL_UART_Transmit+0x26>
 80024a4:	88fb      	ldrh	r3, [r7, #6]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e079      	b.n	80025a2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d101      	bne.n	80024bc <HAL_UART_Transmit+0x38>
 80024b8:	2302      	movs	r3, #2
 80024ba:	e072      	b.n	80025a2 <HAL_UART_Transmit+0x11e>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2221      	movs	r2, #33	; 0x21
 80024ce:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80024d0:	f7fe f87c 	bl	80005cc <HAL_GetTick>
 80024d4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	88fa      	ldrh	r2, [r7, #6]
 80024da:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	88fa      	ldrh	r2, [r7, #6]
 80024e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024ee:	d108      	bne.n	8002502 <HAL_UART_Transmit+0x7e>
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d104      	bne.n	8002502 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	61bb      	str	r3, [r7, #24]
 8002500:	e003      	b.n	800250a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002506:	2300      	movs	r3, #0
 8002508:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800250a:	e02d      	b.n	8002568 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	2200      	movs	r2, #0
 8002514:	2180      	movs	r1, #128	; 0x80
 8002516:	68f8      	ldr	r0, [r7, #12]
 8002518:	f000 fc3b 	bl	8002d92 <UART_WaitOnFlagUntilTimeout>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e03d      	b.n	80025a2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10b      	bne.n	8002544 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	8812      	ldrh	r2, [r2, #0]
 8002534:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002538:	b292      	uxth	r2, r2
 800253a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	3302      	adds	r3, #2
 8002540:	61bb      	str	r3, [r7, #24]
 8002542:	e008      	b.n	8002556 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	69fa      	ldr	r2, [r7, #28]
 800254a:	7812      	ldrb	r2, [r2, #0]
 800254c:	b292      	uxth	r2, r2
 800254e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	3301      	adds	r3, #1
 8002554:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800255c:	b29b      	uxth	r3, r3
 800255e:	3b01      	subs	r3, #1
 8002560:	b29a      	uxth	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800256e:	b29b      	uxth	r3, r3
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1cb      	bne.n	800250c <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	2200      	movs	r2, #0
 800257c:	2140      	movs	r1, #64	; 0x40
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 fc07 	bl	8002d92 <UART_WaitOnFlagUntilTimeout>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e009      	b.n	80025a2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2220      	movs	r2, #32
 8002592:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800259c:	2300      	movs	r3, #0
 800259e:	e000      	b.n	80025a2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80025a0:	2302      	movs	r3, #2
  }
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3720      	adds	r7, #32
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025b0:	b088      	sub	sp, #32
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80025b6:	2300      	movs	r3, #0
 80025b8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80025be:	2300      	movs	r3, #0
 80025c0:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	691b      	ldr	r3, [r3, #16]
 80025ca:	431a      	orrs	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	695b      	ldr	r3, [r3, #20]
 80025d0:	431a      	orrs	r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	69db      	ldr	r3, [r3, #28]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	6819      	ldr	r1, [r3, #0]
 80025e4:	4bae      	ldr	r3, [pc, #696]	; (80028a0 <UART_SetConfig+0x2f4>)
 80025e6:	400b      	ands	r3, r1
 80025e8:	69f9      	ldr	r1, [r7, #28]
 80025ea:	430b      	orrs	r3, r1
 80025ec:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6812      	ldr	r2, [r2, #0]
 80025f6:	6852      	ldr	r2, [r2, #4]
 80025f8:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	68d2      	ldr	r2, [r2, #12]
 8002600:	430a      	orrs	r2, r1
 8002602:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4aa5      	ldr	r2, [pc, #660]	; (80028a4 <UART_SetConfig+0x2f8>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d004      	beq.n	800261e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a1b      	ldr	r3, [r3, #32]
 8002618:	69fa      	ldr	r2, [r7, #28]
 800261a:	4313      	orrs	r3, r2
 800261c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	6812      	ldr	r2, [r2, #0]
 8002626:	6892      	ldr	r2, [r2, #8]
 8002628:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 800262c:	69fa      	ldr	r2, [r7, #28]
 800262e:	430a      	orrs	r2, r1
 8002630:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a9c      	ldr	r2, [pc, #624]	; (80028a8 <UART_SetConfig+0x2fc>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d121      	bne.n	8002680 <UART_SetConfig+0xd4>
 800263c:	4b9b      	ldr	r3, [pc, #620]	; (80028ac <UART_SetConfig+0x300>)
 800263e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002642:	f003 0303 	and.w	r3, r3, #3
 8002646:	2b03      	cmp	r3, #3
 8002648:	d816      	bhi.n	8002678 <UART_SetConfig+0xcc>
 800264a:	a201      	add	r2, pc, #4	; (adr r2, 8002650 <UART_SetConfig+0xa4>)
 800264c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002650:	08002661 	.word	0x08002661
 8002654:	0800266d 	.word	0x0800266d
 8002658:	08002667 	.word	0x08002667
 800265c:	08002673 	.word	0x08002673
 8002660:	2301      	movs	r3, #1
 8002662:	76fb      	strb	r3, [r7, #27]
 8002664:	e0be      	b.n	80027e4 <UART_SetConfig+0x238>
 8002666:	2302      	movs	r3, #2
 8002668:	76fb      	strb	r3, [r7, #27]
 800266a:	e0bb      	b.n	80027e4 <UART_SetConfig+0x238>
 800266c:	2304      	movs	r3, #4
 800266e:	76fb      	strb	r3, [r7, #27]
 8002670:	e0b8      	b.n	80027e4 <UART_SetConfig+0x238>
 8002672:	2308      	movs	r3, #8
 8002674:	76fb      	strb	r3, [r7, #27]
 8002676:	e0b5      	b.n	80027e4 <UART_SetConfig+0x238>
 8002678:	2310      	movs	r3, #16
 800267a:	76fb      	strb	r3, [r7, #27]
 800267c:	bf00      	nop
 800267e:	e0b1      	b.n	80027e4 <UART_SetConfig+0x238>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a8a      	ldr	r2, [pc, #552]	; (80028b0 <UART_SetConfig+0x304>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d134      	bne.n	80026f4 <UART_SetConfig+0x148>
 800268a:	4b88      	ldr	r3, [pc, #544]	; (80028ac <UART_SetConfig+0x300>)
 800268c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002690:	f003 030c 	and.w	r3, r3, #12
 8002694:	2b0c      	cmp	r3, #12
 8002696:	d829      	bhi.n	80026ec <UART_SetConfig+0x140>
 8002698:	a201      	add	r2, pc, #4	; (adr r2, 80026a0 <UART_SetConfig+0xf4>)
 800269a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800269e:	bf00      	nop
 80026a0:	080026d5 	.word	0x080026d5
 80026a4:	080026ed 	.word	0x080026ed
 80026a8:	080026ed 	.word	0x080026ed
 80026ac:	080026ed 	.word	0x080026ed
 80026b0:	080026e1 	.word	0x080026e1
 80026b4:	080026ed 	.word	0x080026ed
 80026b8:	080026ed 	.word	0x080026ed
 80026bc:	080026ed 	.word	0x080026ed
 80026c0:	080026db 	.word	0x080026db
 80026c4:	080026ed 	.word	0x080026ed
 80026c8:	080026ed 	.word	0x080026ed
 80026cc:	080026ed 	.word	0x080026ed
 80026d0:	080026e7 	.word	0x080026e7
 80026d4:	2300      	movs	r3, #0
 80026d6:	76fb      	strb	r3, [r7, #27]
 80026d8:	e084      	b.n	80027e4 <UART_SetConfig+0x238>
 80026da:	2302      	movs	r3, #2
 80026dc:	76fb      	strb	r3, [r7, #27]
 80026de:	e081      	b.n	80027e4 <UART_SetConfig+0x238>
 80026e0:	2304      	movs	r3, #4
 80026e2:	76fb      	strb	r3, [r7, #27]
 80026e4:	e07e      	b.n	80027e4 <UART_SetConfig+0x238>
 80026e6:	2308      	movs	r3, #8
 80026e8:	76fb      	strb	r3, [r7, #27]
 80026ea:	e07b      	b.n	80027e4 <UART_SetConfig+0x238>
 80026ec:	2310      	movs	r3, #16
 80026ee:	76fb      	strb	r3, [r7, #27]
 80026f0:	bf00      	nop
 80026f2:	e077      	b.n	80027e4 <UART_SetConfig+0x238>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a6e      	ldr	r2, [pc, #440]	; (80028b4 <UART_SetConfig+0x308>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d120      	bne.n	8002740 <UART_SetConfig+0x194>
 80026fe:	4b6b      	ldr	r3, [pc, #428]	; (80028ac <UART_SetConfig+0x300>)
 8002700:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002704:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002708:	2b10      	cmp	r3, #16
 800270a:	d00f      	beq.n	800272c <UART_SetConfig+0x180>
 800270c:	2b10      	cmp	r3, #16
 800270e:	d802      	bhi.n	8002716 <UART_SetConfig+0x16a>
 8002710:	2b00      	cmp	r3, #0
 8002712:	d005      	beq.n	8002720 <UART_SetConfig+0x174>
 8002714:	e010      	b.n	8002738 <UART_SetConfig+0x18c>
 8002716:	2b20      	cmp	r3, #32
 8002718:	d005      	beq.n	8002726 <UART_SetConfig+0x17a>
 800271a:	2b30      	cmp	r3, #48	; 0x30
 800271c:	d009      	beq.n	8002732 <UART_SetConfig+0x186>
 800271e:	e00b      	b.n	8002738 <UART_SetConfig+0x18c>
 8002720:	2300      	movs	r3, #0
 8002722:	76fb      	strb	r3, [r7, #27]
 8002724:	e05e      	b.n	80027e4 <UART_SetConfig+0x238>
 8002726:	2302      	movs	r3, #2
 8002728:	76fb      	strb	r3, [r7, #27]
 800272a:	e05b      	b.n	80027e4 <UART_SetConfig+0x238>
 800272c:	2304      	movs	r3, #4
 800272e:	76fb      	strb	r3, [r7, #27]
 8002730:	e058      	b.n	80027e4 <UART_SetConfig+0x238>
 8002732:	2308      	movs	r3, #8
 8002734:	76fb      	strb	r3, [r7, #27]
 8002736:	e055      	b.n	80027e4 <UART_SetConfig+0x238>
 8002738:	2310      	movs	r3, #16
 800273a:	76fb      	strb	r3, [r7, #27]
 800273c:	bf00      	nop
 800273e:	e051      	b.n	80027e4 <UART_SetConfig+0x238>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a5c      	ldr	r2, [pc, #368]	; (80028b8 <UART_SetConfig+0x30c>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d120      	bne.n	800278c <UART_SetConfig+0x1e0>
 800274a:	4b58      	ldr	r3, [pc, #352]	; (80028ac <UART_SetConfig+0x300>)
 800274c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002750:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002754:	2b40      	cmp	r3, #64	; 0x40
 8002756:	d00f      	beq.n	8002778 <UART_SetConfig+0x1cc>
 8002758:	2b40      	cmp	r3, #64	; 0x40
 800275a:	d802      	bhi.n	8002762 <UART_SetConfig+0x1b6>
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <UART_SetConfig+0x1c0>
 8002760:	e010      	b.n	8002784 <UART_SetConfig+0x1d8>
 8002762:	2b80      	cmp	r3, #128	; 0x80
 8002764:	d005      	beq.n	8002772 <UART_SetConfig+0x1c6>
 8002766:	2bc0      	cmp	r3, #192	; 0xc0
 8002768:	d009      	beq.n	800277e <UART_SetConfig+0x1d2>
 800276a:	e00b      	b.n	8002784 <UART_SetConfig+0x1d8>
 800276c:	2300      	movs	r3, #0
 800276e:	76fb      	strb	r3, [r7, #27]
 8002770:	e038      	b.n	80027e4 <UART_SetConfig+0x238>
 8002772:	2302      	movs	r3, #2
 8002774:	76fb      	strb	r3, [r7, #27]
 8002776:	e035      	b.n	80027e4 <UART_SetConfig+0x238>
 8002778:	2304      	movs	r3, #4
 800277a:	76fb      	strb	r3, [r7, #27]
 800277c:	e032      	b.n	80027e4 <UART_SetConfig+0x238>
 800277e:	2308      	movs	r3, #8
 8002780:	76fb      	strb	r3, [r7, #27]
 8002782:	e02f      	b.n	80027e4 <UART_SetConfig+0x238>
 8002784:	2310      	movs	r3, #16
 8002786:	76fb      	strb	r3, [r7, #27]
 8002788:	bf00      	nop
 800278a:	e02b      	b.n	80027e4 <UART_SetConfig+0x238>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a44      	ldr	r2, [pc, #272]	; (80028a4 <UART_SetConfig+0x2f8>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d124      	bne.n	80027e0 <UART_SetConfig+0x234>
 8002796:	4b45      	ldr	r3, [pc, #276]	; (80028ac <UART_SetConfig+0x300>)
 8002798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800279c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80027a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027a4:	d012      	beq.n	80027cc <UART_SetConfig+0x220>
 80027a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027aa:	d802      	bhi.n	80027b2 <UART_SetConfig+0x206>
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d007      	beq.n	80027c0 <UART_SetConfig+0x214>
 80027b0:	e012      	b.n	80027d8 <UART_SetConfig+0x22c>
 80027b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80027b6:	d006      	beq.n	80027c6 <UART_SetConfig+0x21a>
 80027b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80027bc:	d009      	beq.n	80027d2 <UART_SetConfig+0x226>
 80027be:	e00b      	b.n	80027d8 <UART_SetConfig+0x22c>
 80027c0:	2300      	movs	r3, #0
 80027c2:	76fb      	strb	r3, [r7, #27]
 80027c4:	e00e      	b.n	80027e4 <UART_SetConfig+0x238>
 80027c6:	2302      	movs	r3, #2
 80027c8:	76fb      	strb	r3, [r7, #27]
 80027ca:	e00b      	b.n	80027e4 <UART_SetConfig+0x238>
 80027cc:	2304      	movs	r3, #4
 80027ce:	76fb      	strb	r3, [r7, #27]
 80027d0:	e008      	b.n	80027e4 <UART_SetConfig+0x238>
 80027d2:	2308      	movs	r3, #8
 80027d4:	76fb      	strb	r3, [r7, #27]
 80027d6:	e005      	b.n	80027e4 <UART_SetConfig+0x238>
 80027d8:	2310      	movs	r3, #16
 80027da:	76fb      	strb	r3, [r7, #27]
 80027dc:	bf00      	nop
 80027de:	e001      	b.n	80027e4 <UART_SetConfig+0x238>
 80027e0:	2310      	movs	r3, #16
 80027e2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a2e      	ldr	r2, [pc, #184]	; (80028a4 <UART_SetConfig+0x2f8>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	f040 80e9 	bne.w	80029c2 <UART_SetConfig+0x416>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80027f0:	7efb      	ldrb	r3, [r7, #27]
 80027f2:	2b08      	cmp	r3, #8
 80027f4:	d823      	bhi.n	800283e <UART_SetConfig+0x292>
 80027f6:	a201      	add	r2, pc, #4	; (adr r2, 80027fc <UART_SetConfig+0x250>)
 80027f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027fc:	08002821 	.word	0x08002821
 8002800:	0800283f 	.word	0x0800283f
 8002804:	08002829 	.word	0x08002829
 8002808:	0800283f 	.word	0x0800283f
 800280c:	0800282f 	.word	0x0800282f
 8002810:	0800283f 	.word	0x0800283f
 8002814:	0800283f 	.word	0x0800283f
 8002818:	0800283f 	.word	0x0800283f
 800281c:	08002837 	.word	0x08002837
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002820:	f7fe ff7c 	bl	800171c <HAL_RCC_GetPCLK1Freq>
 8002824:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002826:	e00d      	b.n	8002844 <UART_SetConfig+0x298>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002828:	4b24      	ldr	r3, [pc, #144]	; (80028bc <UART_SetConfig+0x310>)
 800282a:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800282c:	e00a      	b.n	8002844 <UART_SetConfig+0x298>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800282e:	f7fe fedf 	bl	80015f0 <HAL_RCC_GetSysClockFreq>
 8002832:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002834:	e006      	b.n	8002844 <UART_SetConfig+0x298>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002836:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800283a:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800283c:	e002      	b.n	8002844 <UART_SetConfig+0x298>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	74fb      	strb	r3, [r7, #19]
        break;
 8002842:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2b00      	cmp	r3, #0
 8002848:	f000 81ad 	beq.w	8002ba6 <UART_SetConfig+0x5fa>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685a      	ldr	r2, [r3, #4]
 8002850:	4613      	mov	r3, r2
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	441a      	add	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	429a      	cmp	r2, r3
 800285a:	d805      	bhi.n	8002868 <UART_SetConfig+0x2bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	429a      	cmp	r2, r3
 8002866:	d202      	bcs.n	800286e <UART_SetConfig+0x2c2>
      {
        ret = HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	74fb      	strb	r3, [r7, #19]
 800286c:	e19b      	b.n	8002ba6 <UART_SetConfig+0x5fa>
      }
      else
      {
        switch (clocksource)
 800286e:	7efb      	ldrb	r3, [r7, #27]
 8002870:	2b08      	cmp	r3, #8
 8002872:	f200 8093 	bhi.w	800299c <UART_SetConfig+0x3f0>
 8002876:	a201      	add	r2, pc, #4	; (adr r2, 800287c <UART_SetConfig+0x2d0>)
 8002878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800287c:	080028c1 	.word	0x080028c1
 8002880:	0800299d 	.word	0x0800299d
 8002884:	08002901 	.word	0x08002901
 8002888:	0800299d 	.word	0x0800299d
 800288c:	08002935 	.word	0x08002935
 8002890:	0800299d 	.word	0x0800299d
 8002894:	0800299d 	.word	0x0800299d
 8002898:	0800299d 	.word	0x0800299d
 800289c:	08002973 	.word	0x08002973
 80028a0:	efff69f3 	.word	0xefff69f3
 80028a4:	40008000 	.word	0x40008000
 80028a8:	40013800 	.word	0x40013800
 80028ac:	40021000 	.word	0x40021000
 80028b0:	40004400 	.word	0x40004400
 80028b4:	40004800 	.word	0x40004800
 80028b8:	40004c00 	.word	0x40004c00
 80028bc:	00f42400 	.word	0x00f42400
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80028c0:	f7fe ff2c 	bl	800171c <HAL_RCC_GetPCLK1Freq>
 80028c4:	4603      	mov	r3, r0
 80028c6:	f04f 0400 	mov.w	r4, #0
 80028ca:	ea4f 2904 	mov.w	r9, r4, lsl #8
 80028ce:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 80028d2:	ea4f 2803 	mov.w	r8, r3, lsl #8
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	085b      	lsrs	r3, r3, #1
 80028dc:	f04f 0400 	mov.w	r4, #0
 80028e0:	eb18 0003 	adds.w	r0, r8, r3
 80028e4:	eb49 0104 	adc.w	r1, r9, r4
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f04f 0400 	mov.w	r4, #0
 80028f0:	461a      	mov	r2, r3
 80028f2:	4623      	mov	r3, r4
 80028f4:	f7fd fc76 	bl	80001e4 <__aeabi_uldivmod>
 80028f8:	4603      	mov	r3, r0
 80028fa:	460c      	mov	r4, r1
 80028fc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80028fe:	e050      	b.n	80029a2 <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	085b      	lsrs	r3, r3, #1
 8002906:	f04f 0400 	mov.w	r4, #0
 800290a:	49ad      	ldr	r1, [pc, #692]	; (8002bc0 <UART_SetConfig+0x614>)
 800290c:	f04f 0200 	mov.w	r2, #0
 8002910:	eb13 0801 	adds.w	r8, r3, r1
 8002914:	eb44 0902 	adc.w	r9, r4, r2
 8002918:	4640      	mov	r0, r8
 800291a:	4649      	mov	r1, r9
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f04f 0400 	mov.w	r4, #0
 8002924:	461a      	mov	r2, r3
 8002926:	4623      	mov	r3, r4
 8002928:	f7fd fc5c 	bl	80001e4 <__aeabi_uldivmod>
 800292c:	4603      	mov	r3, r0
 800292e:	460c      	mov	r4, r1
 8002930:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002932:	e036      	b.n	80029a2 <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002934:	f7fe fe5c 	bl	80015f0 <HAL_RCC_GetSysClockFreq>
 8002938:	4603      	mov	r3, r0
 800293a:	461a      	mov	r2, r3
 800293c:	f04f 0300 	mov.w	r3, #0
 8002940:	021d      	lsls	r5, r3, #8
 8002942:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8002946:	0214      	lsls	r4, r2, #8
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	085b      	lsrs	r3, r3, #1
 800294e:	461a      	mov	r2, r3
 8002950:	f04f 0300 	mov.w	r3, #0
 8002954:	18a0      	adds	r0, r4, r2
 8002956:	eb45 0103 	adc.w	r1, r5, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f04f 0400 	mov.w	r4, #0
 8002962:	461a      	mov	r2, r3
 8002964:	4623      	mov	r3, r4
 8002966:	f7fd fc3d 	bl	80001e4 <__aeabi_uldivmod>
 800296a:	4603      	mov	r3, r0
 800296c:	460c      	mov	r4, r1
 800296e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002970:	e017      	b.n	80029a2 <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	085b      	lsrs	r3, r3, #1
 8002978:	f04f 0400 	mov.w	r4, #0
 800297c:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8002980:	f144 0100 	adc.w	r1, r4, #0
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f04f 0400 	mov.w	r4, #0
 800298c:	461a      	mov	r2, r3
 800298e:	4623      	mov	r3, r4
 8002990:	f7fd fc28 	bl	80001e4 <__aeabi_uldivmod>
 8002994:	4603      	mov	r3, r0
 8002996:	460c      	mov	r4, r1
 8002998:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800299a:	e002      	b.n	80029a2 <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	74fb      	strb	r3, [r7, #19]
            break;
 80029a0:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029a8:	d308      	bcc.n	80029bc <UART_SetConfig+0x410>
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029b0:	d204      	bcs.n	80029bc <UART_SetConfig+0x410>
        {
          huart->Instance->BRR = usartdiv;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	60da      	str	r2, [r3, #12]
 80029ba:	e0f4      	b.n	8002ba6 <UART_SetConfig+0x5fa>
        }
        else
        {
          ret = HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	74fb      	strb	r3, [r7, #19]
 80029c0:	e0f1      	b.n	8002ba6 <UART_SetConfig+0x5fa>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029ca:	d17e      	bne.n	8002aca <UART_SetConfig+0x51e>
  {
    switch (clocksource)
 80029cc:	7efb      	ldrb	r3, [r7, #27]
 80029ce:	2b08      	cmp	r3, #8
 80029d0:	d85b      	bhi.n	8002a8a <UART_SetConfig+0x4de>
 80029d2:	a201      	add	r2, pc, #4	; (adr r2, 80029d8 <UART_SetConfig+0x42c>)
 80029d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029d8:	080029fd 	.word	0x080029fd
 80029dc:	08002a1b 	.word	0x08002a1b
 80029e0:	08002a39 	.word	0x08002a39
 80029e4:	08002a8b 	.word	0x08002a8b
 80029e8:	08002a55 	.word	0x08002a55
 80029ec:	08002a8b 	.word	0x08002a8b
 80029f0:	08002a8b 	.word	0x08002a8b
 80029f4:	08002a8b 	.word	0x08002a8b
 80029f8:	08002a73 	.word	0x08002a73
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80029fc:	f7fe fe8e 	bl	800171c <HAL_RCC_GetPCLK1Freq>
 8002a00:	4603      	mov	r3, r0
 8002a02:	005a      	lsls	r2, r3, #1
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	085b      	lsrs	r3, r3, #1
 8002a0a:	441a      	add	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002a18:	e03a      	b.n	8002a90 <UART_SetConfig+0x4e4>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002a1a:	f7fe fe95 	bl	8001748 <HAL_RCC_GetPCLK2Freq>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	005a      	lsls	r2, r3, #1
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	085b      	lsrs	r3, r3, #1
 8002a28:	441a      	add	r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002a36:	e02b      	b.n	8002a90 <UART_SetConfig+0x4e4>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	085b      	lsrs	r3, r3, #1
 8002a3e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002a42:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	6852      	ldr	r2, [r2, #4]
 8002a4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002a52:	e01d      	b.n	8002a90 <UART_SetConfig+0x4e4>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002a54:	f7fe fdcc 	bl	80015f0 <HAL_RCC_GetSysClockFreq>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	005a      	lsls	r2, r3, #1
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	085b      	lsrs	r3, r3, #1
 8002a62:	441a      	add	r2, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002a70:	e00e      	b.n	8002a90 <UART_SetConfig+0x4e4>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	085b      	lsrs	r3, r3, #1
 8002a78:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002a88:	e002      	b.n	8002a90 <UART_SetConfig+0x4e4>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	74fb      	strb	r3, [r7, #19]
        break;
 8002a8e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	2b0f      	cmp	r3, #15
 8002a94:	d916      	bls.n	8002ac4 <UART_SetConfig+0x518>
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a9c:	d212      	bcs.n	8002ac4 <UART_SetConfig+0x518>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	f023 030f 	bic.w	r3, r3, #15
 8002aa6:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	085b      	lsrs	r3, r3, #1
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	897b      	ldrh	r3, [r7, #10]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	897a      	ldrh	r2, [r7, #10]
 8002ac0:	60da      	str	r2, [r3, #12]
 8002ac2:	e070      	b.n	8002ba6 <UART_SetConfig+0x5fa>
    }
    else
    {
      ret = HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	74fb      	strb	r3, [r7, #19]
 8002ac8:	e06d      	b.n	8002ba6 <UART_SetConfig+0x5fa>
    }
  }
  else
  {
    switch (clocksource)
 8002aca:	7efb      	ldrb	r3, [r7, #27]
 8002acc:	2b08      	cmp	r3, #8
 8002ace:	d859      	bhi.n	8002b84 <UART_SetConfig+0x5d8>
 8002ad0:	a201      	add	r2, pc, #4	; (adr r2, 8002ad8 <UART_SetConfig+0x52c>)
 8002ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad6:	bf00      	nop
 8002ad8:	08002afd 	.word	0x08002afd
 8002adc:	08002b19 	.word	0x08002b19
 8002ae0:	08002b35 	.word	0x08002b35
 8002ae4:	08002b85 	.word	0x08002b85
 8002ae8:	08002b51 	.word	0x08002b51
 8002aec:	08002b85 	.word	0x08002b85
 8002af0:	08002b85 	.word	0x08002b85
 8002af4:	08002b85 	.word	0x08002b85
 8002af8:	08002b6d 	.word	0x08002b6d
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002afc:	f7fe fe0e 	bl	800171c <HAL_RCC_GetPCLK1Freq>
 8002b00:	4602      	mov	r2, r0
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	085b      	lsrs	r3, r3, #1
 8002b08:	441a      	add	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002b16:	e038      	b.n	8002b8a <UART_SetConfig+0x5de>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002b18:	f7fe fe16 	bl	8001748 <HAL_RCC_GetPCLK2Freq>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	085b      	lsrs	r3, r3, #1
 8002b24:	441a      	add	r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002b32:	e02a      	b.n	8002b8a <UART_SetConfig+0x5de>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	085b      	lsrs	r3, r3, #1
 8002b3a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002b3e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	6852      	ldr	r2, [r2, #4]
 8002b46:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002b4e:	e01c      	b.n	8002b8a <UART_SetConfig+0x5de>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002b50:	f7fe fd4e 	bl	80015f0 <HAL_RCC_GetSysClockFreq>
 8002b54:	4602      	mov	r2, r0
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	085b      	lsrs	r3, r3, #1
 8002b5c:	441a      	add	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002b6a:	e00e      	b.n	8002b8a <UART_SetConfig+0x5de>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	085b      	lsrs	r3, r3, #1
 8002b72:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002b82:	e002      	b.n	8002b8a <UART_SetConfig+0x5de>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	74fb      	strb	r3, [r7, #19]
        break;
 8002b88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	2b0f      	cmp	r3, #15
 8002b8e:	d908      	bls.n	8002ba2 <UART_SetConfig+0x5f6>
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b96:	d204      	bcs.n	8002ba2 <UART_SetConfig+0x5f6>
    {
      huart->Instance->BRR = usartdiv;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	697a      	ldr	r2, [r7, #20]
 8002b9e:	60da      	str	r2, [r3, #12]
 8002ba0:	e001      	b.n	8002ba6 <UART_SetConfig+0x5fa>
    }
    else
    {
      ret = HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002bb2:	7cfb      	ldrb	r3, [r7, #19]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3720      	adds	r7, #32
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002bbe:	bf00      	nop
 8002bc0:	f4240000 	.word	0xf4240000

08002bc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00a      	beq.n	8002bee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	6812      	ldr	r2, [r2, #0]
 8002be0:	6852      	ldr	r2, [r2, #4]
 8002be2:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002bea:	430a      	orrs	r2, r1
 8002bec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00a      	beq.n	8002c10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	6812      	ldr	r2, [r2, #0]
 8002c02:	6852      	ldr	r2, [r2, #4]
 8002c04:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00a      	beq.n	8002c32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	6812      	ldr	r2, [r2, #0]
 8002c24:	6852      	ldr	r2, [r2, #4]
 8002c26:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c36:	f003 0308 	and.w	r3, r3, #8
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00a      	beq.n	8002c54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	6812      	ldr	r2, [r2, #0]
 8002c46:	6852      	ldr	r2, [r2, #4]
 8002c48:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c50:	430a      	orrs	r2, r1
 8002c52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c58:	f003 0310 	and.w	r3, r3, #16
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00a      	beq.n	8002c76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6812      	ldr	r2, [r2, #0]
 8002c68:	6892      	ldr	r2, [r2, #8]
 8002c6a:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c72:	430a      	orrs	r2, r1
 8002c74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7a:	f003 0320 	and.w	r3, r3, #32
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00a      	beq.n	8002c98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	6812      	ldr	r2, [r2, #0]
 8002c8a:	6892      	ldr	r2, [r2, #8]
 8002c8c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c94:	430a      	orrs	r2, r1
 8002c96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d01a      	beq.n	8002cda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6812      	ldr	r2, [r2, #0]
 8002cac:	6852      	ldr	r2, [r2, #4]
 8002cae:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cc2:	d10a      	bne.n	8002cda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	6852      	ldr	r2, [r2, #4]
 8002cce:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00a      	beq.n	8002cfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	6852      	ldr	r2, [r2, #4]
 8002cf0:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	605a      	str	r2, [r3, #4]
  }
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af02      	add	r7, sp, #8
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002d16:	f7fd fc59 	bl	80005cc <HAL_GetTick>
 8002d1a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	2b08      	cmp	r3, #8
 8002d28:	d10e      	bne.n	8002d48 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d2a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 f82a 	bl	8002d92 <UART_WaitOnFlagUntilTimeout>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d001      	beq.n	8002d48 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e020      	b.n	8002d8a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0304 	and.w	r3, r3, #4
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d10e      	bne.n	8002d74 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d56:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002d5a:	9300      	str	r3, [sp, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f000 f814 	bl	8002d92 <UART_WaitOnFlagUntilTimeout>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e00a      	b.n	8002d8a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2220      	movs	r2, #32
 8002d78:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2220      	movs	r2, #32
 8002d7e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3710      	adds	r7, #16
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b084      	sub	sp, #16
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	603b      	str	r3, [r7, #0]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002da2:	e02a      	b.n	8002dfa <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002daa:	d026      	beq.n	8002dfa <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dac:	f7fd fc0e 	bl	80005cc <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	1ad2      	subs	r2, r2, r3
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d802      	bhi.n	8002dc2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d11b      	bne.n	8002dfa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	6812      	ldr	r2, [r2, #0]
 8002dca:	6812      	ldr	r2, [r2, #0]
 8002dcc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002dd0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	6812      	ldr	r2, [r2, #0]
 8002dda:	6892      	ldr	r2, [r2, #8]
 8002ddc:	f022 0201 	bic.w	r2, r2, #1
 8002de0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2220      	movs	r2, #32
 8002de6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2220      	movs	r2, #32
 8002dec:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e00f      	b.n	8002e1a <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	69da      	ldr	r2, [r3, #28]
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	401a      	ands	r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	bf0c      	ite	eq
 8002e0a:	2301      	moveq	r3, #1
 8002e0c:	2300      	movne	r3, #0
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	461a      	mov	r2, r3
 8002e12:	79fb      	ldrb	r3, [r7, #7]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d0c5      	beq.n	8002da4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3710      	adds	r7, #16
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <process_buttons>:
extern UART_HandleTypeDef huart2;
extern char uart_buff[50];
extern uint8_t buttons_states[NUM_OF_BUTTONS];

void process_buttons()
{
 8002e24:	b590      	push	{r4, r7, lr}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0

	static volatile uint8_t buttons_last_state[NUM_OF_BUTTONS] =
	{ 1, 1 };

	//tick_counter++;
	for (int i = 0; i < NUM_OF_BUTTONS; i++)
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	607b      	str	r3, [r7, #4]
 8002e2e:	e0a4      	b.n	8002f7a <process_buttons+0x156>
	{
		if (longPressDebounce[i])
 8002e30:	4a56      	ldr	r2, [pc, #344]	; (8002f8c <process_buttons+0x168>)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4413      	add	r3, r2
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d00a      	beq.n	8002e52 <process_buttons+0x2e>
			longPressDebounce[i]--;
 8002e3c:	4a53      	ldr	r2, [pc, #332]	; (8002f8c <process_buttons+0x168>)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4413      	add	r3, r2
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	3b01      	subs	r3, #1
 8002e46:	b2d9      	uxtb	r1, r3
 8002e48:	4a50      	ldr	r2, [pc, #320]	; (8002f8c <process_buttons+0x168>)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	460a      	mov	r2, r1
 8002e50:	701a      	strb	r2, [r3, #0]

		if (buttons_last_state[0])
 8002e52:	4b4f      	ldr	r3, [pc, #316]	; (8002f90 <process_buttons+0x16c>)
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f000 8084 	beq.w	8002f66 <process_buttons+0x142>
		{
			tick_counters[i]++;
 8002e5e:	4a4d      	ldr	r2, [pc, #308]	; (8002f94 <process_buttons+0x170>)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e66:	3301      	adds	r3, #1
 8002e68:	b299      	uxth	r1, r3
 8002e6a:	4a4a      	ldr	r2, [pc, #296]	; (8002f94 <process_buttons+0x170>)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			if (!buttons_states[i] || (tick_counters[i] > LONG_PRESS))
 8002e72:	4a49      	ldr	r2, [pc, #292]	; (8002f98 <process_buttons+0x174>)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4413      	add	r3, r2
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d005      	beq.n	8002e8a <process_buttons+0x66>
 8002e7e:	4a45      	ldr	r2, [pc, #276]	; (8002f94 <process_buttons+0x170>)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e86:	2bc8      	cmp	r3, #200	; 0xc8
 8002e88:	d96d      	bls.n	8002f66 <process_buttons+0x142>
			{

				if (tick_counters[i] > SHORT_PRESS && tick_counters[i] < MEDIUM_PRESS && (!longPressDebounce[i]))
 8002e8a:	4a42      	ldr	r2, [pc, #264]	; (8002f94 <process_buttons+0x170>)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e92:	2b05      	cmp	r3, #5
 8002e94:	d920      	bls.n	8002ed8 <process_buttons+0xb4>
 8002e96:	4a3f      	ldr	r2, [pc, #252]	; (8002f94 <process_buttons+0x170>)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e9e:	2b4f      	cmp	r3, #79	; 0x4f
 8002ea0:	d81a      	bhi.n	8002ed8 <process_buttons+0xb4>
 8002ea2:	4a3a      	ldr	r2, [pc, #232]	; (8002f8c <process_buttons+0x168>)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d114      	bne.n	8002ed8 <process_buttons+0xb4>
				{

					//SHORT PRESS ACTION
					sprintf(uart_buff, "Short press \n");
 8002eae:	4a3b      	ldr	r2, [pc, #236]	; (8002f9c <process_buttons+0x178>)
 8002eb0:	4b3b      	ldr	r3, [pc, #236]	; (8002fa0 <process_buttons+0x17c>)
 8002eb2:	4614      	mov	r4, r2
 8002eb4:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002eb6:	6020      	str	r0, [r4, #0]
 8002eb8:	6061      	str	r1, [r4, #4]
 8002eba:	60a2      	str	r2, [r4, #8]
 8002ebc:	881b      	ldrh	r3, [r3, #0]
 8002ebe:	81a3      	strh	r3, [r4, #12]

					HAL_UART_Transmit(&huart2, (uint8_t*) uart_buff, strlen(uart_buff),
 8002ec0:	4836      	ldr	r0, [pc, #216]	; (8002f9c <process_buttons+0x178>)
 8002ec2:	f7fd f987 	bl	80001d4 <strlen>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	f04f 33ff 	mov.w	r3, #4294967295
 8002ece:	4933      	ldr	r1, [pc, #204]	; (8002f9c <process_buttons+0x178>)
 8002ed0:	4834      	ldr	r0, [pc, #208]	; (8002fa4 <process_buttons+0x180>)
 8002ed2:	f7ff fad7 	bl	8002484 <HAL_UART_Transmit>
 8002ed6:	e041      	b.n	8002f5c <process_buttons+0x138>
					HAL_MAX_DELAY);

				}
				else if (tick_counters[i] > MEDIUM_PRESS && tick_counters[i] < LONG_PRESS)
 8002ed8:	4a2e      	ldr	r2, [pc, #184]	; (8002f94 <process_buttons+0x170>)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ee0:	2b50      	cmp	r3, #80	; 0x50
 8002ee2:	d91c      	bls.n	8002f1e <process_buttons+0xfa>
 8002ee4:	4a2b      	ldr	r2, [pc, #172]	; (8002f94 <process_buttons+0x170>)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002eec:	2bc7      	cmp	r3, #199	; 0xc7
 8002eee:	d816      	bhi.n	8002f1e <process_buttons+0xfa>
				{

					//MEDIUM PRESS ACTION
					sprintf(uart_buff, "Medium press \n");
 8002ef0:	4a2a      	ldr	r2, [pc, #168]	; (8002f9c <process_buttons+0x178>)
 8002ef2:	4b2d      	ldr	r3, [pc, #180]	; (8002fa8 <process_buttons+0x184>)
 8002ef4:	4614      	mov	r4, r2
 8002ef6:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002ef8:	6020      	str	r0, [r4, #0]
 8002efa:	6061      	str	r1, [r4, #4]
 8002efc:	60a2      	str	r2, [r4, #8]
 8002efe:	881a      	ldrh	r2, [r3, #0]
 8002f00:	789b      	ldrb	r3, [r3, #2]
 8002f02:	81a2      	strh	r2, [r4, #12]
 8002f04:	73a3      	strb	r3, [r4, #14]

										HAL_UART_Transmit(&huart2, (uint8_t*) uart_buff, strlen(uart_buff),
 8002f06:	4825      	ldr	r0, [pc, #148]	; (8002f9c <process_buttons+0x178>)
 8002f08:	f7fd f964 	bl	80001d4 <strlen>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	f04f 33ff 	mov.w	r3, #4294967295
 8002f14:	4921      	ldr	r1, [pc, #132]	; (8002f9c <process_buttons+0x178>)
 8002f16:	4823      	ldr	r0, [pc, #140]	; (8002fa4 <process_buttons+0x180>)
 8002f18:	f7ff fab4 	bl	8002484 <HAL_UART_Transmit>
 8002f1c:	e01e      	b.n	8002f5c <process_buttons+0x138>
										HAL_MAX_DELAY);
				}

				else if (tick_counters[i] > LONG_PRESS)
 8002f1e:	4a1d      	ldr	r2, [pc, #116]	; (8002f94 <process_buttons+0x170>)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f26:	2bc8      	cmp	r3, #200	; 0xc8
 8002f28:	d918      	bls.n	8002f5c <process_buttons+0x138>
				{

					//LONG PRESS ACTION
					longPressDebounce[i] = 70;
 8002f2a:	4a18      	ldr	r2, [pc, #96]	; (8002f8c <process_buttons+0x168>)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4413      	add	r3, r2
 8002f30:	2246      	movs	r2, #70	; 0x46
 8002f32:	701a      	strb	r2, [r3, #0]

					sprintf(uart_buff, "Long press \n");
 8002f34:	4a19      	ldr	r2, [pc, #100]	; (8002f9c <process_buttons+0x178>)
 8002f36:	4b1d      	ldr	r3, [pc, #116]	; (8002fac <process_buttons+0x188>)
 8002f38:	4614      	mov	r4, r2
 8002f3a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002f3c:	6020      	str	r0, [r4, #0]
 8002f3e:	6061      	str	r1, [r4, #4]
 8002f40:	60a2      	str	r2, [r4, #8]
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	7323      	strb	r3, [r4, #12]

					HAL_UART_Transmit(&huart2, (uint8_t*) uart_buff, strlen(uart_buff),
 8002f46:	4815      	ldr	r0, [pc, #84]	; (8002f9c <process_buttons+0x178>)
 8002f48:	f7fd f944 	bl	80001d4 <strlen>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	f04f 33ff 	mov.w	r3, #4294967295
 8002f54:	4911      	ldr	r1, [pc, #68]	; (8002f9c <process_buttons+0x178>)
 8002f56:	4813      	ldr	r0, [pc, #76]	; (8002fa4 <process_buttons+0x180>)
 8002f58:	f7ff fa94 	bl	8002484 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
				}

				tick_counters[i] = 0;
 8002f5c:	4a0d      	ldr	r2, [pc, #52]	; (8002f94 <process_buttons+0x170>)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2100      	movs	r1, #0
 8002f62:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
		}
		buttons_last_state[i] = buttons_states[0];
 8002f66:	4b0c      	ldr	r3, [pc, #48]	; (8002f98 <process_buttons+0x174>)
 8002f68:	7819      	ldrb	r1, [r3, #0]
 8002f6a:	4a09      	ldr	r2, [pc, #36]	; (8002f90 <process_buttons+0x16c>)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4413      	add	r3, r2
 8002f70:	460a      	mov	r2, r1
 8002f72:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_OF_BUTTONS; i++)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3301      	adds	r3, #1
 8002f78:	607b      	str	r3, [r7, #4]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	f77f af57 	ble.w	8002e30 <process_buttons+0xc>
	}
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd90      	pop	{r4, r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	2000002c 	.word	0x2000002c
 8002f90:	20000008 	.word	0x20000008
 8002f94:	20000030 	.word	0x20000030
 8002f98:	20000034 	.word	0x20000034
 8002f9c:	20000040 	.word	0x20000040
 8002fa0:	08003648 	.word	0x08003648
 8002fa4:	200000b8 	.word	0x200000b8
 8002fa8:	08003658 	.word	0x08003658
 8002fac:	08003668 	.word	0x08003668

08002fb0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002fb6:	f7fd fa9d 	bl	80004f4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002fba:	f000 f835 	bl	8003028 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002fbe:	f000 f905 	bl	80031cc <MX_GPIO_Init>
	MX_TIM6_Init();
 8002fc2:	f000 f89d 	bl	8003100 <MX_TIM6_Init>
	MX_USART2_UART_Init();
 8002fc6:	f000 f8d1 	bl	800316c <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start_IT(&htim6);
 8002fca:	4813      	ldr	r0, [pc, #76]	; (8003018 <main+0x68>)
 8002fcc:	f7fe ffb8 	bl	8001f40 <HAL_TIM_Base_Start_IT>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (updateReady)
 8002fd0:	4b12      	ldr	r3, [pc, #72]	; (800301c <main+0x6c>)
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d0fb      	beq.n	8002fd0 <main+0x20>
		{
			updateReady--;  // to not update to offten
 8002fd8:	4b10      	ldr	r3, [pc, #64]	; (800301c <main+0x6c>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	b2da      	uxtb	r2, r3
 8002fe0:	4b0e      	ldr	r3, [pc, #56]	; (800301c <main+0x6c>)
 8002fe2:	701a      	strb	r2, [r3, #0]

			for (ptr = timed_task; ptr->interval != 0; ptr++)
 8002fe4:	4b0e      	ldr	r3, [pc, #56]	; (8003020 <main+0x70>)
 8002fe6:	607b      	str	r3, [r7, #4]
 8002fe8:	e010      	b.n	800300c <main+0x5c>
			{
				if (!(tick % ptr->interval))
 8002fea:	4b0e      	ldr	r3, [pc, #56]	; (8003024 <main+0x74>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	8812      	ldrh	r2, [r2, #0]
 8002ff2:	fbb3 f1f2 	udiv	r1, r3, r2
 8002ff6:	fb02 f201 	mul.w	r2, r2, r1
 8002ffa:	1a9b      	subs	r3, r3, r2
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d102      	bne.n	8003006 <main+0x56>
				{
					/* Time to call the function */
					(ptr->proc)();
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	4798      	blx	r3
			for (ptr = timed_task; ptr->interval != 0; ptr++)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	3308      	adds	r3, #8
 800300a:	607b      	str	r3, [r7, #4]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	881b      	ldrh	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1ea      	bne.n	8002fea <main+0x3a>
		if (updateReady)
 8003014:	e7dc      	b.n	8002fd0 <main+0x20>
 8003016:	bf00      	nop
 8003018:	20000078 	.word	0x20000078
 800301c:	2000003c 	.word	0x2000003c
 8003020:	08003678 	.word	0x08003678
 8003024:	20000074 	.word	0x20000074

08003028 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b0b0      	sub	sp, #192	; 0xc0
 800302c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800302e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003032:	2244      	movs	r2, #68	; 0x44
 8003034:	2100      	movs	r1, #0
 8003036:	4618      	mov	r0, r3
 8003038:	f000 faf2 	bl	8003620 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800303c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]
 8003044:	605a      	str	r2, [r3, #4]
 8003046:	609a      	str	r2, [r3, #8]
 8003048:	60da      	str	r2, [r3, #12]
 800304a:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 800304c:	463b      	mov	r3, r7
 800304e:	2268      	movs	r2, #104	; 0x68
 8003050:	2100      	movs	r1, #0
 8003052:	4618      	mov	r0, r3
 8003054:	f000 fae4 	bl	8003620 <memset>
	{ 0 };

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003058:	2301      	movs	r3, #1
 800305a:	67fb      	str	r3, [r7, #124]	; 0x7c
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800305c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003060:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003064:	2302      	movs	r3, #2
 8003066:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800306a:	2303      	movs	r3, #3
 800306c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	RCC_OscInitStruct.PLL.PLLM = 1;
 8003070:	2301      	movs	r3, #1
 8003072:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.PLL.PLLN = 25;
 8003076:	2319      	movs	r3, #25
 8003078:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800307c:	2307      	movs	r3, #7
 800307e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003082:	2302      	movs	r3, #2
 8003084:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8003088:	2304      	movs	r3, #4
 800308a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800308e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003092:	4618      	mov	r0, r3
 8003094:	f7fd fddc 	bl	8000c50 <HAL_RCC_OscConfig>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <SystemClock_Config+0x7a>
	{
		Error_Handler();
 800309e:	f000 f965 	bl	800336c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030a2:	230f      	movs	r3, #15
 80030a4:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030a6:	2303      	movs	r3, #3
 80030a8:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030aa:	2300      	movs	r3, #0
 80030ac:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80030ae:	2300      	movs	r3, #0
 80030b0:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030b2:	2300      	movs	r3, #0
 80030b4:	67bb      	str	r3, [r7, #120]	; 0x78

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80030b6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80030ba:	2103      	movs	r1, #3
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fe f9b5 	bl	800142c <HAL_RCC_ClockConfig>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d001      	beq.n	80030cc <SystemClock_Config+0xa4>
	{
		Error_Handler();
 80030c8:	f000 f950 	bl	800336c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80030cc:	2302      	movs	r3, #2
 80030ce:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80030d0:	2300      	movs	r3, #0
 80030d2:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030d4:	463b      	mov	r3, r7
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fe fbac 	bl	8001834 <HAL_RCCEx_PeriphCLKConfig>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <SystemClock_Config+0xbe>
	{
		Error_Handler();
 80030e2:	f000 f943 	bl	800336c <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80030e6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80030ea:	f7fd fd5b 	bl	8000ba4 <HAL_PWREx_ControlVoltageScaling>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <SystemClock_Config+0xd0>
	{
		Error_Handler();
 80030f4:	f000 f93a 	bl	800336c <Error_Handler>
	}


}
 80030f8:	bf00      	nop
 80030fa:	37c0      	adds	r7, #192	; 0xc0
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig =
 8003106:	1d3b      	adds	r3, r7, #4
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
	{ 0 };

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 8003110:	4b14      	ldr	r3, [pc, #80]	; (8003164 <MX_TIM6_Init+0x64>)
 8003112:	4a15      	ldr	r2, [pc, #84]	; (8003168 <MX_TIM6_Init+0x68>)
 8003114:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 49;
 8003116:	4b13      	ldr	r3, [pc, #76]	; (8003164 <MX_TIM6_Init+0x64>)
 8003118:	2231      	movs	r2, #49	; 0x31
 800311a:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800311c:	4b11      	ldr	r3, [pc, #68]	; (8003164 <MX_TIM6_Init+0x64>)
 800311e:	2200      	movs	r2, #0
 8003120:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 999;
 8003122:	4b10      	ldr	r3, [pc, #64]	; (8003164 <MX_TIM6_Init+0x64>)
 8003124:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003128:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800312a:	4b0e      	ldr	r3, [pc, #56]	; (8003164 <MX_TIM6_Init+0x64>)
 800312c:	2200      	movs	r2, #0
 800312e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003130:	480c      	ldr	r0, [pc, #48]	; (8003164 <MX_TIM6_Init+0x64>)
 8003132:	f7fe fed9 	bl	8001ee8 <HAL_TIM_Base_Init>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <MX_TIM6_Init+0x40>
	{
		Error_Handler();
 800313c:	f000 f916 	bl	800336c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003140:	2300      	movs	r3, #0
 8003142:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003144:	2300      	movs	r3, #0
 8003146:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003148:	1d3b      	adds	r3, r7, #4
 800314a:	4619      	mov	r1, r3
 800314c:	4805      	ldr	r0, [pc, #20]	; (8003164 <MX_TIM6_Init+0x64>)
 800314e:	f7ff f8d7 	bl	8002300 <HAL_TIMEx_MasterConfigSynchronization>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d001      	beq.n	800315c <MX_TIM6_Init+0x5c>
	{
		Error_Handler();
 8003158:	f000 f908 	bl	800336c <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 800315c:	bf00      	nop
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	20000078 	.word	0x20000078
 8003168:	40001000 	.word	0x40001000

0800316c <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8003170:	4b14      	ldr	r3, [pc, #80]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 8003172:	4a15      	ldr	r2, [pc, #84]	; (80031c8 <MX_USART2_UART_Init+0x5c>)
 8003174:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8003176:	4b13      	ldr	r3, [pc, #76]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 8003178:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800317c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800317e:	4b11      	ldr	r3, [pc, #68]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 8003180:	2200      	movs	r2, #0
 8003182:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003184:	4b0f      	ldr	r3, [pc, #60]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 8003186:	2200      	movs	r2, #0
 8003188:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800318a:	4b0e      	ldr	r3, [pc, #56]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 800318c:	2200      	movs	r2, #0
 800318e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003190:	4b0c      	ldr	r3, [pc, #48]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 8003192:	220c      	movs	r2, #12
 8003194:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003196:	4b0b      	ldr	r3, [pc, #44]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 8003198:	2200      	movs	r2, #0
 800319a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800319c:	4b09      	ldr	r3, [pc, #36]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 800319e:	2200      	movs	r2, #0
 80031a0:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031a2:	4b08      	ldr	r3, [pc, #32]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031a8:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80031ae:	4805      	ldr	r0, [pc, #20]	; (80031c4 <MX_USART2_UART_Init+0x58>)
 80031b0:	f7ff f91a 	bl	80023e8 <HAL_UART_Init>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 80031ba:	f000 f8d7 	bl	800336c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80031be:	bf00      	nop
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	200000b8 	.word	0x200000b8
 80031c8:	40004400 	.word	0x40004400

080031cc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b08a      	sub	sp, #40	; 0x28
 80031d0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80031d2:	f107 0314 	add.w	r3, r7, #20
 80031d6:	2200      	movs	r2, #0
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	605a      	str	r2, [r3, #4]
 80031dc:	609a      	str	r2, [r3, #8]
 80031de:	60da      	str	r2, [r3, #12]
 80031e0:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80031e2:	4a2f      	ldr	r2, [pc, #188]	; (80032a0 <MX_GPIO_Init+0xd4>)
 80031e4:	4b2e      	ldr	r3, [pc, #184]	; (80032a0 <MX_GPIO_Init+0xd4>)
 80031e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031e8:	f043 0304 	orr.w	r3, r3, #4
 80031ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031ee:	4b2c      	ldr	r3, [pc, #176]	; (80032a0 <MX_GPIO_Init+0xd4>)
 80031f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031f2:	f003 0304 	and.w	r3, r3, #4
 80031f6:	613b      	str	r3, [r7, #16]
 80031f8:	693b      	ldr	r3, [r7, #16]
	;
	__HAL_RCC_GPIOH_CLK_ENABLE()
 80031fa:	4a29      	ldr	r2, [pc, #164]	; (80032a0 <MX_GPIO_Init+0xd4>)
 80031fc:	4b28      	ldr	r3, [pc, #160]	; (80032a0 <MX_GPIO_Init+0xd4>)
 80031fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003200:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003204:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003206:	4b26      	ldr	r3, [pc, #152]	; (80032a0 <MX_GPIO_Init+0xd4>)
 8003208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800320a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8003212:	4a23      	ldr	r2, [pc, #140]	; (80032a0 <MX_GPIO_Init+0xd4>)
 8003214:	4b22      	ldr	r3, [pc, #136]	; (80032a0 <MX_GPIO_Init+0xd4>)
 8003216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800321e:	4b20      	ldr	r3, [pc, #128]	; (80032a0 <MX_GPIO_Init+0xd4>)
 8003220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	60bb      	str	r3, [r7, #8]
 8003228:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 800322a:	4a1d      	ldr	r2, [pc, #116]	; (80032a0 <MX_GPIO_Init+0xd4>)
 800322c:	4b1c      	ldr	r3, [pc, #112]	; (80032a0 <MX_GPIO_Init+0xd4>)
 800322e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003230:	f043 0302 	orr.w	r3, r3, #2
 8003234:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003236:	4b1a      	ldr	r3, [pc, #104]	; (80032a0 <MX_GPIO_Init+0xd4>)
 8003238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	607b      	str	r3, [r7, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8003242:	2200      	movs	r2, #0
 8003244:	2120      	movs	r1, #32
 8003246:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800324a:	f7fd fc6d 	bl	8000b28 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 800324e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003252:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003254:	4b13      	ldr	r3, [pc, #76]	; (80032a4 <MX_GPIO_Init+0xd8>)
 8003256:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003258:	2300      	movs	r3, #0
 800325a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800325c:	f107 0314 	add.w	r3, r7, #20
 8003260:	4619      	mov	r1, r3
 8003262:	4811      	ldr	r0, [pc, #68]	; (80032a8 <MX_GPIO_Init+0xdc>)
 8003264:	f7fd face 	bl	8000804 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD4_Pin */
	GPIO_InitStruct.Pin = LD4_Pin;
 8003268:	2320      	movs	r3, #32
 800326a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800326c:	2301      	movs	r3, #1
 800326e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003270:	2300      	movs	r3, #0
 8003272:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003274:	2300      	movs	r3, #0
 8003276:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8003278:	f107 0314 	add.w	r3, r7, #20
 800327c:	4619      	mov	r1, r3
 800327e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003282:	f7fd fabf 	bl	8000804 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003286:	2200      	movs	r2, #0
 8003288:	2100      	movs	r1, #0
 800328a:	2028      	movs	r0, #40	; 0x28
 800328c:	f7fd fa83 	bl	8000796 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003290:	2028      	movs	r0, #40	; 0x28
 8003292:	f7fd fa9c 	bl	80007ce <HAL_NVIC_EnableIRQ>

}
 8003296:	bf00      	nop
 8003298:	3728      	adds	r7, #40	; 0x28
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	40021000 	.word	0x40021000
 80032a4:	10210000 	.word	0x10210000
 80032a8:	48000800 	.word	0x48000800

080032ac <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]

	//aktualizacja stanu guzikw - do dopisania w formie funkcji void
	buttons_states[0] = !HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 80032b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032b8:	4807      	ldr	r0, [pc, #28]	; (80032d8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80032ba:	f7fd fc1d 	bl	8000af8 <HAL_GPIO_ReadPin>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	bf0c      	ite	eq
 80032c4:	2301      	moveq	r3, #1
 80032c6:	2300      	movne	r3, #0
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	461a      	mov	r2, r3
 80032cc:	4b03      	ldr	r3, [pc, #12]	; (80032dc <HAL_TIM_PeriodElapsedCallback+0x30>)
 80032ce:	701a      	strb	r2, [r3, #0]
	//funkcja zajmujca si obsug guzikw
	//process_buttons(buttons_states);

}
 80032d0:	bf00      	nop
 80032d2:	3708      	adds	r7, #8
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	48000800 	.word	0x48000800
 80032dc:	20000034 	.word	0x20000034

080032e0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	4603      	mov	r3, r0
 80032e8:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == B1_Pin)
 80032ea:	88fb      	ldrh	r3, [r7, #6]
 80032ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032f0:	d102      	bne.n	80032f8 <HAL_GPIO_EXTI_Callback+0x18>
	{
		buttons_states[BUTTON1] = 1;
 80032f2:	4b04      	ldr	r3, [pc, #16]	; (8003304 <HAL_GPIO_EXTI_Callback+0x24>)
 80032f4:	2201      	movs	r2, #1
 80032f6:	701a      	strb	r2, [r3, #0]

	}

}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	20000034 	.word	0x20000034

08003308 <fnA>:
void fnA(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, SET);
 800330c:	2201      	movs	r2, #1
 800330e:	2120      	movs	r1, #32
 8003310:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003314:	f7fd fc08 	bl	8000b28 <HAL_GPIO_WritePin>

}
 8003318:	bf00      	nop
 800331a:	bd80      	pop	{r7, pc}

0800331c <fnB>:
void fnB(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, RESET);
 8003320:	2200      	movs	r2, #0
 8003322:	2120      	movs	r1, #32
 8003324:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003328:	f7fd fbfe 	bl	8000b28 <HAL_GPIO_WritePin>

}
 800332c:	bf00      	nop
 800332e:	bd80      	pop	{r7, pc}

08003330 <fnC>:

void fnC(void)
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
	/*sprintf(uart_buff, "FUNCTION C \n");

	HAL_UART_Transmit(&huart2, (uint8_t*) uart_buff, strlen(uart_buff),
	HAL_MAX_DELAY);*/

}
 8003334:	bf00      	nop
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
	...

08003340 <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0

	tick++;
 8003344:	4b07      	ldr	r3, [pc, #28]	; (8003364 <HAL_SYSTICK_Callback+0x24>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	3301      	adds	r3, #1
 800334a:	4a06      	ldr	r2, [pc, #24]	; (8003364 <HAL_SYSTICK_Callback+0x24>)
 800334c:	6013      	str	r3, [r2, #0]
	updateReady++;
 800334e:	4b06      	ldr	r3, [pc, #24]	; (8003368 <HAL_SYSTICK_Callback+0x28>)
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	3301      	adds	r3, #1
 8003354:	b2da      	uxtb	r2, r3
 8003356:	4b04      	ldr	r3, [pc, #16]	; (8003368 <HAL_SYSTICK_Callback+0x28>)
 8003358:	701a      	strb	r2, [r3, #0]
}
 800335a:	bf00      	nop
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	20000074 	.word	0x20000074
 8003368:	2000003c 	.word	0x2000003c

0800336c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8003370:	bf00      	nop
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
	...

0800337c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003382:	4a0f      	ldr	r2, [pc, #60]	; (80033c0 <HAL_MspInit+0x44>)
 8003384:	4b0e      	ldr	r3, [pc, #56]	; (80033c0 <HAL_MspInit+0x44>)
 8003386:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003388:	f043 0301 	orr.w	r3, r3, #1
 800338c:	6613      	str	r3, [r2, #96]	; 0x60
 800338e:	4b0c      	ldr	r3, [pc, #48]	; (80033c0 <HAL_MspInit+0x44>)
 8003390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	607b      	str	r3, [r7, #4]
 8003398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800339a:	4a09      	ldr	r2, [pc, #36]	; (80033c0 <HAL_MspInit+0x44>)
 800339c:	4b08      	ldr	r3, [pc, #32]	; (80033c0 <HAL_MspInit+0x44>)
 800339e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033a4:	6593      	str	r3, [r2, #88]	; 0x58
 80033a6:	4b06      	ldr	r3, [pc, #24]	; (80033c0 <HAL_MspInit+0x44>)
 80033a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ae:	603b      	str	r3, [r7, #0]
 80033b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033b2:	bf00      	nop
 80033b4:	370c      	adds	r7, #12
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40021000 	.word	0x40021000

080033c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a0d      	ldr	r2, [pc, #52]	; (8003408 <HAL_TIM_Base_MspInit+0x44>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d113      	bne.n	80033fe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80033d6:	4a0d      	ldr	r2, [pc, #52]	; (800340c <HAL_TIM_Base_MspInit+0x48>)
 80033d8:	4b0c      	ldr	r3, [pc, #48]	; (800340c <HAL_TIM_Base_MspInit+0x48>)
 80033da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033dc:	f043 0310 	orr.w	r3, r3, #16
 80033e0:	6593      	str	r3, [r2, #88]	; 0x58
 80033e2:	4b0a      	ldr	r3, [pc, #40]	; (800340c <HAL_TIM_Base_MspInit+0x48>)
 80033e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e6:	f003 0310 	and.w	r3, r3, #16
 80033ea:	60fb      	str	r3, [r7, #12]
 80033ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80033ee:	2200      	movs	r2, #0
 80033f0:	2100      	movs	r1, #0
 80033f2:	2036      	movs	r0, #54	; 0x36
 80033f4:	f7fd f9cf 	bl	8000796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80033f8:	2036      	movs	r0, #54	; 0x36
 80033fa:	f7fd f9e8 	bl	80007ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80033fe:	bf00      	nop
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40001000 	.word	0x40001000
 800340c:	40021000 	.word	0x40021000

08003410 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b08a      	sub	sp, #40	; 0x28
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003418:	f107 0314 	add.w	r3, r7, #20
 800341c:	2200      	movs	r2, #0
 800341e:	601a      	str	r2, [r3, #0]
 8003420:	605a      	str	r2, [r3, #4]
 8003422:	609a      	str	r2, [r3, #8]
 8003424:	60da      	str	r2, [r3, #12]
 8003426:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a17      	ldr	r2, [pc, #92]	; (800348c <HAL_UART_MspInit+0x7c>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d128      	bne.n	8003484 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003432:	4a17      	ldr	r2, [pc, #92]	; (8003490 <HAL_UART_MspInit+0x80>)
 8003434:	4b16      	ldr	r3, [pc, #88]	; (8003490 <HAL_UART_MspInit+0x80>)
 8003436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800343c:	6593      	str	r3, [r2, #88]	; 0x58
 800343e:	4b14      	ldr	r3, [pc, #80]	; (8003490 <HAL_UART_MspInit+0x80>)
 8003440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003446:	613b      	str	r3, [r7, #16]
 8003448:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800344a:	4a11      	ldr	r2, [pc, #68]	; (8003490 <HAL_UART_MspInit+0x80>)
 800344c:	4b10      	ldr	r3, [pc, #64]	; (8003490 <HAL_UART_MspInit+0x80>)
 800344e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003450:	f043 0301 	orr.w	r3, r3, #1
 8003454:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003456:	4b0e      	ldr	r3, [pc, #56]	; (8003490 <HAL_UART_MspInit+0x80>)
 8003458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003462:	230c      	movs	r3, #12
 8003464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003466:	2302      	movs	r3, #2
 8003468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346a:	2300      	movs	r3, #0
 800346c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800346e:	2303      	movs	r3, #3
 8003470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003472:	2307      	movs	r3, #7
 8003474:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003476:	f107 0314 	add.w	r3, r7, #20
 800347a:	4619      	mov	r1, r3
 800347c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003480:	f7fd f9c0 	bl	8000804 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003484:	bf00      	nop
 8003486:	3728      	adds	r7, #40	; 0x28
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40004400 	.word	0x40004400
 8003490:	40021000 	.word	0x40021000

08003494 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003498:	bf00      	nop
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 80034a2:	b480      	push	{r7}
 80034a4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 80034a6:	e7fe      	b.n	80034a6 <HardFault_Handler+0x4>

080034a8 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 80034ac:	e7fe      	b.n	80034ac <MemManage_Handler+0x4>

080034ae <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 80034ae:	b480      	push	{r7}
 80034b0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 80034b2:	e7fe      	b.n	80034b2 <BusFault_Handler+0x4>

080034b4 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 80034b8:	e7fe      	b.n	80034b8 <UsageFault_Handler+0x4>

080034ba <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 80034ba:	b480      	push	{r7}
 80034bc:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 80034be:	bf00      	nop
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80034cc:	bf00      	nop
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 80034d6:	b480      	push	{r7}
 80034d8:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80034da:	bf00      	nop
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_SYSTICK_Callback();
 80034e8:	f7ff ff2a 	bl	8003340 <HAL_SYSTICK_Callback>
	HAL_IncTick();
 80034ec:	f7fd f85c 	bl	80005a8 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 80034f0:	bf00      	nop
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <EXTI15_10_IRQHandler>:

/**
 * @brief This function handles EXTI line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80034f8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80034fc:	f7fd fb2c 	bl	8000b58 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */

	/* USER CODE END EXTI15_10_IRQn 1 */
}
 8003500:	bf00      	nop
 8003502:	bd80      	pop	{r7, pc}

08003504 <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global interrupt, DAC channel1 underrun error interrupt.
 */
void TIM6_DAC_IRQHandler(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	/* USER CODE END TIM6_DAC_IRQn 0 */
	HAL_TIM_IRQHandler(&htim6);
 8003508:	4802      	ldr	r0, [pc, #8]	; (8003514 <TIM6_DAC_IRQHandler+0x10>)
 800350a:	f7fe fd43 	bl	8001f94 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM6_DAC_IRQn 1 */

	/* USER CODE END TIM6_DAC_IRQn 1 */
}
 800350e:	bf00      	nop
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	20000078 	.word	0x20000078

08003518 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800351c:	4a17      	ldr	r2, [pc, #92]	; (800357c <SystemInit+0x64>)
 800351e:	4b17      	ldr	r3, [pc, #92]	; (800357c <SystemInit+0x64>)
 8003520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003524:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003528:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800352c:	4a14      	ldr	r2, [pc, #80]	; (8003580 <SystemInit+0x68>)
 800352e:	4b14      	ldr	r3, [pc, #80]	; (8003580 <SystemInit+0x68>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f043 0301 	orr.w	r3, r3, #1
 8003536:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003538:	4b11      	ldr	r3, [pc, #68]	; (8003580 <SystemInit+0x68>)
 800353a:	2200      	movs	r2, #0
 800353c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800353e:	4a10      	ldr	r2, [pc, #64]	; (8003580 <SystemInit+0x68>)
 8003540:	4b0f      	ldr	r3, [pc, #60]	; (8003580 <SystemInit+0x68>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003548:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800354c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800354e:	4b0c      	ldr	r3, [pc, #48]	; (8003580 <SystemInit+0x68>)
 8003550:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003554:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003556:	4a0a      	ldr	r2, [pc, #40]	; (8003580 <SystemInit+0x68>)
 8003558:	4b09      	ldr	r3, [pc, #36]	; (8003580 <SystemInit+0x68>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003560:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003562:	4b07      	ldr	r3, [pc, #28]	; (8003580 <SystemInit+0x68>)
 8003564:	2200      	movs	r2, #0
 8003566:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003568:	4b04      	ldr	r3, [pc, #16]	; (800357c <SystemInit+0x64>)
 800356a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800356e:	609a      	str	r2, [r3, #8]
#endif
}
 8003570:	bf00      	nop
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	e000ed00 	.word	0xe000ed00
 8003580:	40021000 	.word	0x40021000

08003584 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003584:	f8df d034 	ldr.w	sp, [pc, #52]	; 80035bc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003588:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800358a:	e003      	b.n	8003594 <LoopCopyDataInit>

0800358c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800358c:	4b0c      	ldr	r3, [pc, #48]	; (80035c0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800358e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003590:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003592:	3104      	adds	r1, #4

08003594 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003594:	480b      	ldr	r0, [pc, #44]	; (80035c4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003596:	4b0c      	ldr	r3, [pc, #48]	; (80035c8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003598:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800359a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800359c:	d3f6      	bcc.n	800358c <CopyDataInit>
	ldr	r2, =_sbss
 800359e:	4a0b      	ldr	r2, [pc, #44]	; (80035cc <LoopForever+0x12>)
	b	LoopFillZerobss
 80035a0:	e002      	b.n	80035a8 <LoopFillZerobss>

080035a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80035a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80035a4:	f842 3b04 	str.w	r3, [r2], #4

080035a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80035a8:	4b09      	ldr	r3, [pc, #36]	; (80035d0 <LoopForever+0x16>)
	cmp	r2, r3
 80035aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80035ac:	d3f9      	bcc.n	80035a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80035ae:	f7ff ffb3 	bl	8003518 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035b2:	f000 f811 	bl	80035d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80035b6:	f7ff fcfb 	bl	8002fb0 <main>

080035ba <LoopForever>:

LoopForever:
    b LoopForever
 80035ba:	e7fe      	b.n	80035ba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80035bc:	20028000 	.word	0x20028000
	ldr	r3, =_sidata
 80035c0:	080036f8 	.word	0x080036f8
	ldr	r0, =_sdata
 80035c4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80035c8:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 80035cc:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 80035d0:	20000138 	.word	0x20000138

080035d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80035d4:	e7fe      	b.n	80035d4 <ADC1_IRQHandler>
	...

080035d8 <__libc_init_array>:
 80035d8:	b570      	push	{r4, r5, r6, lr}
 80035da:	4e0d      	ldr	r6, [pc, #52]	; (8003610 <__libc_init_array+0x38>)
 80035dc:	4c0d      	ldr	r4, [pc, #52]	; (8003614 <__libc_init_array+0x3c>)
 80035de:	1ba4      	subs	r4, r4, r6
 80035e0:	10a4      	asrs	r4, r4, #2
 80035e2:	2500      	movs	r5, #0
 80035e4:	42a5      	cmp	r5, r4
 80035e6:	d109      	bne.n	80035fc <__libc_init_array+0x24>
 80035e8:	4e0b      	ldr	r6, [pc, #44]	; (8003618 <__libc_init_array+0x40>)
 80035ea:	4c0c      	ldr	r4, [pc, #48]	; (800361c <__libc_init_array+0x44>)
 80035ec:	f000 f820 	bl	8003630 <_init>
 80035f0:	1ba4      	subs	r4, r4, r6
 80035f2:	10a4      	asrs	r4, r4, #2
 80035f4:	2500      	movs	r5, #0
 80035f6:	42a5      	cmp	r5, r4
 80035f8:	d105      	bne.n	8003606 <__libc_init_array+0x2e>
 80035fa:	bd70      	pop	{r4, r5, r6, pc}
 80035fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003600:	4798      	blx	r3
 8003602:	3501      	adds	r5, #1
 8003604:	e7ee      	b.n	80035e4 <__libc_init_array+0xc>
 8003606:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800360a:	4798      	blx	r3
 800360c:	3501      	adds	r5, #1
 800360e:	e7f2      	b.n	80035f6 <__libc_init_array+0x1e>
 8003610:	080036f0 	.word	0x080036f0
 8003614:	080036f0 	.word	0x080036f0
 8003618:	080036f0 	.word	0x080036f0
 800361c:	080036f4 	.word	0x080036f4

08003620 <memset>:
 8003620:	4402      	add	r2, r0
 8003622:	4603      	mov	r3, r0
 8003624:	4293      	cmp	r3, r2
 8003626:	d100      	bne.n	800362a <memset+0xa>
 8003628:	4770      	bx	lr
 800362a:	f803 1b01 	strb.w	r1, [r3], #1
 800362e:	e7f9      	b.n	8003624 <memset+0x4>

08003630 <_init>:
 8003630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003632:	bf00      	nop
 8003634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003636:	bc08      	pop	{r3}
 8003638:	469e      	mov	lr, r3
 800363a:	4770      	bx	lr

0800363c <_fini>:
 800363c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363e:	bf00      	nop
 8003640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003642:	bc08      	pop	{r3}
 8003644:	469e      	mov	lr, r3
 8003646:	4770      	bx	lr
