
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/berke/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/top_module/src/instruction_decoder.v
Parsing SystemVerilog input from `/openlane/designs/top_module/src/instruction_decoder.v' to AST representation.
Storing AST representation for module `$abstract\instruction_decoder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/top_module/src/top_module.v
Parsing SystemVerilog input from `/openlane/designs/top_module/src/top_module.v' to AST representation.
Storing AST representation for module `$abstract\top_module'.
Storing AST representation for module `$abstract\seg7_controller'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/top_module/src/program_counter.v
Parsing SystemVerilog input from `/openlane/designs/top_module/src/program_counter.v' to AST representation.
Storing AST representation for module `$abstract\program_counter'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openlane/designs/top_module/src/register_file.v
Parsing SystemVerilog input from `/openlane/designs/top_module/src/register_file.v' to AST representation.
Storing AST representation for module `$abstract\register_file'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openlane/designs/top_module/src/instruction_memory.v
Parsing SystemVerilog input from `/openlane/designs/top_module/src/instruction_memory.v' to AST representation.
Storing AST representation for module `$abstract\instruction_memory'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openlane/designs/top_module/src/alu.v
Parsing SystemVerilog input from `/openlane/designs/top_module/src/alu.v' to AST representation.
Storing AST representation for module `$abstract\alu'.
Successfully finished Verilog frontend.

8. Executing HIERARCHY pass (managing design hierarchy).

9. Executing AST frontend in derive mode using pre-parsed AST for module `\top_module'.
Generating RTLIL representation for module `\top_module'.

9.1. Analyzing design hierarchy..
Top module:  \top_module

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\seg7_controller'.
Generating RTLIL representation for module `\seg7_controller'.

9.3. Executing AST frontend in derive mode using pre-parsed AST for module `\alu'.
Generating RTLIL representation for module `\alu'.

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\register_file'.
Generating RTLIL representation for module `\register_file'.

9.5. Executing AST frontend in derive mode using pre-parsed AST for module `\instruction_decoder'.
Generating RTLIL representation for module `\instruction_decoder'.

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\instruction_memory'.
Generating RTLIL representation for module `\instruction_memory'.

9.7. Executing AST frontend in derive mode using pre-parsed AST for module `\program_counter'.
Generating RTLIL representation for module `\program_counter'.

9.8. Analyzing design hierarchy..
Top module:  \top_module
Used module:     \seg7_controller
Used module:     \alu
Used module:     \register_file
Used module:     \instruction_decoder
Used module:     \instruction_memory
Used module:     \program_counter

9.9. Analyzing design hierarchy..
Top module:  \top_module
Used module:     \seg7_controller
Used module:     \alu
Used module:     \register_file
Used module:     \instruction_decoder
Used module:     \instruction_memory
Used module:     \program_counter
Removing unused module `$abstract\alu'.
Removing unused module `$abstract\instruction_memory'.
Removing unused module `$abstract\register_file'.
Removing unused module `$abstract\program_counter'.
Removing unused module `$abstract\seg7_controller'.
Removing unused module `$abstract\top_module'.
Removing unused module `$abstract\instruction_decoder'.
Removed 7 unused modules.

10. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/top_module/runs/RUN_2025.05.25_19.42.08/tmp/synthesis/hierarchy.dot'.
Dumping module top_module to page 1.
Renaming module top_module to top_module.

11. Executing TRIBUF pass.

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Analyzing design hierarchy..
Top module:  \top_module
Used module:     \seg7_controller
Used module:     \alu
Used module:     \register_file
Used module:     \instruction_decoder
Used module:     \instruction_memory
Used module:     \program_counter

12.2. Analyzing design hierarchy..
Top module:  \top_module
Used module:     \seg7_controller
Used module:     \alu
Used module:     \register_file
Used module:     \instruction_decoder
Used module:     \instruction_memory
Used module:     \program_counter
Removed 0 unused modules.

13. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

14. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/top_module/src/instruction_decoder.v:17$231 in module instruction_decoder.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/top_module/src/register_file.v:31$90 in module register_file.
Removed 1 dead cases from process $proc$/openlane/designs/top_module/src/alu.v:8$11 in module alu.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/top_module/src/alu.v:8$11 in module alu.
Removed 1 dead cases from process $proc$/openlane/designs/top_module/src/top_module.v:136$10 in module seg7_controller.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/top_module/src/top_module.v:136$10 in module seg7_controller.
Removed 1 dead cases from process $proc$/openlane/designs/top_module/src/top_module.v:94$9 in module seg7_controller.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/top_module/src/top_module.v:94$9 in module seg7_controller.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/top_module/src/top_module.v:86$7 in module seg7_controller.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/top_module/src/program_counter.v:8$253 in module program_counter.
Removed a total of 3 dead cases.

15. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 88 assignments to connections.

16. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
  Set init value: \i = 32

17. Executing PROC_ARST pass (detect async resets in processes).

18. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~8 debug messages>

19. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:0$246'.
Creating decoders for process `\instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:20$238'.
Creating decoders for process `\instruction_decoder.$proc$/openlane/designs/top_module/src/instruction_decoder.v:17$231'.
     1/5: $1\immediate[31:0]
     2/5: $1\rd[4:0]
     3/5: $1\rs2[4:0]
     4/5: $1\rs1[4:0]
     5/5: $1\alu_op[2:0]
Creating decoders for process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
Creating decoders for process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
     1/39: $2$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$165
     2/39: $2$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_DATA[31:0]$164
     3/39: $2$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_ADDR[4:0]$163
     4/39: $1\i[31:0]
     5/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$157
     6/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$156
     7/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$155
     8/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$154
     9/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$153
    10/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$152
    11/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$151
    12/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$150
    13/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$149
    14/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$148
    15/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$147
    16/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$146
    17/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$145
    18/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$144
    19/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$143
    20/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$142
    21/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$141
    22/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$140
    23/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$139
    24/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$138
    25/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$137
    26/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$136
    27/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$135
    28/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$134
    29/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$133
    30/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$132
    31/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$131
    32/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$130
    33/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$129
    34/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$128
    35/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$127
    36/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$126
    37/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$160
    38/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_DATA[31:0]$159
    39/39: $1$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_ADDR[4:0]$158
Creating decoders for process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:25$83'.
Creating decoders for process `\alu.$proc$/openlane/designs/top_module/src/alu.v:8$11'.
     1/1: $1\result[31:0]
Creating decoders for process `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:136$10'.
     1/1: $1\seg[6:0]
Creating decoders for process `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:94$9'.
     1/2: $1\digit_value[3:0]
     2/2: $1\an[7:0]
Creating decoders for process `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:86$7'.
     1/1: $0\counter[19:0]
Creating decoders for process `\program_counter.$proc$/openlane/designs/top_module/src/program_counter.v:8$253'.
     1/1: $0\pc[7:0]

20. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\instruction_memory.$memwr$\memory$/openlane/designs/top_module/src/instruction_memory.v:11$232_EN' from process `\instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:0$246'.
No latch inferred for signal `\instruction_memory.$memwr$\memory$/openlane/designs/top_module/src/instruction_memory.v:12$233_EN' from process `\instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:0$246'.
No latch inferred for signal `\instruction_memory.$memwr$\memory$/openlane/designs/top_module/src/instruction_memory.v:13$234_EN' from process `\instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:0$246'.
No latch inferred for signal `\instruction_memory.$memwr$\memory$/openlane/designs/top_module/src/instruction_memory.v:14$235_EN' from process `\instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:0$246'.
No latch inferred for signal `\instruction_memory.$memwr$\memory$/openlane/designs/top_module/src/instruction_memory.v:15$236_EN' from process `\instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:0$246'.
No latch inferred for signal `\instruction_memory.$memwr$\memory$/openlane/designs/top_module/src/instruction_memory.v:16$237_EN' from process `\instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:0$246'.
No latch inferred for signal `\instruction_memory.\instruction' from process `\instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:20$238'.
No latch inferred for signal `\instruction_decoder.\alu_op' from process `\instruction_decoder.$proc$/openlane/designs/top_module/src/instruction_decoder.v:17$231'.
No latch inferred for signal `\instruction_decoder.\rs1' from process `\instruction_decoder.$proc$/openlane/designs/top_module/src/instruction_decoder.v:17$231'.
No latch inferred for signal `\instruction_decoder.\rs2' from process `\instruction_decoder.$proc$/openlane/designs/top_module/src/instruction_decoder.v:17$231'.
No latch inferred for signal `\instruction_decoder.\rd' from process `\instruction_decoder.$proc$/openlane/designs/top_module/src/instruction_decoder.v:17$231'.
No latch inferred for signal `\instruction_decoder.\immediate' from process `\instruction_decoder.$proc$/openlane/designs/top_module/src/instruction_decoder.v:17$231'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$18_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$19_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$20_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$21_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$22_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$23_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$24_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$25_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$26_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$27_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$28_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$29_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$30_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$31_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$32_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$33_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$34_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$35_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$36_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$37_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$38_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$39_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$40_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$41_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$42_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$43_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$44_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$45_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$46_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$47_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$48_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:20$49_EN' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
No latch inferred for signal `\register_file.\read_data1' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:25$83'.
No latch inferred for signal `\register_file.\read_data2' from process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:25$83'.
No latch inferred for signal `\alu.\result' from process `\alu.$proc$/openlane/designs/top_module/src/alu.v:8$11'.
No latch inferred for signal `\seg7_controller.\seg' from process `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:136$10'.
No latch inferred for signal `\seg7_controller.\an' from process `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:94$9'.
No latch inferred for signal `\seg7_controller.\digit_select' from process `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:94$9'.
No latch inferred for signal `\seg7_controller.\digit_value' from process `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:94$9'.

21. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\register_file.\i' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$469' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$470' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$471' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$472' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$473' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$474' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$475' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$476' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$477' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$478' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$479' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$480' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$481' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$482' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$483' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$484' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$485' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$486' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$487' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$488' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$489' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_ADDR' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_DATA' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$491' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN' using process `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
  created $dff cell `$procdff$492' with positive edge clock.
Creating register for signal `\seg7_controller.\counter' using process `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:86$7'.
  created $dff cell `$procdff$493' with positive edge clock.
Creating register for signal `\program_counter.\pc' using process `\program_counter.$proc$/openlane/designs/top_module/src/program_counter.v:8$253'.
  created $dff cell `$procdff$494' with positive edge clock.

22. Executing PROC_MEMWR pass (convert process memory writes to cells).

23. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:0$246'.
Removing empty process `instruction_memory.$proc$/openlane/designs/top_module/src/instruction_memory.v:20$238'.
Found and cleaned up 1 empty switch in `\instruction_decoder.$proc$/openlane/designs/top_module/src/instruction_decoder.v:17$231'.
Removing empty process `instruction_decoder.$proc$/openlane/designs/top_module/src/instruction_decoder.v:17$231'.
Removing empty process `register_file.$proc$/openlane/designs/top_module/src/register_file.v:0$198'.
Found and cleaned up 2 empty switches in `\register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
Removing empty process `register_file.$proc$/openlane/designs/top_module/src/register_file.v:31$90'.
Removing empty process `register_file.$proc$/openlane/designs/top_module/src/register_file.v:25$83'.
Found and cleaned up 1 empty switch in `\alu.$proc$/openlane/designs/top_module/src/alu.v:8$11'.
Removing empty process `alu.$proc$/openlane/designs/top_module/src/alu.v:8$11'.
Found and cleaned up 1 empty switch in `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:136$10'.
Removing empty process `seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:136$10'.
Found and cleaned up 1 empty switch in `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:94$9'.
Removing empty process `seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:94$9'.
Found and cleaned up 1 empty switch in `\seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:86$7'.
Removing empty process `seg7_controller.$proc$/openlane/designs/top_module/src/top_module.v:86$7'.
Found and cleaned up 2 empty switches in `\program_counter.$proc$/openlane/designs/top_module/src/program_counter.v:8$253'.
Removing empty process `program_counter.$proc$/openlane/designs/top_module/src/program_counter.v:8$253'.
Cleaned up 9 empty switches.

24. Executing CHECK pass (checking for obvious problems).
Checking module top_module...
Checking module instruction_memory...
Checking module instruction_decoder...
Checking module register_file...
Checking module alu...
Checking module seg7_controller...
Checking module program_counter...
Found and reported 0 problems.

25. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.
Optimizing module instruction_memory.
Optimizing module instruction_decoder.
Optimizing module register_file.
<suppressed ~3 debug messages>
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module seg7_controller.
<suppressed ~2 debug messages>
Optimizing module program_counter.

26. Executing FLATTEN pass (flatten design).
Deleting now unused module instruction_memory.
Deleting now unused module instruction_decoder.
Deleting now unused module register_file.
Deleting now unused module alu.
Deleting now unused module seg7_controller.
Deleting now unused module program_counter.
<suppressed ~6 debug messages>

27. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.
<suppressed ~1 debug messages>

28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 37 unused cells and 272 unused wires.
<suppressed ~39 debug messages>

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\rf_inst.$procmux$300.
    dead port 1/2 on $mux $flatten\rf_inst.$procmux$306.
    dead port 1/2 on $mux $flatten\rf_inst.$procmux$312.
Removed 3 multiplexer ports.
<suppressed ~46 debug messages>

29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
    New ctrl vector for $pmux cell $flatten\decoder_inst.$procmux$280: $auto$opt_reduce.cc:134:opt_pmux$529
    New ctrl vector for $pmux cell $flatten\decoder_inst.$procmux$260: $auto$opt_reduce.cc:134:opt_pmux$531
    New ctrl vector for $pmux cell $flatten\decoder_inst.$procmux$264: $auto$opt_reduce.cc:134:opt_pmux$533
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$297:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$procmux$297_Y
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$procmux$297_Y [0]
      New connections: $flatten\rf_inst.$procmux$297_Y [31:1] = { $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] $flatten\rf_inst.$procmux$297_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$318:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$81_EN[31:0]$122 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$321:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$80_EN[31:0]$121 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$324:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$79_EN[31:0]$120 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$327:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$78_EN[31:0]$119 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$330:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$77_EN[31:0]$118 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$333:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$76_EN[31:0]$117 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$336:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$75_EN[31:0]$116 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$339:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$74_EN[31:0]$115 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$342:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$73_EN[31:0]$114 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$345:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$72_EN[31:0]$113 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$348:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$71_EN[31:0]$112 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$351:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$70_EN[31:0]$111 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$354:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$69_EN[31:0]$110 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$357:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$68_EN[31:0]$109 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$360:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$67_EN[31:0]$108 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$363:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$66_EN[31:0]$107 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$366:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$65_EN[31:0]$106 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$369:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$64_EN[31:0]$105 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$372:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$63_EN[31:0]$104 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$375:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$62_EN[31:0]$103 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$378:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$61_EN[31:0]$102 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$381:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$60_EN[31:0]$101 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$384:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$59_EN[31:0]$100 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$387:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$58_EN[31:0]$99 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$390:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$57_EN[31:0]$98 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$393:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$56_EN[31:0]$97 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$396:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$55_EN[31:0]$96 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$399:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$54_EN[31:0]$95 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$402:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$53_EN[31:0]$94 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$405:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$52_EN[31:0]$93 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$408:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$51_EN[31:0]$92 [0] }
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$411:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91
      New ports: A=1'0, B=1'1, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:34$50_EN[31:0]$91 [0] }
    New ctrl vector for $pmux cell $flatten\alu_inst.$procmux$422: { $flatten\alu_inst.$procmux$429_CTRL $flatten\alu_inst.$procmux$426_CMP $flatten\alu_inst.$procmux$425_CMP $auto$opt_reduce.cc:134:opt_pmux$537 $auto$opt_reduce.cc:134:opt_pmux$535 }
    New ctrl vector for $pmux cell $flatten\decoder_inst.$procmux$274: $auto$opt_reduce.cc:134:opt_pmux$539
  Optimizing cells in module \top_module.
    Consolidated identical input bits for $mux cell $flatten\rf_inst.$procmux$414:
      Old ports: A=$flatten\rf_inst.$2$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$165, B=0, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125
      New ports: A=$flatten\rf_inst.$procmux$297_Y [0], B=1'0, Y=$flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0]
      New connections: $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [31:1] = { $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] $flatten\rf_inst.$0$memwr$\registers$/openlane/designs/top_module/src/register_file.v:38$82_EN[31:0]$125 [0] }
  Optimizing cells in module \top_module.
Performed a total of 39 changes.

29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

29.6. Executing OPT_DFF pass (perform DFF optimizations).

29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 0 unused cells and 65 unused wires.
<suppressed ~1 debug messages>

29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

29.9. Rerunning OPT passes. (Maybe there is more to do..)

29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

29.13. Executing OPT_DFF pass (perform DFF optimizations).

29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

29.16. Finished OPT passes. (There is nothing left to do.)

30. Executing FSM pass (extract and optimize FSM).

30.1. Executing FSM_DETECT pass (finding FSMs in design).

30.2. Executing FSM_EXTRACT pass (extracting FSM from design).

30.3. Executing FSM_OPT pass (simple optimizations of FSMs).

30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

30.5. Executing FSM_OPT pass (simple optimizations of FSMs).

30.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

30.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

30.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

31.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\seg7_inst.$procdff$493 ($dff) from module top_module (D = $flatten\seg7_inst.$add$/openlane/designs/top_module/src/top_module.v:90$8_Y [19:0], Q = \seg7_inst.counter, rval = 20'00000000000000000000).
Adding SRST signal on $flatten\pc_inst.$procdff$494 ($dff) from module top_module (D = $flatten\pc_inst.$procmux$452_Y, Q = \pc_inst.pc, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$541 ($sdff) from module top_module (D = $flatten\pc_inst.$add$/openlane/designs/top_module/src/program_counter.v:13$254_Y [7:0], Q = \pc_inst.pc).

31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

31.9. Rerunning OPT passes. (Maybe there is more to do..)

31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

31.13. Executing OPT_DFF pass (perform DFF optimizations).

31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

31.16. Finished OPT passes. (There is nothing left to do.)

32. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port top_module.$flatten\imem_inst.$meminit$\memory$/openlane/designs/top_module/src/instruction_memory.v:11$240 (imem_inst.memory).
Removed top 24 address bits (of 32) from memory init port top_module.$flatten\imem_inst.$meminit$\memory$/openlane/designs/top_module/src/instruction_memory.v:12$241 (imem_inst.memory).
Removed top 24 address bits (of 32) from memory init port top_module.$flatten\imem_inst.$meminit$\memory$/openlane/designs/top_module/src/instruction_memory.v:13$242 (imem_inst.memory).
Removed top 24 address bits (of 32) from memory init port top_module.$flatten\imem_inst.$meminit$\memory$/openlane/designs/top_module/src/instruction_memory.v:14$243 (imem_inst.memory).
Removed top 24 address bits (of 32) from memory init port top_module.$flatten\imem_inst.$meminit$\memory$/openlane/designs/top_module/src/instruction_memory.v:15$244 (imem_inst.memory).
Removed top 24 address bits (of 32) from memory init port top_module.$flatten\imem_inst.$meminit$\memory$/openlane/designs/top_module/src/instruction_memory.v:16$245 (imem_inst.memory).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$495 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$496 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$497 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$498 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$499 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$500 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$501 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$502 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$503 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$504 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$505 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$506 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$507 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$508 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$509 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$510 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$511 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$512 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$513 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$514 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$515 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$516 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$517 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$518 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$519 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$520 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$521 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$522 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$523 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$524 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$525 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$auto$proc_memwr.cc:45:proc_memwr$526 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$166 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$167 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$168 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$169 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$170 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$171 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$172 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$173 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$174 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$175 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$176 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$177 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$178 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$179 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$180 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$181 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$182 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$183 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$184 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$185 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$186 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$187 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$188 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$189 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$190 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$191 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$192 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$193 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$194 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$195 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$196 (rf_inst.registers).
Removed top 27 address bits (of 32) from memory init port top_module.$flatten\rf_inst.$meminit$\registers$/openlane/designs/top_module/src/register_file.v:20$197 (rf_inst.registers).
Removed top 28 address bits (of 32) from memory init port top_module.$flatten\seg7_inst.$auto$mem.cc:328:emit$258 ($flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256).
Removed top 31 bits (of 32) from port B of cell top_module.$flatten\pc_inst.$add$/openlane/designs/top_module/src/program_counter.v:13$254 ($add).
Removed top 24 bits (of 32) from port Y of cell top_module.$flatten\pc_inst.$add$/openlane/designs/top_module/src/program_counter.v:13$254 ($add).
Removed top 6 bits (of 7) from port B of cell top_module.$flatten\decoder_inst.$procmux$295_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top_module.$flatten\decoder_inst.$procmux$270_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top_module.$flatten\decoder_inst.$procmux$269_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell top_module.$flatten\decoder_inst.$procmux$268_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell top_module.$flatten\decoder_inst.$procmux$267_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell top_module.$flatten\decoder_inst.$procmux$262_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell top_module.$flatten\decoder_inst.$procmux$261_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top_module.$flatten\alu_inst.$procmux$429_CMP1 ($eq).
Removed top 1 bits (of 3) from port B of cell top_module.$flatten\alu_inst.$procmux$428_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_module.$flatten\alu_inst.$procmux$427_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top_module.$flatten\seg7_inst.$procmux$438_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_module.$flatten\seg7_inst.$procmux$437_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_module.$flatten\seg7_inst.$procmux$436_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top_module.$flatten\seg7_inst.$add$/openlane/designs/top_module/src/top_module.v:90$8 ($add).
Removed top 12 bits (of 32) from port Y of cell top_module.$flatten\seg7_inst.$add$/openlane/designs/top_module/src/top_module.v:90$8 ($add).
Removed top 24 bits (of 32) from wire top_module.$flatten\pc_inst.$add$/openlane/designs/top_module/src/program_counter.v:13$254_Y.
Removed top 12 bits (of 32) from wire top_module.$flatten\seg7_inst.$add$/openlane/designs/top_module/src/top_module.v:90$8_Y.
Removed top 29 bits (of 32) from wire top_module.read_data1.

33. Executing PEEPOPT pass (run peephole optimizers).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

35. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top_module:
  creating $macc model for $flatten\alu_inst.$add$/openlane/designs/top_module/src/alu.v:11$12 ($add).
  creating $macc model for $flatten\alu_inst.$sub$/openlane/designs/top_module/src/alu.v:12$13 ($sub).
  creating $macc model for $flatten\pc_inst.$add$/openlane/designs/top_module/src/program_counter.v:13$254 ($add).
  creating $macc model for $flatten\seg7_inst.$add$/openlane/designs/top_module/src/top_module.v:90$8 ($add).
  creating $alu model for $macc $flatten\seg7_inst.$add$/openlane/designs/top_module/src/top_module.v:90$8.
  creating $alu model for $macc $flatten\pc_inst.$add$/openlane/designs/top_module/src/program_counter.v:13$254.
  creating $alu model for $macc $flatten\alu_inst.$sub$/openlane/designs/top_module/src/alu.v:12$13.
  creating $alu model for $macc $flatten\alu_inst.$add$/openlane/designs/top_module/src/alu.v:11$12.
  creating $alu cell for $flatten\alu_inst.$add$/openlane/designs/top_module/src/alu.v:11$12: $auto$alumacc.cc:485:replace_alu$546
  creating $alu cell for $flatten\alu_inst.$sub$/openlane/designs/top_module/src/alu.v:12$13: $auto$alumacc.cc:485:replace_alu$549
  creating $alu cell for $flatten\pc_inst.$add$/openlane/designs/top_module/src/program_counter.v:13$254: $auto$alumacc.cc:485:replace_alu$552
  creating $alu cell for $flatten\seg7_inst.$add$/openlane/designs/top_module/src/top_module.v:90$8: $auto$alumacc.cc:485:replace_alu$555
  created 4 $alu and 0 $macc cells.

36. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module top_module that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:27$88 ($memrd):
    Found 4 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$537 $auto$opt_reduce.cc:134:opt_pmux$535 $flatten\alu_inst.$procmux$426_CMP $flatten\alu_inst.$procmux$425_CMP $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:27$87_Y $logic_or$/openlane/designs/top_module/src/top_module.v:53$5_Y }.
    Found 1 candidates: $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:26$85
    Analyzing resource sharing with $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:26$85 ($memrd):
      Found 4 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$537 $auto$opt_reduce.cc:134:opt_pmux$535 $flatten\alu_inst.$procmux$426_CMP $flatten\alu_inst.$procmux$425_CMP $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:26$84_Y }.
      Activation pattern for cell $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:27$88: { $auto$opt_reduce.cc:134:opt_pmux$537 $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:27$87_Y $logic_or$/openlane/designs/top_module/src/top_module.v:53$5_Y } = 3'100
      Activation pattern for cell $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:27$88: { $flatten\alu_inst.$procmux$426_CMP $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:27$87_Y $logic_or$/openlane/designs/top_module/src/top_module.v:53$5_Y } = 3'100
      Activation pattern for cell $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:27$88: { $flatten\alu_inst.$procmux$425_CMP $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:27$87_Y $logic_or$/openlane/designs/top_module/src/top_module.v:53$5_Y } = 3'100
      Activation pattern for cell $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:27$88: { $auto$opt_reduce.cc:134:opt_pmux$535 $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:27$87_Y $logic_or$/openlane/designs/top_module/src/top_module.v:53$5_Y } = 3'100
      Activation pattern for cell $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:26$85: { $auto$opt_reduce.cc:134:opt_pmux$535 $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:26$84_Y } = 2'10
      Activation pattern for cell $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:26$85: { $flatten\alu_inst.$procmux$425_CMP $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:26$84_Y } = 2'10
      Activation pattern for cell $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:26$85: { $flatten\alu_inst.$procmux$426_CMP $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:26$84_Y } = 2'10
      Activation pattern for cell $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:26$85: { $auto$opt_reduce.cc:134:opt_pmux$537 $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:26$84_Y } = 2'10
      Size of SAT problem: 0 cells, 304 variables, 860 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:134:opt_pmux$537 $auto$opt_reduce.cc:134:opt_pmux$535 $flatten\alu_inst.$procmux$426_CMP $flatten\alu_inst.$procmux$425_CMP $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:26$84_Y $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:27$87_Y $logic_or$/openlane/designs/top_module/src/top_module.v:53$5_Y } = 7'0010000
  Analyzing resource sharing options for $flatten\rf_inst.$memrd$\registers$/openlane/designs/top_module/src/register_file.v:26$85 ($memrd):
    Found 4 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$537 $auto$opt_reduce.cc:134:opt_pmux$535 $flatten\alu_inst.$procmux$426_CMP $flatten\alu_inst.$procmux$425_CMP $flatten\rf_inst.$eq$/openlane/designs/top_module/src/register_file.v:26$84_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\alu_inst.$shr$/openlane/designs/top_module/src/alu.v:14$15 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\alu_inst.$procmux$425_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\alu_inst.$shl$/openlane/designs/top_module/src/alu.v:13$14 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\alu_inst.$procmux$426_CMP.
    No candidates found.

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

37.6. Executing OPT_DFF pass (perform DFF optimizations).

37.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

37.9. Finished OPT passes. (There is nothing left to do.)

38. Executing MEMORY pass.

38.1. Executing OPT_MEM pass (optimize memories).
top_module.imem_inst.memory: removing const-0 lane 4
top_module.imem_inst.memory: removing const-0 lane 5
top_module.imem_inst.memory: removing const-0 lane 6
top_module.imem_inst.memory: removing const-0 lane 7
top_module.imem_inst.memory: removing const-0 lane 8
top_module.imem_inst.memory: removing const-0 lane 9
top_module.imem_inst.memory: removing const-0 lane 19
top_module.imem_inst.memory: removing const-0 lane 22
top_module.imem_inst.memory: removing const-0 lane 28
top_module.imem_inst.memory: removing const-0 lane 29
top_module.imem_inst.memory: removing const-0 lane 30
top_module.imem_inst.memory: removing const-0 lane 31
Performed a total of 1 transformations.

38.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 496 transformations.

38.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top_module.rf_inst.registers write port 0.
  Analyzing top_module.rf_inst.registers write port 1.
  Analyzing top_module.rf_inst.registers write port 2.
  Analyzing top_module.rf_inst.registers write port 3.
  Analyzing top_module.rf_inst.registers write port 4.
  Analyzing top_module.rf_inst.registers write port 5.
  Analyzing top_module.rf_inst.registers write port 6.
  Analyzing top_module.rf_inst.registers write port 7.
  Analyzing top_module.rf_inst.registers write port 8.
  Analyzing top_module.rf_inst.registers write port 9.
  Analyzing top_module.rf_inst.registers write port 10.
  Analyzing top_module.rf_inst.registers write port 11.
  Analyzing top_module.rf_inst.registers write port 12.
  Analyzing top_module.rf_inst.registers write port 13.
  Analyzing top_module.rf_inst.registers write port 14.
  Analyzing top_module.rf_inst.registers write port 15.
  Analyzing top_module.rf_inst.registers write port 16.
  Analyzing top_module.rf_inst.registers write port 17.
  Analyzing top_module.rf_inst.registers write port 18.
  Analyzing top_module.rf_inst.registers write port 19.
  Analyzing top_module.rf_inst.registers write port 20.
  Analyzing top_module.rf_inst.registers write port 21.
  Analyzing top_module.rf_inst.registers write port 22.
  Analyzing top_module.rf_inst.registers write port 23.
  Analyzing top_module.rf_inst.registers write port 24.
  Analyzing top_module.rf_inst.registers write port 25.
  Analyzing top_module.rf_inst.registers write port 26.
  Analyzing top_module.rf_inst.registers write port 27.
  Analyzing top_module.rf_inst.registers write port 28.
  Analyzing top_module.rf_inst.registers write port 29.
  Analyzing top_module.rf_inst.registers write port 30.
  Analyzing top_module.rf_inst.registers write port 31.
  Analyzing top_module.rf_inst.registers write port 32.

38.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

38.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256'[0] in module `\top_module': no output FF found.
Checking read port `\imem_inst.memory'[0] in module `\top_module': no output FF found.
Checking read port `\rf_inst.registers'[0] in module `\top_module': no output FF found.
Checking read port `\rf_inst.registers'[1] in module `\top_module': no output FF found.
Checking read port address `$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256'[0] in module `\top_module': no address FF found.
Checking read port address `\imem_inst.memory'[0] in module `\top_module': merged address FF to cell.
Checking read port address `\rf_inst.registers'[0] in module `\top_module': no address FF found.
Checking read port address `\rf_inst.registers'[1] in module `\top_module': no address FF found.

38.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

38.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top_module.rf_inst.registers by address:
Consolidating write ports of memory top_module.rf_inst.registers by address:
  Merging ports 0, 1 (address 5'00000).
  Merging ports 0, 2 (address 5'00000).
  Merging ports 0, 3 (address 5'00000).
  Merging ports 0, 4 (address 5'00000).
  Merging ports 0, 5 (address 5'00000).
  Merging ports 0, 6 (address 5'00000).
  Merging ports 0, 7 (address 5'00000).
  Merging ports 0, 8 (address 5'00000).
  Merging ports 0, 9 (address 5'00000).
  Merging ports 0, 10 (address 5'00000).
  Merging ports 0, 11 (address 5'00000).
  Merging ports 0, 12 (address 5'00000).
  Merging ports 0, 13 (address 5'00000).
  Merging ports 0, 14 (address 5'00000).
  Merging ports 0, 15 (address 5'00000).
  Merging ports 0, 16 (address 5'00000).
  Merging ports 18, 19 (address 5'10010).
  Merging ports 20, 21 (address 5'10100).
  Merging ports 20, 22 (address 5'10100).
  Merging ports 20, 23 (address 5'10100).
  Merging ports 24, 25 (address 5'11000).
  Merging ports 24, 26 (address 5'11000).
  Merging ports 24, 27 (address 5'11000).
  Merging ports 24, 28 (address 5'11000).
  Merging ports 24, 29 (address 5'11000).
  Merging ports 24, 30 (address 5'11000).
  Merging ports 24, 31 (address 5'11000).
Consolidating write ports of memory top_module.rf_inst.registers by address:
  Merging ports 1, 2 (address 5'10001).
  Merging ports 1, 3 (address 5'10000).
  Merging ports 1, 4 (address 5'10000).
Consolidating write ports of memory top_module.rf_inst.registers by address:
Consolidating write ports of memory top_module.rf_inst.registers using sat-based resource sharing:

38.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

38.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

38.10. Executing MEMORY_COLLECT pass (generating $mem cells).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

40. Executing OPT pass (performing simple optimizations).

40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.
<suppressed ~9 debug messages>

40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

40.3. Executing OPT_DFF pass (perform DFF optimizations).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 4 unused cells and 9 unused wires.
<suppressed ~5 debug messages>

40.5. Finished fast OPT passes.

41. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256 in module \top_module:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \imem_inst.memory in module \top_module:
  created 256 $dff cells and 0 static cells of width 20.
Extracted data FF from read port 0 of top_module.imem_inst.memory: $\imem_inst.memory$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \rf_inst.registers in module \top_module:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 96 write mux blocks.

42. Executing OPT pass (performing simple optimizations).

42.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.
<suppressed ~353 debug messages>

42.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

42.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

42.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][7][2]$1002:
      Old ports: A=20'11000000000001010010, B=20'10011010101111100000, Y=$memory\imem_inst.memory$rdmux[0][6][1]$a$808
      New ports: A=2'01, B=2'10, Y={ $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [5] $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [1] }
      New connections: { $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [19:6] $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [4:2] $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [0] } = { 1'1 $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [1] 1'0 $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [5] $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [5] 1'0 $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [5] 1'0 $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [5] 1'0 $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [5] $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [5] $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [5] 1'1 $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][7][1]$999:
      Old ports: A=20'01001101111110010000, B=20'11111010000101000101, Y=$memory\imem_inst.memory$rdmux[0][6][0]$b$806
      New ports: A=2'10, B=2'01, Y={ $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [4] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [0] }
      New connections: { $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [19:5] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [3:1] } = { $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [0] 1'1 $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [0] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [0] 1'1 $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [4] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [0] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [4] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [4] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [4] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [4] 1'1 $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [4] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [0] 2'00 $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][7][0]$996:
      Old ports: A=20'11000000000010101010, B=20'11000000000011111111, Y=$memory\imem_inst.memory$rdmux[0][6][0]$a$805
      New ports: A=1'0, B=1'1, Y=$memory\imem_inst.memory$rdmux[0][6][0]$a$805 [0]
      New connections: $memory\imem_inst.memory$rdmux[0][6][0]$a$805 [19:1] = { 13'1100000000001 $memory\imem_inst.memory$rdmux[0][6][0]$a$805 [0] 1'1 $memory\imem_inst.memory$rdmux[0][6][0]$a$805 [0] 1'1 $memory\imem_inst.memory$rdmux[0][6][0]$a$805 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][3][6]$609:
      Old ports: A=7'1000110, B=7'0100001, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$a$589
      New ports: A=2'10, B=2'01, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$a$589 [1:0]
      New connections: $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$a$589 [6:2] = { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$a$589 [1:0] 2'00 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$a$589 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][3][5]$606:
      Old ports: A=7'0001000, B=7'0000011, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$b$587
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$b$587 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$b$587 [0] }
      New connections: { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$b$587 [6:4] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$b$587 [2:1] } = { 4'0000 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$b$587 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][3][4]$603:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$a$586
      New ports: A=1'0, B=1'1, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$a$586 [4]
      New connections: { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$a$586 [6:5] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$a$586 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][3][3]$600:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [1] }
      New connections: { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [6:4] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [2] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [0] } = { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][3][2]$597:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$a$583
      New ports: A=2'01, B=2'10, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$a$583 [1:0]
      New connections: $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$a$583 [6:2] = { 3'001 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$a$583 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][3][1]$594:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$b$581
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$b$581 [4] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$b$581 [2] }
      New connections: { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$b$581 [6:5] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$b$581 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$b$581 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][3][0]$591:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$a$580
      New ports: A=1'0, B=1'1, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$a$580 [0]
      New connections: $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$a$580 [6:1] = { 1'1 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$a$580 [0] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$a$580 [0] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$a$580 [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\decoder_inst.$procmux$260:
      Old ports: A=0, B={ 28'0000000000000000000000000000 \decoder_inst.instruction [3:0] }, Y=\immediate
      New ports: A=4'0000, B=\decoder_inst.instruction [3:0], Y=\immediate [3:0]
      New connections: \immediate [31:4] = 28'0000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\decoder_inst.$procmux$274:
      Old ports: A=5'00000, B={ 1'0 \decoder_inst.instruction [18:15] }, Y=\rf_inst.rs2
      New ports: A=4'0000, B=\decoder_inst.instruction [18:15], Y=\rf_inst.rs2 [3:0]
      New connections: \rf_inst.rs2 [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\decoder_inst.$procmux$280:
      Old ports: A=5'00000, B={ \decoder_inst.instruction [24:23] 1'0 \decoder_inst.instruction [21:20] }, Y=\rf_inst.rs1
      New ports: A=4'0000, B={ \decoder_inst.instruction [24:23] \decoder_inst.instruction [21:20] }, Y={ \rf_inst.rs1 [4:3] \rf_inst.rs1 [1:0] }
      New connections: \rf_inst.rs1 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][3][7]$612:
      Old ports: A=7'0000110, B=7'0001110, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$b$590
      New ports: A=1'0, B=1'1, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$b$590 [3]
      New connections: { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$b$590 [6:4] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$b$590 [2:0] } = 6'000110
  Optimizing cells in module \top_module.
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][6][1]$807:
      Old ports: A=$memory\imem_inst.memory$rdmux[0][6][1]$a$808, B=20'x, Y=$memory\imem_inst.memory$rdmux[0][5][0]$b$710
      New ports: A={ 1'1 $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [5] $memory\imem_inst.memory$rdmux[0][6][1]$a$808 [1] 1'0 }, B=4'x, Y={ $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [6:5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [1:0] }
      New connections: { $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [19:7] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [4:2] } = { $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [6] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [1:0] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [0] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [0] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [0] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [1:0] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [0] }
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][6][0]$804:
      Old ports: A=$memory\imem_inst.memory$rdmux[0][6][0]$a$805, B=$memory\imem_inst.memory$rdmux[0][6][0]$b$806, Y=$memory\imem_inst.memory$rdmux[0][5][0]$a$709
      New ports: A={ 5'10001 $memory\imem_inst.memory$rdmux[0][6][0]$a$805 [0] 1'1 $memory\imem_inst.memory$rdmux[0][6][0]$a$805 [0] }, B={ $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [0] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [0] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [4] 1'1 $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [4] $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [4] 1'0 $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [0] }, Y={ $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [19] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [13] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [9:7] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [4] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [1:0] }
      New connections: { $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [18:14] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [12:10] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [6:5] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [3:2] } = { 1'1 $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [13] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [13] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [8] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [9] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [9] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [9] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [9] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [0] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [1] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [1:0] }
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$588:
      Old ports: A=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$a$589, B=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$b$590, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$b$578
      New ports: A={ $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$a$589 [1] 1'0 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$a$589 [1:0] }, B={ 1'0 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][3]$b$590 [3] 2'10 }, Y={ $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$b$578 [6] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$b$578 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$b$578 [1:0] }
      New connections: { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$b$578 [5:4] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$b$578 [2] } = { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$b$578 [0] 1'0 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$b$578 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$585:
      Old ports: A=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$a$586, B=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$b$587, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$a$577
      New ports: A={ $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$a$586 [4] 2'00 }, B={ 1'0 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$b$587 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][2]$b$587 [0] }, Y={ $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$a$577 [4:3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$a$577 [0] }
      New connections: { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$a$577 [6:5] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$a$577 [2:1] } = { 3'000 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][1]$a$577 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$582:
      Old ports: A=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$a$583, B=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$b$575
      New ports: A={ 2'01 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$a$583 [0] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$a$583 [1:0] }, B={ $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][1]$b$584 [1] 1'0 }, Y={ $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$b$575 [5:3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$b$575 [1:0] }
      New connections: { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$b$575 [6] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$b$575 [2] } = { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$b$575 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$579:
      Old ports: A=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$a$580, B=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$b$581, Y=$memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$a$574
      New ports: A={ 1'1 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$a$580 [0] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$a$580 [0] 1'0 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$a$580 [0] }, B={ 2'01 $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$b$581 [4] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][2][0]$b$581 [2] 1'0 }, Y={ $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$a$574 [6:4] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$a$574 [2] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$a$574 [0] }
      New connections: { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$a$574 [3] $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$a$574 [1] } = { $memory$flatten\seg7_inst.$auto$proc_rom.cc:150:do_switch$256$rdmux[0][1][0]$a$574 [0] 1'0 }
  Optimizing cells in module \top_module.
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][5][0]$708:
      Old ports: A=$memory\imem_inst.memory$rdmux[0][5][0]$a$709, B=$memory\imem_inst.memory$rdmux[0][5][0]$b$710, Y=$memory\imem_inst.memory$rdmux[0][4][0]$a$661
      New ports: A={ $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [19] 1'1 $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [13] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [13] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [9] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [9:7] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [0] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [1] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [4] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [1] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [1:0] }, B={ $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [6] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [1:0] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [0] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [6:5] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [1:0] $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [1:0] }, Y={ $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [19:17] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [13] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [10:3] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [1:0] }
      New connections: { $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [16:14] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [12:11] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [2] } = { $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [13] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [8] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [10] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [10:9] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [0] }
  Optimizing cells in module \top_module.
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][4][0]$660:
      Old ports: A=$memory\imem_inst.memory$rdmux[0][4][0]$a$661, B=20'x, Y=$memory\imem_inst.memory$rdmux[0][3][0]$a$637
      New ports: A={ $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [19:17] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [13] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [10:3] $memory\imem_inst.memory$rdmux[0][4][0]$a$661 [1:0] }, B=14'x, Y={ $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [19:17] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [13] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [10:3] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [1:0] }
      New connections: { $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [16:14] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [12:11] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [2] } = { $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [13] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [8] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [10] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [10:9] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [0] }
  Optimizing cells in module \top_module.
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][3][0]$636:
      Old ports: A=$memory\imem_inst.memory$rdmux[0][3][0]$a$637, B=20'x, Y=$memory\imem_inst.memory$rdmux[0][2][0]$a$625
      New ports: A={ $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [19:17] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [13] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [10:3] $memory\imem_inst.memory$rdmux[0][3][0]$a$637 [1:0] }, B=14'x, Y={ $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [19:17] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [13] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [10:3] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [1:0] }
      New connections: { $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [16:14] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [12:11] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [2] } = { $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [13] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [8] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [10] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [10:9] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [0] }
  Optimizing cells in module \top_module.
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][2][0]$624:
      Old ports: A=$memory\imem_inst.memory$rdmux[0][2][0]$a$625, B=20'x, Y=$memory\imem_inst.memory$rdmux[0][1][0]$a$619
      New ports: A={ $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [19:17] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [13] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [10:3] $memory\imem_inst.memory$rdmux[0][2][0]$a$625 [1:0] }, B=14'x, Y={ $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [19:17] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [13] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [10:3] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [1:0] }
      New connections: { $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [16:14] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [12:11] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [2] } = { $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [13] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [8] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [10] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [10:9] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [0] }
  Optimizing cells in module \top_module.
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][1][0]$618:
      Old ports: A=$memory\imem_inst.memory$rdmux[0][1][0]$a$619, B=20'x, Y=$memory\imem_inst.memory$rdmux[0][0][0]$a$616
      New ports: A={ $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [19:17] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [13] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [10:3] $memory\imem_inst.memory$rdmux[0][1][0]$a$619 [1:0] }, B=14'x, Y={ $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [19:17] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [13] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [10:3] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [1:0] }
      New connections: { $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [16:14] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [12:11] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [2] } = { $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [13] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [8] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [10] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [10:9] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [0] }
  Optimizing cells in module \top_module.
    Consolidated identical input bits for $mux cell $memory\imem_inst.memory$rdmux[0][0][0]$615:
      Old ports: A=$memory\imem_inst.memory$rdmux[0][0][0]$a$616, B=20'x, Y=$\imem_inst.memory$rdreg[0]$d
      New ports: A={ $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [19:17] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [13] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [10:3] $memory\imem_inst.memory$rdmux[0][0][0]$a$616 [1:0] }, B=14'x, Y={ $\imem_inst.memory$rdreg[0]$d [19:17] $\imem_inst.memory$rdreg[0]$d [13] $\imem_inst.memory$rdreg[0]$d [10:3] $\imem_inst.memory$rdreg[0]$d [1:0] }
      New connections: { $\imem_inst.memory$rdreg[0]$d [16:14] $\imem_inst.memory$rdreg[0]$d [12:11] $\imem_inst.memory$rdreg[0]$d [2] } = { $\imem_inst.memory$rdreg[0]$d [13] $\imem_inst.memory$rdreg[0]$d [8] $\imem_inst.memory$rdreg[0]$d [10] $\imem_inst.memory$rdreg[0]$d [10:9] $\imem_inst.memory$rdreg[0]$d [0] }
  Optimizing cells in module \top_module.
Performed a total of 26 changes.

42.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

42.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\alu_inst.$procmux$422 in front of them:
        $auto$alumacc.cc:485:replace_alu$549
        $auto$alumacc.cc:485:replace_alu$546

42.7. Executing OPT_DFF pass (perform DFF optimizations).

42.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 0 unused cells and 727 unused wires.
<suppressed ~1 debug messages>

42.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.
<suppressed ~16 debug messages>

42.10. Rerunning OPT passes. (Maybe there is more to do..)

42.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][1][1]$1450.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][1][1]$1450.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][2][2]$1459.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][2][2]$1459.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][2][3]$1462.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][2][3]$1462.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][3][4]$1477.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][3][4]$1477.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][3][5]$1480.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][3][5]$1480.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][3][6]$1483.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][3][6]$1483.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][3][7]$1486.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][3][7]$1486.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][4][10]$1519.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][4][10]$1519.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][4][11]$1522.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][4][11]$1522.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][4][12]$1525.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][4][12]$1525.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][4][13]$1528.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][4][13]$1528.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][4][14]$1531.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][4][14]$1531.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][4][15]$1534.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][4][15]$1534.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][4][8]$1513.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][4][8]$1513.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[0][4][9]$1516.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[0][4][9]$1516.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][3][1]$1561.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][3][1]$1561.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][3][3]$1567.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][3][3]$1567.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][3][5]$1573.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][3][5]$1573.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][3][7]$1579.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][3][7]$1579.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][4][10]$1612.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][4][10]$1612.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][4][11]$1615.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][4][11]$1615.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][4][14]$1624.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][4][14]$1624.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][4][15]$1627.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][4][15]$1627.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][4][2]$1588.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][4][2]$1588.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][4][3]$1591.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][4][3]$1591.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][4][6]$1600.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][4][6]$1600.
    dead port 1/2 on $mux $memory\rf_inst.registers$rdmux[1][4][7]$1603.
    dead port 2/2 on $mux $memory\rf_inst.registers$rdmux[1][4][7]$1603.
Removed 54 multiplexer ports.
<suppressed ~48 debug messages>

42.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
    New ctrl vector for $pmux cell $flatten\alu_inst.$procmux$422: { $flatten\alu_inst.$procmux$426_CMP $flatten\alu_inst.$procmux$425_CMP $auto$opt_reduce.cc:134:opt_pmux$2144 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2143: { $flatten\alu_inst.$procmux$428_CMP $flatten\alu_inst.$procmux$427_CMP $eq$/openlane/designs/top_module/src/top_module.v:53$4_Y $eq$/openlane/designs/top_module/src/top_module.v:53$3_Y }
  Optimizing cells in module \top_module.
Performed a total of 2 changes.

42.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

42.14. Executing OPT_SHARE pass.

42.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\rf_inst.registers[9]$1398 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[9][2][0]$y$1809, Q = \rf_inst.registers[9]).
Adding EN signal on $memory\rf_inst.registers[8]$1396 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[8][2][0]$y$1795, Q = \rf_inst.registers[8]).
Adding EN signal on $memory\rf_inst.registers[7]$1394 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[7][2][0]$y$1775, Q = \rf_inst.registers[7]).
Adding EN signal on $memory\rf_inst.registers[6]$1392 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[6][2][0]$y$1761, Q = \rf_inst.registers[6]).
Adding EN signal on $memory\rf_inst.registers[5]$1390 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[5][2][0]$y$1747, Q = \rf_inst.registers[5]).
Adding EN signal on $memory\rf_inst.registers[4]$1388 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[4][2][0]$y$1733, Q = \rf_inst.registers[4]).
Adding EN signal on $memory\rf_inst.registers[3]$1386 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[3][2][0]$y$1715, Q = \rf_inst.registers[3]).
Adding EN signal on $memory\rf_inst.registers[31]$1442 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[31][2][0]$y$2135, Q = \rf_inst.registers[31]).
Adding EN signal on $memory\rf_inst.registers[30]$1440 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[30][2][0]$y$2121, Q = \rf_inst.registers[30]).
Adding EN signal on $memory\rf_inst.registers[2]$1384 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[2][2][0]$y$1699, Q = \rf_inst.registers[2]).
Adding EN signal on $memory\rf_inst.registers[29]$1438 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[29][2][0]$y$2107, Q = \rf_inst.registers[29]).
Adding EN signal on $memory\rf_inst.registers[28]$1436 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[28][2][0]$y$2093, Q = \rf_inst.registers[28]).
Adding EN signal on $memory\rf_inst.registers[27]$1434 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[27][2][0]$y$2077, Q = \rf_inst.registers[27]).
Adding EN signal on $memory\rf_inst.registers[26]$1432 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[26][2][0]$y$2063, Q = \rf_inst.registers[26]).
Adding EN signal on $memory\rf_inst.registers[25]$1430 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[25][2][0]$y$2049, Q = \rf_inst.registers[25]).
Adding EN signal on $memory\rf_inst.registers[24]$1428 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[24][2][0]$y$2035, Q = \rf_inst.registers[24]).
Adding EN signal on $memory\rf_inst.registers[23]$1426 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[23][2][0]$y$2017, Q = \rf_inst.registers[23]).
Adding EN signal on $memory\rf_inst.registers[22]$1424 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[22][2][0]$y$2003, Q = \rf_inst.registers[22]).
Adding EN signal on $memory\rf_inst.registers[21]$1422 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[21][2][0]$y$1989, Q = \rf_inst.registers[21]).
Adding EN signal on $memory\rf_inst.registers[20]$1420 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[20][2][0]$y$1975, Q = \rf_inst.registers[20]).
Adding EN signal on $memory\rf_inst.registers[1]$1382 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[1][2][0]$y$1681, Q = \rf_inst.registers[1]).
Adding EN signal on $memory\rf_inst.registers[19]$1418 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[19][2][0]$y$1959, Q = \rf_inst.registers[19]).
Adding EN signal on $memory\rf_inst.registers[18]$1416 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[18][2][0]$y$1945, Q = \rf_inst.registers[18]).
Adding EN signal on $memory\rf_inst.registers[17]$1414 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[17][2][0]$y$1931, Q = \rf_inst.registers[17]).
Adding EN signal on $memory\rf_inst.registers[16]$1412 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[16][2][0]$y$1917, Q = \rf_inst.registers[16]).
Adding EN signal on $memory\rf_inst.registers[15]$1410 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[15][2][0]$y$1895, Q = \rf_inst.registers[15]).
Adding EN signal on $memory\rf_inst.registers[14]$1408 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[14][2][0]$y$1881, Q = \rf_inst.registers[14]).
Adding EN signal on $memory\rf_inst.registers[13]$1406 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[13][2][0]$y$1867, Q = \rf_inst.registers[13]).
Adding EN signal on $memory\rf_inst.registers[12]$1404 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[12][2][0]$y$1853, Q = \rf_inst.registers[12]).
Adding EN signal on $memory\rf_inst.registers[11]$1402 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[11][2][0]$y$1837, Q = \rf_inst.registers[11]).
Adding EN signal on $memory\rf_inst.registers[10]$1400 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[10][2][0]$y$1823, Q = \rf_inst.registers[10]).
Adding EN signal on $memory\rf_inst.registers[0]$1380 ($dff) from module top_module (D = $memory\rf_inst.registers$wrmux[0][2][0]$y$1663, Q = \rf_inst.registers[0]).

42.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 51 unused cells and 91 unused wires.
<suppressed ~60 debug messages>

42.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.
<suppressed ~48 debug messages>

42.18. Rerunning OPT passes. (Maybe there is more to do..)

42.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

42.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

42.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

42.22. Executing OPT_SHARE pass.

42.23. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$2160 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[4], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2157 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[5], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2154 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[6], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2151 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[7], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2148 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[8], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2145 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[9], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2226 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[13], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2223 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[14], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2220 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[15], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2217 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[16], rval = 0).
Adding SRST signal on $\imem_inst.memory$rdreg[0] ($dff) from module top_module (D = $memory\imem_inst.memory$rdmux[0][6][0]$b$806 [19], Q = \decoder_inst.instruction [27], rval = 1'1).
Adding SRST signal on $\imem_inst.memory$rdreg[0] ($dff) from module top_module (D = $memory\imem_inst.memory$rdmux[0][5][0]$b$710 [18], Q = \decoder_inst.instruction [26], rval = 1'1).
Adding SRST signal on $\imem_inst.memory$rdreg[0] ($dff) from module top_module (D = { $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [17] $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [6:5] }, Q = { \decoder_inst.instruction [25] \decoder_inst.instruction [12] \decoder_inst.instruction [3] }, rval = 3'010).
Adding SRST signal on $auto$ff.cc:266:slice$2214 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[17], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2211 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[18], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2208 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[19], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2205 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[1], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2190 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[24], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2187 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[25], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2184 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[26], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2181 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[27], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2172 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[2], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2163 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[3], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2238 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[0], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2235 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[10], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2232 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[11], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$2229 ($dffe) from module top_module (D = \rf_inst.write_data, Q = \rf_inst.registers[12], rval = 0).

42.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 24 unused cells and 48 unused wires.
<suppressed ~25 debug messages>

42.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

42.26. Rerunning OPT passes. (Maybe there is more to do..)

42.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

42.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

42.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

42.30. Executing OPT_SHARE pass.

42.31. Executing OPT_DFF pass (perform DFF optimizations).

42.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

42.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

42.34. Finished OPT passes. (There is nothing left to do.)

43. Executing TECHMAP pass (map to technology primitives).

43.1. Executing Verilog-2005 frontend: /nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

43.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_90_alu for cells of type $alu.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:b9a86d073741c2a0f7bb241e73c2dd11747f3288$paramod$56955d0f36f77738c952d3505dc563df3ee11b94\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a86d073741c2a0f7bb241e73c2dd11747f3288$paramod$dce7c1188cb25d2520d170426d59301c3b73f9e7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~2175 debug messages>

44. Executing OPT pass (performing simple optimizations).

44.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.
<suppressed ~598 debug messages>

44.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
<suppressed ~495 debug messages>
Removed a total of 165 cells.

44.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$5961 ($_DFF_P_) from module top_module (D = $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [6], Q = \decoder_inst.instruction [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5971 ($_DFF_P_) from module top_module (D = $memory\imem_inst.memory$rdmux[0][5][0]$a$709 [14], Q = \decoder_inst.instruction [21], rval = 1'0).

44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 86 unused cells and 632 unused wires.
<suppressed ~87 debug messages>

44.5. Rerunning OPT passes. (Removed registers in this run.)

44.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.
<suppressed ~1 debug messages>

44.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

44.8. Executing OPT_DFF pass (perform DFF optimizations).

44.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

44.10. Finished fast OPT passes.

45. Executing ABC pass (technology mapping using ABC).

45.1. Extracting gate netlist of module `\top_module' to `<abc-temp-dir>/input.blif'..
Extracted 2471 gates and 3280 wires to a netlist network with 807 inputs and 132 outputs.

45.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

45.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:       24
ABC RESULTS:               MUX cells:     1280
ABC RESULTS:             ORNOT cells:       71
ABC RESULTS:               NOR cells:       48
ABC RESULTS:               NOT cells:      831
ABC RESULTS:                OR cells:      402
ABC RESULTS:              NAND cells:       26
ABC RESULTS:            ANDNOT cells:      369
ABC RESULTS:               AND cells:       37
ABC RESULTS:               XOR cells:       95
ABC RESULTS:        internal signals:     2341
ABC RESULTS:           input signals:      807
ABC RESULTS:          output signals:      132
Removing temp directory.

46. Executing OPT pass (performing simple optimizations).

46.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.
<suppressed ~317 debug messages>

46.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

46.3. Executing OPT_DFF pass (perform DFF optimizations).

46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 3 unused cells and 1313 unused wires.
<suppressed ~15 debug messages>

46.5. Finished fast OPT passes.

47. Executing HIERARCHY pass (managing design hierarchy).

47.1. Analyzing design hierarchy..
Top module:  \top_module

47.2. Analyzing design hierarchy..
Top module:  \top_module
Removed 0 unused modules.

48. Printing statistics.

=== top_module ===

   Number of wires:               3169
   Number of wire bits:           4448
   Number of public wires:          62
   Number of public wire bits:    1270
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3984
     $_ANDNOT_                     369
     $_AND_                         37
     $_DFF_P_                        7
     $_MUX_                       1280
     $_NAND_                        26
     $_NOR_                         48
     $_NOT_                        828
     $_ORNOT_                       71
     $_OR_                         402
     $_SDFFCE_PN0P_                768
     $_SDFFE_PP0P_                   3
     $_SDFF_PN1_                     1
     $_SDFF_PP0_                    24
     $_SDFF_PP1_                     2
     $_XNOR_                        24
     $_XOR_                         94

49. Executing CHECK pass (checking for obvious problems).
Checking module top_module...
Found and reported 0 problems.

50. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/top_module/runs/RUN_2025.05.25_19.42.08/tmp/synthesis/post_techmap.dot'.
Dumping module top_module to page 1.

51. Executing SHARE pass (SAT-based resource sharing).

52. Executing OPT pass (performing simple optimizations).

52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

52.6. Executing OPT_DFF pass (perform DFF optimizations).

52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

52.9. Finished OPT passes. (There is nothing left to do.)

53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 0 unused cells and 29 unused wires.
<suppressed ~29 debug messages>

54. Printing statistics.

=== top_module ===

   Number of wires:               3140
   Number of wire bits:           4056
   Number of public wires:          33
   Number of public wire bits:     878
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3984
     $_ANDNOT_                     369
     $_AND_                         37
     $_DFF_P_                        7
     $_MUX_                       1280
     $_NAND_                        26
     $_NOR_                         48
     $_NOT_                        828
     $_ORNOT_                       71
     $_OR_                         402
     $_SDFFCE_PN0P_                768
     $_SDFFE_PP0P_                   3
     $_SDFF_PN1_                     1
     $_SDFF_PP0_                    24
     $_SDFF_PP1_                     2
     $_XNOR_                        24
     $_XOR_                         94

mapping tbuf

55. Executing TECHMAP pass (map to technology primitives).

55.1. Executing Verilog-2005 frontend: /home/berke/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/berke/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

55.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

56. Executing SIMPLEMAP pass (map simple cells to gate primitives).

57. Executing TECHMAP pass (map to technology primitives).

57.1. Executing Verilog-2005 frontend: /home/berke/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/berke/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

57.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

58. Executing SIMPLEMAP pass (map simple cells to gate primitives).

59. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

59.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\top_module':
  mapped 805 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

60. Printing statistics.

=== top_module ===

   Number of wires:               4709
   Number of wire bits:           5625
   Number of public wires:          33
   Number of public wire bits:     878
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5553
     $_ANDNOT_                     369
     $_AND_                         37
     $_MUX_                       2849
     $_NAND_                        26
     $_NOR_                         48
     $_NOT_                        828
     $_ORNOT_                       71
     $_OR_                         402
     $_XNOR_                        24
     $_XOR_                         94
     sky130_fd_sc_hd__dfxtp_2      805

[INFO]: USING STRATEGY AREA 0

61. Executing ABC pass (technology mapping using ABC).

61.1. Extracting gate netlist of module `\top_module' to `/tmp/yosys-abc-Qb8GEi/input.blif'..
Extracted 4748 gates and 5557 wires to a netlist network with 807 inputs and 852 outputs.

61.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-Qb8GEi/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Qb8GEi/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Qb8GEi/input.blif 
ABC: + read_lib -w /openlane/designs/top_module/runs/RUN_2025.05.25_19.42.08/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.02 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/top_module/runs/RUN_2025.05.25_19.42.08/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.04 sec
ABC: Memory =    9.54 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/top_module/runs/RUN_2025.05.25_19.42.08/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/top_module/runs/RUN_2025.05.25_19.42.08/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000 
ABC: Current delay (6289.77 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   2354 ( 16.5 %)   Cap = 14.9 ff (  3.9 %)   Area =    20194.37 ( 83.5 %)   Delay =  6582.31 ps  (  5.5 %)               
ABC: Path  0 --      25 : 0    3 pi                        A =   0.00  Df =  46.8  -26.0 ps  S =  70.6 ps  Cin =  0.0 ff  Cout =  14.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1709 : 2    9 sky130_fd_sc_hd__xor2_2   A =  16.27  Df = 388.9 -160.4 ps  S = 330.2 ps  Cin =  8.6 ff  Cout =  24.5 ff  Cmax = 130.0 ff  G =  274  
ABC: Path  2 --    1710 : 3    1 sky130_fd_sc_hd__and3b_2  A =  10.01  Df = 611.4 -155.0 ps  S =  42.7 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 309.5 ff  G =  142  
ABC: Path  3 --    1711 : 1    9 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 926.2 -271.7 ps  S = 385.5 ps  Cin =  2.1 ff  Cout =  32.5 ff  Cmax = 130.0 ff  G = 1472  
ABC: Path  4 --    1740 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1350.1 -415.6 ps  S = 466.1 ps  Cin =  2.1 ff  Cout =  39.7 ff  Cmax = 130.0 ff  G = 1793  
ABC: Path  5 --    1915 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1566.3 -357.2 ps  S =  51.8 ps  Cin =  2.4 ff  Cout =   6.3 ff  Cmax = 309.5 ff  G =  252  
ABC: Path  6 --    1916 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =1816.4 -141.5 ps  S = 104.5 ps  Cin =  1.5 ff  Cout =   4.0 ff  Cmax = 310.4 ff  G =  257  
ABC: Path  7 --    1926 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2024.3 -180.0 ps  S =  36.7 ps  Cin =  2.4 ff  Cout =   3.9 ff  Cmax = 309.5 ff  G =  158  
ABC: Path  8 --    1928 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2244.3 -234.1 ps  S =  61.4 ps  Cin =  2.4 ff  Cout =   9.6 ff  Cmax = 309.5 ff  G =  384  
ABC: Path  9 --    1930 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2477.2 -130.4 ps  S =  72.1 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 309.5 ff  G =  482  
ABC: Path 10 --    1942 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2679.9 -195.4 ps  S =  56.8 ps  Cin =  2.4 ff  Cout =   8.5 ff  Cmax = 309.5 ff  G =  348  
ABC: Path 11 --    1955 : 4    3 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =2991.4 -366.0 ps  S =  65.2 ps  Cin =  2.4 ff  Cout =   9.6 ff  Cmax = 325.0 ff  G =  388  
ABC: Path 12 --    1958 : 5    4 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =3406.1 -583.4 ps  S =  75.1 ps  Cin =  2.3 ff  Cout =  10.2 ff  Cmax = 298.5 ff  G =  430  
ABC: Path 13 --    2684 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df =3615.6 -609.5 ps  S =  56.2 ps  Cin =  1.5 ff  Cout =   5.5 ff  Cmax = 309.5 ff  G =  347  
ABC: Path 14 --    2698 : 2    3 sky130_fd_sc_hd__or2_2    A =   6.26  Df =3910.2 -779.6 ps  S =  73.5 ps  Cin =  1.5 ff  Cout =   9.7 ff  Cmax = 299.4 ff  G =  634  
ABC: Path 15 --    2710 : 3    1 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =4104.3 -866.2 ps  S =  34.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 294.8 ff  G =   99  
ABC: Path 16 --    2717 : 4    7 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =4470.6 -333.9 ps  S =  90.8 ps  Cin =  2.4 ff  Cout =  16.5 ff  Cmax = 325.0 ff  G =  674  
ABC: Path 17 --    2828 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =4821.1 -539.1 ps  S =  49.9 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 299.4 ff  G =   97  
ABC: Path 18 --    2829 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =5108.5 -276.2 ps  S =  50.5 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 299.4 ff  G =  101  
ABC: Path 19 --    2831 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =5421.8 -249.3 ps  S =  57.1 ps  Cin =  2.4 ff  Cout =   6.0 ff  Cmax = 325.0 ff  G =  249  
ABC: Path 20 --    2833 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df =5585.7 -292.6 ps  S =  34.8 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 303.0 ff  G =  143  
ABC: Path 21 --    2834 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df =5748.5 -218.4 ps  S = 276.7 ps  Cin =  2.1 ff  Cout =  23.0 ff  Cmax = 130.0 ff  G = 1049  
ABC: Path 22 --    2847 : 4    2 sky130_fd_sc_hd__a2bb2o_2 A =  11.26  Df =6019.7  -52.6 ps  S =  49.6 ps  Cin =  1.7 ff  Cout =   4.8 ff  Cmax = 300.3 ff  G =  269  
ABC: Path 23 --    2867 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =6137.3  -65.4 ps  S =  46.9 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 285.7 ff  G =   72  
ABC: Path 24 --    2868 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =6337.8  -75.5 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 25 --    2869 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =6582.3  -25.7 ps  S = 396.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi24 (\decoder_inst.instruction [26]).  End-point = po35 (\seg [3]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  807/  852  lat =    0  nd =  2354  edge =   6945  area =20195.20  delay =28.00  lev = 28
ABC: + write_blif /tmp/yosys-abc-Qb8GEi/output.blif 

61.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      179
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       81
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      344
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      752
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      198
ABC RESULTS:        internal signals:     3898
ABC RESULTS:           input signals:      807
ABC RESULTS:          output signals:      852
Removing temp directory.

62. Executing SETUNDEF pass (replace undef values with defined constants).

63. Executing HILOMAP pass (mapping to constant drivers).

64. Executing SPLITNETS pass (splitting up multi-bit signals).

65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 1119 unused cells and 6263 unused wires.
<suppressed ~1143 debug messages>

66. Executing INSBUF pass (insert buffer cells for connected wires).

67. Executing CHECK pass (checking for obvious problems).
Checking module top_module...
Found and reported 0 problems.

68. Printing statistics.

=== top_module ===

   Number of wires:               2491
   Number of wire bits:           2535
   Number of public wires:         811
   Number of public wire bits:     855
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2052
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       26
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a21bo_2        6
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2        34
     sky130_fd_sc_hd__a21oi_2       46
     sky130_fd_sc_hd__a221o_2       55
     sky130_fd_sc_hd__a22o_2       304
     sky130_fd_sc_hd__a22oi_2       27
     sky130_fd_sc_hd__a2bb2o_2       4
     sky130_fd_sc_hd__a311o_2        6
     sky130_fd_sc_hd__a31o_2        24
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__a32o_2         6
     sky130_fd_sc_hd__a41o_2         5
     sky130_fd_sc_hd__and2_2        52
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2        27
     sky130_fd_sc_hd__and3b_2        8
     sky130_fd_sc_hd__and4_2        13
     sky130_fd_sc_hd__and4b_2        2
     sky130_fd_sc_hd__buf_1        225
     sky130_fd_sc_hd__dfxtp_2      325
     sky130_fd_sc_hd__inv_2         44
     sky130_fd_sc_hd__mux2_2       179
     sky130_fd_sc_hd__nand2_2       81
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2       170
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2         6
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__o2111a_2       6
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2       15
     sky130_fd_sc_hd__o211ai_2      16
     sky130_fd_sc_hd__o21a_2        71
     sky130_fd_sc_hd__o21ai_2       37
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o21bai_2       3
     sky130_fd_sc_hd__o221a_2       24
     sky130_fd_sc_hd__o22a_2        22
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2       6
     sky130_fd_sc_hd__o311a_2        3
     sky130_fd_sc_hd__o31a_2         7
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__or2_2         56
     sky130_fd_sc_hd__or2b_2        11
     sky130_fd_sc_hd__or3_2         12
     sky130_fd_sc_hd__or3b_2         4
     sky130_fd_sc_hd__or4_2          1
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       31
     sky130_fd_sc_hd__xor2_2        23

   Chip area for module '\top_module': 21720.832000

69. Executing Verilog backend.
Dumping module `\top_module'.

70. Executing JSON backend.

End of script. Logfile hash: 0809b1e984, CPU: user 0.91s system 0.04s, MEM: 43.07 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)
Time spent: 70% 2x abc (2 sec), 6% 31x opt_expr (0 sec), ...
