{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "c17": {
      "attributes": {
        "src": "uploads/verilog/c17.v:8"
      },
      "ports": {
        "N1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "N2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "N3": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "N6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "N7": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "N22": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "N23": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$and$uploads/verilog/c17.v:16$1": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$and$uploads/verilog/c17.v:17$3": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$and$uploads/verilog/c17.v:18$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 11 ],
            "Y": [ 12 ]
          }
        },
        "$and$uploads/verilog/c17.v:19$7": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 6 ],
            "Y": [ 13 ]
          }
        },
        "$and$uploads/verilog/c17.v:20$9": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 15 ],
            "Y": [ 16 ]
          }
        },
        "$and$uploads/verilog/c17.v:21$11": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 17 ],
            "Y": [ 18 ]
          }
        },
        "$not$uploads/verilog/c17.v:16$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "Y": [ 14 ]
          }
        },
        "$not$uploads/verilog/c17.v:17$4": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:17"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$not$uploads/verilog/c17.v:18$6": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "Y": [ 15 ]
          }
        },
        "$not$uploads/verilog/c17.v:19$8": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "Y": [ 17 ]
          }
        },
        "$not$uploads/verilog/c17.v:20$10": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "Y": [ 7 ]
          }
        },
        "$not$uploads/verilog/c17.v:21$12": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "uploads/verilog/c17.v:21"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18 ],
            "Y": [ 8 ]
          }
        }
      },
      "netnames": {
        "$and$uploads/verilog/c17.v:16$1_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:16"
          }
        },
        "$and$uploads/verilog/c17.v:17$3_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:17"
          }
        },
        "$and$uploads/verilog/c17.v:18$5_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:18"
          }
        },
        "$and$uploads/verilog/c17.v:19$7_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:19"
          }
        },
        "$and$uploads/verilog/c17.v:20$9_Y": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:20"
          }
        },
        "$and$uploads/verilog/c17.v:21$11_Y": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:21"
          }
        },
        "$not$uploads/verilog/c17.v:16$2_Y": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:16"
          }
        },
        "$not$uploads/verilog/c17.v:17$4_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:17"
          }
        },
        "$not$uploads/verilog/c17.v:18$6_Y": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:18"
          }
        },
        "$not$uploads/verilog/c17.v:19$8_Y": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:19"
          }
        },
        "$not$uploads/verilog/c17.v:20$10_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:20"
          }
        },
        "$not$uploads/verilog/c17.v:21$12_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:21"
          }
        },
        "N1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:10"
          }
        },
        "N10": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:14"
          }
        },
        "N11": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:14"
          }
        },
        "N16": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:14"
          }
        },
        "N19": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:14"
          }
        },
        "N2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:10"
          }
        },
        "N22": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:12"
          }
        },
        "N23": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:12"
          }
        },
        "N3": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:10"
          }
        },
        "N6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:10"
          }
        },
        "N7": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "uploads/verilog/c17.v:10"
          }
        }
      }
    }
  }
}
