===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 42.8962 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.6282 (  7.3%)    5.6282 ( 13.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    4.4565 (  5.8%)    4.4565 ( 10.4%)    Parse modules
    1.1131 (  1.4%)    1.1131 (  2.6%)    Verify circuit
   67.7463 ( 87.9%)   34.8895 ( 81.3%)  'firrtl.circuit' Pipeline
    1.1008 (  1.4%)    1.1008 (  2.6%)    LowerFIRRTLAnnotations
    5.6395 (  7.3%)    3.0738 (  7.2%)    'firrtl.module' Pipeline
    1.7147 (  2.2%)    0.9428 (  2.2%)      DropName
    3.9247 (  5.1%)    2.1310 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1937 (  0.3%)    0.1033 (  0.2%)    'firrtl.module' Pipeline
    0.1937 (  0.3%)    0.1033 (  0.2%)      LowerCHIRRTLPass
    0.3600 (  0.5%)    0.3600 (  0.8%)    InferWidths
    1.0666 (  1.4%)    1.0666 (  2.5%)    MemToRegOfVec
    1.8061 (  2.3%)    1.8061 (  4.2%)    InferResets
    0.2077 (  0.3%)    0.2077 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.3221 (  0.4%)    0.3221 (  0.8%)    WireDFT
    1.6257 (  2.1%)    0.8834 (  2.1%)    'firrtl.module' Pipeline
    1.6256 (  2.1%)    0.8834 (  2.1%)      FlattenMemory
    1.9066 (  2.5%)    1.9066 (  4.4%)    LowerFIRRTLTypes
    7.7507 ( 10.1%)    4.1943 (  9.8%)    'firrtl.module' Pipeline
    5.9829 (  7.8%)    3.1778 (  7.4%)      ExpandWhens
    1.7660 (  2.3%)    1.0159 (  2.4%)      SFCCompat
    2.4769 (  3.2%)    2.4769 (  5.8%)    Inliner
    2.0363 (  2.6%)    1.0976 (  2.6%)    'firrtl.module' Pipeline
    2.0363 (  2.6%)    1.0976 (  2.6%)      RandomizeRegisterInit
    1.8183 (  2.4%)    1.8183 (  4.2%)    CheckCombCycles
    0.3948 (  0.5%)    0.3948 (  0.9%)      (A) circt::firrtl::InstanceGraph
   10.8114 ( 14.0%)    5.9888 ( 14.0%)    'firrtl.module' Pipeline
   10.2563 ( 13.3%)    5.6739 ( 13.2%)      Canonicalizer
    0.5551 (  0.7%)    0.3149 (  0.7%)      InferReadWrite
    0.2555 (  0.3%)    0.2555 (  0.6%)    PrefixModules
    0.1011 (  0.1%)    0.1011 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.3139 (  1.7%)    1.3139 (  3.1%)    IMConstProp
    0.0922 (  0.1%)    0.0922 (  0.2%)    AddSeqMemPorts
    0.0921 (  0.1%)    0.0921 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2839 (  0.4%)    0.2839 (  0.7%)    CreateSiFiveMetadata
    0.0442 (  0.1%)    0.0442 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0285 (  0.0%)    0.0285 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.4493 (  0.6%)    0.4493 (  1.0%)    SymbolDCE
    0.0840 (  0.1%)    0.0840 (  0.2%)    BlackBoxReader
    0.0840 (  0.1%)    0.0840 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.7996 (  6.2%)    2.5052 (  5.8%)    'firrtl.module' Pipeline
    0.3827 (  0.5%)    0.1993 (  0.5%)      DropName
    4.4168 (  5.7%)    2.3058 (  5.4%)      Canonicalizer
    1.0815 (  1.4%)    1.0815 (  2.5%)    IMDeadCodeElim
    0.0866 (  0.1%)    0.0866 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0364 (  0.0%)    0.0364 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2434 (  0.3%)    0.2434 (  0.6%)    LowerXMR
    0.0334 (  0.0%)    0.0334 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.5910 (  0.8%)    0.5910 (  1.4%)  LowerFIRRTLToHW
    0.0322 (  0.0%)    0.0322 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.5772 (  0.7%)    0.5204 (  1.2%)  'hw.module' Pipeline
    0.2171 (  0.3%)    0.1897 (  0.4%)    CSE
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) DominanceInfo
    0.2287 (  0.3%)    0.2057 (  0.5%)    Canonicalizer
    0.0730 (  0.1%)    0.0685 (  0.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0584 (  0.1%)    0.0565 (  0.1%)    LowerSeqFIRRTLToSV
    0.1183 (  0.2%)    0.1183 (  0.3%)  HWMemSimImpl
    0.4029 (  0.5%)    0.3476 (  0.8%)  'hw.module' Pipeline
    0.1297 (  0.2%)    0.1124 (  0.3%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1713 (  0.2%)    0.1521 (  0.4%)    Canonicalizer
    0.0786 (  0.1%)    0.0694 (  0.2%)    CSE
    0.0007 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.0160 (  0.0%)    0.0102 (  0.0%)    HWCleanup
    0.0910 (  0.1%)    0.0754 (  0.2%)  'hw.module' Pipeline
    0.0089 (  0.0%)    0.0071 (  0.0%)    HWLegalizeModules
    0.0768 (  0.1%)    0.0658 (  0.2%)    PrettifyVerilog
    0.0735 (  0.1%)    0.0735 (  0.2%)  StripDebugInfoWithPred
    0.6085 (  0.8%)    0.6085 (  1.4%)  ExportVerilog
    0.4635 (  0.6%)    0.2255 (  0.5%)  'builtin.module' Pipeline
    0.2380 (  0.3%)    0.2063 (  0.5%)    'hw.module' Pipeline
    0.2356 (  0.3%)    0.2051 (  0.5%)      PrepareForEmission
   -0.2156 ( -0.3%)   -0.2156 ( -0.5%)  Rest
   77.0623 (100.0%)   42.8962 (100.0%)  Total

{
  totalTime: 42.954,
  maxMemory: 1054461952
}
