build:
	sbt "runMain vexriscv.demo.GenSmallAndProductive"

copy:
	cp VexRiscv.v ../verilog-ethernet/example/ExaNIC_X10/fpga/rtl/
