// Seed: 2672210247
module module_0;
  parameter id_1 = 1;
  wire id_2;
  parameter id_3 = {1, id_1};
endmodule
module module_1 #(
    parameter id_1 = 32'd50,
    parameter id_2 = 32'd55
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire _id_2;
  input wire _id_1;
  assign id_9[id_2 : id_1] = id_12;
endmodule
