module hqm_master 
 #(
  parameter HQM_TRIGGER_WIDTH = 3
)
(
input     prim_gated_clk,
input     prim_clk_enable,
input     hqm_freerun_clk,
input     hqm_fullrate_clk,
output    hqm_clk_ungate,
output    hqm_clk_enable,
output    hqm_clk_throttle,
output    hqm_gclock_enable,
input     hqm_cdc_clk,
input     hqm_inp_gated_clk,
input     prim_freerun_clk,
input     aon_clk,
input     pgcb_clk,
input     wd_clkreq,
output    hqm_proc_clkreq_b,
input     pm_ip_clk_halt_b_2_rpt_0_iosf,
input     side_rst_b,
input     prim_gated_rst_b,
output    hqm_gated_rst_b,
output    hqm_clk_rptr_rst_b,
input     flr_triggered,
output    hqm_shields_up,
output    hqm_flr_prep,
output    hqm_pwrgood_rst_b,
output    hqm_gated_local_override,
input     prochot,
input    [1:0]  pm_state,
input     master_ctl_load,
input    [31:0]  master_ctl,
output    pm_fsm_d0tod3_ok,
output    pm_fsm_d3tod0_ok,
output    pm_fsm_in_run,
output    pm_allow_ing_drop,
output    pgcb_isol_en_b,
output    pgcb_isol_en,
output    pgcb_fet_en_b,
input     pgcb_fet_en_ack_b,
input     fuse_force_on,
input     fuse_proc_disable,
output   [15:0]  master_chp_timestamp,
input    [19:0]  puser,
input     psel,
input     pwrite,
input     penable,
input    [31:0]  paddr,
input    [31:0]  pwdata,
output    pready,
output    pslverr,
output   [31:0]  prdata,
output    prdata_par,
output    mstr_cfg_req_down_write,
output    mstr_cfg_req_down_read,
output   [92:0]  mstr_cfg_req_down,
input     mstr_cfg_rsp_up_ack,
input    [38:0]  mstr_cfg_rsp_up,
input     mstr_cfg_req_up_write,
input     mstr_cfg_req_up_read,
input    [92:0]  mstr_cfg_req_up,
input    [9:0]  mstr_hqm_reset_done,
input    [9:0]  mstr_unit_idle,
input    [9:0]  mstr_unit_pipeidle,
input    [9:0]  mstr_lcb_enable,
output    hqm_proc_reset_done_sync_hqm,
output    hqm_proc_reset_done,
output    visa_str_hqm_proc_idle,
output    visa_str_hqm_proc_pipeidle,
output    visa_str_prim_clk_enable,
output    visa_str_hqm_clk_enable,
output    visa_str_hqm_clk_throttle,
output    visa_str_hqm_gclock_enable,
output    visa_str_hqm_cdc_clk_enable,
output    visa_str_hqm_gated_local_override,
output    visa_str_hqm_flr_prep,
output    visa_str_pm_ip_clk_halt_b_2_rpt_0_iosf,
input    [9:0]  hqm_triggers_in,
output   [9:0]  hqm_triggers,
input     pgcb_tck,
input     fdfx_powergood,
input     fdfx_pgcb_bypass,
input     fdfx_pgcb_ovr,
input     fscan_ret_ctrl,
input     fscan_isol_ctrl,
input     fscan_isol_lat_ctrl,
input     fscan_clkungate,
input     fscan_rstbypen,
input     fscan_byprst_b,
input     fscan_mode,
input     fscan_fet_on,
input     fscan_trigger_mask_v,
input    [29:0]  fscan_trigger_mask,
input     fscan_fet_en_sel,
input     cdc_hqm_jta_force_clkreq,
input     cdc_hqm_jta_clkgate_ovrd,
output    hqm_cdc_clk_enable,
input     hw_reset_force_pwr_on,
output    pgcb_hqm_pwrgate_active,
output    final_pgcb_fet_en_ack_b,
output    pgcb_fet_en_b_out,
output    pgcb_force_rst_b,
output    pm_fsm_active,
output   [23:0]  hqm_cdc_visa,
output   [23:0]  hqm_pgcbunit_visa,
output   [31:0]  hqm_pmsm_visa,
output    hqm_cfg_master_clkreq_b
);

endmodule // hqm_master
