{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1582928412114 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HELLO_FPGA2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"HELLO_FPGA2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1582928412124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582928412217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582928412217 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582928413099 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1582928413120 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928413232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928413232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928413232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928413232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928413232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928413232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928413232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928413232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928413232 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582928413232 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 1313 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582928413244 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 1315 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582928413244 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 1317 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582928413244 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 1319 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582928413244 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1582928413244 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1582928413258 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HELLO_FPGA2.sdc " "Synopsys Design Constraints File file not found: 'HELLO_FPGA2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1582928415528 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1582928415529 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1582928415530 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1582928415531 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1582928415535 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1582928415535 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1582928415537 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1582928415546 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582928415548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582928415548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582928415551 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582928415556 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1582928415559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1582928415560 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1582928415561 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1582928415561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1582928415563 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582928415563 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582928416424 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1582928416435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582928422180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582928422313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582928422363 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582928422521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582928422521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582928423250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1582928427971 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582928427971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582928428173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1582928428173 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1582928428173 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582928428173 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1582928428195 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582928428282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582928429069 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582928429137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582928429878 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582928430789 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "168 Cyclone IV E " "168 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 214 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 467 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 215 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 468 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 216 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 469 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 219 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 470 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { UART_RTS } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 255 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 478 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 256 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 479 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_WP_N } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 269 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 487 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_ADCDAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 282 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 493 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET0_LINK100 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 300 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 505 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENETCLK_25 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 314 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 517 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET1_LINK100 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 319 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 520 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_CLK27 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 335 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 532 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 209 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 210 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 211 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 212 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 213 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 214 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 215 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 216 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_HS } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 337 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 533 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_VS } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 339 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 535 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DREQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 346 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 237 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DREQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 346 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 238 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_INT[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 348 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 239 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_INT[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 348 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 240 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { IRDA_RXD } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 355 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 542 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 384 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 557 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hsmcCLKIN0 2.5 V AH15 " "Pin hsmcCLKIN0 uses I/O standard 2.5 V at AH15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcCLKIN0 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcCLKIN0" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 396 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcCLKIN0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 564 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 76 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 79 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 80 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 81 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 82 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 158 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 159 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 160 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 161 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 162 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 164 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 260 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 481 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 261 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 262 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 483 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 263 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 267 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 486 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 165 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 167 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 168 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 283 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 494 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 284 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 495 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 286 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 497 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 291 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 500 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 295 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 502 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 221 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 222 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 223 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 224 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 225 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 226 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 227 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 228 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 229 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 230 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 231 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 232 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 233 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 234 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 235 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 236 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_FSPEED } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 347 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 537 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_LSPEED } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 349 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 538 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 256 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 257 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 258 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 259 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 260 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 261 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 262 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 263 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 264 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 265 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 266 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 267 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 268 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 269 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 270 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 271 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 272 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 273 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 274 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 275 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 276 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 277 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 278 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 279 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 280 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 281 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 282 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 283 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 284 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 285 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 286 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 287 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 312 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 313 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 314 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 315 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 317 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 326 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 351 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 353 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 354 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 355 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 356 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 357 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 358 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[0\] 3.3-V LVTTL AB22 " "Pin gpioGPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 359 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[1\] 3.3-V LVTTL AC15 " "Pin gpioGPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 360 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[2\] 3.3-V LVTTL AB21 " "Pin gpioGPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 361 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[3\] 3.3-V LVTTL Y17 " "Pin gpioGPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 362 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[4\] 3.3-V LVTTL AC21 " "Pin gpioGPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 363 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[5\] 3.3-V LVTTL Y16 " "Pin gpioGPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 364 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[6\] 3.3-V LVTTL AD21 " "Pin gpioGPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 365 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[7\] 3.3-V LVTTL AE16 " "Pin gpioGPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 366 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[8\] 3.3-V LVTTL AD15 " "Pin gpioGPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 367 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[9\] 3.3-V LVTTL AE15 " "Pin gpioGPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 368 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[10\] 3.3-V LVTTL AC19 " "Pin gpioGPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 369 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[11\] 3.3-V LVTTL AF16 " "Pin gpioGPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 370 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[12\] 3.3-V LVTTL AD19 " "Pin gpioGPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 371 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[13\] 3.3-V LVTTL AF15 " "Pin gpioGPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 372 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[14\] 3.3-V LVTTL AF24 " "Pin gpioGPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 373 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[15\] 3.3-V LVTTL AE21 " "Pin gpioGPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 374 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[16\] 3.3-V LVTTL AF25 " "Pin gpioGPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 375 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[17\] 3.3-V LVTTL AC22 " "Pin gpioGPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[17] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[17\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 376 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[18\] 3.3-V LVTTL AE22 " "Pin gpioGPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[18] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[18\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 377 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[19\] 3.3-V LVTTL AF21 " "Pin gpioGPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[19] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[19\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 378 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[20\] 3.3-V LVTTL AF22 " "Pin gpioGPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[20] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[20\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 379 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[21\] 3.3-V LVTTL AD22 " "Pin gpioGPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[21] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[21\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 380 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[22\] 3.3-V LVTTL AG25 " "Pin gpioGPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[22] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[22\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 381 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[23\] 3.3-V LVTTL AD25 " "Pin gpioGPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[23] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[23\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 382 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[24\] 3.3-V LVTTL AH25 " "Pin gpioGPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[24] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[24\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 383 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[25\] 3.3-V LVTTL AE25 " "Pin gpioGPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[25] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[25\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 384 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[26\] 3.3-V LVTTL AG22 " "Pin gpioGPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[26] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[26\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 385 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[27\] 3.3-V LVTTL AE24 " "Pin gpioGPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[27] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[27\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 386 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[28\] 3.3-V LVTTL AH22 " "Pin gpioGPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[28] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[28\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 387 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[29\] 3.3-V LVTTL AF26 " "Pin gpioGPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[29] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[29\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 388 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[30\] 3.3-V LVTTL AE20 " "Pin gpioGPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[30] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[30\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 389 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[31\] 3.3-V LVTTL AG23 " "Pin gpioGPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[31] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[31\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 390 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[32\] 3.3-V LVTTL AF20 " "Pin gpioGPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[32] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[32\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 391 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[33\] 3.3-V LVTTL AH26 " "Pin gpioGPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[33] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[33\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 392 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[34\] 3.3-V LVTTL AH23 " "Pin gpioGPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[34] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[34\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 393 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[35\] 3.3-V LVTTL AG26 " "Pin gpioGPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[35] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[35\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 394 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928431854 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1582928431854 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "213 " "Following 213 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 76 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 79 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 80 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 81 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 82 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 158 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 159 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 160 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 161 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 162 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 164 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 260 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 481 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 261 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 262 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 483 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 263 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 267 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 486 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 165 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 167 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 168 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 283 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 494 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 284 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 495 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 286 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 497 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 291 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 500 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 295 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 502 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET0_MDIO } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 302 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 507 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 321 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 522 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 221 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 222 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 223 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 224 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 225 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 226 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 227 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 228 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 229 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 230 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 231 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 232 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 233 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 234 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 235 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 236 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_FSPEED } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 347 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 537 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_LSPEED } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 349 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 538 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 256 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 257 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 258 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 259 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 260 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 261 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 262 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 263 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 264 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 265 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 266 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 267 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 268 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 269 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 270 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 271 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 272 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 273 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 274 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 275 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 276 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 277 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 278 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 279 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 280 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 281 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 282 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 283 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 284 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 285 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 286 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 287 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 312 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 313 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 314 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 315 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 317 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 326 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 351 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 353 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 354 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 355 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 356 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 357 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 358 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[0\] a permanently disabled " "Pin gpioGPIO\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 359 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[1\] a permanently disabled " "Pin gpioGPIO\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 360 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[2\] a permanently disabled " "Pin gpioGPIO\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 361 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[3\] a permanently disabled " "Pin gpioGPIO\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 362 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[4\] a permanently disabled " "Pin gpioGPIO\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 363 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[5\] a permanently disabled " "Pin gpioGPIO\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 364 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[6\] a permanently disabled " "Pin gpioGPIO\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 365 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[7\] a permanently disabled " "Pin gpioGPIO\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 366 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[8\] a permanently disabled " "Pin gpioGPIO\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 367 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[9\] a permanently disabled " "Pin gpioGPIO\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 368 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[10\] a permanently disabled " "Pin gpioGPIO\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 369 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[11\] a permanently disabled " "Pin gpioGPIO\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 370 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[12\] a permanently disabled " "Pin gpioGPIO\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 371 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[13\] a permanently disabled " "Pin gpioGPIO\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 372 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[14\] a permanently disabled " "Pin gpioGPIO\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 373 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[15\] a permanently disabled " "Pin gpioGPIO\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 374 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[16\] a permanently disabled " "Pin gpioGPIO\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 375 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[17\] a permanently disabled " "Pin gpioGPIO\[17\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[17] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[17\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 376 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[18\] a permanently disabled " "Pin gpioGPIO\[18\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[18] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[18\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 377 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[19\] a permanently disabled " "Pin gpioGPIO\[19\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[19] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[19\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 378 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[20\] a permanently disabled " "Pin gpioGPIO\[20\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[20] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[20\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 379 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[21\] a permanently disabled " "Pin gpioGPIO\[21\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[21] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[21\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 380 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[22\] a permanently disabled " "Pin gpioGPIO\[22\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[22] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[22\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 381 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[23\] a permanently disabled " "Pin gpioGPIO\[23\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[23] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[23\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 382 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[24\] a permanently disabled " "Pin gpioGPIO\[24\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[24] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[24\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 383 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[25\] a permanently disabled " "Pin gpioGPIO\[25\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[25] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[25\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 384 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[26\] a permanently disabled " "Pin gpioGPIO\[26\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[26] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[26\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 385 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[27\] a permanently disabled " "Pin gpioGPIO\[27\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[27] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[27\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 386 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[28\] a permanently disabled " "Pin gpioGPIO\[28\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[28] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[28\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 387 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[29\] a permanently disabled " "Pin gpioGPIO\[29\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[29] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[29\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 388 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[30\] a permanently disabled " "Pin gpioGPIO\[30\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[30] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[30\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 389 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[31\] a permanently disabled " "Pin gpioGPIO\[31\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[31] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[31\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 390 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[32\] a permanently disabled " "Pin gpioGPIO\[32\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[32] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[32\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 391 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[33\] a permanently disabled " "Pin gpioGPIO\[33\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[33] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[33\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 392 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[34\] a permanently disabled " "Pin gpioGPIO\[34\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[34] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[34\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 393 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[35\] a permanently disabled " "Pin gpioGPIO\[35\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[35] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[35\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 394 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcD\[0\] a permanently disabled " "Pin hsmcD\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcD[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcD\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 395 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcD\[1\] a permanently disabled " "Pin hsmcD\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcD[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcD\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 396 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcD\[2\] a permanently disabled " "Pin hsmcD\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcD[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcD\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 397 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcD\[3\] a permanently disabled " "Pin hsmcD\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcD[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcD\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 398 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[0\] a permanently disabled " "Pin hsmcRX_D_N\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 399 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[1\] a permanently disabled " "Pin hsmcRX_D_N\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 400 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[2\] a permanently disabled " "Pin hsmcRX_D_N\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 401 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[3\] a permanently disabled " "Pin hsmcRX_D_N\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 402 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[4\] a permanently disabled " "Pin hsmcRX_D_N\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 403 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[5\] a permanently disabled " "Pin hsmcRX_D_N\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 404 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[6\] a permanently disabled " "Pin hsmcRX_D_N\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[7\] a permanently disabled " "Pin hsmcRX_D_N\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 406 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[8\] a permanently disabled " "Pin hsmcRX_D_N\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 407 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[9\] a permanently disabled " "Pin hsmcRX_D_N\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 408 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[10\] a permanently disabled " "Pin hsmcRX_D_N\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 409 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[11\] a permanently disabled " "Pin hsmcRX_D_N\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 410 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[12\] a permanently disabled " "Pin hsmcRX_D_N\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 411 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[13\] a permanently disabled " "Pin hsmcRX_D_N\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 412 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[14\] a permanently disabled " "Pin hsmcRX_D_N\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 413 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[15\] a permanently disabled " "Pin hsmcRX_D_N\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 414 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[16\] a permanently disabled " "Pin hsmcRX_D_N\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 415 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[0\] a permanently disabled " "Pin hsmcRX_D_P\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 416 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[1\] a permanently disabled " "Pin hsmcRX_D_P\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 417 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[2\] a permanently disabled " "Pin hsmcRX_D_P\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 418 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[3\] a permanently disabled " "Pin hsmcRX_D_P\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 419 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[4\] a permanently disabled " "Pin hsmcRX_D_P\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 420 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[5\] a permanently disabled " "Pin hsmcRX_D_P\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 421 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[6\] a permanently disabled " "Pin hsmcRX_D_P\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 422 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[7\] a permanently disabled " "Pin hsmcRX_D_P\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 423 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[8\] a permanently disabled " "Pin hsmcRX_D_P\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 424 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[9\] a permanently disabled " "Pin hsmcRX_D_P\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 425 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[10\] a permanently disabled " "Pin hsmcRX_D_P\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 426 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[11\] a permanently disabled " "Pin hsmcRX_D_P\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 427 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[12\] a permanently disabled " "Pin hsmcRX_D_P\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 428 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[13\] a permanently disabled " "Pin hsmcRX_D_P\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 429 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[14\] a permanently disabled " "Pin hsmcRX_D_P\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 430 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[15\] a permanently disabled " "Pin hsmcRX_D_P\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 431 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[16\] a permanently disabled " "Pin hsmcRX_D_P\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 432 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[0\] a permanently disabled " "Pin hsmcTX_D_N\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 433 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[1\] a permanently disabled " "Pin hsmcTX_D_N\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 434 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[2\] a permanently disabled " "Pin hsmcTX_D_N\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 435 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[3\] a permanently disabled " "Pin hsmcTX_D_N\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 436 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[4\] a permanently disabled " "Pin hsmcTX_D_N\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 437 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[5\] a permanently disabled " "Pin hsmcTX_D_N\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 438 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[6\] a permanently disabled " "Pin hsmcTX_D_N\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 439 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[7\] a permanently disabled " "Pin hsmcTX_D_N\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 440 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[8\] a permanently disabled " "Pin hsmcTX_D_N\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 441 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[9\] a permanently disabled " "Pin hsmcTX_D_N\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 442 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[10\] a permanently disabled " "Pin hsmcTX_D_N\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 443 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[11\] a permanently disabled " "Pin hsmcTX_D_N\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 444 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[12\] a permanently disabled " "Pin hsmcTX_D_N\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 445 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[13\] a permanently disabled " "Pin hsmcTX_D_N\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 446 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[14\] a permanently disabled " "Pin hsmcTX_D_N\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 447 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[15\] a permanently disabled " "Pin hsmcTX_D_N\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 448 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[16\] a permanently disabled " "Pin hsmcTX_D_N\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 449 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[0\] a permanently disabled " "Pin hsmcTX_D_P\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 450 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[1\] a permanently disabled " "Pin hsmcTX_D_P\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 451 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[2\] a permanently disabled " "Pin hsmcTX_D_P\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 452 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[3\] a permanently disabled " "Pin hsmcTX_D_P\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 453 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[4\] a permanently disabled " "Pin hsmcTX_D_P\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 454 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[5\] a permanently disabled " "Pin hsmcTX_D_P\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 455 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[6\] a permanently disabled " "Pin hsmcTX_D_P\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 456 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[7\] a permanently disabled " "Pin hsmcTX_D_P\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 457 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[8\] a permanently disabled " "Pin hsmcTX_D_P\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 458 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[9\] a permanently disabled " "Pin hsmcTX_D_P\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 459 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[10\] a permanently disabled " "Pin hsmcTX_D_P\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 460 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[11\] a permanently disabled " "Pin hsmcTX_D_P\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 461 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[12\] a permanently disabled " "Pin hsmcTX_D_P\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 462 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[13\] a permanently disabled " "Pin hsmcTX_D_P\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 463 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[14\] a permanently disabled " "Pin hsmcTX_D_P\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 464 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[15\] a permanently disabled " "Pin hsmcTX_D_P\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 465 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[16\] a permanently disabled " "Pin hsmcTX_D_P\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 466 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928431863 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1582928431863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.fit.smsg " "Generated suppressed messages file /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582928432187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1229 " "Peak virtual memory: 1229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582928432568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 19:20:32 2020 " "Processing ended: Fri Feb 28 19:20:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582928432568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582928432568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582928432568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582928432568 ""}
