Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/project8/main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "E:/project8/main.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RX>
Entity <main> analyzed. Unit <main> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <main>.
    Related source file is "E:/project8/main.vhd".
WARNING:Xst:1780 - Signal <CLKUART2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <LED>.
    Found 1-bit register for signal <CLKUART>.
    Found 8-bit comparator less for signal <CLKUART$cmp_lt0000> created at line 33.
    Found 4-bit up counter for signal <count>.
    Found 8-bit up counter for signal <counter>.
    Found 1-bit register for signal <ende<0>>.
    Found 1-bit register for signal <flag>.
    Found 8-bit up counter for signal <inc>.
    Found 8-bit register for signal <input>.
    Found 8-bit comparator greater for signal <LED$cmp_gt0000> created at line 73.
    Found 4-bit register for signal <selector>.
    Found 4-bit adder for signal <selector$addsub0000> created at line 55.
    Found 4-bit comparator greater for signal <selector$cmp_gt0000> created at line 52.
    Found 4-bit comparator lessequal for signal <selector$cmp_le0000> created at line 52.
    Summary:
	inferred   3 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 4-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 13
 1-bit register                                        : 12
 4-bit register                                        : 1
# Comparators                                          : 4
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch flag hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 4-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 4
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch flag hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <count_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <count_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <count_3> of sequential type is unconnected in block <main>.

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 95
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 14
#      LUT2                        : 11
#      LUT3                        : 4
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 14
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 33
#      FDCE                        : 1
#      FDE                         : 15
#      FDR                         : 16
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       32  out of   3584     0%  
 Number of Slice Flip Flops:             33  out of   7168     0%  
 Number of 4 input LUTs:                 55  out of   7168     0%  
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    141     2%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
GCLK                               | BUFGP                  | 19    |
CLKUART                            | NONE(selector_0)       | 14    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
ende_0_and0000(ende_0_and00001:O)  | NONE(ende_0)           | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.814ns (Maximum Frequency: 172.007MHz)
   Minimum input arrival time before clock: 3.363ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GCLK'
  Clock period: 5.814ns (frequency: 172.007MHz)
  Total number of paths / destination ports: 225 / 36
-------------------------------------------------------------------------
Delay:               5.814ns (Levels of Logic = 3)
  Source:            inc_0 (FF)
  Destination:       inc_0 (FF)
  Source Clock:      GCLK rising
  Destination Clock: GCLK rising

  Data Path: inc_0 to inc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  inc_0 (inc_0)
     LUT3_L:I0->LO         1   0.479   0.159  CLKUART_not00022 (CLKUART_not00022)
     LUT3:I2->O            1   0.479   0.704  CLKUART_not00027 (CLKUART_not00027)
     LUT4:I3->O            9   0.479   0.955  CLKUART_not000223 (CLKUART_not0002)
     FDR:R                     0.892          inc_0
    ----------------------------------------
    Total                      5.814ns (2.955ns logic, 2.859ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKUART'
  Clock period: 4.888ns (frequency: 204.604MHz)
  Total number of paths / destination ports: 90 / 18
-------------------------------------------------------------------------
Delay:               4.888ns (Levels of Logic = 2)
  Source:            selector_3 (FF)
  Destination:       input_6 (FF)
  Source Clock:      CLKUART rising
  Destination Clock: CLKUART rising

  Data Path: selector_3 to input_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.626   1.076  selector_3 (selector_3)
     LUT4_D:I1->O          6   0.479   1.023  input_0_not000111 (N11)
     LUT4:I1->O            1   0.479   0.681  input_6_not00011 (input_6_not0001)
     FDE:CE                    0.524          input_6
    ----------------------------------------
    Total                      4.888ns (2.108ns logic, 2.780ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GCLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.363ns (Levels of Logic = 2)
  Source:            RX (PAD)
  Destination:       flag (FF)
  Destination Clock: GCLK rising

  Data Path: RX to flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   0.964  RX_IBUF (RX_IBUF)
     INV:I->O              1   0.479   0.681  RX_inv1_INV_0 (RX_inv)
     FDE:CE                    0.524          flag
    ----------------------------------------
    Total                      3.363ns (1.718ns logic, 1.645ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKUART'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.855ns (Levels of Logic = 1)
  Source:            RX (PAD)
  Destination:       input_0 (FF)
  Destination Clock: CLKUART rising

  Data Path: RX to input_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   0.964  RX_IBUF (RX_IBUF)
     FDE:D                     0.176          input_0
    ----------------------------------------
    Total                      1.855ns (0.891ns logic, 0.964ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GCLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            LED (FF)
  Destination:       LED (PAD)
  Source Clock:      GCLK rising

  Data Path: LED to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.626   0.681  LED (LED_OBUF)
     OBUF:I->O                 4.909          LED_OBUF (LED)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.59 secs
 
--> 

Total memory usage is 4514476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

