-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Sat Jul  6 01:40:23 2024
-- Host        : LiLen running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               l:/CLi_Projects/XC7Z010/ch48_acz702_ov5640_ddr3_vga_io_hdmi/ov5640_ddr3_vga_io_hdmi.srcs/sources_1/ip/ROM_3/ROM_3_sim_netlist.vhdl
-- Design      : ROM_3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_3_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_3_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end ROM_3_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of ROM_3_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFE07FFE03FFFFFFFFC538F25BFFFFFFFFC9484003FFFFFFFFC3E3FFFFFFFFF",
      INITP_01 => X"FFC152BA079AFFFFFFC0BD6187FAFFFFFFF0FB8EE787FFFFFFFC0600CC1FFFFF",
      INITP_02 => X"F9D40C040A0C7FFFFC02627807F2FFFFFF2CFBE2AD2EFFFFFFD8D8804CA3FFFF",
      INITP_03 => X"FAA03F819CF11FFFFB0083254897DFFFF96AC171405B4FFFF8E8C0E7089A5FFF",
      INITP_04 => X"F8A14FBE104347FFF870D73EAA94EFFFFA6161DD63E6EFFFFA8019E0A4623FFF",
      INITP_05 => X"FB00F69FE1440FFFF9C35F1FE60527FFF9902ADC11E167FFF902547C1D03E7FF",
      INITP_06 => X"FBF0CA5963FFCFFFF8310FAF0FF00FFFFB50BFC404036FFFFA536B1FEBFFA7FF",
      INITP_07 => X"F8A50630AFFFFFFFF95A7105AFFFFFFFF975E5C36FFFFFFFFBE421D283FFCFFF",
      INITP_08 => X"82EA0C01AFFFFFFFFBE384010FFFFFFFF9DD4E918FFFFFFFFAC460B54FFFFFFF",
      INITP_09 => X"08C79E00F87F83FF4DF4D0C00FFFF9FF41C194FBEFFFF9FF83D580386FFFFFFF",
      INITP_0A => X"8400DFFFEC43C4FF07C28F83F00032FF2BE22E01E118C4FF0E607800E3805BFF",
      INITP_0B => X"B344567E8C6319FF90861A7E334658FFAD7059FE07B05AFF840037FFE461B8FF",
      INITP_0C => X"83207CF6B00237FF8200C0FFF30143FF3D06FC18720F20FF3006D3BEC80C10FF",
      INITP_0D => X"FCB00804443CBFFFF3F8060003389FFFF060065C560F5FFFF06448EDC80B2FFF",
      INITP_0E => X"F85DC75C2DD9BFFFFC15288791DCBFFFFD6C30A6854A3FFFFC4539C18B033FFF",
      INITP_0F => X"FFFFF884E83FFFFFFF0FC08CF03FFFFFF80C33AC2E1F9FFFF8C109FBAD61AFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFFFFFFFFFFFEFEFEFFFFFFFFFFFF",
      INIT_02 => X"FEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFDFEFEFFFEFDFEFEFDFEFEFEFEFFFEFE",
      INIT_04 => X"FEFEFDFEFEFFFEFDFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFDFEFFFEFEFDFDFDFEFEFEFDFDFDFD",
      INIT_06 => X"FDFDFDFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFDFDFDFDFDFDFDFDFDFDFD",
      INIT_08 => X"F9FBFCFEFDFDFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFDFDFCF8F8F6F6F6F6F6F8",
      INIT_0A => X"81A5C7E0F8FDFDFDFDFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFDFDFDFDF3DCC59F7D644E4849494F6A",
      INIT_0C => X"191C1E3C6AA3E5F9FDFDFDFDFDFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFDF4D59161371E1A1A19191A1A1A1A19",
      INIT_0E => X"1A1A1A1A1B223B8DDBFAFCFDFDFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFEFEFEFDFBF1B9672C1E1B1A1A1A191A1919191A1918",
      INIT_10 => X"1A1B1A1A1B1C1C1E41A0F1FEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFEFDFDFACA60271B1A1B1B1A1A1A191A1A1A1A1A1A1A",
      INIT_12 => X"191A191A1B1B1A1B1C1C64DEFBFDFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFEFEFDFCEB8F281A1B1B1B1B1D1A19191919191A1A1A191A",
      INIT_14 => X"1A1A1A1A1A1B1B1B1B191C4ACEFCFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFEFEFEFEFCE26222191A1C1B1B1A1A1A191A1A191919191A1A1A",
      INIT_16 => X"1A1A1C1A191A1B1A1A1A1C1C43D1FAFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFEFEFDFDFDE0551C1D1A1A1A1A1A1A1B1B1A1A1A1A1A1A1A1B1A1A",
      INIT_18 => X"1A1A1A1A191A1A1A1B1A1C1B1B50DFFDFEFDFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFEFEFEFDE9611A191A1A1A19191A1A1A1A1A1A1B1B1B1A1A1B1B1B",
      INIT_1A => X"1A1B1B1A1A1A1A1A1A1B1C1B1B1C6FF4FBFDFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFEFEFDFA891F1A1B1A191A19191A1A1A1A1C1B1A1B191B221A1B19",
      INIT_1C => X"321F1C1A191A1A1A191A1A1D1C1B25AFFBFBFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFEFDFDD4301A1A1A1A1A1A191A1A1A1A1B1B2038729BACBAA99467",
      INIT_1E => X"E184331B19191A1A1B1B1B1B1A1A1A53ECFCFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFEFDF87F1C1D1A1A1A1A1A1A1A1919191C3D9EE6F5FBFCFEFEFCF5",
      INIT_20 => X"FDFAC2421A1B1A1A1A1B191A1A1A1B20B0FCFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFEFDE43B1A1A1A1A1A1A1A1A1A1A1B1B58D4FBFDFDFDFEFEFEFEFE",
      INIT_22 => X"FEFDFBC4321A1B1B1919191A1A191B1A63F5FDFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFEFDC82819191A1A1A1A191A1B1B1A42DBFCFDFDFDFEFFFFFFFEFD",
      INIT_24 => X"FDFEFDFA931E1B1A1B1A1A191A191A1A33D1FDFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFEFBA3211B1B191A1A1A1A1B1B1A23B6FCFDFDFEFEFFFFFFFFFFFE",
      INIT_26 => X"FEFEFEFCE0401A1A1A191A1A1A1A1B1B1EABFCFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFEFB861D1A1B1A1A1A1A191A1B1C50E7FDFDFDFDFEFFFFFFFFFFFE",
      INIT_28 => X"FEFEFEFBF7831C1B1A1A1A1A1A1A1B1B1D87F9FEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFEFB831C1A1A1A1A1A191A1C1B1A6BF8FDFEFEFCFDFFFFFFFFFEFE",
      INIT_2A => X"FEFEFEFCFCAA1E191B19191A1A1A1A1B1A5DF5FEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFEFB951F1A1A191A1A1A1A1A1A1970F9FEFDFEFDFDFEFFFFFFFEFE",
      INIT_2C => X"FFFFFFFDFCC1291A1A1A1A1A1A191A1B1A42F1FEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFEFCB3231B1A1A1A1A1B1B1A1D1A69F7FDFDFDFEFEFEFFFFFFFFFF",
      INIT_2E => X"FFFFFFFEFDD856424343434343424343435DF2FEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFEFDD82D1B1B1A1A1A1A1A1D1B1B41E0FCFDFEFDFEFEFFFFFFFFFF",
      INIT_30 => X"FFFFFFFEFDF8E5E3E3E3E3E3E3E3E3E3E3E4FBFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFEFDF0601D1C191A1A19191A1D1B1E91F6FDFDFEFEFEFFFFFFFFFF",
      INIT_32 => X"FEFEFEFEFEFDFEFEFEFEFEFEFEFEFDFDFEFDFDFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFEFDFDB0251C191A1A1A1A1B1A1B1B29AAF7FDFDFDFEFEFEFFFEFE",
      INIT_34 => X"FEFEFEFEFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFEFEFEF2581C1B1A1A1A1B1A1A1A1A192A7BD9F7FCFDFEFDFDFDFD",
      INIT_36 => X"F4FDFDFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFEFDFDFDD13F1B1A1A1C1C19191A1A191B1D326E9FCCE7EDF2F2F1",
      INIT_38 => X"7DF6FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFEFDFDFDFBBD401C1A1A1C1A1A191A1A1A1B1C1D1F292F36515250",
      INIT_3A => X"60F9FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFEFEFDFCFDFBD55C231A191919191A1A1B1C1B1B1B1C1A1C1A1B1D",
      INIT_3C => X"61F8FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFEFEFDFCFDFCFDF3B061261A1919191A1A1A1B1A1A1C1A1A1B1B1B",
      INIT_3E => X"61F8FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFEFEFEFDFEFDFCFAE7BC69221A1A1A1A19191A1A1A1B1B1A1A1B1C",
      INIT_40 => X"62F9FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFEFDFEFDFDFCE28C4B201C1A1B1B1A1A1A1A1A191A1B1B1A1B1C1D",
      INIT_42 => X"61F8FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFEFEFDFDF1A43F1D1B1A1B1A1B1A1A1B19191A191A1A191A1A1B1D",
      INIT_44 => X"60F8FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFEFDFDEB7F231A1C1C1B1B191A1A1A1A191A1A1A1A1A1A1A1A1B1B",
      INIT_46 => X"7DF8FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFEFEFEFEFEFDEE6D1D1B1A1B1C1B1A1A1A1A1A1B191A1A1A20242828283D47",
      INIT_48 => X"F2FDFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFEFEFEFEFEF98F21191A191A191A191B1A1A1A1A1C265780B0CFE3E6E6EBEE",
      INIT_4A => X"FDFDFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FEFDFEFEFEFEC82D1B1D1C1A1A1A1A191B1C1A1B2162BEF0FDFDFDFDFCFCFCFD",
      INIT_4C => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FEFDFEFEFDF76E1D1D1B19191A191A1A1B1B1C238CEEFCFEFDFDFEFEFEFEFEFE",
      INIT_4E => X"FFFFFFFFFFFEFEFEFEFFFFFFFFFFFFFFFFFEFEFEFEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FEFEFEFEFCD32F1D1D1D1C1A1A1919191B1A1D73F3FDFDFEFEFEFEFEFEFEFEFE",
      INIT_50 => X"FFFFFFFEFEFEFDFDFDFEFEFEFEFEFEFEFEFDFCFDFDFEFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FEFEFEFEFC991D1A1A1B1B1A1A1A1A1A1A1B30D5FDFEFEFEFEFEFEFEFEFEFEFE",
      INIT_52 => X"FFFFFFFEFEFEFCCBAEAEAEADADAEAEAEADADAEDAFCFDFEFEFFFFFFFFFFFFFFFF",
      INIT_53 => X"FEFEFFFEF97419191919191A1A1A191A1A1A5EF2FDFFFFFEFEFEFEFEFEFEFEFF",
      INIT_54 => X"FFFFFFFDFCFCF86C1B1C1B1B1B1B1B1B1B1B1D99FCFEFDFEFFFFFFFFFFFFFFFF",
      INIT_55 => X"FEFEFEFEF160191919191A1A1A1A191A1B1A8CFAFDFFFFFFFFFEFEFEFEFEFFFF",
      INIT_56 => X"FFFFFFFEFDFDF05B1A191A1A1A1A191919191E9CFCFDFEFEFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFEFEFEEC531A1A1A1A1A1A1A1A1A1A1B19A1FDFDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFEFEFDE0331A19191A1A1A1A19191A1EABFDFEFEFEFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFEFEFEEE571A1A1A1A1A1A1A1A1A1A1A1A9EFDFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FEFEFEFEFEFDB9201B1A19191A1A1A1A1A1920C7FDFEFDFEFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFEFDFEF7691A191A1919191A1A1A1A1A1981F9FDFEFEFFFFFFFFFFFFFFFFFE",
      INIT_5C => X"FEFEFDFDFEF66D1D1A191A1A1A191B1A1A1B2BDBFDFEFEFEFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFEFEFDFC781A1A1B1A1A1A1A19191A1C1A4DEDFDFEFDFEFEFFFFFFFFFFFFFE",
      INIT_5E => X"FDFEFEFDFCC62F1B1A19191A1A1A1B1B1A1A50EDFDFEFEFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFEFDFDFCA01F1B1A1B1A1A1A191A1A1A1B25AFFBFDFDFEFEFFFFFFFFFFFFFE",
      INIT_60 => X"FDFDFEFAE5541C1A1A1A1A1A19191C1A1A1A84FBFEFEFEFEFFFFFFFFFFFFFFFF",
      INIT_61 => X"FEFEFDFDFCD82E1A1A1A1A1A1A19191A1B1B1A49DEFBFDFDFDFEFFFFFFFFFFFE",
      INIT_62 => X"FEFDFDEA681C1B1C1A1A1A1A191B1B1B1C2BC1FEFEFEFEFEFFFFFFFFFFFFFFFF",
      INIT_63 => X"FEFEFDFDFDF5581B1A1A1A1A1A19191A1B1B1B1D63E4FCFCFEFEFEFFFFFEFEFE",
      INIT_64 => X"FDF9D55E1C1A1B1B1A1A1A1A1A1A1A1D1C57F2FEFEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFEFEFEFEFCAD1E1A1A1A1A1A1A1A1A191B1A1A1C53C8F8FDFDFDFDFDFDFDFD",
      INIT_66 => X"B97C2F1C1A1A1A1A1A1A1A1A1A1A1B1A24B6FDFDFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFEFEFEFEFEE9571A1A191A1A1A1A1A1A191919191C2C76B7E5F5F7F8F7F5E8",
      INIT_68 => X"281A1A1A191A1A1A1A1A1A1A191A1B1C70F4FDFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFEFEFCBF301C1B1A1A191A1A1A191A1A191A1A1B273D516767685440",
      INIT_6A => X"1C191A1B1A1B1B1A1A1A1A1A19191B42DCFDFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFEFEFCF894211C1A1A1A1A1A1A1A1A1A1A1B1B1A1A1B1A1B1B1B1A1C",
      INIT_6C => X"1A1C1A1A1A1A19191A1A1919191A36C3FDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFEFEFDFDF57D1E19191A1A1A1A1A1A1A1A1B1B1A1C1A1A1C1A1A1C1A",
      INIT_6E => X"1A191A1A1A191A1A1A1A19191937BEFBFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFEFEFDEE82211A1A1A1A1A1A1A1A191A1A1A1A1A1C1A1A1B1A1A",
      INIT_70 => X"191A1A1A1B1A1B1B1A1A1A1C44C4F9FCFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFEFEFEFDF39C2E1B1A1B1A1A1B1B1B1A1A1919191A1A1A181A19",
      INIT_72 => X"191A1A1A1A1B1A1B1A19297AE1FCFDFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFEFFFEFDFDFACD5E201A1A1A1B1B1A1A1A1A191A191A1A19191A",
      INIT_74 => X"191A1A191A1C1B192957BBF7FDFDFEFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFEFEFEFEFEFDFCEEAF4F261B1B1C1B1A1A1A191A1A1A1A191919",
      INIT_76 => X"1A1A191A1B1F3477BDEFFCFDFDFEFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFEFEFEFEFFFEFDFDFDFCEDB5712F1E1A1919191A191A1919191A1A",
      INIT_78 => X"1D2C3D5077B9E0F9FEFDFDFEFEFEFEFFFFFEFDFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFEFEFEFFFFFEFEFEFEFEFDFCF8DEB67D523E2C1D191919191A1919",
      INIT_7A => X"B0C4DEF2F9FBFDFEFEFEFEFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFEFEFEFEFEFEFEFFFFFEFEFEFEFDFDFAF2DBC4AFA2938C8D8B97A4",
      INIT_7C => X"FDFDFDFDFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFEFEFEFEFFFFFFFFFFFFFEFEFEFEFEFEFDFEFCFAFBFBFCFE",
      INIT_7E => X"FDFDFDFEFFFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFDFEFEFEFEFDFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_3_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_3_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \ROM_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFF8001FFFFFFFFFFFBC70DE7FFFFFFFFF7B7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFDB2BB06C7FFFFFFFF0761AC07FFFFFFFF0923207FFFFFFFFFF83E53FFFFFF",
      INITP_02 => X"FE0000002835FFFFFFDE82780059FFFFFFCE0BE2A0D9FFFFFFE50080011FFFFF",
      INITP_03 => X"FCE039DC0C00FFFFFC408299C89A3FFFFEC2C22100243FFFFF68C0000825BFFF",
      INITP_04 => X"FC81307FEC401FFFFC9000FF40145FFFFC61003EB0E45FFFFC80051F6021FFFF",
      INITP_05 => X"FC80997FFB447FFFFC0050FFFE041FFFFD103D3FE9605FFFFC828B3FE2009FFF",
      INITP_06 => X"FC23C9D61FFFFFFFFF800E90FFFFFFFFFC100E3FFBFC9FFFFC1348FFF1FFBFFF",
      INITP_07 => X"FF4F06001FFFFFFFFE0A70211FFFFFFFFE25E2281FFFFFFFFC4520A67FFFFFFF",
      INITP_08 => X"FD44047F1FFFFFFFFC8C84013FFFFFFFFE6806903FFFFFFFFD170082BFFFFFFF",
      INITP_09 => X"F16739FFFFFFFFFFB634353FFFFFFFFFBCE14C041FFFFFFFFD5504399FFFFFFF",
      INITP_0A => X"F40067FFF043E3FFFBC237FFE00005FFFFE237FFFDE733FFF60007FFFC7F87FF",
      INITP_0B => X"C00421FF746007FFE006A5FFCC4417FFD97067FFF83055FFFC002FFFF861B7FF",
      INITP_0C => X"FE20799420008FFFFA0088001801BFFFC20610FF9D089FFFC006107F2E0E1FFF",
      INITP_0D => X"FF70082044387FFFFC38009243387FFFFC000001C00D3FFFFC24486248081FFF",
      INITP_0E => X"FFE0075C2147FFFFFFE410879593FFFFFF9600A68071FFFFFF9001C5801EFFFF",
      INITP_0F => X"FFFFFF7B1FFFFFFFFFFFFF5D0FFFFFFFFFFFCE19E9FFFFFFFFFE36FBF49FDFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7FFFFFFFFFFF7F7F7FFFFFFFFFFFFF",
      INIT_02 => X"7F7F7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFE7F7FFF7FFE7F7FFE7F7F7F7FFF7F7F",
      INIT_04 => X"7F7FFE7F7FFF7FFEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFE7FFF7F7FFEFEFE7F7F7FFEFEFEFE",
      INIT_06 => X"FEFEFE7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7FFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"FCFD7E7FFEFE7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7FFEFE7E7C7C7B7B7B7B7B7C",
      INIT_0A => X"C0D2E3707CFEFEFEFE7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7FFEFEFEFEF96EE2CFBE322724A4A4A735",
      INIT_0C => X"8D0E0F1E35D1F2FCFEFEFEFEFE7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7FFE7AEAC8B09B0F8D0E8D8D0E0E0E0E8D",
      INIT_0E => X"0E0E0E0E0E919DC6ED7D7EFEFE7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFF7F7F7F7F7EF95DB4178F0E0E8D0E8D0E8D8D8D0E8D0D",
      INIT_10 => X"0E8E0E0E8E8E0E0FA050F87F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFF7FFEFE7D6631948E0E8E8E0E0E0E8D0E0E0E0E0E0E0E",
      INIT_12 => X"8D0E8D0E8E8E0E8E0F0FB26FFDFEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFF7F7FFE7EF5C7150E8E8E8E8E8F0E8D8D8D8D8D0E0E0E8D0E",
      INIT_14 => X"0E0E0E0E0E8E8E8E8E8D8EA5677EFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFF7F7F7F7F7E7131118D0E0F8E8E0E0E0E8D0E0E8D8D8D8D0E0E0E",
      INIT_16 => X"0E0E0F0E8D0E8E0E0E0E0F0FA2E97E7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFF7F7FFEFEFE70AA0E8E0E0E0E0E0E0E8E8E0E0E0E0E0E0E0E8E0E0E",
      INIT_18 => X"0E0E0E0E8D0E0E0E8E0E0F8E8E29F07F7FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFF7F7F7FFEF5B10E8D0E0E0E8D8D0E0E0E0E0E0E8E8E8E0E0E8E8E8E",
      INIT_1A => X"0E8E0E0E0E0E0E0E0E8E0F8E8E0FB8FA7EFE7F7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFF7F7FFE7DC5900E8E0E8D0E8D8D0E0E0E0E0F8E0E8E8D8E120E0E8D",
      INIT_1C => X"198F0E0E8D0E0E0E8D0E0E8F0F8E93D8FEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFF7FFEFE6A190E0E0E0E0E0E8D0E0E0E0E0E8D901D3ACE575DD44AB3",
      INIT_1E => X"F0421A8E8D8D0E0E8E8E8E8E0E0E0EAA777F7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFF7FFE7CBF0F8F0E0E0E0E0E0E0E8D8D8D8E9ECFF37B7E7F7F7F7EFA",
      INIT_20 => X"FE7DE1220E8E0E0E0E8E8D0E0E0E8E11597FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFF7FFE729D0E0E0E0E0E0E0E0E0E0E8E8E2D6AFDFEFEFE7F7F7F7F7F",
      INIT_22 => X"7FFEFD631A0E8E8E8D8D8D0E0E8D8E0EB2FBFE7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFF7FFE64148D8D0E0E0E0E8D0E8E8E0E226E7EFEFEFE7FFFFFFF7FFE",
      INIT_24 => X"FE7FFE7ECA108E0E8E0E0E8D0E8D0E0E9AE9FE7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFF7F7E52118E8E8D0E0E0E0E8E8E0E925CFEFEFE7F7FFFFFFFFFFF7F",
      INIT_26 => X"7F7F7FFE71210E0E0E8D0E0E0E0E8E8E10D67E7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFF7F7E448F0E8E0E0E0E0E8D0E8E0F29F4FEFEFEFE7FFFFFFFFFFF7F",
      INIT_28 => X"7F7F7FFEFCC20F8E0E0E0E0E0E0E8E8E8FC4FC7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFF7F7EC20F0E0E0E0E0E8D0E0F8E0EB67DFE7F7F7EFEFFFFFFFF7F7F",
      INIT_2A => X"7F7F7FFE7F56108D8E8D8D0E0E0E0E8E0EAFFA7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFF7F7ECB900E0E8D0E0E0E0E0E0E8D39FD7FFE7FFEFE7FFFFFFF7F7F",
      INIT_2C => X"FFFFFF7F7FE1950E0E0E0E0E0E8D0E8E0E22F87F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFF7F7EDA928E0E0E0E0E8E8E0E8F0EB5FCFEFEFE7F7F7FFFFFFFFFFF",
      INIT_2E => X"FFFFFF7F7F6C2BA122A1222222A12222222F797FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFF7FFEEC170E0E0E0E0E0E0E8F8E8EA171FEFE7FFE7F7FFFFFFFFFFF",
      INIT_30 => X"FFFFFF7FFE7CF2F1F1F1F1F1F1F1F1F1F172FD7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFF7FFE78308E0E8D0E0E8D8D0E8F8E10C97CFEFE7F7F7FFFFFFFFFFF",
      INIT_32 => X"7F7F7F7F7FFE7F7F7F7F7F7F7F7FFEFE7FFEFE7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFF7FFEFE58920E8D0E0E0E0E8E0E8E8E95D5FBFEFEFE7F7F7FFF7F7F",
      INIT_34 => X"7F7F7F7FFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFF7F7F7F792C8E8E0E0E0E8E0E0E0E0E8D95BDECFB7EFE7FFEFEFEFE",
      INIT_36 => X"7AFEFE7F7F7FFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFF7FFEFEFEE89F8E0E0E0F0F8D8D0E0E8D0E8E1937CF66F3F67979F8",
      INIT_38 => X"BE7B7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFF7FFEFEFEFDDE200E8D0E0F0E0E8D0E0E0E0E8E8F9015981C29A928",
      INIT_3A => X"30FCFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFF7F7FFE7EFEFDEA2E910E8D8D8D8D0E0E8E0F8E8E8E0F0E0F0E8E8E",
      INIT_3C => X"B07CFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFF7F7FFE7EFE7EFEF958B1140E8D8D8D0E0E0E8E0E0E0F0E0E8E0E8D",
      INIT_3E => X"B07CFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFF7F7F7FFE7FFE7E7DF35FB5120E0E0E0E8D8D0E0E0E8E8E0E0E0E0E",
      INIT_40 => X"31FC7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFF7FFE7FFEFE7E7146A5110F0E8E8E0E0E0E0E0E8D0E8E8E0E8E0F8E",
      INIT_42 => X"B07C7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFF7F7FFEFEF953A08F8E0E8E0E8E0E0E8E8D8D0E8D0E0E8D0E0E0E8E",
      INIT_44 => X"307C7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFF7FFEFEF5C0920E0F0F8E8E8D0E0E0E0E8D0E0E0E0E0E0E0E0E0E8D",
      INIT_46 => X"BE7CFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FF7F7F7F7F7FFE77B68F8E0E8E0F8E0E0E0E0E0E8E8D0E0E0E11131515151FA3",
      INIT_48 => X"79FEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FF7F7F7F7F7FFCC7908D0E8D0E8D0E8D8E0E0E0E0E0F142C4058E7F1F3747677",
      INIT_4A => X"FEFEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"7FFE7F7F7F7F64968D8F0F0E0E0E0E8D8E0F0E8E11B16078FEFEFEFEFE7FFEFE",
      INIT_4C => X"7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"7FFE7F7FFEFB378E8E8E8D8D0E8D0E0E8E8E0F9146777E7FFEFE7F7F7F7F7F7F",
      INIT_4E => X"FFFFFFFFFF7F7F7F7FFFFFFFFFFFFFFFFF7F7F7F7F7FFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"7F7F7F7FFE6A180F8E8F0F0E0E8D8D8D8E0E0FB9F9FEFE7F7F7F7F7F7F7F7F7F",
      INIT_50 => X"FFFFFF7F7F7FFEFEFE7F7F7F7F7F7F7F7FFE7EFEFE7FFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"7F7F7F7FFECD8F0E0E8E8E0E0E0E0E0E0E8E98EAFE7F7F7F7F7F7F7F7F7F7F7F",
      INIT_52 => X"FFFFFF7F7F7F7EE5575757D6D6575757D6D6576D7EFE7F7FFFFFFFFFFFFFFFFF",
      INIT_53 => X"7F7FFF7FFD3B8D8D8D8D8D0E0E0E8D0E0E0EAF79FEFFFF7F7F7F7F7F7F7F7FFF",
      INIT_54 => X"FFFFFFFE7E7E7C360E0E0E0E0E0E0E0E0E0E8ECC7E7FFE7FFFFFFFFFFFFFFFFF",
      INIT_55 => X"7F7F7F7F79B08D8D8D8D0E0E0E0E8D0E8E0E477DFEFFFFFFFF7F7F7F7F7FFFFF",
      INIT_56 => X"FFFFFF7FFEFE782E0E8D0E0E0E0E8D8D8D8D0F4E7EFE7F7FFFFFFFFFFFFFFFFF",
      INIT_57 => X"FF7F7F7F76A90E0E0E0E0E0E0E0E0E0E8E8D51FEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFF7F7FFE701A0E8D8D0E0E0E0E8D8D0E8FD5FE7F7F7FFFFFFFFFFFFFFFFF",
      INIT_59 => X"FF7F7F7F77AB0E0E0E0E0E0E0E0E0E0E0E0ECFFE7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"7F7F7F7F7FFEDC908E0E8D8D0E0E0E0E0E8D10E3FE7FFE7FFFFFFFFFFFFFFFFF",
      INIT_5B => X"FF7FFE7FFBB40E8D0E8D8D8D0E0E0E0E0E8D41FCFE7F7FFFFFFFFFFFFFFFFF7F",
      INIT_5C => X"7F7FFEFE7F7BB68E0E8D0E0E0E8D8E0E0E8E16EDFE7F7F7FFFFFFFFFFFFFFFFF",
      INIT_5D => X"FF7F7FFE7E3C0E0E8E0E0E0E0E8D8D0E0F0E27F6FE7FFE7F7FFFFFFFFFFFFF7F",
      INIT_5E => X"FE7F7F7FFEE3180E0E8D8D0E0E0E8E8E0E0E28F6FE7F7FFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FF7FFEFE7E50908E0E8E0E0E0E8D0E0E0E8E13D87EFEFE7F7FFFFFFFFFFFFF7F",
      INIT_60 => X"FEFE7F7EF32B0F0E0E0E0E0E8D8D0F0E0E0E42FD7F7F7F7FFFFFFFFFFFFFFFFF",
      INIT_61 => X"7F7FFEFE7E6C180E0E0E0E0E0E8D8D0E8E8E0EA5707EFEFEFE7FFFFFFFFFFF7F",
      INIT_62 => X"7FFEFEF5350F8E0F0E0E0E0E8D8E8E8E0F16E07F7F7F7F7FFFFFFFFFFFFFFFFF",
      INIT_63 => X"7F7FFEFEFEFA2D8E0E0E0E0E0E8D8D0E8E8E8E8FB2F27E7E7F7F7FFFFF7F7F7F",
      INIT_64 => X"FEFCEAAF0F0E8E8E0E0E0E0E0E0E0E8F0FAC797F7F7FFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FF7F7F7F7F7ED7100E0E0E0E0E0E0E0E8D8E0E0E0F2A647CFEFEFEFEFEFEFEFE",
      INIT_66 => X"DC3E978E0E0E0E0E0E0E0E0E0E0E8E0E135CFEFE7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FF7F7F7F7F7FF5AC0E0E8D0E0E0E0E0E0E8D8D8D8D8E163BDBF2FAFB7CFBFA74",
      INIT_68 => X"948D0E0E8D0E0E0E0E0E0E0E8D0E8E8E387AFE7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFF7F7F7E60188E8D0E0E8D0E0E0E8D0E0E8D0E0E0E949FA934B4B42BA0",
      INIT_6A => X"0F8D0E8E0E8E8E0E0E0E0E0E8D8D8EA16EFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFF7F7F7E7C4A908E0E0E0E0E0E0E0E0E0E0E8E8E0E0E8E0E8E8E8E0E0F",
      INIT_6C => X"0E0F0E0E0E0E8D8D0E0E8D8D8D0E1C62FE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFF7F7FFEFEFABE8F8D8D0E0E0E0E0E0E0E0E8E8E0E0F0E0E0F0E0E0F0E",
      INIT_6E => X"0E8D0E0E0E8D0E0E0E0E8D8D8D9C607EFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFF7F7FFE77C1910E0E0E0E0E0E0E0E8D0E0E0E0E0E0F0E0E8E0E0E",
      INIT_70 => X"8D0E0E0E8E0E8E8E0E0E0E0F2363FDFE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFF7F7F7FFE7A4F188E0E8E0E0E8E8E8E0E0E8D8D8D0E0E0E0D0E8D",
      INIT_72 => X"8D0E0E0E0E8E0E8E0E8D153DF07EFE7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFF7FFF7FFEFE7DE6AF110E0E0E8E8E0E0E0E0E8D0E8D0E0E8D8D0E",
      INIT_74 => X"8D0E0E8D0E0F0E8D95AC5EFBFEFE7F7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFF7F7F7F7F7FFE7EF758A8140E8E0F8E0E0E0E8D0E0E0E0E8D8D8D",
      INIT_76 => X"0E0E8D0E8E901ABBDEF77EFEFE7F7FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFF7F7F7F7FFF7FFEFEFE7EF6DAB818100E8D8D8D0E8D0E8D8D8D0E0E",
      INIT_78 => X"8F179F29BCDD70FC7FFEFE7F7F7F7FFFFF7FFE7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFF7F7F7FFFFF7F7F7F7F7FFE7E7C6F5BBE291F968F8D8D8D8D0E8D8D",
      INIT_7A => X"5963EF7AFDFEFE7F7F7F7FFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFF7F7F7F7F7F7F7FFFFF7F7F7F7FFEFE7D79EDE2D852CA47C7C64C53",
      INIT_7C => X"FEFEFEFE7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFF7F7F7F7FFFFFFFFFFFFF7F7F7F7F7F7FFE7F7E7DFDFD7E7F",
      INIT_7E => X"FEFEFE7FFF7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFE7F7F7F7FFE7F7F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_3_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_3_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \ROM_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_01 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_02 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_03 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_04 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_05 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_06 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_07 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_08 => X"3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_09 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3D3D3D3D3D3E",
      INIT_0A => X"202931383E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3C3731271F1913121212131A",
      INIT_0C => X"0607070F1A28393E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3524180D07060706060707070706",
      INIT_0E => X"0707070707080E23363E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3C2E1A0B07070706070607060606070606",
      INIT_10 => X"070707070707070710283C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_11 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3E33180A070707070707070607070707070707",
      INIT_12 => X"0607060707070707070719373E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_13 => X"3F3F3F3F3F3F3F3F3F3F3F3F3A230A0707070707070706060606060707070607",
      INIT_14 => X"070707070707070707060712333F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_15 => X"3F3F3F3F3F3F3F3F3F3F3F381808060707070707070706070706060606070707",
      INIT_16 => X"07070707060707070707070711343F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_17 => X"3F3F3F3F3F3F3F3F3F3F38150707070707070707070707070707070707070707",
      INIT_18 => X"0707070706070707070707070714383F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_19 => X"3F3F3F3F3F3F3F3F3F3A18070607070706060707070707070707070707070707",
      INIT_1A => X"07070707070707070707070707071C3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1B => X"3F3F3F3F3F3F3F3F3E2208070707060706060707070707070707060709070706",
      INIT_1C => X"0C07070706070707060707070707092C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1D => X"3F3F3F3F3F3F3F3F350C07070707070706070707070706080E1D272B2E2A2519",
      INIT_1E => X"38210D070606070707070707070707153B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1F => X"3F3F3F3F3F3F3F3E1F070707070707070707060606070F27393D3F3F3F3F3F3D",
      INIT_20 => X"3F3E30110707070707070607070707082C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_21 => X"3F3F3F3F3F3F3F390E07070707070707070707070716353E3F3F3F3F3F3F3F3F",
      INIT_22 => X"3F3F3E310D0707070606060707060707193D3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_23 => X"3F3F3F3F3F3F3F320A060607070707060707070711373F3F3F3F3F3F3F3F3F3F",
      INIT_24 => X"3F3F3F3F2508070707070706070607070D343F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_25 => X"3F3F3F3F3F3F3F290807070607070707070707092E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_26 => X"3F3F3F3F381007070706070707070707082B3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_27 => X"3F3F3F3F3F3F3F220707070707070706070707143A3F3F3F3F3F3F3F3F3F3F3F",
      INIT_28 => X"3F3F3F3F3E210707070707070707070707223E3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_29 => X"3F3F3F3F3F3F3F2107070707070706070707071B3E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2A => X"3F3F3F3F3F2B0806070606070707070707173D3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2B => X"3F3F3F3F3F3F3F2508070706070707070707061C3E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2C => X"3F3F3F3F3F300A07070707070706070707113C3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2D => X"3F3F3F3F3F3F3F2D09070707070707070707071A3E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2E => X"3F3F3F3F3F361510111011111110111111173C3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2F => X"3F3F3F3F3F3F3F360B0707070707070707070710383F3F3F3F3F3F3F3F3F3F3F",
      INIT_30 => X"3F3F3F3F3F3E3938383838383838383838393E3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_31 => X"3F3F3F3F3F3F3F3C180707060707060607070708243E3F3F3F3F3F3F3F3F3F3F",
      INIT_32 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_33 => X"3F3F3F3F3F3F3F3F2C09070607070707070707070A2A3D3F3F3F3F3F3F3F3F3F",
      INIT_34 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_35 => X"3F3F3F3F3F3F3F3F3C1607070707070707070707060A1E363D3F3F3F3F3F3F3F",
      INIT_36 => X"3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_37 => X"3F3F3F3F3F3F3F3F3F340F0707070707060607070607070C1B2733393B3C3C3C",
      INIT_38 => X"1F3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_39 => X"3F3F3F3F3F3F3F3F3F3E2F1007060707070706070707070707080A0C0E141414",
      INIT_3A => X"183E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3B => X"3F3F3F3F3F3F3F3F3F3F3E351708070606060607070707070707070707070707",
      INIT_3C => X"183E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3D => X"3F3F3F3F3F3F3F3F3F3F3F3F3C2C180A07060606070707070707070707070706",
      INIT_3E => X"183E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3F => X"3F3F3F3F3F3F3F3F3F3F3F3F3E392F1A09070707070606070707070707070707",
      INIT_40 => X"183E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_41 => X"3F3F3F3F3F3F3F3F3F3F3F382312080707070707070707070607070707070707",
      INIT_42 => X"183E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_43 => X"3F3F3F3F3F3F3F3F3F3C29100707070707070707070606070607070607070707",
      INIT_44 => X"183E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_45 => X"3F3F3F3F3F3F3F3F3A2009070707070706070707070607070707070707070706",
      INIT_46 => X"1F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_47 => X"3F3F3F3F3F3F3F3B1B0707070707070707070707070607070708090A0A0A0F11",
      INIT_48 => X"3C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_49 => X"3F3F3F3F3F3F3E2308060706070607060707070707070A16202C3338393A3B3B",
      INIT_4A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_4B => X"3F3F3F3F3F3F320B0607070707070706070707070818303C3F3F3F3F3F3F3F3F",
      INIT_4C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_4D => X"3F3F3F3F3F3D1B07070706060706070707070708233B3F3F3F3F3F3F3F3F3F3F",
      INIT_4E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_4F => X"3F3F3F3F3F350C0707070707070606060707071C3C3F3F3F3F3F3F3F3F3F3F3F",
      INIT_50 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_51 => X"3F3F3F3F3F260707070707070707070707070C353F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_52 => X"3F3F3F3F3F3F3F322B2B2B2B2B2B2B2B2B2B2B363F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_53 => X"3F3F3F3F3E1D060606060607070706070707173C3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_54 => X"3F3F3F3F3F3F3E1B0707070707070707070707263F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_55 => X"3F3F3F3F3C18060606060707070706070707233E3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_56 => X"3F3F3F3F3F3F3C170706070707070606060607273F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_57 => X"3F3F3F3F3B14070707070707070707070706283F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_58 => X"3F3F3F3F3F3F380D07060607070707060607072A3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_59 => X"3F3F3F3F3B15070707070707070707070707273F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5A => X"3F3F3F3F3F3F2E080707060607070707070608313F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5B => X"3F3F3F3F3D1A070607060606070707070706203E3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5C => X"3F3F3F3F3F3D1B07070607070706070707070B363F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5D => X"3F3F3F3F3F1E070707070707070606070707133B3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5E => X"3F3F3F3F3F310C0707060607070707070707143B3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5F => X"3F3F3F3F3F28080707070707070607070707092C3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_60 => X"3F3F3F3F3915070707070707060607070707213E3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_61 => X"3F3F3F3F3F360C07070707070706060707070712383F3F3F3F3F3F3F3F3F3F3F",
      INIT_62 => X"3F3F3F3A1A0707070707070706070707070B303F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_63 => X"3F3F3F3F3F3D160707070707070606070707070719393F3F3F3F3F3F3F3F3F3F",
      INIT_64 => X"3F3E351707070707070707070707070707163C3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_65 => X"3F3F3F3F3F3F2B080707070707070707060707070715323E3F3F3F3F3F3F3F3F",
      INIT_66 => X"2E1F0B07070707070707070707070707092E3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_67 => X"3F3F3F3F3F3F3A1607070607070707070706060606070B1D2D393D3D3E3D3D3A",
      INIT_68 => X"0A0607070607070707070707060707071C3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_69 => X"3F3F3F3F3F3F3F300C0706070706070707060707060707070A0F141A1A1A1510",
      INIT_6A => X"07060707070707070707070706060710373F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6B => X"3F3F3F3F3F3F3F3E250807070707070707070707070707070707070707070707",
      INIT_6C => X"07070707070706060707060606070E313F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6D => X"3F3F3F3F3F3F3F3F3D1F07060607070707070707070707070707070707070707",
      INIT_6E => X"070607070706070707070606060E303F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6F => X"3F3F3F3F3F3F3F3F3F3B20080707070707070707060707070707070707070707",
      INIT_70 => X"06070707070707070707070711313E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_71 => X"3F3F3F3F3F3F3F3F3F3F3D270C07070707070707070707060606070707060706",
      INIT_72 => X"060707070707070707060A1E383F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_73 => X"3F3F3F3F3F3F3F3F3F3F3F3E3317080707070707070707070607060707060607",
      INIT_74 => X"06070706070707060A162F3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_75 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3B2C140A070707070707070607070707060606",
      INIT_76 => X"0707060707080D1D2F3B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_77 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3B2D1C0C08070606060706070606060707",
      INIT_78 => X"070B0F141E2E383E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_79 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E372D1F140F0B0706060606070606",
      INIT_7A => X"2C31373D3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3C36312C29252323232629",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3F3F",
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_3_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_3_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end ROM_3_blk_mem_gen_prim_width;

architecture STRUCTURE of ROM_3_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.ROM_3_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_3_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_3_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \ROM_3_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \ROM_3_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\ROM_3_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_3_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_3_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \ROM_3_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \ROM_3_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\ROM_3_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(5 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_3_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_3_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end ROM_3_blk_mem_gen_generic_cstr;

architecture STRUCTURE of ROM_3_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.ROM_3_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\ROM_3_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(17 downto 9),
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\ROM_3_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(23 downto 18),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_3_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_3_blk_mem_gen_top : entity is "blk_mem_gen_top";
end ROM_3_blk_mem_gen_top;

architecture STRUCTURE of ROM_3_blk_mem_gen_top is
begin
\valid.cstr\: entity work.ROM_3_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_3_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_3_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end ROM_3_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of ROM_3_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.ROM_3_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_3_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of ROM_3_blk_mem_gen_v8_4_2 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of ROM_3_blk_mem_gen_v8_4_2 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of ROM_3_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of ROM_3_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of ROM_3_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of ROM_3_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of ROM_3_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of ROM_3_blk_mem_gen_v8_4_2 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of ROM_3_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of ROM_3_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of ROM_3_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of ROM_3_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     6.979199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of ROM_3_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of ROM_3_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of ROM_3_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of ROM_3_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of ROM_3_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of ROM_3_blk_mem_gen_v8_4_2 : entity is "ROM_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of ROM_3_blk_mem_gen_v8_4_2 : entity is "ROM_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of ROM_3_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of ROM_3_blk_mem_gen_v8_4_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of ROM_3_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of ROM_3_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of ROM_3_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of ROM_3_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of ROM_3_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of ROM_3_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of ROM_3_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of ROM_3_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of ROM_3_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of ROM_3_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of ROM_3_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of ROM_3_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of ROM_3_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of ROM_3_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of ROM_3_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of ROM_3_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of ROM_3_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of ROM_3_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of ROM_3_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of ROM_3_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_3_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_3_blk_mem_gen_v8_4_2 : entity is "yes";
end ROM_3_blk_mem_gen_v8_4_2;

architecture STRUCTURE of ROM_3_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.ROM_3_blk_mem_gen_v8_4_2_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_3 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ROM_3 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ROM_3 : entity is "ROM_3,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ROM_3 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end ROM_3;

architecture STRUCTURE of ROM_3 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.979199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.ROM_3_blk_mem_gen_v8_4_2
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => B"000000000000000000000000",
      dinb(23 downto 0) => B"000000000000000000000000",
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => NLW_U0_doutb_UNCONNECTED(23 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
