[13:23:56.579] <TB2>     INFO: *** Welcome to pxar ***
[13:23:56.579] <TB2>     INFO: *** Today: 2016/06/22
[13:23:56.586] <TB2>     INFO: *** Version: b2a7-dirty
[13:23:56.586] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C15.dat
[13:23:56.587] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:23:56.587] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//defaultMaskFile.dat
[13:23:56.587] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters_C15.dat
[13:23:56.664] <TB2>     INFO:         clk: 4
[13:23:56.664] <TB2>     INFO:         ctr: 4
[13:23:56.664] <TB2>     INFO:         sda: 19
[13:23:56.664] <TB2>     INFO:         tin: 9
[13:23:56.664] <TB2>     INFO:         level: 15
[13:23:56.664] <TB2>     INFO:         triggerdelay: 0
[13:23:56.664] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:23:56.664] <TB2>     INFO: Log level: DEBUG
[13:23:56.674] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:23:56.683] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:23:56.687] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:23:56.689] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:23:58.247] <TB2>     INFO: DUT info: 
[13:23:58.247] <TB2>     INFO: The DUT currently contains the following objects:
[13:23:58.247] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:23:58.247] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:23:58.247] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:23:58.247] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:23:58.247] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.247] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.247] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.247] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.247] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.247] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:58.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:23:58.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:58.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:58.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:58.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:23:58.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:23:58.249] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:58.250] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:23:58.251] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:23:58.261] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31891456
[13:23:58.261] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x210df90
[13:23:58.261] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2082770
[13:23:58.261] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc4b1d94010
[13:23:58.261] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc4b7fff510
[13:23:58.261] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31956992 fPxarMemory = 0x7fc4b1d94010
[13:23:58.262] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 383.5mA
[13:23:58.263] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 473.5mA
[13:23:58.263] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:23:58.263] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:23:58.663] <TB2>     INFO: enter 'restricted' command line mode
[13:23:58.664] <TB2>     INFO: enter test to run
[13:23:58.664] <TB2>     INFO:   test: FPIXTest no parameter change
[13:23:58.664] <TB2>     INFO:   running: fpixtest
[13:23:58.664] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:23:58.668] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:23:58.668] <TB2>     INFO: ######################################################################
[13:23:58.668] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:23:58.668] <TB2>     INFO: ######################################################################
[13:23:58.672] <TB2>     INFO: ######################################################################
[13:23:58.672] <TB2>     INFO: PixTestPretest::doTest()
[13:23:58.672] <TB2>     INFO: ######################################################################
[13:23:58.678] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:58.678] <TB2>     INFO:    PixTestPretest::programROC() 
[13:23:58.678] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:16.695] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:24:16.695] <TB2>     INFO: IA differences per ROC:  20.1 18.5 19.3 18.5 19.3 19.3 18.5 19.3 19.3 18.5 21.7 19.3 20.1 18.5 19.3 18.5
[13:24:16.761] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:16.761] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:24:16.761] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:18.014] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:24:18.516] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:24:19.018] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:24:19.519] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:24:20.021] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:24:20.523] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:24:21.025] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:24:21.526] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:24:22.028] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:24:22.530] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:24:23.031] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:24:23.533] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 3.2 mA
[13:24:24.035] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:24:24.537] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:24:25.038] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:24:25.540] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:24:25.794] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 3.2 2.4 2.4 2.4 2.4 
[13:24:25.794] <TB2>     INFO: Test took 9036 ms.
[13:24:25.794] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:24:25.826] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:25.826] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:24:25.826] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:25.929] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.7812 mA
[13:24:26.030] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 25.6188 mA
[13:24:26.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  69 Ia 23.2188 mA
[13:24:26.232] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  74 Ia 24.0187 mA
[13:24:26.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.0187 mA
[13:24:26.436] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.0187 mA
[13:24:26.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.2188 mA
[13:24:26.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  83 Ia 24.8188 mA
[13:24:26.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  79 Ia 23.2188 mA
[13:24:26.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  84 Ia 24.8188 mA
[13:24:26.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  80 Ia 24.0187 mA
[13:24:27.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.0187 mA
[13:24:27.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.8188 mA
[13:24:27.244] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  74 Ia 23.2188 mA
[13:24:27.345] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  79 Ia 24.0187 mA
[13:24:27.446] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.2188 mA
[13:24:27.547] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  83 Ia 24.8188 mA
[13:24:27.648] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  79 Ia 23.2188 mA
[13:24:27.748] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  84 Ia 24.8188 mA
[13:24:27.849] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  80 Ia 24.0187 mA
[13:24:27.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.0187 mA
[13:24:28.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.0187 mA
[13:24:28.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.2188 mA
[13:24:28.256] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  83 Ia 24.8188 mA
[13:24:28.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  79 Ia 24.0187 mA
[13:24:28.458] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 27.2188 mA
[13:24:28.558] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  60 Ia 22.4188 mA
[13:24:28.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  70 Ia 24.8188 mA
[13:24:28.760] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  66 Ia 24.0187 mA
[13:24:28.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.0187 mA
[13:24:28.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.8188 mA
[13:24:29.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  74 Ia 23.2188 mA
[13:24:29.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  79 Ia 24.8188 mA
[13:24:29.268] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  75 Ia 24.0187 mA
[13:24:29.370] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.2188 mA
[13:24:29.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  83 Ia 24.0187 mA
[13:24:29.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.8188 mA
[13:24:29.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  74 Ia 23.2188 mA
[13:24:29.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  79 Ia 24.8188 mA
[13:24:29.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  75 Ia 24.0187 mA
[13:24:29.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.2188 mA
[13:24:30.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.8188 mA
[13:24:30.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  79 Ia 23.2188 mA
[13:24:30.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  84 Ia 25.6188 mA
[13:24:30.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  75 Ia 22.4188 mA
[13:24:30.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 25.6188 mA
[13:24:30.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  76 Ia 22.4188 mA
[13:24:30.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  86 Ia 25.6188 mA
[13:24:30.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  77 Ia 23.2188 mA
[13:24:30.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  82 Ia 24.8188 mA
[13:24:30.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  78 Ia 23.2188 mA
[13:24:31.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  83 Ia 24.8188 mA
[13:24:31.125] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  74
[13:24:31.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:24:31.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[13:24:31.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  80
[13:24:31.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[13:24:31.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  79
[13:24:31.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[13:24:31.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:24:31.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:24:31.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  79
[13:24:31.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  66
[13:24:31.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[13:24:31.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  75
[13:24:31.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[13:24:31.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  75
[13:24:31.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  83
[13:24:32.954] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:24:32.954] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  18.5  19.3  19.3  19.3  20.1  19.3  19.3  18.5  19.3  19.3  19.3  18.5  19.3  18.5  20.1
[13:24:32.989] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:32.989] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:24:32.989] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:33.125] <TB2>     INFO: Expecting 231680 events.
[13:24:41.351] <TB2>     INFO: 231680 events read in total (7509ms).
[13:24:41.472] <TB2>     INFO: Test took 8480ms.
[13:24:41.672] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 74 and Delta(CalDel) = 59
[13:24:41.676] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 107 and Delta(CalDel) = 58
[13:24:41.682] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 73 and Delta(CalDel) = 61
[13:24:41.686] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 88 and Delta(CalDel) = 59
[13:24:41.689] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 86 and Delta(CalDel) = 60
[13:24:41.693] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 101 and Delta(CalDel) = 60
[13:24:41.699] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 59
[13:24:41.703] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 99 and Delta(CalDel) = 59
[13:24:41.706] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 87 and Delta(CalDel) = 56
[13:24:41.710] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 75 and Delta(CalDel) = 60
[13:24:41.714] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 88 and Delta(CalDel) = 62
[13:24:41.719] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:24:41.723] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 87 and Delta(CalDel) = 61
[13:24:41.727] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 58
[13:24:41.731] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:24:41.734] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:24:41.782] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:24:41.816] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:41.816] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:24:41.816] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:41.955] <TB2>     INFO: Expecting 231680 events.
[13:24:50.069] <TB2>     INFO: 231680 events read in total (7399ms).
[13:24:50.073] <TB2>     INFO: Test took 8254ms.
[13:24:50.097] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 29
[13:24:50.398] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[13:24:50.401] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30.5
[13:24:50.404] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[13:24:50.408] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[13:24:50.415] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 30
[13:24:50.419] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[13:24:50.422] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:24:50.429] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 27.5
[13:24:50.434] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29.5
[13:24:50.438] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[13:24:50.441] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:24:50.445] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30.5
[13:24:50.450] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[13:24:50.453] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29
[13:24:50.457] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[13:24:50.496] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:24:50.496] <TB2>     INFO: CalDel:      110   123   140   128   135   114   119   131   119   136   144   131   135   129   125   128
[13:24:50.496] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:24:50.500] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C0.dat
[13:24:50.500] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C1.dat
[13:24:50.501] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C2.dat
[13:24:50.501] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C3.dat
[13:24:50.501] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C4.dat
[13:24:50.501] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C5.dat
[13:24:50.501] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C6.dat
[13:24:50.501] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C7.dat
[13:24:50.501] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C8.dat
[13:24:50.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C9.dat
[13:24:50.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C10.dat
[13:24:50.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C11.dat
[13:24:50.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C12.dat
[13:24:50.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C13.dat
[13:24:50.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C14.dat
[13:24:50.502] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C15.dat
[13:24:50.502] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:24:50.503] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:50.503] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:24:50.503] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:24:50.596] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:24:50.596] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:24:50.596] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:24:50.596] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:24:50.598] <TB2>     INFO: ######################################################################
[13:24:50.599] <TB2>     INFO: PixTestTiming::doTest()
[13:24:50.599] <TB2>     INFO: ######################################################################
[13:24:50.599] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:50.599] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:24:50.599] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:50.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:24:52.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:24:54.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:24:57.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:24:59.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:25:01.592] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:25:03.865] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:25:06.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:25:08.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:25:10.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:25:12.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:25:15.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:25:17.505] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:25:19.785] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:25:22.057] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:25:24.333] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:25:26.607] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:25:39.037] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:25:40.560] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:25:42.081] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:25:43.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:25:45.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:25:46.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:25:48.158] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:25:49.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:25:51.199] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:26:03.487] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:26:05.952] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:26:18.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:26:20.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:26:23.444] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:26:35.747] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:26:47.973] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:26:49.494] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:26:51.015] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:26:52.535] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:26:54.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:26:55.577] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:26:57.099] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:26:58.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:27:00.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:27:02.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:27:04.690] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:27:06.963] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:27:09.236] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:27:11.509] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:27:13.782] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:27:16.055] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:27:18.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:27:20.602] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:27:22.879] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:27:25.153] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:27:27.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:27:29.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:27:31.974] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:27:34.248] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:27:36.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:27:38.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:27:41.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:27:43.342] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:27:45.615] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:27:47.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:27:50.163] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:27:52.442] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:27:54.714] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:27:56.988] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:27:59.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:28:01.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:28:03.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:28:06.083] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:28:08.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:28:10.630] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:28:12.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:28:15.177] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:28:17.450] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:28:19.723] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:28:21.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:28:24.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:28:26.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:28:28.817] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:28:31.090] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:28:32.611] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:28:34.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:28:35.654] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:28:37.174] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:28:38.694] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:28:40.215] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:28:41.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:28:43.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:28:44.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:28:46.297] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:28:47.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:28:49.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:28:50.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:28:52.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:28:53.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:28:55.423] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:28:56.944] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:28:58.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:28:59.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:29:01.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:29:03.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:29:04.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:29:06.069] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:29:07.592] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:29:09.865] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:29:12.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:29:14.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:29:16.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:29:18.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:29:20.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:29:22.750] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:29:25.023] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:29:27.299] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:29:29.573] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:29:31.846] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:29:34.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:29:36.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:29:38.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:29:40.941] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:29:43.215] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:29:45.489] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:29:47.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:29:50.035] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:29:52.310] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:29:54.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:29:56.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:29:59.130] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:30:01.788] <TB2>     INFO: TBM Phase Settings: 252
[13:30:01.789] <TB2>     INFO: 400MHz Phase: 7
[13:30:01.789] <TB2>     INFO: 160MHz Phase: 7
[13:30:01.789] <TB2>     INFO: Functional Phase Area: 5
[13:30:01.791] <TB2>     INFO: Test took 311192 ms.
[13:30:01.791] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:30:01.792] <TB2>     INFO:    ----------------------------------------------------------------------
[13:30:01.792] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:30:01.792] <TB2>     INFO:    ----------------------------------------------------------------------
[13:30:01.792] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:30:02.933] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:30:05.205] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:30:07.477] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:30:09.749] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:30:12.020] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:30:14.292] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:30:16.563] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:30:20.339] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:30:21.861] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:30:23.382] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:30:24.902] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:30:26.422] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:30:27.945] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:30:29.466] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:30:30.986] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:30:32.512] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:30:34.030] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:30:35.552] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:30:37.825] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:30:40.100] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:30:42.379] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:30:44.652] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:30:46.925] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:30:48.445] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:30:49.965] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:30:51.485] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:30:53.760] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:30:56.033] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:30:58.309] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:31:00.583] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:31:02.856] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:31:04.377] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:31:05.896] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:31:07.417] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:31:09.692] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:31:11.965] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:31:14.239] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:31:16.512] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:31:18.787] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:31:20.306] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:31:21.826] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:31:23.346] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:31:25.619] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:31:27.893] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:31:30.167] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:31:32.441] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:31:34.716] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:31:36.237] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:31:37.759] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:31:39.279] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:31:41.554] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:31:43.829] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:31:46.104] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:31:48.378] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:31:50.651] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:31:52.173] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:31:53.694] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:31:55.214] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:31:56.736] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:31:58.256] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:31:59.775] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:32:01.295] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:32:02.815] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:32:04.718] <TB2>     INFO: ROC Delay Settings: 228
[13:32:04.718] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:32:04.718] <TB2>     INFO: ROC Port 0 Delay: 4
[13:32:04.718] <TB2>     INFO: ROC Port 1 Delay: 4
[13:32:04.718] <TB2>     INFO: Functional ROC Area: 5
[13:32:04.721] <TB2>     INFO: Test took 122929 ms.
[13:32:04.721] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:32:04.721] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:04.721] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:32:04.721] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:05.860] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40c9 40cb 40c9 40c9 40cb 40cb 40cb 40cb e062 c000 a101 80c0 40c8 40c8 40c8 40c8 40c9 40c9 40c9 40c9 e062 c000 
[13:32:05.860] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40cb 40c8 40cb 40cb 40c8 40c8 40c8 40c8 e022 c000 a102 8000 40c8 40c8 40c9 40c9 40c8 40c8 40c9 40c9 e022 c000 
[13:32:05.860] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40c8 40c8 40c8 40c8 40c9 40c9 40c9 40c9 e022 c000 a103 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e022 c000 
[13:32:05.860] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:32:20.135] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:20.135] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:32:34.320] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:34.320] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:32:48.495] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:48.496] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:33:02.670] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:02.670] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:33:16.826] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:16.826] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:33:31.020] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:31.020] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:33:45.174] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:45.174] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:33:59.329] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:59.329] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:34:13.433] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:13.433] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:34:27.631] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:28.013] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:28.027] <TB2>     INFO: Decoding statistics:
[13:34:28.027] <TB2>     INFO:   General information:
[13:34:28.027] <TB2>     INFO: 	 16bit words read:         240000000
[13:34:28.027] <TB2>     INFO: 	 valid events total:       20000000
[13:34:28.027] <TB2>     INFO: 	 empty events:             20000000
[13:34:28.027] <TB2>     INFO: 	 valid events with pixels: 0
[13:34:28.027] <TB2>     INFO: 	 valid pixel hits:         0
[13:34:28.027] <TB2>     INFO:   Event errors: 	           0
[13:34:28.027] <TB2>     INFO: 	 start marker:             0
[13:34:28.027] <TB2>     INFO: 	 stop marker:              0
[13:34:28.027] <TB2>     INFO: 	 overflow:                 0
[13:34:28.027] <TB2>     INFO: 	 invalid 5bit words:       0
[13:34:28.027] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:34:28.027] <TB2>     INFO:   TBM errors: 		           0
[13:34:28.027] <TB2>     INFO: 	 flawed TBM headers:       0
[13:34:28.027] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:34:28.027] <TB2>     INFO: 	 event ID mismatches:      0
[13:34:28.027] <TB2>     INFO:   ROC errors: 		           0
[13:34:28.027] <TB2>     INFO: 	 missing ROC header(s):    0
[13:34:28.027] <TB2>     INFO: 	 misplaced readback start: 0
[13:34:28.027] <TB2>     INFO:   Pixel decoding errors:	   0
[13:34:28.027] <TB2>     INFO: 	 pixel data incomplete:    0
[13:34:28.027] <TB2>     INFO: 	 pixel address:            0
[13:34:28.027] <TB2>     INFO: 	 pulse height fill bit:    0
[13:34:28.027] <TB2>     INFO: 	 buffer corruption:        0
[13:34:28.027] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:28.027] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:34:28.027] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:28.027] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:28.027] <TB2>     INFO:    Read back bit status: 1
[13:34:28.027] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:28.027] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:28.027] <TB2>     INFO:    Timings are good!
[13:34:28.027] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:28.027] <TB2>     INFO: Test took 143306 ms.
[13:34:28.027] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:34:28.027] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:34:28.028] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:34:28.028] <TB2>     INFO: PixTestTiming::doTest took 577432 ms.
[13:34:28.028] <TB2>     INFO: PixTestTiming::doTest() done
[13:34:28.028] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:34:28.028] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:34:28.028] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:34:28.028] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:34:28.028] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:34:28.029] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:34:28.029] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:34:28.379] <TB2>     INFO: ######################################################################
[13:34:28.379] <TB2>     INFO: PixTestAlive::doTest()
[13:34:28.379] <TB2>     INFO: ######################################################################
[13:34:28.382] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:28.382] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:28.382] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:28.384] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:28.729] <TB2>     INFO: Expecting 41600 events.
[13:34:32.816] <TB2>     INFO: 41600 events read in total (3372ms).
[13:34:32.817] <TB2>     INFO: Test took 4433ms.
[13:34:32.824] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:32.824] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:34:32.825] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:34:33.199] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:34:33.199] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:33.199] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:33.202] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:33.202] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:33.202] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:33.204] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:33.550] <TB2>     INFO: Expecting 41600 events.
[13:34:36.517] <TB2>     INFO: 41600 events read in total (2252ms).
[13:34:36.517] <TB2>     INFO: Test took 3313ms.
[13:34:36.517] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:36.517] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:34:36.517] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:34:36.517] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:34:36.924] <TB2>     INFO: PixTestAlive::maskTest() done
[13:34:36.924] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:36.928] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:36.928] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:36.928] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:36.929] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:37.280] <TB2>     INFO: Expecting 41600 events.
[13:34:41.346] <TB2>     INFO: 41600 events read in total (3351ms).
[13:34:41.347] <TB2>     INFO: Test took 4418ms.
[13:34:41.355] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:41.355] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:34:41.355] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:34:41.730] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:34:41.730] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:41.730] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:34:41.730] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:34:41.739] <TB2>     INFO: ######################################################################
[13:34:41.739] <TB2>     INFO: PixTestTrim::doTest()
[13:34:41.739] <TB2>     INFO: ######################################################################
[13:34:41.745] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:41.745] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:34:41.745] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:41.823] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:34:41.823] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:34:41.924] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:41.924] <TB2>     INFO:     run 1 of 1
[13:34:41.924] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:42.267] <TB2>     INFO: Expecting 5025280 events.
[13:35:27.269] <TB2>     INFO: 1390008 events read in total (44287ms).
[13:36:11.283] <TB2>     INFO: 2766088 events read in total (88301ms).
[13:36:55.533] <TB2>     INFO: 4156368 events read in total (132552ms).
[13:37:23.130] <TB2>     INFO: 5025280 events read in total (160148ms).
[13:37:23.170] <TB2>     INFO: Test took 161246ms.
[13:37:23.230] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:23.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:24.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:26.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:27.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:28.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:29.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:31.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:32.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:33.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:35.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:36.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:37.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:39.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:40.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:41.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:43.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:44.579] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 206123008
[13:37:44.583] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2705 minThrLimit = 84.2577 minThrNLimit = 108.94 -> result = 84.2705 -> 84
[13:37:44.584] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.0863 minThrLimit = 85.0822 minThrNLimit = 110.903 -> result = 85.0863 -> 85
[13:37:44.584] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 77.7381 minThrLimit = 77.7035 minThrNLimit = 102.957 -> result = 77.7381 -> 77
[13:37:44.585] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7112 minThrLimit = 85.6991 minThrNLimit = 109.569 -> result = 85.7112 -> 85
[13:37:44.585] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9997 minThrLimit = 83.9939 minThrNLimit = 108.35 -> result = 83.9997 -> 83
[13:37:44.586] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.515 minThrLimit = 102.5 minThrNLimit = 127.171 -> result = 102.515 -> 102
[13:37:44.586] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0064 minThrLimit = 90.9999 minThrNLimit = 111.213 -> result = 91.0064 -> 91
[13:37:44.586] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1363 minThrLimit = 87.1178 minThrNLimit = 110.089 -> result = 87.1363 -> 87
[13:37:44.587] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.8354 minThrLimit = 84.7984 minThrNLimit = 105.564 -> result = 84.8354 -> 84
[13:37:44.587] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.8121 minThrLimit = 79.7901 minThrNLimit = 102.485 -> result = 79.8121 -> 79
[13:37:44.588] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.9591 minThrLimit = 80.943 minThrNLimit = 109.292 -> result = 80.9591 -> 80
[13:37:44.588] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4314 minThrLimit = 94.4154 minThrNLimit = 118.464 -> result = 94.4314 -> 94
[13:37:44.588] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6094 minThrLimit = 90.5624 minThrNLimit = 108.911 -> result = 90.6094 -> 90
[13:37:44.589] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.814 minThrLimit = 100.811 minThrNLimit = 123.44 -> result = 100.814 -> 100
[13:37:44.589] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7711 minThrLimit = 94.6671 minThrNLimit = 111.87 -> result = 94.7711 -> 94
[13:37:44.590] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8731 minThrLimit = 91.8351 minThrNLimit = 117.141 -> result = 91.8731 -> 91
[13:37:44.590] <TB2>     INFO: ROC 0 VthrComp = 84
[13:37:44.590] <TB2>     INFO: ROC 1 VthrComp = 85
[13:37:44.590] <TB2>     INFO: ROC 2 VthrComp = 77
[13:37:44.590] <TB2>     INFO: ROC 3 VthrComp = 85
[13:37:44.590] <TB2>     INFO: ROC 4 VthrComp = 83
[13:37:44.590] <TB2>     INFO: ROC 5 VthrComp = 102
[13:37:44.590] <TB2>     INFO: ROC 6 VthrComp = 91
[13:37:44.590] <TB2>     INFO: ROC 7 VthrComp = 87
[13:37:44.590] <TB2>     INFO: ROC 8 VthrComp = 84
[13:37:44.590] <TB2>     INFO: ROC 9 VthrComp = 79
[13:37:44.590] <TB2>     INFO: ROC 10 VthrComp = 80
[13:37:44.590] <TB2>     INFO: ROC 11 VthrComp = 94
[13:37:44.590] <TB2>     INFO: ROC 12 VthrComp = 90
[13:37:44.591] <TB2>     INFO: ROC 13 VthrComp = 100
[13:37:44.591] <TB2>     INFO: ROC 14 VthrComp = 94
[13:37:44.591] <TB2>     INFO: ROC 15 VthrComp = 91
[13:37:44.591] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:37:44.591] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:37:44.604] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:37:44.604] <TB2>     INFO:     run 1 of 1
[13:37:44.604] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:44.946] <TB2>     INFO: Expecting 5025280 events.
[13:38:20.883] <TB2>     INFO: 884232 events read in total (35222ms).
[13:38:56.464] <TB2>     INFO: 1766744 events read in total (70803ms).
[13:39:31.877] <TB2>     INFO: 2647728 events read in total (106216ms).
[13:40:07.096] <TB2>     INFO: 3519760 events read in total (141435ms).
[13:40:42.307] <TB2>     INFO: 4387320 events read in total (176646ms).
[13:41:07.625] <TB2>     INFO: 5025280 events read in total (201964ms).
[13:41:07.702] <TB2>     INFO: Test took 203099ms.
[13:41:07.891] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:08.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:09.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:11.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:13.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:14.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:16.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:18.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:19.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:21.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:22.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:24.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:26.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:27.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:29.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:31.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:32.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:34.528] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312516608
[13:41:34.532] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.7029 for pixel 14/74 mean/min/max = 43.8123/32.3157/55.3089
[13:41:34.533] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 53.8322 for pixel 13/15 mean/min/max = 43.4152/31.9634/54.867
[13:41:34.533] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.4643 for pixel 18/25 mean/min/max = 46.2274/35.9599/56.495
[13:41:34.533] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.2894 for pixel 6/4 mean/min/max = 44.1402/32.9478/55.3325
[13:41:34.534] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.3753 for pixel 2/9 mean/min/max = 44.2886/33.0736/55.5037
[13:41:34.534] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.6083 for pixel 8/10 mean/min/max = 44.5466/32.4842/56.6091
[13:41:34.534] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.723 for pixel 19/0 mean/min/max = 45.6205/33.5108/57.7302
[13:41:34.535] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.2479 for pixel 0/79 mean/min/max = 43.2214/31.9681/54.4747
[13:41:34.535] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.0281 for pixel 0/40 mean/min/max = 44.7108/33.3197/56.1019
[13:41:34.536] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.9771 for pixel 17/7 mean/min/max = 46.0727/36.0976/56.0478
[13:41:34.536] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.5203 for pixel 12/25 mean/min/max = 44.3625/33.1041/55.621
[13:41:34.536] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9932 for pixel 11/77 mean/min/max = 44.4473/32.7055/56.1891
[13:41:34.537] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.8212 for pixel 9/77 mean/min/max = 46.7337/33.3779/60.0896
[13:41:34.537] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.3284 for pixel 5/44 mean/min/max = 45.7011/32.0218/59.3804
[13:41:34.537] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.6897 for pixel 1/0 mean/min/max = 46.3621/33.8574/58.8668
[13:41:34.538] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5541 for pixel 22/7 mean/min/max = 45.3242/34.0171/56.6312
[13:41:34.538] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:34.670] <TB2>     INFO: Expecting 411648 events.
[13:41:42.364] <TB2>     INFO: 411648 events read in total (6970ms).
[13:41:42.373] <TB2>     INFO: Expecting 411648 events.
[13:41:49.944] <TB2>     INFO: 411648 events read in total (6909ms).
[13:41:49.954] <TB2>     INFO: Expecting 411648 events.
[13:41:57.588] <TB2>     INFO: 411648 events read in total (6974ms).
[13:41:57.600] <TB2>     INFO: Expecting 411648 events.
[13:42:05.125] <TB2>     INFO: 411648 events read in total (6865ms).
[13:42:05.141] <TB2>     INFO: Expecting 411648 events.
[13:42:12.864] <TB2>     INFO: 411648 events read in total (7065ms).
[13:42:12.881] <TB2>     INFO: Expecting 411648 events.
[13:42:20.538] <TB2>     INFO: 411648 events read in total (7005ms).
[13:42:20.558] <TB2>     INFO: Expecting 411648 events.
[13:42:28.143] <TB2>     INFO: 411648 events read in total (6936ms).
[13:42:28.166] <TB2>     INFO: Expecting 411648 events.
[13:42:35.632] <TB2>     INFO: 411648 events read in total (6824ms).
[13:42:35.656] <TB2>     INFO: Expecting 411648 events.
[13:42:43.154] <TB2>     INFO: 411648 events read in total (6843ms).
[13:42:43.180] <TB2>     INFO: Expecting 411648 events.
[13:42:50.718] <TB2>     INFO: 411648 events read in total (6888ms).
[13:42:50.749] <TB2>     INFO: Expecting 411648 events.
[13:42:58.494] <TB2>     INFO: 411648 events read in total (7103ms).
[13:42:58.529] <TB2>     INFO: Expecting 411648 events.
[13:43:06.227] <TB2>     INFO: 411648 events read in total (7064ms).
[13:43:06.262] <TB2>     INFO: Expecting 411648 events.
[13:43:13.895] <TB2>     INFO: 411648 events read in total (6997ms).
[13:43:13.931] <TB2>     INFO: Expecting 411648 events.
[13:43:21.671] <TB2>     INFO: 411648 events read in total (7099ms).
[13:43:21.714] <TB2>     INFO: Expecting 411648 events.
[13:43:29.309] <TB2>     INFO: 411648 events read in total (6968ms).
[13:43:29.351] <TB2>     INFO: Expecting 411648 events.
[13:43:36.983] <TB2>     INFO: 411648 events read in total (7000ms).
[13:43:37.029] <TB2>     INFO: Test took 122491ms.
[13:43:37.522] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0755 < 35 for itrim = 101; old thr = 34.8564 ... break
[13:43:37.566] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5056 < 35 for itrim = 95; old thr = 34.1137 ... break
[13:43:37.610] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0982 < 35 for itrim = 95; old thr = 34.5498 ... break
[13:43:37.648] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4813 < 35 for itrim+1 = 99; old thr = 34.944 ... break
[13:43:37.690] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3852 < 35 for itrim = 97; old thr = 34.6023 ... break
[13:43:37.736] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4465 < 35 for itrim+1 = 105; old thr = 34.7003 ... break
[13:43:37.770] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0188 < 35 for itrim = 105; old thr = 33.4304 ... break
[13:43:37.799] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7208 < 35 for itrim+1 = 88; old thr = 34.6321 ... break
[13:43:37.826] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9349 < 35 for itrim+1 = 85; old thr = 34.5447 ... break
[13:43:37.863] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2175 < 35 for itrim+1 = 95; old thr = 34.7187 ... break
[13:43:37.907] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3413 < 35 for itrim+1 = 92; old thr = 34.81 ... break
[13:43:37.946] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0982 < 35 for itrim = 101; old thr = 34.0719 ... break
[13:43:37.969] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6358 < 35 for itrim = 102; old thr = 34.1709 ... break
[13:43:37.002] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2217 < 35 for itrim = 110; old thr = 33.765 ... break
[13:43:38.028] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2622 < 35 for itrim = 100; old thr = 34.2021 ... break
[13:43:38.067] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0352 < 35 for itrim = 104; old thr = 34.0206 ... break
[13:43:38.143] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:43:38.153] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:38.153] <TB2>     INFO:     run 1 of 1
[13:43:38.153] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:38.497] <TB2>     INFO: Expecting 5025280 events.
[13:44:14.362] <TB2>     INFO: 871568 events read in total (35150ms).
[13:44:49.449] <TB2>     INFO: 1741072 events read in total (70237ms).
[13:45:24.619] <TB2>     INFO: 2609280 events read in total (105408ms).
[13:45:59.783] <TB2>     INFO: 3467976 events read in total (140571ms).
[13:46:34.730] <TB2>     INFO: 4322016 events read in total (175518ms).
[13:47:02.973] <TB2>     INFO: 5025280 events read in total (203761ms).
[13:47:03.046] <TB2>     INFO: Test took 204893ms.
[13:47:03.220] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:03.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:05.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:06.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:08.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:09.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:11.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:12.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:14.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:15.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:17.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:18.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:20.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:21.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:23.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:24.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:26.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:27.791] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269807616
[13:47:27.793] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.452041 .. 48.760317
[13:47:27.867] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 58 (-1/-1) hits flags = 528 (plus default)
[13:47:27.878] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:27.878] <TB2>     INFO:     run 1 of 1
[13:47:27.878] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:28.221] <TB2>     INFO: Expecting 1896960 events.
[13:48:08.807] <TB2>     INFO: 1169896 events read in total (39871ms).
[13:48:34.468] <TB2>     INFO: 1896960 events read in total (65532ms).
[13:48:34.490] <TB2>     INFO: Test took 66612ms.
[13:48:34.529] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:34.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:35.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:36.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:37.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:38.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:39.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:40.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:41.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:42.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:43.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:44.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:45.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:46.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:47.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:48.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:49.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:50.529] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240054272
[13:48:50.609] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.737038 .. 43.559820
[13:48:50.683] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:48:50.693] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:50.693] <TB2>     INFO:     run 1 of 1
[13:48:50.693] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:51.035] <TB2>     INFO: Expecting 1630720 events.
[13:49:34.397] <TB2>     INFO: 1191864 events read in total (42647ms).
[13:49:49.920] <TB2>     INFO: 1630720 events read in total (58170ms).
[13:49:49.939] <TB2>     INFO: Test took 59246ms.
[13:49:49.971] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:50.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:50.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:51.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:52.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:53.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:54.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:55.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:56.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:57.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:58.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:59.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:00.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:01.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:02.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:03.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:04.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:05.208] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290185216
[13:50:05.290] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 18.916715 .. 40.991755
[13:50:05.364] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:50:05.374] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:05.374] <TB2>     INFO:     run 1 of 1
[13:50:05.375] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:05.717] <TB2>     INFO: Expecting 1431040 events.
[13:50:50.472] <TB2>     INFO: 1211952 events read in total (44041ms).
[13:50:58.375] <TB2>     INFO: 1431040 events read in total (51943ms).
[13:50:58.385] <TB2>     INFO: Test took 53010ms.
[13:50:58.411] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:58.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:59.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:00.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:01.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:02.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:03.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:03.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:04.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:05.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:06.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:07.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:08.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:09.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:10.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:11.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:12.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:13.690] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238972928
[13:51:13.773] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 20.596747 .. 39.601734
[13:51:13.849] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 10 .. 49 (-1/-1) hits flags = 528 (plus default)
[13:51:13.859] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:13.859] <TB2>     INFO:     run 1 of 1
[13:51:13.859] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:14.202] <TB2>     INFO: Expecting 1331200 events.
[13:51:58.066] <TB2>     INFO: 1213552 events read in total (43150ms).
[13:52:02.479] <TB2>     INFO: 1331200 events read in total (47563ms).
[13:52:02.489] <TB2>     INFO: Test took 48630ms.
[13:52:02.514] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:02.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:03.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:04.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:05.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:06.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:07.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:08.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:08.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:09.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:10.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:11.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:12.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:13.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:14.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:15.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:16.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:17.173] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291561472
[13:52:17.255] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:52:17.255] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:52:17.266] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:17.266] <TB2>     INFO:     run 1 of 1
[13:52:17.266] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:17.611] <TB2>     INFO: Expecting 1364480 events.
[13:52:59.268] <TB2>     INFO: 1076016 events read in total (40943ms).
[13:53:10.184] <TB2>     INFO: 1364480 events read in total (51859ms).
[13:53:10.198] <TB2>     INFO: Test took 52932ms.
[13:53:10.240] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:10.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:11.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:12.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:13.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:14.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:15.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:16.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:17.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:18.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:19.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:20.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:21.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:22.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:23.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:24.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:25.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:26.596] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238977024
[13:53:26.645] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C0.dat
[13:53:26.645] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C1.dat
[13:53:26.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C2.dat
[13:53:26.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C3.dat
[13:53:26.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C4.dat
[13:53:26.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C5.dat
[13:53:26.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C6.dat
[13:53:26.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C7.dat
[13:53:26.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C8.dat
[13:53:26.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C9.dat
[13:53:26.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C10.dat
[13:53:26.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C11.dat
[13:53:26.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C12.dat
[13:53:26.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C13.dat
[13:53:26.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C14.dat
[13:53:26.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C15.dat
[13:53:26.647] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C0.dat
[13:53:26.655] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C1.dat
[13:53:26.662] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C2.dat
[13:53:26.670] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C3.dat
[13:53:26.677] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C4.dat
[13:53:26.684] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C5.dat
[13:53:26.693] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C6.dat
[13:53:26.702] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C7.dat
[13:53:26.710] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C8.dat
[13:53:26.717] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C9.dat
[13:53:26.725] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C10.dat
[13:53:26.732] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C11.dat
[13:53:26.740] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C12.dat
[13:53:26.747] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C13.dat
[13:53:26.754] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C14.dat
[13:53:26.762] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C15.dat
[13:53:26.769] <TB2>     INFO: PixTestTrim::trimTest() done
[13:53:26.769] <TB2>     INFO: vtrim:     101  95  95  99  97 105 105  88  85  95  92 101 102 110 100 104 
[13:53:26.769] <TB2>     INFO: vthrcomp:   84  85  77  85  83 102  91  87  84  79  80  94  90 100  94  91 
[13:53:26.769] <TB2>     INFO: vcal mean:  34.99  34.98  35.02  35.00  34.99  35.00  35.02  34.99  34.98  35.00  34.97  34.95  34.94  34.95  35.03  35.01 
[13:53:26.769] <TB2>     INFO: vcal RMS:    0.77   0.79   0.73   0.79   0.78   0.83   0.85   0.78   0.81   0.76   0.77   0.81   0.85   1.04   0.86   0.79 
[13:53:26.769] <TB2>     INFO: bits mean:  10.16  10.31   8.62   9.91   9.92   9.73   9.67   9.75   9.43   8.75   9.93   9.78   9.15   9.45   9.31   9.28 
[13:53:26.769] <TB2>     INFO: bits RMS:    2.50   2.49   2.51   2.53   2.47   2.68   2.51   2.79   2.66   2.45   2.44   2.58   2.62   2.70   2.57   2.55 
[13:53:26.781] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:26.781] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:53:26.781] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:26.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:53:26.784] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:53:26.795] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:53:26.795] <TB2>     INFO:     run 1 of 1
[13:53:26.795] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:27.139] <TB2>     INFO: Expecting 4160000 events.
[13:54:13.223] <TB2>     INFO: 1100765 events read in total (45369ms).
[13:54:58.340] <TB2>     INFO: 2192830 events read in total (90486ms).
[13:55:42.975] <TB2>     INFO: 3271605 events read in total (135122ms).
[13:56:19.599] <TB2>     INFO: 4160000 events read in total (171745ms).
[13:56:19.668] <TB2>     INFO: Test took 172874ms.
[13:56:19.811] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:20.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:21.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:23.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:25.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:27.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:29.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:31.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:33.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:35.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:37.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:39.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:41.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:43.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:44.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:46.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:48.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:50.742] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271544320
[13:56:50.743] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:56:50.817] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:56:50.817] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[13:56:50.827] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:50.827] <TB2>     INFO:     run 1 of 1
[13:56:50.827] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:51.178] <TB2>     INFO: Expecting 3515200 events.
[13:57:38.366] <TB2>     INFO: 1144200 events read in total (46473ms).
[13:58:23.481] <TB2>     INFO: 2272990 events read in total (91588ms).
[13:59:09.256] <TB2>     INFO: 3390740 events read in total (137363ms).
[13:59:14.655] <TB2>     INFO: 3515200 events read in total (142762ms).
[13:59:14.702] <TB2>     INFO: Test took 143876ms.
[13:59:14.815] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:15.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:16.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:18.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:20.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:22.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:23.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:25.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:27.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:28.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:30.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:32.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:34.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:35.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:37.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:39.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:41.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:42.894] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295149568
[13:59:42.895] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:59:42.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:59:42.970] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[13:59:42.980] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:42.980] <TB2>     INFO:     run 1 of 1
[13:59:42.980] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:43.326] <TB2>     INFO: Expecting 3244800 events.
[14:00:31.769] <TB2>     INFO: 1193845 events read in total (47728ms).
[14:01:18.022] <TB2>     INFO: 2365965 events read in total (93981ms).
[14:01:53.611] <TB2>     INFO: 3244800 events read in total (129571ms).
[14:01:53.662] <TB2>     INFO: Test took 130683ms.
[14:01:53.753] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:53.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:55.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:57.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:58.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:00.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:02.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:03.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:05.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:07.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:08.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:10.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:12.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:13.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:15.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:17.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:18.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:20.458] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243359744
[14:02:20.459] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:02:20.533] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:02:20.533] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:02:20.544] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:02:20.544] <TB2>     INFO:     run 1 of 1
[14:02:20.544] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:20.890] <TB2>     INFO: Expecting 3224000 events.
[14:03:08.672] <TB2>     INFO: 1197810 events read in total (47067ms).
[14:03:54.761] <TB2>     INFO: 2373405 events read in total (93156ms).
[14:04:28.947] <TB2>     INFO: 3224000 events read in total (127342ms).
[14:04:28.987] <TB2>     INFO: Test took 128443ms.
[14:04:29.074] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:29.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:30.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:32.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:34.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:35.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:37.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:39.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:41.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:42.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:44.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:46.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:48.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:49.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:51.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:53.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:54.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:56.603] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289292288
[14:04:56.604] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:04:56.677] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:04:56.677] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:04:56.689] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:56.689] <TB2>     INFO:     run 1 of 1
[14:04:56.689] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:57.036] <TB2>     INFO: Expecting 3224000 events.
[14:05:44.943] <TB2>     INFO: 1197260 events read in total (47192ms).
[14:06:32.034] <TB2>     INFO: 2372250 events read in total (94283ms).
[14:07:06.215] <TB2>     INFO: 3224000 events read in total (128465ms).
[14:07:06.270] <TB2>     INFO: Test took 129582ms.
[14:07:06.366] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:06.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:08.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:09.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:11.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:13.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:14.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:16.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:18.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:19.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:21.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:23.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:24.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:26.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:28.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:29.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:31.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:33.166] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262340608
[14:07:33.167] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.32593, thr difference RMS: 1.12683
[14:07:33.168] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.45137, thr difference RMS: 1.30832
[14:07:33.168] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.49185, thr difference RMS: 1.42445
[14:07:33.168] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.88299, thr difference RMS: 1.28638
[14:07:33.168] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.62439, thr difference RMS: 1.23671
[14:07:33.169] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.63364, thr difference RMS: 1.5588
[14:07:33.169] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.69153, thr difference RMS: 1.65672
[14:07:33.169] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.87471, thr difference RMS: 1.30622
[14:07:33.169] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.1092, thr difference RMS: 1.39533
[14:07:33.169] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.3624, thr difference RMS: 1.30538
[14:07:33.170] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.94555, thr difference RMS: 1.38392
[14:07:33.170] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.29904, thr difference RMS: 1.68131
[14:07:33.170] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.88382, thr difference RMS: 1.83422
[14:07:33.170] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.2983, thr difference RMS: 1.57149
[14:07:33.170] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.2087, thr difference RMS: 1.68824
[14:07:33.171] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.63363, thr difference RMS: 1.53501
[14:07:33.171] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.3589, thr difference RMS: 1.12619
[14:07:33.171] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.46795, thr difference RMS: 1.29885
[14:07:33.171] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.54955, thr difference RMS: 1.44501
[14:07:33.172] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.79188, thr difference RMS: 1.27545
[14:07:33.172] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.66562, thr difference RMS: 1.23387
[14:07:33.172] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.68488, thr difference RMS: 1.56677
[14:07:33.172] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.77727, thr difference RMS: 1.65015
[14:07:33.172] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.80458, thr difference RMS: 1.32402
[14:07:33.173] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.1608, thr difference RMS: 1.39391
[14:07:33.173] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.32571, thr difference RMS: 1.29007
[14:07:33.173] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.99482, thr difference RMS: 1.38643
[14:07:33.173] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.24734, thr difference RMS: 1.65631
[14:07:33.173] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.92625, thr difference RMS: 1.81728
[14:07:33.174] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.2032, thr difference RMS: 1.5691
[14:07:33.174] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.1423, thr difference RMS: 1.70975
[14:07:33.174] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.60604, thr difference RMS: 1.53068
[14:07:33.174] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.41057, thr difference RMS: 1.11735
[14:07:33.174] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.50761, thr difference RMS: 1.28857
[14:07:33.175] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.58143, thr difference RMS: 1.45211
[14:07:33.175] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.83374, thr difference RMS: 1.27363
[14:07:33.175] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.80528, thr difference RMS: 1.22694
[14:07:33.175] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.74834, thr difference RMS: 1.58299
[14:07:33.175] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.83152, thr difference RMS: 1.64034
[14:07:33.176] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.88918, thr difference RMS: 1.30853
[14:07:33.176] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.255, thr difference RMS: 1.37303
[14:07:33.176] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.35593, thr difference RMS: 1.2857
[14:07:33.176] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.1415, thr difference RMS: 1.3773
[14:07:33.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.27035, thr difference RMS: 1.66289
[14:07:33.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.01907, thr difference RMS: 1.82794
[14:07:33.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.186, thr difference RMS: 1.57375
[14:07:33.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.1669, thr difference RMS: 1.71947
[14:07:33.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.61262, thr difference RMS: 1.50255
[14:07:33.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.44277, thr difference RMS: 1.10683
[14:07:33.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.5981, thr difference RMS: 1.2737
[14:07:33.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.6631, thr difference RMS: 1.44246
[14:07:33.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.91386, thr difference RMS: 1.27001
[14:07:33.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.93546, thr difference RMS: 1.21193
[14:07:33.179] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.82205, thr difference RMS: 1.5644
[14:07:33.179] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.91999, thr difference RMS: 1.62954
[14:07:33.179] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.94127, thr difference RMS: 1.29129
[14:07:33.179] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.4248, thr difference RMS: 1.37209
[14:07:33.179] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.42576, thr difference RMS: 1.2922
[14:07:33.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.16705, thr difference RMS: 1.40396
[14:07:33.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.28167, thr difference RMS: 1.66031
[14:07:33.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.99118, thr difference RMS: 1.79206
[14:07:33.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.1888, thr difference RMS: 1.58248
[14:07:33.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.2324, thr difference RMS: 1.69758
[14:07:33.181] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.65894, thr difference RMS: 1.49698
[14:07:33.286] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:07:33.289] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1971 seconds
[14:07:33.289] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:07:33.990] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:07:33.990] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:07:33.994] <TB2>     INFO: ######################################################################
[14:07:33.994] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:07:33.994] <TB2>     INFO: ######################################################################
[14:07:33.994] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:33.994] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:07:33.994] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:33.994] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:07:34.006] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:07:34.006] <TB2>     INFO:     run 1 of 1
[14:07:34.006] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:34.358] <TB2>     INFO: Expecting 59072000 events.
[14:08:03.443] <TB2>     INFO: 1073200 events read in total (28370ms).
[14:08:32.072] <TB2>     INFO: 2142000 events read in total (56999ms).
[14:09:00.550] <TB2>     INFO: 3213000 events read in total (85477ms).
[14:09:29.033] <TB2>     INFO: 4282800 events read in total (113960ms).
[14:09:57.594] <TB2>     INFO: 5351600 events read in total (142521ms).
[14:10:26.196] <TB2>     INFO: 6423600 events read in total (171123ms).
[14:10:54.870] <TB2>     INFO: 7493400 events read in total (199797ms).
[14:11:23.424] <TB2>     INFO: 8562000 events read in total (228351ms).
[14:11:52.039] <TB2>     INFO: 9634400 events read in total (256966ms).
[14:12:20.559] <TB2>     INFO: 10703200 events read in total (285486ms).
[14:12:49.169] <TB2>     INFO: 11772600 events read in total (314096ms).
[14:13:17.760] <TB2>     INFO: 12844600 events read in total (342687ms).
[14:13:46.346] <TB2>     INFO: 13913400 events read in total (371273ms).
[14:14:14.912] <TB2>     INFO: 14983000 events read in total (399839ms).
[14:14:43.454] <TB2>     INFO: 16054400 events read in total (428381ms).
[14:15:12.019] <TB2>     INFO: 17123000 events read in total (456946ms).
[14:15:40.692] <TB2>     INFO: 18192800 events read in total (485619ms).
[14:16:09.218] <TB2>     INFO: 19263600 events read in total (514145ms).
[14:16:37.836] <TB2>     INFO: 20332000 events read in total (542763ms).
[14:17:06.329] <TB2>     INFO: 21402000 events read in total (571256ms).
[14:17:34.890] <TB2>     INFO: 22473400 events read in total (599817ms).
[14:18:03.464] <TB2>     INFO: 23542000 events read in total (628391ms).
[14:18:31.974] <TB2>     INFO: 24611400 events read in total (656901ms).
[14:19:00.482] <TB2>     INFO: 25682000 events read in total (685409ms).
[14:19:29.057] <TB2>     INFO: 26750600 events read in total (713984ms).
[14:19:57.662] <TB2>     INFO: 27820600 events read in total (742589ms).
[14:20:26.117] <TB2>     INFO: 28891600 events read in total (771044ms).
[14:20:54.780] <TB2>     INFO: 29960400 events read in total (799707ms).
[14:21:23.275] <TB2>     INFO: 31031600 events read in total (828202ms).
[14:21:51.794] <TB2>     INFO: 32101400 events read in total (856721ms).
[14:22:20.319] <TB2>     INFO: 33169600 events read in total (885246ms).
[14:22:48.841] <TB2>     INFO: 34240600 events read in total (913768ms).
[14:23:17.321] <TB2>     INFO: 35310200 events read in total (942248ms).
[14:23:45.771] <TB2>     INFO: 36378200 events read in total (970698ms).
[14:24:14.196] <TB2>     INFO: 37447400 events read in total (999123ms).
[14:24:42.696] <TB2>     INFO: 38518800 events read in total (1027623ms).
[14:25:11.176] <TB2>     INFO: 39586400 events read in total (1056103ms).
[14:25:39.676] <TB2>     INFO: 40655000 events read in total (1084603ms).
[14:26:08.139] <TB2>     INFO: 41727000 events read in total (1113066ms).
[14:26:36.634] <TB2>     INFO: 42795000 events read in total (1141561ms).
[14:27:05.132] <TB2>     INFO: 43863000 events read in total (1170059ms).
[14:27:33.566] <TB2>     INFO: 44933200 events read in total (1198493ms).
[14:28:02.079] <TB2>     INFO: 46002400 events read in total (1227006ms).
[14:28:30.569] <TB2>     INFO: 47070200 events read in total (1255496ms).
[14:28:59.038] <TB2>     INFO: 48137600 events read in total (1283965ms).
[14:29:27.730] <TB2>     INFO: 49208600 events read in total (1312657ms).
[14:29:57.972] <TB2>     INFO: 50276800 events read in total (1342899ms).
[14:30:27.446] <TB2>     INFO: 51344800 events read in total (1372373ms).
[14:30:55.905] <TB2>     INFO: 52413400 events read in total (1400832ms).
[14:31:25.657] <TB2>     INFO: 53483200 events read in total (1430584ms).
[14:31:55.896] <TB2>     INFO: 54551600 events read in total (1460823ms).
[14:32:24.372] <TB2>     INFO: 55619600 events read in total (1489299ms).
[14:32:53.023] <TB2>     INFO: 56687200 events read in total (1517950ms).
[14:33:21.454] <TB2>     INFO: 57758400 events read in total (1546381ms).
[14:33:49.945] <TB2>     INFO: 58827000 events read in total (1574872ms).
[14:33:56.760] <TB2>     INFO: 59072000 events read in total (1581687ms).
[14:33:56.783] <TB2>     INFO: Test took 1582777ms.
[14:33:56.841] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:56.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:56.977] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:58.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:58.149] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:59.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:59.302] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:00.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:00.471] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:01.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:01.632] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:02.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:02.797] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:03.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:03.959] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:05.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:05.123] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:06.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:06.276] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:07.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:07.454] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:08.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:08.614] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:09.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:09.757] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:10.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:10.929] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:12.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:12.139] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:13.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:13.377] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:14.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:14.604] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:15.834] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499142656
[14:34:15.874] <TB2>     INFO: PixTestScurves::scurves() done 
[14:34:15.874] <TB2>     INFO: Vcal mean:  35.07  35.09  35.10  35.07  35.05  35.10  35.08  35.08  35.08  35.11  35.03  35.04  35.12  35.04  35.08  35.07 
[14:34:15.874] <TB2>     INFO: Vcal RMS:    0.66   0.68   0.60   0.66   0.66   0.69   0.72   0.66   0.67   0.62   0.64   0.68   0.74   0.76   0.73   0.65 
[14:34:15.874] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:34:15.947] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:34:15.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:34:15.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:34:15.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:34:15.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:34:15.948] <TB2>     INFO: ######################################################################
[14:34:15.948] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:34:15.948] <TB2>     INFO: ######################################################################
[14:34:15.956] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:34:16.299] <TB2>     INFO: Expecting 41600 events.
[14:34:20.388] <TB2>     INFO: 41600 events read in total (3361ms).
[14:34:20.390] <TB2>     INFO: Test took 4434ms.
[14:34:20.398] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:20.398] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:34:20.398] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:34:20.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 51, 46] has eff 0/10
[14:34:20.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 51, 46]
[14:34:20.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:34:20.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:34:20.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:34:20.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:34:20.745] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:34:21.091] <TB2>     INFO: Expecting 41600 events.
[14:34:25.252] <TB2>     INFO: 41600 events read in total (3446ms).
[14:34:25.252] <TB2>     INFO: Test took 4507ms.
[14:34:25.260] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:25.260] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:34:25.260] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:34:25.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.765
[14:34:25.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:34:25.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.366
[14:34:25.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 165
[14:34:25.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.349
[14:34:25.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[14:34:25.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.044
[14:34:25.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 170
[14:34:25.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.264
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.297
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 165
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.021
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 164
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.082
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.836
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 172
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.455
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 165
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.909
[14:34:25.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.899
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.319
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.127
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.167
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.083
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:34:25.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:34:25.352] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:34:25.700] <TB2>     INFO: Expecting 41600 events.
[14:34:29.860] <TB2>     INFO: 41600 events read in total (3445ms).
[14:34:29.861] <TB2>     INFO: Test took 4509ms.
[14:34:29.869] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:29.869] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:34:29.869] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:34:29.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:34:29.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 5
[14:34:29.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.249
[14:34:29.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 101
[14:34:29.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.8204
[14:34:29.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 61
[14:34:29.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3148
[14:34:29.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 82
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9358
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 73
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3126
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 71
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.1636
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 51
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2183
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 63
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.286
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 95
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5027
[14:34:29.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 66
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5706
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 69
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6952
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 72
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7341
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9018
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 78
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.5459
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 57
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.4532
[14:34:29.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 68
[14:34:29.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.3267
[14:34:29.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,67] phvalue 62
[14:34:29.878] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 0 0
[14:34:30.276] <TB2>     INFO: Expecting 2560 events.
[14:34:31.234] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:31.235] <TB2>     INFO: Test took 1357ms.
[14:34:31.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:31.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 1 1
[14:34:31.742] <TB2>     INFO: Expecting 2560 events.
[14:34:32.699] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:32.700] <TB2>     INFO: Test took 1465ms.
[14:34:32.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:32.703] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 2 2
[14:34:33.207] <TB2>     INFO: Expecting 2560 events.
[14:34:34.165] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:34.165] <TB2>     INFO: Test took 1462ms.
[14:34:34.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:34.166] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 3 3
[14:34:34.673] <TB2>     INFO: Expecting 2560 events.
[14:34:35.631] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:35.631] <TB2>     INFO: Test took 1465ms.
[14:34:35.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:35.632] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 4 4
[14:34:36.140] <TB2>     INFO: Expecting 2560 events.
[14:34:37.095] <TB2>     INFO: 2560 events read in total (241ms).
[14:34:37.095] <TB2>     INFO: Test took 1463ms.
[14:34:37.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:37.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 5 5
[14:34:37.604] <TB2>     INFO: Expecting 2560 events.
[14:34:38.563] <TB2>     INFO: 2560 events read in total (244ms).
[14:34:38.564] <TB2>     INFO: Test took 1468ms.
[14:34:38.564] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:38.564] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[14:34:39.072] <TB2>     INFO: Expecting 2560 events.
[14:34:40.031] <TB2>     INFO: 2560 events read in total (244ms).
[14:34:40.031] <TB2>     INFO: Test took 1467ms.
[14:34:40.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:40.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 7 7
[14:34:40.538] <TB2>     INFO: Expecting 2560 events.
[14:34:41.495] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:41.496] <TB2>     INFO: Test took 1465ms.
[14:34:41.498] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:41.498] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 8 8
[14:34:41.003] <TB2>     INFO: Expecting 2560 events.
[14:34:42.960] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:42.961] <TB2>     INFO: Test took 1463ms.
[14:34:42.961] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:42.961] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 9 9
[14:34:43.468] <TB2>     INFO: Expecting 2560 events.
[14:34:44.425] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:44.425] <TB2>     INFO: Test took 1464ms.
[14:34:44.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:44.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 10 10
[14:34:44.933] <TB2>     INFO: Expecting 2560 events.
[14:34:45.891] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:45.891] <TB2>     INFO: Test took 1465ms.
[14:34:45.891] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:45.891] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:34:46.400] <TB2>     INFO: Expecting 2560 events.
[14:34:47.356] <TB2>     INFO: 2560 events read in total (241ms).
[14:34:47.357] <TB2>     INFO: Test took 1466ms.
[14:34:47.357] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:47.357] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 12 12
[14:34:47.864] <TB2>     INFO: Expecting 2560 events.
[14:34:48.822] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:48.822] <TB2>     INFO: Test took 1465ms.
[14:34:48.822] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:48.822] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 13 13
[14:34:49.329] <TB2>     INFO: Expecting 2560 events.
[14:34:50.289] <TB2>     INFO: 2560 events read in total (245ms).
[14:34:50.290] <TB2>     INFO: Test took 1468ms.
[14:34:50.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:50.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 14 14
[14:34:50.795] <TB2>     INFO: Expecting 2560 events.
[14:34:51.752] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:51.752] <TB2>     INFO: Test took 1460ms.
[14:34:51.752] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:51.752] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 67, 15 15
[14:34:52.261] <TB2>     INFO: Expecting 2560 events.
[14:34:53.217] <TB2>     INFO: 2560 events read in total (241ms).
[14:34:53.218] <TB2>     INFO: Test took 1466ms.
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:34:53.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:34:53.222] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:53.729] <TB2>     INFO: Expecting 655360 events.
[14:35:05.544] <TB2>     INFO: 655360 events read in total (11100ms).
[14:35:05.556] <TB2>     INFO: Expecting 655360 events.
[14:35:17.414] <TB2>     INFO: 655360 events read in total (11300ms).
[14:35:17.432] <TB2>     INFO: Expecting 655360 events.
[14:35:29.089] <TB2>     INFO: 655360 events read in total (11100ms).
[14:35:29.109] <TB2>     INFO: Expecting 655360 events.
[14:35:40.736] <TB2>     INFO: 655360 events read in total (11074ms).
[14:35:40.759] <TB2>     INFO: Expecting 655360 events.
[14:35:52.315] <TB2>     INFO: 655360 events read in total (11004ms).
[14:35:52.345] <TB2>     INFO: Expecting 655360 events.
[14:36:03.917] <TB2>     INFO: 655360 events read in total (11028ms).
[14:36:03.954] <TB2>     INFO: Expecting 655360 events.
[14:36:15.774] <TB2>     INFO: 655360 events read in total (11287ms).
[14:36:15.810] <TB2>     INFO: Expecting 655360 events.
[14:36:27.404] <TB2>     INFO: 655360 events read in total (11059ms).
[14:36:27.446] <TB2>     INFO: Expecting 655360 events.
[14:36:39.082] <TB2>     INFO: 655360 events read in total (11110ms).
[14:36:39.126] <TB2>     INFO: Expecting 655360 events.
[14:36:50.750] <TB2>     INFO: 655360 events read in total (11095ms).
[14:36:50.800] <TB2>     INFO: Expecting 655360 events.
[14:37:02.425] <TB2>     INFO: 655360 events read in total (11099ms).
[14:37:02.478] <TB2>     INFO: Expecting 655360 events.
[14:37:14.099] <TB2>     INFO: 655360 events read in total (11094ms).
[14:37:14.157] <TB2>     INFO: Expecting 655360 events.
[14:37:25.800] <TB2>     INFO: 655360 events read in total (11116ms).
[14:37:25.862] <TB2>     INFO: Expecting 655360 events.
[14:37:37.859] <TB2>     INFO: 655360 events read in total (11471ms).
[14:37:37.925] <TB2>     INFO: Expecting 655360 events.
[14:37:49.571] <TB2>     INFO: 655360 events read in total (11119ms).
[14:37:49.642] <TB2>     INFO: Expecting 655360 events.
[14:38:01.331] <TB2>     INFO: 655360 events read in total (11162ms).
[14:38:01.415] <TB2>     INFO: Test took 188193ms.
[14:38:01.513] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:01.819] <TB2>     INFO: Expecting 655360 events.
[14:38:13.630] <TB2>     INFO: 655360 events read in total (11096ms).
[14:38:13.640] <TB2>     INFO: Expecting 655360 events.
[14:38:25.509] <TB2>     INFO: 655360 events read in total (11303ms).
[14:38:25.525] <TB2>     INFO: Expecting 655360 events.
[14:38:37.199] <TB2>     INFO: 655360 events read in total (11110ms).
[14:38:37.218] <TB2>     INFO: Expecting 655360 events.
[14:38:48.821] <TB2>     INFO: 655360 events read in total (11050ms).
[14:38:48.848] <TB2>     INFO: Expecting 655360 events.
[14:39:00.433] <TB2>     INFO: 655360 events read in total (11038ms).
[14:39:00.463] <TB2>     INFO: Expecting 655360 events.
[14:39:12.050] <TB2>     INFO: 655360 events read in total (11042ms).
[14:39:12.083] <TB2>     INFO: Expecting 655360 events.
[14:39:23.856] <TB2>     INFO: 655360 events read in total (11230ms).
[14:39:23.894] <TB2>     INFO: Expecting 655360 events.
[14:39:35.470] <TB2>     INFO: 655360 events read in total (11040ms).
[14:39:35.511] <TB2>     INFO: Expecting 655360 events.
[14:39:47.115] <TB2>     INFO: 655360 events read in total (11075ms).
[14:39:47.161] <TB2>     INFO: Expecting 655360 events.
[14:39:58.797] <TB2>     INFO: 655360 events read in total (11105ms).
[14:39:58.846] <TB2>     INFO: Expecting 655360 events.
[14:40:10.503] <TB2>     INFO: 655360 events read in total (11130ms).
[14:40:10.557] <TB2>     INFO: Expecting 655360 events.
[14:40:22.167] <TB2>     INFO: 655360 events read in total (11083ms).
[14:40:22.224] <TB2>     INFO: Expecting 655360 events.
[14:40:33.872] <TB2>     INFO: 655360 events read in total (11122ms).
[14:40:33.933] <TB2>     INFO: Expecting 655360 events.
[14:40:45.600] <TB2>     INFO: 655360 events read in total (11141ms).
[14:40:45.666] <TB2>     INFO: Expecting 655360 events.
[14:40:57.304] <TB2>     INFO: 655360 events read in total (11112ms).
[14:40:57.376] <TB2>     INFO: Expecting 655360 events.
[14:41:09.027] <TB2>     INFO: 655360 events read in total (11125ms).
[14:41:09.115] <TB2>     INFO: Test took 187602ms.
[14:41:09.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:41:09.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:41:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:41:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:41:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:41:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:41:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:41:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:41:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:41:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.304] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:41:09.304] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.304] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:41:09.304] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:41:09.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:41:09.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.306] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:41:09.306] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.306] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:41:09.306] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.306] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:41:09.306] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.314] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.322] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.330] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.337] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.345] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.352] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.359] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.367] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.374] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.382] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.389] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:41:09.396] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:41:09.403] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:41:09.410] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:41:09.417] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:41:09.424] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:41:09.432] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:41:09.439] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:41:09.446] <TB2>     INFO: safety margin for low PH: adding 9, margin is now 29
[14:41:09.455] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.462] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.469] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.475] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.482] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.490] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:41:09.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C0.dat
[14:41:09.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C1.dat
[14:41:09.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C2.dat
[14:41:09.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C3.dat
[14:41:09.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C4.dat
[14:41:09.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C5.dat
[14:41:09.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C6.dat
[14:41:09.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C7.dat
[14:41:09.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C8.dat
[14:41:09.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C9.dat
[14:41:09.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C10.dat
[14:41:09.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C11.dat
[14:41:09.526] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C12.dat
[14:41:09.526] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C13.dat
[14:41:09.526] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C14.dat
[14:41:09.526] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C15.dat
[14:41:09.872] <TB2>     INFO: Expecting 41600 events.
[14:41:13.717] <TB2>     INFO: 41600 events read in total (3130ms).
[14:41:13.718] <TB2>     INFO: Test took 4188ms.
[14:41:14.368] <TB2>     INFO: Expecting 41600 events.
[14:41:18.198] <TB2>     INFO: 41600 events read in total (3116ms).
[14:41:18.199] <TB2>     INFO: Test took 4177ms.
[14:41:18.847] <TB2>     INFO: Expecting 41600 events.
[14:41:22.718] <TB2>     INFO: 41600 events read in total (3156ms).
[14:41:22.718] <TB2>     INFO: Test took 4213ms.
[14:41:23.016] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:23.149] <TB2>     INFO: Expecting 2560 events.
[14:41:24.110] <TB2>     INFO: 2560 events read in total (246ms).
[14:41:24.110] <TB2>     INFO: Test took 1094ms.
[14:41:24.113] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:24.618] <TB2>     INFO: Expecting 2560 events.
[14:41:25.578] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:25.578] <TB2>     INFO: Test took 1465ms.
[14:41:25.582] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:26.086] <TB2>     INFO: Expecting 2560 events.
[14:41:27.046] <TB2>     INFO: 2560 events read in total (246ms).
[14:41:27.047] <TB2>     INFO: Test took 1465ms.
[14:41:27.049] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:27.558] <TB2>     INFO: Expecting 2560 events.
[14:41:28.516] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:28.516] <TB2>     INFO: Test took 1467ms.
[14:41:28.518] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:29.029] <TB2>     INFO: Expecting 2560 events.
[14:41:29.987] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:29.988] <TB2>     INFO: Test took 1470ms.
[14:41:29.990] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:30.498] <TB2>     INFO: Expecting 2560 events.
[14:41:31.460] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:31.460] <TB2>     INFO: Test took 1470ms.
[14:41:31.464] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:31.975] <TB2>     INFO: Expecting 2560 events.
[14:41:32.935] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:32.936] <TB2>     INFO: Test took 1472ms.
[14:41:32.938] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:33.444] <TB2>     INFO: Expecting 2560 events.
[14:41:34.403] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:34.404] <TB2>     INFO: Test took 1466ms.
[14:41:34.406] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:34.915] <TB2>     INFO: Expecting 2560 events.
[14:41:35.873] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:35.873] <TB2>     INFO: Test took 1467ms.
[14:41:35.875] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:36.382] <TB2>     INFO: Expecting 2560 events.
[14:41:37.339] <TB2>     INFO: 2560 events read in total (242ms).
[14:41:37.339] <TB2>     INFO: Test took 1464ms.
[14:41:37.341] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:37.848] <TB2>     INFO: Expecting 2560 events.
[14:41:38.806] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:38.807] <TB2>     INFO: Test took 1466ms.
[14:41:38.809] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:39.315] <TB2>     INFO: Expecting 2560 events.
[14:41:40.275] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:40.276] <TB2>     INFO: Test took 1467ms.
[14:41:40.278] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:40.786] <TB2>     INFO: Expecting 2560 events.
[14:41:41.745] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:41.746] <TB2>     INFO: Test took 1468ms.
[14:41:41.748] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:42.255] <TB2>     INFO: Expecting 2560 events.
[14:41:43.214] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:43.214] <TB2>     INFO: Test took 1467ms.
[14:41:43.217] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:43.723] <TB2>     INFO: Expecting 2560 events.
[14:41:44.681] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:44.682] <TB2>     INFO: Test took 1466ms.
[14:41:44.684] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:45.190] <TB2>     INFO: Expecting 2560 events.
[14:41:46.150] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:46.151] <TB2>     INFO: Test took 1467ms.
[14:41:46.154] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:46.659] <TB2>     INFO: Expecting 2560 events.
[14:41:47.619] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:47.620] <TB2>     INFO: Test took 1466ms.
[14:41:47.622] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:48.130] <TB2>     INFO: Expecting 2560 events.
[14:41:49.092] <TB2>     INFO: 2560 events read in total (247ms).
[14:41:49.092] <TB2>     INFO: Test took 1470ms.
[14:41:49.095] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:49.601] <TB2>     INFO: Expecting 2560 events.
[14:41:50.561] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:50.561] <TB2>     INFO: Test took 1467ms.
[14:41:50.564] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:51.072] <TB2>     INFO: Expecting 2560 events.
[14:41:52.031] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:52.031] <TB2>     INFO: Test took 1468ms.
[14:41:52.035] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:52.544] <TB2>     INFO: Expecting 2560 events.
[14:41:53.502] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:53.503] <TB2>     INFO: Test took 1468ms.
[14:41:53.505] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:54.012] <TB2>     INFO: Expecting 2560 events.
[14:41:54.971] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:54.971] <TB2>     INFO: Test took 1467ms.
[14:41:54.973] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:55.480] <TB2>     INFO: Expecting 2560 events.
[14:41:56.438] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:56.438] <TB2>     INFO: Test took 1465ms.
[14:41:56.443] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:56.947] <TB2>     INFO: Expecting 2560 events.
[14:41:57.911] <TB2>     INFO: 2560 events read in total (248ms).
[14:41:57.911] <TB2>     INFO: Test took 1469ms.
[14:41:57.913] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:58.423] <TB2>     INFO: Expecting 2560 events.
[14:41:59.383] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:59.386] <TB2>     INFO: Test took 1473ms.
[14:41:59.388] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:59.894] <TB2>     INFO: Expecting 2560 events.
[14:42:00.854] <TB2>     INFO: 2560 events read in total (245ms).
[14:42:00.855] <TB2>     INFO: Test took 1467ms.
[14:42:00.857] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:01.365] <TB2>     INFO: Expecting 2560 events.
[14:42:02.323] <TB2>     INFO: 2560 events read in total (243ms).
[14:42:02.323] <TB2>     INFO: Test took 1466ms.
[14:42:02.327] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:02.832] <TB2>     INFO: Expecting 2560 events.
[14:42:03.789] <TB2>     INFO: 2560 events read in total (243ms).
[14:42:03.789] <TB2>     INFO: Test took 1462ms.
[14:42:03.792] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:04.297] <TB2>     INFO: Expecting 2560 events.
[14:42:05.257] <TB2>     INFO: 2560 events read in total (245ms).
[14:42:05.257] <TB2>     INFO: Test took 1466ms.
[14:42:05.260] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:05.766] <TB2>     INFO: Expecting 2560 events.
[14:42:06.723] <TB2>     INFO: 2560 events read in total (243ms).
[14:42:06.723] <TB2>     INFO: Test took 1464ms.
[14:42:06.726] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:07.232] <TB2>     INFO: Expecting 2560 events.
[14:42:08.191] <TB2>     INFO: 2560 events read in total (245ms).
[14:42:08.191] <TB2>     INFO: Test took 1466ms.
[14:42:08.195] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:08.700] <TB2>     INFO: Expecting 2560 events.
[14:42:09.658] <TB2>     INFO: 2560 events read in total (242ms).
[14:42:09.659] <TB2>     INFO: Test took 1464ms.
[14:42:10.691] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:42:10.691] <TB2>     INFO: PH scale (per ROC):    75  82  82  79  79  82  75  76  79  77  82  76  67  70  74  80
[14:42:10.691] <TB2>     INFO: PH offset (per ROC):  150 181 165 174 176 190 186 159 179 178 176 165 175 191 180 181
[14:42:10.866] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:42:10.869] <TB2>     INFO: ######################################################################
[14:42:10.869] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:42:10.869] <TB2>     INFO: ######################################################################
[14:42:10.870] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:42:10.881] <TB2>     INFO: scanning low vcal = 10
[14:42:11.226] <TB2>     INFO: Expecting 41600 events.
[14:42:14.954] <TB2>     INFO: 41600 events read in total (3013ms).
[14:42:14.954] <TB2>     INFO: Test took 4073ms.
[14:42:14.955] <TB2>     INFO: scanning low vcal = 20
[14:42:15.463] <TB2>     INFO: Expecting 41600 events.
[14:42:19.208] <TB2>     INFO: 41600 events read in total (3030ms).
[14:42:19.208] <TB2>     INFO: Test took 4253ms.
[14:42:19.209] <TB2>     INFO: scanning low vcal = 30
[14:42:19.717] <TB2>     INFO: Expecting 41600 events.
[14:42:23.450] <TB2>     INFO: 41600 events read in total (3018ms).
[14:42:23.450] <TB2>     INFO: Test took 4241ms.
[14:42:23.452] <TB2>     INFO: scanning low vcal = 40
[14:42:23.959] <TB2>     INFO: Expecting 41600 events.
[14:42:28.222] <TB2>     INFO: 41600 events read in total (3548ms).
[14:42:28.223] <TB2>     INFO: Test took 4771ms.
[14:42:28.225] <TB2>     INFO: scanning low vcal = 50
[14:42:28.646] <TB2>     INFO: Expecting 41600 events.
[14:42:32.910] <TB2>     INFO: 41600 events read in total (3549ms).
[14:42:32.911] <TB2>     INFO: Test took 4686ms.
[14:42:32.914] <TB2>     INFO: scanning low vcal = 60
[14:42:33.334] <TB2>     INFO: Expecting 41600 events.
[14:42:37.616] <TB2>     INFO: 41600 events read in total (3567ms).
[14:42:37.617] <TB2>     INFO: Test took 4703ms.
[14:42:37.621] <TB2>     INFO: scanning low vcal = 70
[14:42:38.044] <TB2>     INFO: Expecting 41600 events.
[14:42:42.311] <TB2>     INFO: 41600 events read in total (3552ms).
[14:42:42.311] <TB2>     INFO: Test took 4690ms.
[14:42:42.316] <TB2>     INFO: scanning low vcal = 80
[14:42:42.735] <TB2>     INFO: Expecting 41600 events.
[14:42:47.013] <TB2>     INFO: 41600 events read in total (3563ms).
[14:42:47.014] <TB2>     INFO: Test took 4698ms.
[14:42:47.017] <TB2>     INFO: scanning low vcal = 90
[14:42:47.433] <TB2>     INFO: Expecting 41600 events.
[14:42:51.717] <TB2>     INFO: 41600 events read in total (3569ms).
[14:42:51.717] <TB2>     INFO: Test took 4700ms.
[14:42:51.721] <TB2>     INFO: scanning low vcal = 100
[14:42:52.137] <TB2>     INFO: Expecting 41600 events.
[14:42:56.540] <TB2>     INFO: 41600 events read in total (3688ms).
[14:42:56.540] <TB2>     INFO: Test took 4819ms.
[14:42:56.544] <TB2>     INFO: scanning low vcal = 110
[14:42:56.965] <TB2>     INFO: Expecting 41600 events.
[14:43:01.244] <TB2>     INFO: 41600 events read in total (3564ms).
[14:43:01.244] <TB2>     INFO: Test took 4700ms.
[14:43:01.248] <TB2>     INFO: scanning low vcal = 120
[14:43:01.668] <TB2>     INFO: Expecting 41600 events.
[14:43:05.944] <TB2>     INFO: 41600 events read in total (3561ms).
[14:43:05.945] <TB2>     INFO: Test took 4697ms.
[14:43:05.948] <TB2>     INFO: scanning low vcal = 130
[14:43:06.364] <TB2>     INFO: Expecting 41600 events.
[14:43:10.634] <TB2>     INFO: 41600 events read in total (3553ms).
[14:43:10.634] <TB2>     INFO: Test took 4686ms.
[14:43:10.637] <TB2>     INFO: scanning low vcal = 140
[14:43:11.058] <TB2>     INFO: Expecting 41600 events.
[14:43:15.335] <TB2>     INFO: 41600 events read in total (3563ms).
[14:43:15.336] <TB2>     INFO: Test took 4699ms.
[14:43:15.339] <TB2>     INFO: scanning low vcal = 150
[14:43:15.756] <TB2>     INFO: Expecting 41600 events.
[14:43:20.016] <TB2>     INFO: 41600 events read in total (3545ms).
[14:43:20.018] <TB2>     INFO: Test took 4679ms.
[14:43:20.022] <TB2>     INFO: scanning low vcal = 160
[14:43:20.427] <TB2>     INFO: Expecting 41600 events.
[14:43:24.665] <TB2>     INFO: 41600 events read in total (3523ms).
[14:43:24.665] <TB2>     INFO: Test took 4642ms.
[14:43:24.670] <TB2>     INFO: scanning low vcal = 170
[14:43:25.083] <TB2>     INFO: Expecting 41600 events.
[14:43:29.350] <TB2>     INFO: 41600 events read in total (3548ms).
[14:43:29.351] <TB2>     INFO: Test took 4680ms.
[14:43:29.362] <TB2>     INFO: scanning low vcal = 180
[14:43:29.747] <TB2>     INFO: Expecting 41600 events.
[14:43:33.999] <TB2>     INFO: 41600 events read in total (3537ms).
[14:43:33.999] <TB2>     INFO: Test took 4635ms.
[14:43:33.004] <TB2>     INFO: scanning low vcal = 190
[14:43:34.415] <TB2>     INFO: Expecting 41600 events.
[14:43:38.670] <TB2>     INFO: 41600 events read in total (3540ms).
[14:43:38.671] <TB2>     INFO: Test took 4665ms.
[14:43:38.677] <TB2>     INFO: scanning low vcal = 200
[14:43:39.079] <TB2>     INFO: Expecting 41600 events.
[14:43:43.335] <TB2>     INFO: 41600 events read in total (3540ms).
[14:43:43.336] <TB2>     INFO: Test took 4657ms.
[14:43:43.341] <TB2>     INFO: scanning low vcal = 210
[14:43:43.750] <TB2>     INFO: Expecting 41600 events.
[14:43:47.997] <TB2>     INFO: 41600 events read in total (3532ms).
[14:43:47.997] <TB2>     INFO: Test took 4656ms.
[14:43:47.000] <TB2>     INFO: scanning low vcal = 220
[14:43:48.416] <TB2>     INFO: Expecting 41600 events.
[14:43:52.667] <TB2>     INFO: 41600 events read in total (3536ms).
[14:43:52.668] <TB2>     INFO: Test took 4667ms.
[14:43:52.673] <TB2>     INFO: scanning low vcal = 230
[14:43:53.076] <TB2>     INFO: Expecting 41600 events.
[14:43:57.332] <TB2>     INFO: 41600 events read in total (3541ms).
[14:43:57.333] <TB2>     INFO: Test took 4659ms.
[14:43:57.336] <TB2>     INFO: scanning low vcal = 240
[14:43:57.741] <TB2>     INFO: Expecting 41600 events.
[14:44:02.012] <TB2>     INFO: 41600 events read in total (3556ms).
[14:44:02.013] <TB2>     INFO: Test took 4677ms.
[14:44:02.017] <TB2>     INFO: scanning low vcal = 250
[14:44:02.432] <TB2>     INFO: Expecting 41600 events.
[14:44:06.700] <TB2>     INFO: 41600 events read in total (3553ms).
[14:44:06.701] <TB2>     INFO: Test took 4684ms.
[14:44:06.705] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:44:07.122] <TB2>     INFO: Expecting 41600 events.
[14:44:11.392] <TB2>     INFO: 41600 events read in total (3556ms).
[14:44:11.393] <TB2>     INFO: Test took 4688ms.
[14:44:11.396] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:44:11.811] <TB2>     INFO: Expecting 41600 events.
[14:44:16.084] <TB2>     INFO: 41600 events read in total (3558ms).
[14:44:16.085] <TB2>     INFO: Test took 4689ms.
[14:44:16.088] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:44:16.505] <TB2>     INFO: Expecting 41600 events.
[14:44:20.779] <TB2>     INFO: 41600 events read in total (3559ms).
[14:44:20.779] <TB2>     INFO: Test took 4691ms.
[14:44:20.782] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:44:21.201] <TB2>     INFO: Expecting 41600 events.
[14:44:25.472] <TB2>     INFO: 41600 events read in total (3556ms).
[14:44:25.472] <TB2>     INFO: Test took 4690ms.
[14:44:25.476] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:44:25.895] <TB2>     INFO: Expecting 41600 events.
[14:44:30.155] <TB2>     INFO: 41600 events read in total (3545ms).
[14:44:30.156] <TB2>     INFO: Test took 4680ms.
[14:44:30.741] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:44:30.746] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:44:30.746] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:44:30.746] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:44:30.746] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:44:30.746] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:44:30.747] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:44:30.747] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:44:30.747] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:44:30.747] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:44:30.747] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:44:30.748] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:44:30.748] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:44:30.748] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:44:30.748] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:44:30.748] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:44:30.748] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:45:10.536] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:45:10.536] <TB2>     INFO: non-linearity mean:  0.961 0.955 0.954 0.963 0.961 0.961 0.960 0.962 0.964 0.959 0.968 0.952 0.959 0.954 0.968 0.955
[14:45:10.536] <TB2>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.005 0.005 0.006 0.006 0.005 0.005 0.006 0.003 0.007 0.005 0.006 0.005 0.006
[14:45:10.536] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:45:10.561] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:45:10.584] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:45:10.607] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:45:10.629] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:45:10.652] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:45:10.675] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:45:10.698] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:45:10.721] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:45:10.743] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:45:10.766] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:45:10.788] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:45:10.811] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:45:10.833] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:45:10.856] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:45:10.878] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NQ_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:45:10.901] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[14:45:10.901] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:45:10.908] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:45:10.908] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:45:10.911] <TB2>     INFO: ######################################################################
[14:45:10.911] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:45:10.912] <TB2>     INFO: ######################################################################
[14:45:10.914] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:45:10.924] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:10.924] <TB2>     INFO:     run 1 of 1
[14:45:10.924] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:11.269] <TB2>     INFO: Expecting 3120000 events.
[14:46:02.301] <TB2>     INFO: 1312310 events read in total (50317ms).
[14:46:53.019] <TB2>     INFO: 2626395 events read in total (101035ms).
[14:47:12.097] <TB2>     INFO: 3120000 events read in total (120114ms).
[14:47:12.138] <TB2>     INFO: Test took 121215ms.
[14:47:12.213] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:12.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:13.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:15.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:16.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:18.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:19.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:21.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:22.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:23.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:25.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:26.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:28.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:29.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:31.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:32.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:34.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:35.565] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323874816
[14:47:35.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:47:35.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8509, RMS = 1.28771
[14:47:35.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:35.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:47:35.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9544, RMS = 1.47171
[14:47:35.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:47:35.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:47:35.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9126, RMS = 0.998681
[14:47:35.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:47:35.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:47:35.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8956, RMS = 1.19786
[14:47:35.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:47:35.599] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:47:35.599] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.3108, RMS = 1.72305
[14:47:35.599] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[14:47:35.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:47:35.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.6741, RMS = 1.72805
[14:47:35.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[14:47:35.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:47:35.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5352, RMS = 1.20266
[14:47:35.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:35.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:47:35.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9155, RMS = 1.44365
[14:47:35.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:35.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:47:35.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4632, RMS = 1.57082
[14:47:35.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:47:35.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:47:35.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6272, RMS = 1.7006
[14:47:35.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:47:35.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:47:35.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.1096, RMS = 1.73486
[14:47:35.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:47:35.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:47:35.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0564, RMS = 1.85127
[14:47:35.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:47:35.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:47:35.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7106, RMS = 0.932285
[14:47:35.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:35.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:47:35.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3147, RMS = 1.10702
[14:47:35.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:47:35.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:47:35.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8217, RMS = 1.08399
[14:47:35.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:47:35.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:47:35.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1895, RMS = 1.23225
[14:47:35.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:35.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:47:35.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4748, RMS = 1.13585
[14:47:35.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:47:35.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:47:35.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4982, RMS = 1.47635
[14:47:35.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:47:35.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:47:35.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.1292, RMS = 1.54579
[14:47:35.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[14:47:35.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:47:35.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.6218, RMS = 1.54533
[14:47:35.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[14:47:35.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:47:35.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0382, RMS = 1.52401
[14:47:35.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:47:35.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:47:35.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.7976, RMS = 1.88992
[14:47:35.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:47:35.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:47:35.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8653, RMS = 1.50192
[14:47:35.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:47:35.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:47:35.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5137, RMS = 1.27237
[14:47:35.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:47:35.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:47:35.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.662, RMS = 2.02599
[14:47:35.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:47:35.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:47:35.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3387, RMS = 2.76487
[14:47:35.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:47:35.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:47:35.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.907, RMS = 1.66082
[14:47:35.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:47:35.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:47:35.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0628, RMS = 1.99849
[14:47:35.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:47:35.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:47:35.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8198, RMS = 1.11308
[14:47:35.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:47:35.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:47:35.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6442, RMS = 1.23935
[14:47:35.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:35.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:47:35.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3927, RMS = 0.996239
[14:47:35.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:47:35.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:47:35.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1094, RMS = 1.24365
[14:47:35.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:35.618] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:47:35.619] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    2    0    3    0    0    0    1    0    1    0    1
[14:47:35.619] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:47:35.717] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:47:35.717] <TB2>     INFO: enter test to run
[14:47:35.717] <TB2>     INFO:   test:  no parameter change
[14:47:35.718] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[14:47:35.718] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[14:47:35.719] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.7 C
[14:47:35.719] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:47:36.575] <TB2>    QUIET: Connection to board 141 closed.
[14:47:36.576] <TB2>     INFO: pXar: this is the end, my friend
[14:47:36.576] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
