\documentclass[letterpaper,10pt]{article}
\pagestyle{empty}
\raggedbottom
\raggedright
\usepackage{changepage}
\usepackage{tocloft}
\usepackage{etoolbox}
\robustify\cftdotfill
\usepackage{multicol}
\usepackage[most]{tcolorbox}

% margins
\setlength{\evensidemargin}{-0.25in}
\setlength{\headheight}{-0.25in}
\setlength{\headsep}{0in}
\setlength{\oddsidemargin}{-0.25in}
\setlength{\paperheight}{11in}
\setlength{\paperwidth}{8.5in}
\setlength{\tabcolsep}{0in}
\setlength{\textheight}{9.75in}
\setlength{\textwidth}{7in}
\setlength{\topmargin}{-0.3in}
\setlength{\topskip}{0in}
\setlength{\voffset}{0.1in}

%-----------------------------------------------------------
% macros
\newenvironment{smitemize}{
  \vspace{-3pt}
  \begin{itemize}
    \setlength{\itemsep}{0pt}
    \setlength{\parskip}{0pt}
    \setlength{\parsep}{0pt}
  }
  {\end{itemize}}

\newcommand{\resheading}[1]{
  \vspace{-5pt}
  \begin{adjustwidth}{-20pt}{0pt} 
    \begin{tcolorbox}[width=7.2in,
                      frame hidden,
                      colback=black!30,
                      enhanced,
                      top=0pt,
                      bottom=0pt,
                      height=16pt
                      ]
        \bf #1
    \end{tcolorbox}
  \end{adjustwidth}
  \vspace{-5pt}
  }

\newcommand{\ressubheading}[4]{
  \begin{tabular*}{6.5in}{l@{\cftdotfill{\cftsecdotsep}\extracolsep{\fill}}r}
    \textbf{#1} &         #2 \\
    \textit{#3} & \textit{#4} \\
  \end{tabular*}
  }

%-----------------------------------------------------------

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\begin{document}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{tabular*}{7in}{l@{\extracolsep{\fill}}r}
  \textbf{\Large Joshua Reed} & \textbf{\today} \\
  ReedJosh@OregonState.edu & 236 NW 8th St. \\
  (971) 275-5001 &  Corvallis, OR \\
\end{tabular*}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\resheading{Objective}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

I'm looking for a three month plus internship starting mid 
June, 2016--with an implied job offer pending performance and graduation. 
I particularly want to work with FPGAs, VLSI, Microcontrollers, and work 
flow tools, but I'm always excited to try something new.

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\resheading{Education}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\ressubheading{Oregon State University}
              {Corvallis, OR}
              {Senior Year --B.Sc. Electrical and Computer Engineering}
              {2012 - Now}
\begin{smitemize}
  \item{GPA 3.5}
  \item{Focus in Computer Engineering and Digital Design}
    \vspace{-15pt}
    \begin{multicols}{2}    
      \begin{smitemize}
        \item{Digital Logic Design  ECE 271}
        \item{Assembly Language ECE 375}
        \item{Algorithms CS 325}
        \item{Microcontroller System Design ECE 473}
        \item{Operating Systems CS 311}
        \item{Core ECE Courses}
        \item{By End of Year: VLSI Design ECE 474 and Computer Architecture ECE 472}
      \end{smitemize}
    \end{multicols}
\end{smitemize}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\resheading{Skills}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{smitemize}
    \item {\bf HDL:} Strong with VHDL--Can use Verilog. Modelsim, ActiveHDL, Quartus, and script based automation.
    \item {\bf Development:} Microcontroller System Design, OOP, Algorithms, and Operating System Interaction. Strongest in C/C++, and Python.
    \item {\bf Circuit Design:} Discrete Logic Circuits, Power Supply Concepts, Amplifier Design Basics
    \item Problem solving and debugging. Software tool development. Vim, \LaTeX, git, bash, make, etc\dots
\end{smitemize}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\resheading{Internship and Work Experience}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\ressubheading{Garmin AT}{Salem, OR}{Design Engineer Intern}{Spring--Summer, 2015}
\begin{smitemize}
  \item{{\bf Exceeded Goals:} Completed all projects given with better than requested results (per midterm and final performance reviews). }
  \item{{\bf Motivated to Learn:} Learned VHDL 2008 standards and wrote function libraries. }
\end{smitemize}

\ressubheading{Oregon State University}{Corvallis, OR}{Digital Design Lab TA}{Winter--Fall 2015 \& Current}
\begin{smitemize}
  \item{{\bf Mentor:} Learned through teaching.}
  \item{{\bf Communication:} Conveyed ideas in a way that will be understood.}
\end{smitemize}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\resheading{Internship Projects}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\ressubheading{Message Reception Logic Reduction}
              {VHDL, Python, TCL, .do} 
              {Reduce logic in the ADSB next--gen message reception transceiver FPGA}
              {}
\begin{smitemize}
  \item {\bf Management of Complexity:} Utilizing procedures, functions, and generics (VHDL), built abstraction layers facilitating a clean design. 
  \item {\bf Logic Reduction:} Reduced FPGA logic utilization by $\%60$. 
  \item {\bf Testing:} Built automated test benches--Designed data generation Python scripts. 
\end{smitemize}

\ressubheading{USB O-Scope Readout Parser}
              {Python}
              {Use Python to parse CSV Oscilloscope output to diagnose poor USB signals.}
              {}
\begin{smitemize}
  \item {\bf Demodulation:} Using a state machine design, parses data to data and diagnostics. 
  \item {\bf Usability:} Output data to file with incremental numbering--Input from directory--Robust CLI. 
  \item {\bf Visualization:} Cut out dead space and plotted images of message transactions.
\end{smitemize}

\ressubheading{HDL Auto Compilation}
              {VHDL, Python, .do}
              {Parse VHDL with Python to generate a top down compilation order. } 
              {}
\begin{smitemize}
  \item {\bf Tool Integration:} Built .do scripts (like TCL) to integrate into Aldec Active HDL.
  \item {\bf Robust:} Checks libraries and IP directories--Usable with VHDL 2008 standards and prior.
  \item {\bf Simplicity:} Enter top file name in script once--Double click to run in future.
\end{smitemize}

\ressubheading{Quad Screen Driver}
              {PADs, Active HDL, VHDL}
              {Logical signal multiplexing circuit and supply power to the LED back light. }
              {}
\begin{smitemize}
  \item {\bf On Time:} Two week turn around on a project with a lot of firsts for me.
  \item {\bf Tool Usage:} Soldered many small parts by hand and used an O-Scope image to prove functionality.
\end{smitemize}  

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\end{document}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
%\resheading{References}
%
%\vspace{10pt}
%    \ressubheading{Marshal Barrett}{{\it Please Email} -- MarshalBarrett@Gmail.Com}{Senior Design Engineer}{Garmin AT}
%
%\vspace{10pt}
%    \ressubheading{Chris Schulte}{(503) 391-3303 -- Chris.Schulte@Garmin.Com--}{New Product Concepts and Innovations Staff Engineer}{Garmin AT}
%
%\vspace{10pt}
%
%    \ressubheading{Matthew Shuman}{(541) 737-1072 -- ShumanM@OregonState.Edu}{Instructor}{Oregon State University}
%
%\vspace{10pt}
%    \ressubheading{Roger Traylor}{(541) 737-2975 -- Traylor@EECS.OregonState.Edu}{Senior Instructor}{Oregon State University}
%
%\vspace{10pt}
%    \ressubheading{Lisa Shoop}{(503) 998-4266 -- {\it Please Call}}{Regional Manager}{Riverstone Residential}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

