-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in0_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    in0_V_TVALID : IN STD_LOGIC;
    in0_V_TREADY : OUT STD_LOGIC;
    out_V_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_V_TVALID : OUT STD_LOGIC;
    out_V_TREADY : IN STD_LOGIC );
end;


architecture behav of StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv8_D0 : STD_LOGIC_VECTOR (7 downto 0) := "11010000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal yp_2_fu_281_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal yp_2_reg_345 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln155_fu_293_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln155_reg_353 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln155_fu_305_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln155_reg_358 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln155_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln156_fu_325_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln156_reg_403 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_V_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_load_reg_408 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal buf_V_1_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_1_load_reg_413 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_2_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_2_load_reg_418 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_3_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_3_load_reg_423 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_4_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_4_load_reg_428 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_5_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_5_load_reg_433 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_6_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_6_load_reg_438 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_7_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_7_load_reg_443 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_we0 : STD_LOGIC;
    signal buf_V_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_we0 : STD_LOGIC;
    signal buf_V_1_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_V_2_ce0 : STD_LOGIC;
    signal buf_V_2_we0 : STD_LOGIC;
    signal buf_V_2_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_V_3_ce0 : STD_LOGIC;
    signal buf_V_3_we0 : STD_LOGIC;
    signal buf_V_3_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_V_4_ce0 : STD_LOGIC;
    signal buf_V_4_we0 : STD_LOGIC;
    signal buf_V_4_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_V_5_ce0 : STD_LOGIC;
    signal buf_V_5_we0 : STD_LOGIC;
    signal buf_V_5_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_V_6_ce0 : STD_LOGIC;
    signal buf_V_6_we0 : STD_LOGIC;
    signal buf_V_6_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_V_7_ce0 : STD_LOGIC;
    signal buf_V_7_we0 : STD_LOGIC;
    signal buf_V_7_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_done : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_idle : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_ready : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_done : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_idle : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_ready : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TREADY : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TVALID : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_done : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_idle : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_ready : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_in0_V_TREADY : STD_LOGIC;
    signal indvar_flatten_reg_188 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln154_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal xp_reg_199 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln156_fu_313_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal yp_fu_56 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln156_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_we0 : OUT STD_LOGIC;
        buf_V_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_we0 : OUT STD_LOGIC;
        buf_V_1_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_we0 : OUT STD_LOGIC;
        buf_V_2_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_3_ce0 : OUT STD_LOGIC;
        buf_V_3_we0 : OUT STD_LOGIC;
        buf_V_3_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_4_ce0 : OUT STD_LOGIC;
        buf_V_4_we0 : OUT STD_LOGIC;
        buf_V_4_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_we0 : OUT STD_LOGIC;
        buf_V_5_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_we0 : OUT STD_LOGIC;
        buf_V_6_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_7_ce0 : OUT STD_LOGIC;
        buf_V_7_we0 : OUT STD_LOGIC;
        buf_V_7_d0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_TREADY : IN STD_LOGIC;
        buf_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_we0 : OUT STD_LOGIC;
        buf_V_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_we0 : OUT STD_LOGIC;
        buf_V_1_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_1_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_we0 : OUT STD_LOGIC;
        buf_V_2_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_2_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_3_ce0 : OUT STD_LOGIC;
        buf_V_3_we0 : OUT STD_LOGIC;
        buf_V_3_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_3_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_4_ce0 : OUT STD_LOGIC;
        buf_V_4_we0 : OUT STD_LOGIC;
        buf_V_4_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_4_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_we0 : OUT STD_LOGIC;
        buf_V_5_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_5_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_we0 : OUT STD_LOGIC;
        buf_V_6_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_6_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_7_ce0 : OUT STD_LOGIC;
        buf_V_7_we0 : OUT STD_LOGIC;
        buf_V_7_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_7_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        out_V_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_V_TVALID : OUT STD_LOGIC );
    end component;


    component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in0_V_TVALID : IN STD_LOGIC;
        buf_V_7_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_6_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_5_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_4_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_3_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_2_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_1_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_7_ce0 : OUT STD_LOGIC;
        buf_V_7_we0 : OUT STD_LOGIC;
        buf_V_7_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        zext_ln156 : IN STD_LOGIC_VECTOR (6 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_we0 : OUT STD_LOGIC;
        buf_V_6_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_we0 : OUT STD_LOGIC;
        buf_V_5_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_4_ce0 : OUT STD_LOGIC;
        buf_V_4_we0 : OUT STD_LOGIC;
        buf_V_4_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_3_ce0 : OUT STD_LOGIC;
        buf_V_3_we0 : OUT STD_LOGIC;
        buf_V_3_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_we0 : OUT STD_LOGIC;
        buf_V_2_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_we0 : OUT STD_LOGIC;
        buf_V_1_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_we0 : OUT STD_LOGIC;
        buf_V_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in0_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        in0_V_TREADY : OUT STD_LOGIC );
    end component;


    component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (2 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;



begin
    buf_V_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 104,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_address0,
        ce0 => buf_V_ce0,
        we0 => buf_V_we0,
        d0 => buf_V_d0,
        q0 => buf_V_q0);

    buf_V_1_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 104,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        we0 => buf_V_1_we0,
        d0 => buf_V_1_d0,
        q0 => buf_V_1_q0);

    buf_V_2_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 104,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_2_address0,
        ce0 => buf_V_2_ce0,
        we0 => buf_V_2_we0,
        d0 => buf_V_2_d0,
        q0 => buf_V_2_q0);

    buf_V_3_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 104,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_3_address0,
        ce0 => buf_V_3_ce0,
        we0 => buf_V_3_we0,
        d0 => buf_V_3_d0,
        q0 => buf_V_3_q0);

    buf_V_4_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 104,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_4_address0,
        ce0 => buf_V_4_ce0,
        we0 => buf_V_4_we0,
        d0 => buf_V_4_d0,
        q0 => buf_V_4_q0);

    buf_V_5_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 104,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_5_address0,
        ce0 => buf_V_5_ce0,
        we0 => buf_V_5_we0,
        d0 => buf_V_5_d0,
        q0 => buf_V_5_q0);

    buf_V_6_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 104,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_6_address0,
        ce0 => buf_V_6_ce0,
        we0 => buf_V_6_we0,
        d0 => buf_V_6_d0,
        q0 => buf_V_6_q0);

    buf_V_7_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 104,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_7_address0,
        ce0 => buf_V_7_ce0,
        we0 => buf_V_7_we0,
        d0 => buf_V_7_d0,
        q0 => buf_V_7_q0);

    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210 : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start,
        ap_done => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_done,
        ap_idle => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_idle,
        ap_ready => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_ready,
        buf_V_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_address0,
        buf_V_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_ce0,
        buf_V_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_we0,
        buf_V_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_d0,
        buf_V_1_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_address0,
        buf_V_1_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_ce0,
        buf_V_1_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_we0,
        buf_V_1_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_d0,
        buf_V_2_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_address0,
        buf_V_2_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_ce0,
        buf_V_2_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_we0,
        buf_V_2_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_d0,
        buf_V_3_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_address0,
        buf_V_3_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_ce0,
        buf_V_3_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_we0,
        buf_V_3_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_d0,
        buf_V_4_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_address0,
        buf_V_4_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_ce0,
        buf_V_4_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_we0,
        buf_V_4_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_d0,
        buf_V_5_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_address0,
        buf_V_5_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_ce0,
        buf_V_5_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_we0,
        buf_V_5_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_d0,
        buf_V_6_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_address0,
        buf_V_6_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_ce0,
        buf_V_6_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_we0,
        buf_V_6_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_d0,
        buf_V_7_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_address0,
        buf_V_7_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_ce0,
        buf_V_7_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_we0,
        buf_V_7_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_d0);

    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230 : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start,
        ap_done => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_done,
        ap_idle => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_idle,
        ap_ready => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_ready,
        out_V_TREADY => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TREADY,
        buf_V_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_address0,
        buf_V_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_ce0,
        buf_V_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_we0,
        buf_V_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_d0,
        buf_V_q0 => buf_V_q0,
        buf_V_1_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_address0,
        buf_V_1_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_ce0,
        buf_V_1_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_we0,
        buf_V_1_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_d0,
        buf_V_1_q0 => buf_V_1_q0,
        buf_V_2_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_address0,
        buf_V_2_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_ce0,
        buf_V_2_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_we0,
        buf_V_2_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_d0,
        buf_V_2_q0 => buf_V_2_q0,
        buf_V_3_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_address0,
        buf_V_3_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_ce0,
        buf_V_3_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_we0,
        buf_V_3_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_d0,
        buf_V_3_q0 => buf_V_3_q0,
        buf_V_4_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_address0,
        buf_V_4_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_ce0,
        buf_V_4_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_we0,
        buf_V_4_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_d0,
        buf_V_4_q0 => buf_V_4_q0,
        buf_V_5_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_address0,
        buf_V_5_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_ce0,
        buf_V_5_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_we0,
        buf_V_5_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_d0,
        buf_V_5_q0 => buf_V_5_q0,
        buf_V_6_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_address0,
        buf_V_6_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_ce0,
        buf_V_6_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_we0,
        buf_V_6_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_d0,
        buf_V_6_q0 => buf_V_6_q0,
        buf_V_7_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_address0,
        buf_V_7_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_ce0,
        buf_V_7_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_we0,
        buf_V_7_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_d0,
        buf_V_7_q0 => buf_V_7_q0,
        out_V_TDATA => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TDATA,
        out_V_TVALID => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TVALID);

    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244 : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start,
        ap_done => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_done,
        ap_idle => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_idle,
        ap_ready => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_ready,
        in0_V_TVALID => in0_V_TVALID,
        buf_V_7_load_1 => buf_V_7_load_reg_443,
        buf_V_6_load_1 => buf_V_6_load_reg_438,
        buf_V_5_load_1 => buf_V_5_load_reg_433,
        buf_V_4_load_1 => buf_V_4_load_reg_428,
        buf_V_3_load_1 => buf_V_3_load_reg_423,
        buf_V_2_load_1 => buf_V_2_load_reg_418,
        buf_V_1_load_1 => buf_V_1_load_reg_413,
        buf_V_load_1 => buf_V_load_reg_408,
        buf_V_7_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_address0,
        buf_V_7_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_ce0,
        buf_V_7_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_we0,
        buf_V_7_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_d0,
        zext_ln156 => select_ln155_reg_358,
        buf_V_6_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_address0,
        buf_V_6_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_ce0,
        buf_V_6_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_we0,
        buf_V_6_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_d0,
        buf_V_5_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_address0,
        buf_V_5_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_ce0,
        buf_V_5_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_we0,
        buf_V_5_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_d0,
        buf_V_4_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_address0,
        buf_V_4_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_ce0,
        buf_V_4_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_we0,
        buf_V_4_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_d0,
        buf_V_3_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_address0,
        buf_V_3_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_ce0,
        buf_V_3_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_we0,
        buf_V_3_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_d0,
        buf_V_2_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_address0,
        buf_V_2_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_ce0,
        buf_V_2_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_we0,
        buf_V_2_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_d0,
        buf_V_1_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_address0,
        buf_V_1_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_ce0,
        buf_V_1_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_we0,
        buf_V_1_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_d0,
        buf_V_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_address0,
        buf_V_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_ce0,
        buf_V_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_we0,
        buf_V_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_d0,
        in0_V_TDATA => in0_V_TDATA,
        in0_V_TREADY => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_in0_V_TREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_ready = ap_const_logic_1)) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_ready = ap_const_logic_1)) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln155_fu_287_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_ready = ap_const_logic_1)) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                indvar_flatten_reg_188 <= add_ln155_reg_353;
            elsif (((icmp_ln154_fu_275_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                indvar_flatten_reg_188 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    xp_reg_199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                xp_reg_199 <= add_ln156_reg_403;
            elsif (((icmp_ln154_fu_275_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                xp_reg_199 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    yp_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                yp_fu_56 <= ap_const_lv7_0;
            elsif (((icmp_ln155_fu_287_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                yp_fu_56 <= yp_2_reg_345;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln155_reg_353 <= add_ln155_fu_293_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                add_ln156_reg_403 <= add_ln156_fu_325_p2;
                select_ln155_reg_358 <= select_ln155_fu_305_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                buf_V_1_load_reg_413 <= buf_V_1_q0;
                buf_V_2_load_reg_418 <= buf_V_2_q0;
                buf_V_3_load_reg_423 <= buf_V_3_q0;
                buf_V_4_load_reg_428 <= buf_V_4_q0;
                buf_V_5_load_reg_433 <= buf_V_5_q0;
                buf_V_6_load_reg_438 <= buf_V_6_q0;
                buf_V_7_load_reg_443 <= buf_V_7_q0;
                buf_V_load_reg_408 <= buf_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                yp_2_reg_345 <= yp_2_fu_281_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_done, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_done, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_done, icmp_ln154_fu_275_p2, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln154_fu_275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln155_fu_287_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln155_fu_293_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_188) + unsigned(ap_const_lv8_1));
    add_ln156_fu_325_p2 <= std_logic_vector(unsigned(select_ln155_fu_305_p3) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_done)
    begin
        if ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_done)
    begin
        if ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_done)
    begin
        if ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln154_fu_275_p2)
    begin
        if ((((icmp_ln154_fu_275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln154_fu_275_p2)
    begin
        if (((icmp_ln154_fu_275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_313_p1)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_1_address0 <= zext_ln156_fu_313_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_address0;
        else 
            buf_V_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_ce0;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_d0;
        else 
            buf_V_1_d0 <= "XXX";
        end if; 
    end process;


    buf_V_1_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_1_we0;
        else 
            buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_313_p1)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_2_address0 <= zext_ln156_fu_313_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_2_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_2_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_address0;
        else 
            buf_V_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    buf_V_2_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_2_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_2_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_ce0;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_2_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_2_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_d0;
        else 
            buf_V_2_d0 <= "XXX";
        end if; 
    end process;


    buf_V_2_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_2_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_2_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_2_we0;
        else 
            buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_313_p1)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_3_address0 <= zext_ln156_fu_313_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_3_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_3_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_address0;
        else 
            buf_V_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    buf_V_3_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_3_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_3_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_ce0;
        else 
            buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_3_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_3_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_d0;
        else 
            buf_V_3_d0 <= "XXX";
        end if; 
    end process;


    buf_V_3_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_3_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_3_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_3_we0;
        else 
            buf_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_313_p1)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_4_address0 <= zext_ln156_fu_313_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_4_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_4_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_address0;
        else 
            buf_V_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    buf_V_4_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_4_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_4_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_ce0;
        else 
            buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_4_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_4_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_d0;
        else 
            buf_V_4_d0 <= "XXX";
        end if; 
    end process;


    buf_V_4_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_4_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_4_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_4_we0;
        else 
            buf_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_313_p1)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_5_address0 <= zext_ln156_fu_313_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_5_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_5_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_address0;
        else 
            buf_V_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    buf_V_5_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_5_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_5_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_ce0;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_5_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_5_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_d0;
        else 
            buf_V_5_d0 <= "XXX";
        end if; 
    end process;


    buf_V_5_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_5_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_5_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_5_we0;
        else 
            buf_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_313_p1)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_6_address0 <= zext_ln156_fu_313_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_6_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_6_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_address0;
        else 
            buf_V_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    buf_V_6_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_6_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_6_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_ce0;
        else 
            buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_6_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_6_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_d0;
        else 
            buf_V_6_d0 <= "XXX";
        end if; 
    end process;


    buf_V_6_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_6_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_6_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_6_we0;
        else 
            buf_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_7_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_313_p1)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_7_address0 <= zext_ln156_fu_313_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_7_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_7_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_address0;
        else 
            buf_V_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    buf_V_7_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_7_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_7_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_ce0;
        else 
            buf_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_7_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_7_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_7_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_d0;
        else 
            buf_V_7_d0 <= "XXX";
        end if; 
    end process;


    buf_V_7_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_7_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_7_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_7_we0;
        else 
            buf_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_313_p1)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_address0 <= zext_ln156_fu_313_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_address0;
        else 
            buf_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_287_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_d0;
        else 
            buf_V_d0 <= "XXX";
        end if; 
    end process;


    buf_V_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_buf_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_buf_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_buf_V_we0;
        else 
            buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TREADY <= (out_V_TREADY and ap_CS_fsm_state8);
    icmp_ln154_fu_275_p2 <= "1" when (yp_fu_56 = ap_const_lv7_68) else "0";
    icmp_ln155_fu_287_p2 <= "1" when (indvar_flatten_reg_188 = ap_const_lv8_D0) else "0";
    icmp_ln156_fu_299_p2 <= "1" when (xp_reg_199 = ap_const_lv7_68) else "0";

    in0_V_TREADY_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_in0_V_TREADY, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            in0_V_TREADY <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_in0_V_TREADY;
        else 
            in0_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    out_V_TDATA <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TDATA;
    out_V_TVALID <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TVALID;
    select_ln155_fu_305_p3 <= 
        ap_const_lv7_0 when (icmp_ln156_fu_299_p2(0) = '1') else 
        xp_reg_199;
    yp_2_fu_281_p2 <= std_logic_vector(unsigned(yp_fu_56) + unsigned(ap_const_lv7_1));
    zext_ln156_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln155_fu_305_p3),64));
end behav;
