"/home/jcarlin/e155/e155-lab2/fpga/src/adder.sv=verilog,work,System Verilog"
"/home/jcarlin/e155/e155-lab2/fpga/src/lab2_jc.sv=verilog,work,System Verilog"
"/home/jcarlin/e155/e155-lab2/fpga/src/pulse.sv=verilog,work,System Verilog"
"/home/jcarlin/e155/e155-lab2/fpga/src/seg_decoder.sv=verilog,work,System Verilog"
"/home/jcarlin/e155/e155-lab2/fpga/src/top.sv=verilog,work,System Verilog"
"/home/jcarlin/e155/e155-lab2/fpga/testbench/lab2_tb.sv=verilog,work,System Verilog"
