

================================================================
== Synthesis Summary Report of 'bitblt'
================================================================
+ General Information: 
    * Date:           Fri Aug 11 10:54:41 2023
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        bitblt
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------+------+------+---------+-----------+----------+---------+--------+----------+--------+--------+-----------+-----------+-----+
    |            Modules            | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |        |        |           |           |     |
    |            & Loops            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +-------------------------------+------+------+---------+-----------+----------+---------+--------+----------+--------+--------+-----------+-----------+-----+
    |+ bitblt                       |     -|  0.00|   307224|  3.072e+06|         -|   307225|       -|        no|  8 (2%)|  7 (3%)|  3029 (2%)|  2989 (5%)|    -|
    | + bitblt_Pipeline_horiz_loop  |     -|  0.00|   307222|  3.072e+06|         -|   307222|       -|        no|       -|  6 (2%)|  826 (~0%)|   936 (1%)|    -|
    |  o vert_loop_horiz_loop       |     -|  7.30|   307220|  3.072e+06|        22|        1|  307200|       yes|       -|       -|          -|          -|    -|
    +-------------------------------+------+------+---------+-----------+----------+---------+--------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_dst | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 32           | 16          | 16          | BRAM=4            |
| m_axi_src | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 32           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | src_in_1  | 0x10   | 32    | W      | Data signal of src_in            |                                                                      |
| s_axi_control | src_in_2  | 0x14   | 32    | W      | Data signal of src_in            |                                                                      |
| s_axi_control | dst_in_1  | 0x1c   | 32    | W      | Data signal of dst_in            |                                                                      |
| s_axi_control | dst_in_2  | 0x20   | 32    | W      | Data signal of dst_in            |                                                                      |
| s_axi_control | dst_out_1 | 0x28   | 32    | W      | Data signal of dst_out           |                                                                      |
| s_axi_control | dst_out_2 | 0x2c   | 32    | W      | Data signal of dst_out           |                                                                      |
| s_axi_control | alpha     | 0x34   | 32    | W      | Data signal of alpha             |                                                                      |
| s_axi_control | width     | 0x3c   | 32    | W      | Data signal of width             |                                                                      |
| s_axi_control | height    | 0x44   | 32    | W      | Data signal of height            |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| src_in   | in        |  const *           |
| dst_in   | inout     |  const *           |
| dst_out  | inout     | pointer            |
| alpha    | in        | ap_uint<8> const   |
| width    | in        | ap_uint<11> const  |
| height   | in        | ap_uint<11> const  |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| src_in   | m_axi_src     | interface |          |                                     |
| src_in   | s_axi_control | register  | offset   | name=src_in_1 offset=0x10 range=32  |
| src_in   | s_axi_control | register  | offset   | name=src_in_2 offset=0x14 range=32  |
| dst_in   | m_axi_dst     | interface |          |                                     |
| dst_in   | s_axi_control | register  | offset   | name=dst_in_1 offset=0x1c range=32  |
| dst_in   | s_axi_control | register  | offset   | name=dst_in_2 offset=0x20 range=32  |
| dst_out  | m_axi_dst     | interface |          |                                     |
| dst_out  | s_axi_control | register  | offset   | name=dst_out_1 offset=0x28 range=32 |
| dst_out  | s_axi_control | register  | offset   | name=dst_out_2 offset=0x2c range=32 |
| alpha    | s_axi_control | register  |          | name=alpha offset=0x34 range=32     |
| width    | s_axi_control | register  |          | name=width offset=0x3c range=32     |
| height   | s_axi_control | register  |          | name=height offset=0x44 range=32    |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+------------+-----------------------------+
| HW Interface | Direction | Length   | Width | Loop       | Loop Location               |
+--------------+-----------+----------+-------+------------+-----------------------------+
| m_axi_dst    | read      | variable | 32    | horiz_loop | ../cpp_src/bitblt.cpp:31:21 |
| m_axi_src    | read      | variable | 32    | horiz_loop | ../cpp_src/bitblt.cpp:31:21 |
+--------------+-----------+----------+-------+------------+-----------------------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------------------+-----------+--------------+----------+------------+-----------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location             | Direction | Burst Status | Length   | Loop       | Loop Location               | Resolution | Problem                                                                                               |
+--------------+----------+-----------------------------+-----------+--------------+----------+------------+-----------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_dst    | dst_in   | ../cpp_src/bitblt.cpp:33:57 | read      | Widen Fail   |          | horiz_loop | ../cpp_src/bitblt.cpp:31:21 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_dst    | dst_in   | ../cpp_src/bitblt.cpp:33:57 | read      | Fail         |          | vert_loop  | ../cpp_src/bitblt.cpp:30:16 | 214-230    | Stride is incompatible                                                                                |
| m_axi_dst    | dst_out  | ../cpp_src/bitblt.cpp:33:28 | write     | Fail         |          |            |                             | 214-227    | Volatile or Atomic access cannot be transformed                                                       |
| m_axi_dst    | dst_in   | ../cpp_src/bitblt.cpp:33:57 | read      | Inferred     | variable | horiz_loop | ../cpp_src/bitblt.cpp:31:21 |            |                                                                                                       |
| m_axi_src    | src_in   | ../cpp_src/bitblt.cpp:33:42 | read      | Widen Fail   |          | horiz_loop | ../cpp_src/bitblt.cpp:31:21 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_src    | src_in   | ../cpp_src/bitblt.cpp:33:42 | read      | Fail         |          | vert_loop  | ../cpp_src/bitblt.cpp:30:16 | 214-230    | Stride is incompatible                                                                                |
| m_axi_src    | src_in   | ../cpp_src/bitblt.cpp:33:42 | read      | Inferred     | variable | horiz_loop | ../cpp_src/bitblt.cpp:31:21 |            |                                                                                                       |
+--------------+----------+-----------------------------+-----------+--------------+----------+------------+-----------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+------------+-----+--------+---------+
| + bitblt                             | 7   |        |            |     |        |         |
|   mul_11ns_11ns_22_1_1_U23           | 1   |        | mul_ln22   | mul | auto   | 0       |
|  + bitblt_Pipeline_horiz_loop        | 6   |        |            |     |        |         |
|    empty_fu_365_p2                   | -   |        | empty      | add | fabric | 0       |
|    add_ln30_2_fu_280_p2              | -   |        | add_ln30_2 | add | fabric | 0       |
|    add_ln30_3_fu_308_p2              | -   |        | add_ln30_3 | add | fabric | 0       |
|    p_mid112_fu_400_p2                | -   |        | p_mid112   | add | fabric | 0       |
|    add_ln30_fu_417_p2                | -   |        | add_ln30   | add | fabric | 0       |
|    add_ln30_1_fu_432_p2              | -   |        | add_ln30_1 | add | fabric | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U7 | 1   |        | mul_ln14   | mul | dsp48  | 3       |
|    mul_8ns_8ns_16_1_1_U1             | -   |        | mul_ln14_1 | mul | auto   | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U7 | 1   |        | add_ln14   | add | dsp48  | 3       |
|    mul_17ns_19ns_35_1_1_U4           | 1   |        | mul_ln14_2 | mul | auto   | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U8 | 1   |        | mul_ln15   | mul | dsp48  | 3       |
|    mul_8ns_8ns_16_1_1_U2             | -   |        | mul_ln15_1 | mul | auto   | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U8 | 1   |        | add_ln15   | add | dsp48  | 3       |
|    mul_17ns_19ns_35_1_1_U5           | 1   |        | mul_ln15_2 | mul | auto   | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U9 | 1   |        | mul_ln16   | mul | dsp48  | 3       |
|    mul_8ns_8ns_16_1_1_U3             | -   |        | mul_ln16_1 | mul | auto   | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U9 | 1   |        | add_ln16   | add | dsp48  | 3       |
|    mul_17ns_19ns_35_1_1_U6           | 1   |        | mul_ln16_2 | mul | auto   | 0       |
|    add_ln33_2_fu_589_p2              | -   |        | add_ln33_2 | add | fabric | 0       |
|    add_ln33_1_fu_599_p2              | -   |        | add_ln33_1 | add | fabric | 0       |
|    add_ln33_fu_616_p2                | -   |        | add_ln33   | add | fabric | 0       |
|    x_1_fu_322_p2                     | -   |        | x_1        | add | fabric | 0       |
+--------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
| Type           | Options                                                                                                    | Location                                              |
+----------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
| interface      | s_axilite port=alpha                                                                                       | bitblt/solution1/directives.tcl:13 in bitblt, alpha   |
| interface      | m_axi bundle=dst depth=307200 max_write_burst_length=32 num_write_outstanding=16 offset=slave port=dst_in  | bitblt/solution1/directives.tcl:10 in bitblt, dst_in  |
| interface      | m_axi bundle=dst depth=307200 max_write_burst_length=32 num_write_outstanding=16 offset=slave port=dst_out | bitblt/solution1/directives.tcl:11 in bitblt, dst_out |
| interface      | s_axilite port=height                                                                                      | bitblt/solution1/directives.tcl:14 in bitblt, height  |
| interface      | s_axilite port=return                                                                                      | bitblt/solution1/directives.tcl:8 in bitblt, return   |
| interface      | m_axi bundle=src depth=307200 max_read_burst_length=32 num_read_outstanding=16 port=src_in                 | bitblt/solution1/directives.tcl:9 in bitblt, src_in   |
| interface      | s_axilite port=width                                                                                       | bitblt/solution1/directives.tcl:12 in bitblt, width   |
| loop_tripcount | avg=320 max=640 min=1                                                                                      | bitblt/solution1/directives.tcl:15 in bitblt          |
| loop_tripcount | avg=240 max=480 min=1                                                                                      | bitblt/solution1/directives.tcl:16 in bitblt          |
+----------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+


