$date
	Thu May 15 09:38:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_fsm_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var parameter 1 & s0 $end
$var parameter 1 ' s1 $end
$var reg 1 ( ns $end
$var reg 1 ) ps $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
1'
0&
$end
#0
$dumpvars
x)
0(
1%
0$
0#
0"
0!
$end
#5
0)
1"
#10
0"
0%
#15
1"
#20
0"
#25
1"
#30
0"
1$
#35
1"
#40
1(
0"
0$
1#
#45
1"
#50
0"
1$
#55
1"
#60
0(
0"
0$
0#
#65
1"
#70
1(
0"
1$
1#
#75
1"
#80
0"
#85
1"
#90
0(
0"
0#
#95
1"
#100
1(
0"
0$
1#
#105
1"
#110
0"
