{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549868784261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549868784269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 10 23:06:24 2019 " "Processing started: Sun Feb 10 23:06:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549868784269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549868784269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDAddSub -c BCDAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDAddSub -c BCDAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549868784269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549868786100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549868786101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_addsub-a " "Found design unit 1: bcd_addsub-a" {  } { { "BCDAddSub.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/BCDAddSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549868796103 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_addsub " "Found entity 1: bcd_addsub" {  } { { "BCDAddSub.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/BCDAddSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549868796103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549868796103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/BCDto7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549868796120 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/BCDto7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549868796120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549868796120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2digitbcdaddsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2digitbcdaddsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2DigitBCDAddSub " "Found entity 1: 2DigitBCDAddSub" {  } { { "2DigitBCDAddSub.bdf" "" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549868796133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549868796133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "2DigitBCDAddSub " "Elaborating entity \"2DigitBCDAddSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549868796255 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[9..0\] " "Not all bits in bus \"SW\[9..0\]\" are used" {  } { { "2DigitBCDAddSub.bdf" "" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { { 528 152 320 544 "SW\[9\]" "" } { 280 176 344 296 "SW\[7..0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1549868796258 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[9\] SW9 " "Converted element name(s) from \"SW\[9\]\" to \"SW9\"" {  } { { "2DigitBCDAddSub.bdf" "" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { { 528 152 320 544 "SW\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1549868796258 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "2DigitBCDAddSub.bdf" "" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { { 280 176 344 296 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1549868796258 ""}  } { { "2DigitBCDAddSub.bdf" "" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { { 528 152 320 544 "SW\[9\]" "" } { 280 176 344 296 "SW\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1549868796258 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "2DigitBCDAddSub.bdf" "" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { { 240 584 648 257 "Q1\[7..0\]" "" } { 528 648 848 552 "Q1\[7..4\]" "" } { 352 648 688 352 "" "" } { -88 688 840 -88 "" "" } { -88 688 688 352 "" "" } { -8 728 728 272 "" "" } { -8 728 840 -8 "" "" } { 256 728 840 273 "Q1\[3..0\]" "" } { 256 648 728 273 "Q1\[3..0\]" "" } { 256 648 648 272 "" "" } { 352 648 648 552 "" "" } { 272 632 649 352 "Q1\[7..4\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1549868796259 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "2DigitBCDAddSub.bdf" "" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { { 440 584 631 457 "Q2\[7..0\]" "" } { 288 616 616 456 "" "" } { 456 616 616 568 "" "" } { 80 808 856 80 "" "" } { 80 808 808 568 "" "" } { 552 616 808 569 "Q2\[7..4\]" "" } { 568 808 848 568 "" "" } { 176 792 872 176 "" "" } { 176 792 792 288 "" "" } { 272 616 792 289 "Q2\[3..0\]" "" } { 288 792 840 288 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1549868796259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_addsub bcd_addsub:addsub2 " "Elaborating entity \"bcd_addsub\" for hierarchy \"bcd_addsub:addsub2\"" {  } { { "2DigitBCDAddSub.bdf" "addsub2" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { { 520 848 1024 632 "addsub2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549868796273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:latch1 " "Elaborating entity \"74374b\" for hierarchy \"74374b:latch1\"" {  } { { "2DigitBCDAddSub.bdf" "latch1" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { { 232 448 584 312 "latch1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549868796364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:latch1 " "Elaborated megafunction instantiation \"74374b:latch1\"" {  } { { "2DigitBCDAddSub.bdf" "" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { { 232 448 584 312 "latch1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549868796365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:bcdto7seg5 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:bcdto7seg5\"" {  } { { "2DigitBCDAddSub.bdf" "bcdto7seg5" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab2_2/2DigitBCDAddSub.bdf" { { 240 1096 1304 320 "bcdto7seg5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549868796379 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|49 " "Converted tri-state buffer \"74374b:latch2\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|48 " "Converted tri-state buffer \"74374b:latch2\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|47 " "Converted tri-state buffer \"74374b:latch2\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|46 " "Converted tri-state buffer \"74374b:latch2\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|45 " "Converted tri-state buffer \"74374b:latch2\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|44 " "Converted tri-state buffer \"74374b:latch2\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|43 " "Converted tri-state buffer \"74374b:latch2\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|41 " "Converted tri-state buffer \"74374b:latch2\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|49 " "Converted tri-state buffer \"74374b:latch1\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|48 " "Converted tri-state buffer \"74374b:latch1\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|47 " "Converted tri-state buffer \"74374b:latch1\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|46 " "Converted tri-state buffer \"74374b:latch1\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|45 " "Converted tri-state buffer \"74374b:latch1\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|44 " "Converted tri-state buffer \"74374b:latch1\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|43 " "Converted tri-state buffer \"74374b:latch1\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|41 " "Converted tri-state buffer \"74374b:latch1\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1549868796842 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1549868796842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549868797124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549868797492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549868797492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549868797570 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549868797570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549868797570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549868797570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549868797605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 10 23:06:37 2019 " "Processing ended: Sun Feb 10 23:06:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549868797605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549868797605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549868797605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549868797605 ""}
