#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 30 14:47:23 2021
# Process ID: 11644
# Current directory: C:/Users/jensming/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9796
# Log file: C:/Users/jensming/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/jensming/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jensming/Desktop/James_CSE100L.xpr/HelloWorld/myLab1/myLab1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jensming/AppData/Local/Temp/Temp1_myLab1.xpr.zip/myLab1/archive_project_summary.txt'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jensming/AppData/Local/Temp/Temp1_myLab1.xpr.zip/myLab1/myLab1.srcs/constrs_1/imports/HelloWorld/Basys3_Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 754.922 ; gain = 109.566
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/jensming/AppData/Local/Temp/Temp1_myLab1.xpr.zip/myLab1/myLab1.srcs/constrs_1/imports/HelloWorld/Basys3_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/jensming/AppData/Local/Temp/Temp1_myLab1.xpr.zip/myLab1/myLab1.srcs/constrs_1/imports/HelloWorld/Basys3_Master.xdc
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: myLab_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.207 ; gain = 176.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myLab_1' [C:/Users/jensming/Desktop/James_CSE100L.xpr/HelloWorld/myLab1/myLab1.srcs/sources_1/new/myLab_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'myLab_1' (1#1) [C:/Users/jensming/Desktop/James_CSE100L.xpr/HelloWorld/myLab1/myLab1.srcs/sources_1/new/myLab_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.727 ; gain = 239.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.727 ; gain = 239.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.727 ; gain = 239.801
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jensming/Desktop/James_CSE100L.xpr/HelloWorld/myLab1/myLab1.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/jensming/Desktop/James_CSE100L.xpr/HelloWorld/myLab1/myLab1.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.082 ; gain = 342.156
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1364.082 ; gain = 557.750
launch_runs impl_1
[Thu Sep 30 14:49:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/jensming/Desktop/James_CSE100L.xpr/HelloWorld/myLab1/myLab1.runs/synth_1/runme.log
[Thu Sep 30 14:49:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/jensming/Desktop/James_CSE100L.xpr/HelloWorld/myLab1/myLab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Sep 30 14:52:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/jensming/Desktop/James_CSE100L.xpr/HelloWorld/myLab1/myLab1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.258 ; gain = 3.461
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28379A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2491.129 ; gain = 1105.871
set_property PROGRAM.FILE {C:/Users/jensming/Desktop/James_CSE100L.xpr/HelloWorld/myLab1/myLab1.runs/impl_1/myLab_1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jensming/Desktop/James_CSE100L.xpr/HelloWorld/myLab1/myLab1.runs/impl_1/myLab_1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/Users/jensming/Desktop/James_CSE100L.xpr/myLab1/myLab1.xpr.zip -temp_dir C:/Users/jensming/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11644-104PC09 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jensming/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11644-104PC09' for archiving project
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jensming/AppData/Local/Temp/Temp1_myLab1.xpr.zip/myLab1/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/jensming/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11644-104PC09/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
WARNING: [Coretcl 2-52] File 'C:/Users/jensming/AppData/Local/Temp/Temp1_myLab1.xpr.zip/myLab1/archive_project_summary.txt' does not exist
