Analysis & Elaboration report for DE0_top
Thu Sep 15 02:21:05 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for sld_signaltap:auto_signaltap_0
  6. Parameter Settings for User Entity Instance: Top-level Entity: |key_expander
  7. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
  8. Analysis & Elaboration Settings
  9. SignalTap II Logic Analyzer Settings
 10. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Sep 15 02:21:05 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE0_top                                     ;
; Top-level Entity Name              ; key_expander                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |key_expander|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |key_expander|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |key_expander|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |key_expander|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |key_expander|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |key_expander|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ai31:auto_generated|sld_reserved_DE0_top_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |key_expander|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_sio:auto_generated|sld_reserved_DE0_top_auto_signaltap_0_1_3b48:mgl_prim1       ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |key_expander ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; KEY_SIZE       ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 2                                                   ; Untyped        ;
; sld_trigger_bits                                ; 2                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 2                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_DE0_top_auto_signaltap_0_1_3b48,       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 14                                                  ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000                                      ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_DE0_top_auto_signaltap_0_flow_mgr_c90c ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                   ; Untyped        ;
; sld_current_resource_width                      ; 0                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                                                   ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                   ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 3                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; key_expander       ; DE0_top            ;
; Family name                                                                ; MAX 10             ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 2                ; 128          ; 1        ; continuous             ; state-based          ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Sep 15 02:20:29 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top --analysis_and_elaboration
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12248): Elaborating Qsys system entity "de0cv.qsys"
Info (12250): 2022.09.15.02:20:42 Progress: Loading DE0_Demo/de0cv.qsys
Info (12250): 2022.09.15.02:20:43 Progress: Reading input file
Info (12250): 2022.09.15.02:20:43 Progress: Adding clk_0 [clock_source 17.0]
Info (12250): 2022.09.15.02:20:44 Progress: Parameterizing module clk_0
Info (12250): 2022.09.15.02:20:44 Progress: Building connections
Info (12250): 2022.09.15.02:20:44 Progress: Parameterizing connections
Info (12250): 2022.09.15.02:20:44 Progress: Validating
Info (12250): 2022.09.15.02:20:44 Progress: Done reading input file
Info (12250): De0cv: Generating de0cv "de0cv" for QUARTUS_SYNTH
Info (12250): De0cv: Done "de0cv" with 1 modules, 1 files
Info (12249): Finished elaborating Qsys system entity "de0cv.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/encryptor/s_box.sv
    Info (12023): Found entity 1: s_box File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/s_box.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/encryptor/key_expander.sv
    Info (12023): Found entity 1: key_expander File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/key_expander.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/encryptor/encryptor.sv
    Info (12023): Found entity 1: multiplier File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 4
    Info (12023): Found entity 2: encryptor File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/leds/leds_mgmt.v
    Info (12023): Found entity 1: leds_mgmt File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Leds/leds_mgmt.v Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/accel/ai_accel.v
Info (12021): Found 13 design units, including 13 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/top.v
    Info (12023): Found entity 1: progMem File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/mem/mem_prog.v Line: 9
    Info (12023): Found entity 2: dataMem File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/mem/mem_data.v Line: 11
    Info (12023): Found entity 3: controlUnit File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 9
    Info (12023): Found entity 4: programCounter File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_program_counter.v Line: 9
    Info (12023): Found entity 5: regFile File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_regfile.v Line: 9
    Info (12023): Found entity 6: alu File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_alu.v Line: 7
    Info (12023): Found entity 7: lis File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_lis.v Line: 10
    Info (12023): Found entity 8: br File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_br.v Line: 10
    Info (12023): Found entity 9: executionUnit File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit.v Line: 12
    Info (12023): Found entity 10: timer File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_csr_unit/core_csr_unit_timer.v Line: 6
    Info (12023): Found entity 11: crs_unit File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_csr_unit/core_csr_unit.v Line: 8
    Info (12023): Found entity 12: core File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core.v Line: 19
    Info (12023): Found entity 13: top File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/top.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file de0_top.v
    Info (12023): Found entity 1: DE0_top File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file data.v
    Info (12023): Found entity 1: data File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file prog.v
    Info (12023): Found entity 1: prog File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/prog.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0cv/de0cv.v
    Info (12023): Found entity 1: de0cv File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/ip/de0cv/de0cv.v Line: 6
Info (12127): Elaborating entity "key_expander" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at key_expander.sv(35): truncated value with size 9 to match size of target (8) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/key_expander.sv Line: 35
Warning (10241): Verilog HDL Function Declaration warning at key_expander.sv(62): function "subWord" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/key_expander.sv Line: 62
Warning (10030): Net "subWord" at key_expander.sv(62) has no driver or initial value, using a default initial value '0' File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/key_expander.sv Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_sio.tdf
    Info (12023): Found entity 1: sld_ela_trigger_sio File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/sld_ela_trigger_sio.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de0_top_auto_signaltap_0_1_3b48.v
    Info (12023): Found entity 1: sld_reserved_DE0_top_auto_signaltap_0_1_3b48 File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/sld_reserved_de0_top_auto_signaltap_0_1_3b48.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_ai31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_ai31 File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/sld_ela_trigger_flow_sel_ai31.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de0_top_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_DE0_top_auto_signaltap_0_flow_mgr_c90c File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/sld_reserved_de0_top_auto_signaltap_0_flow_mgr_c90c.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ic14.tdf
    Info (12023): Found entity 1: altsyncram_ic14 File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/altsyncram_ic14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/mux_i7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fph.tdf
    Info (12023): Found entity 1: cntr_fph File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/cntr_fph.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf
    Info (12023): Found entity 1: cmpr_erb File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/cmpr_erb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/cntr_8hi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/cntr_4rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.09.15.02:20:55 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/ip/sld5d2bcf66/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (20013): Ignored 19 assignments for entity "de0cv" -- entity does not exist in design
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Thu Sep 15 02:21:05 2022
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:35


