{
  "messages": [
    {
      "role": "system",
      "content": "# System Prompt\n## Who you are\nYou are a helpful educational assistant for budding developers. Your primary goal is to help your user understand new technologies and to generate high-quality working code in order for the developer to learn from your experience. \n\n## Modes\nWhen writing code, you have two primary modes which you must decide upon using given the context of the conversation with the user: \nThe first mode is a purely 'instructive' one, where you should generate as little code as possible while still illustrating the concept or example the user needs. This should go along with direction/instruction which allows the user to figure out next steps by themselves, only leading them in the direction which you believe they should go. You should act as if you know what to do already, but are attempting to show the user how to get there on their own. \n\nThe second mode is a purely 'educational' one, in which you are to write full files or functions of working code, which should be given alongside detailed explanations. These explanations should not assume the user has knowledge about the current technology being discusses, but should assume knowledge about the programming language and engineering concepts up to an undergraduate level. \n\nTo decide between which mode to use, you should follow the users context clues. Statements such as:\n\"Help me to write this new function using the technology given...\"\n\"Can you assist me in debugging this method?\"\n\"What are some ideas for extending this class?\"\n...should be answered in the 'instructive' mode, in which you avoid lengthy and complete explanations. \nStatements such as:\n\"Tell me how this works\"\n\"Can you explain how this class operates in the context of the entire codebase?\"\n\"Write me an example program which demonstrates the use of all features of this technology.\"\n...should be answered in the 'educational' mode, and include with them very detailed and explanations which are as verbose as they need to be in order to fully illustrate what is needed for the user to fully understand. \n\n## Explicit directives\nYou should read all of the new documentation very carefully when presented with a new technology to help your user learn or use. \n- When referencing documentation, you should provide the exact header and sub header location of the documentation you're referencing as a citation of the form (#header##subheader...) etc. \n- Exact snippets from the documentation should be quoted in multiline blocks of text like the following, and also include the required code block formatting if code is included. \n\n\"\"\"\n*documentation quote here*\n\"\"\"\n\nAll responses you give to your user should be in markdown, with code contained in multi-line code blocks which include syntax highlighting such as the following:\n```python\nprint(hello world)\n```\n\nBe sure to use headers and other formatting extensively, providing lists with numbers or bullets when helpful. No list which would make more sense as an unordered bulleted list should use numbers. \n\n## Tone\nYour tone should be that of a confident educator, one which inspires their students in a meaningful way while also remaining sure of your own knowledge. In your extensive reading of any technical materials provided, you should develop an assured sense of how the technology you're teaching operates, drawing also on your extensive knowledge of the computer science and math fields. "
    },
    {
      "role": "user",
      "content": "\n# Docs\n## README.md\n\n> **An educational 8-bit CPU simulator with interactive visualization**\n\nTiny8 is a lightweight and educational toolkit for exploring the fundamentals of computer architecture through hands-on assembly programming and real-time visualization. Designed for learning and experimentation, it features an AVR-inspired 8-bit CPU with 32 registers, a rich instruction set, and powerful debugging tools \u2014 all with zero heavy dependencies.\n\n## \u2728 Features\n\n### \ud83c\udfaf **Interactive Terminal Debugger**\n\n- **Vim-style navigation**: Step through execution with intuitive keyboard controls\n- **Change highlighting**: See exactly what changed at each step (registers, flags, memory)\n- **Advanced search**: Find instructions, track register/memory changes, locate PC addresses\n- **Marks and bookmarks**: Set and jump to important execution points\n- **Vertical scrolling**: Handle programs with large memory footprints\n\n### \ud83c\udfac **Graphical Animation**\n- Generate high-quality GIF/MP4 videos of program execution\n- Visualize register evolution, memory access patterns, and flag changes\n- Perfect for presentations, documentation, and learning materials\n  \n\n### \ud83c\udfd7\ufe0f **Complete 8-bit Architecture**\n- **32 general-purpose registers** (R0-R31)\n- **8-bit ALU** with arithmetic, logical, and bit manipulation operations\n- **Status register (SREG)** with 8 condition flags\n- **2KB address space** for unified memory and I/O\n- **Stack operations** with dedicated stack pointer\n- **AVR-inspired instruction set** with 60+ instructions\n  \n\n### \ud83d\udcda **Educational Focus**\n- Clean, readable Python implementation\n- Comprehensive examples (Fibonacci, bubble sort, factorial, and more)\n- Step-by-step execution traces for debugging\n- Full API documentation and instruction set reference\n\n## \ud83d\ude80 Quick Start\n### Installation\n```bash\n\npip install tiny8\n\n```\n### Your First Program\nCreate `fibonacci.asm`:\n```asm\n\n; Fibonacci Sequence Calculator\n\n; Calculates the 10th Fibonacci number (F(10) = 55)\n\n; F(0) = 0, F(1) = 1, F(n) = F(n-1) + F(n-2)\n\n;\n\n; Results stored in registers:\n\n; R16 and R17 hold the two most recent Fibonacci numbers\n\n  \n\n\u00a0 \u00a0 ldi r16, 0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0; F(0) = 0\n\n\u00a0 \u00a0 ldi r17, 1 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0; F(1) = 1\n\n\u00a0 \u00a0 ldi r18, 9 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0; Counter: 9 more iterations to reach F(10)\n\n  \n\nloop:\n\n\u00a0 \u00a0 add r16, r17 \u00a0 \u00a0 \u00a0 \u00a0; F(n) = F(n-1) + F(n-2)\n\n\u00a0 \u00a0 mov r19, r16 \u00a0 \u00a0 \u00a0 \u00a0; Save result temporarily\n\n\u00a0 \u00a0 mov r16, r17 \u00a0 \u00a0 \u00a0 \u00a0; Shift: previous = current\n\n\u00a0 \u00a0 mov r17, r19 \u00a0 \u00a0 \u00a0 \u00a0; Shift: current = new result\n\n\u00a0 \u00a0 dec r18 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ; Decrement counter\n\n\u00a0 \u00a0 brne loop \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ; Continue if counter != 0\n\n  \n\ndone:\n\n\u00a0 \u00a0 jmp done \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0; Infinite loop at end\n\n```\nRun it:\n\n```bash\n\ntiny8 fibonacci.asm # Interactive debugger\n\ntiny8 fibonacci.asm -m ani -o fibonacci.gif # Generate animation\n\n```\n\n  \n\n### Python API\n```python\n\nfrom tiny8 import CPU, assemble_file\n\nasm = assemble_file(\"fibonacci.asm\")\ncpu = CPU()\ncpu.load_program(asm)\ncpu.run(max_steps=1000)\n\nprint(f\"Result: R17 = {cpu.read_reg(17)}\") \u00a0# Final Fibonacci number\n```\n\n## \ud83d\udca1 Why Tiny8?\n\n**For Students** \u2014 Write assembly, see immediate results with visual feedback. Understand how each instruction affects CPU state without abstractions.\n**For Educators** \u2014 Interactive demonstrations, easy assignment creation, and generate animations for lectures.\n**For Hobbyists** \u2014 Rapid algorithm prototyping at the hardware level with minimal overhead and an extensible, readable codebase.\n\n## \ud83c\udfae Interactive CLI Controls\n\nThe terminal-based debugger provides powerful navigation and inspection capabilities.\n\n### Navigation & Playback\n- `l` / `h` or `\u2192` / `\u2190` \u2014 Step forward/backward\n- `w` / `b` \u2014 Jump \u00b110 steps\n- `0` / `$` \u2014 Jump to first/last step\n- `Space` \u2014 Play/pause auto-execution\n- `[` / `]` \u2014 Decrease/increase playback speed\n\n### Display & Inspection\n- `r` \u2014 Toggle register display (all/changed only)\n- `M` \u2014 Toggle memory display (all/non-zero only)\n- `=` \u2014 Show detailed step information\n- `j` / `k` \u2014 Scroll memory view up/down\n\n### Search & Navigation Commands (press `:`)\n- `:123` \u2014 Jump to step 123\n- `:+50` / `:-20` \u2014 Relative jumps\n- `:/ldi` \u2014 Search forward for instruction \"ldi\"\n- `:?add` \u2014 Search backward for \"add\"\n- `:@0x100` \u2014 Jump to PC address 0x100\n- `:r10` \u2014 Find next change to register R10\n- `:r10=42` \u2014 Find where R10 equals 42\n- `:m100` \u2014 Find next change to memory[100]\n- `:fZ` \u2014 Find next change to flag Z\n\n### Marks & Help\n- `ma` \u2014 Set mark 'a' at current step\n- `'a` \u2014 Jump to mark 'a'\n- `/` \u2014 Show help screen\n- `q` or `ESC` \u2014 Quit\n\n\n## \ud83c\udf93 Examples\nThe `examples/` directory contains programs demonstrating key concepts:\n\n| Example | Description |\n|---------|-------------|\n| `fibonacci.asm` | Fibonacci sequence using registers |\n| `bubblesort.asm` | Sorting algorithm with memory visualization |\n| `factorial.asm` | Recursive factorial calculation |\n| `find_max.asm` | Finding maximum value in array |\n| `is_prime.asm` | Prime number checking algorithm |\n| `gcd.asm` | Greatest common divisor (Euclidean algorithm) |\n\n  \n\n### Bubble Sort\nSort 32 bytes in memory:\n```bash\n\ntiny8 examples/bubblesort.asm -ms 0x60 -me 0x80 # Watch live\n\ntiny8 examples/bubblesort.asm -m ani -o sort.gif -ms 0x60 -me 0x80 \u00a0 # Create GIF\n\n```\n\n### Using Python\n```python\n\nfrom tiny8 import CPU, assemble_file\n\n  \n\ncpu = CPU()\n\ncpu.load_program(assemble_file(\"examples/bubblesort.asm\"))\n\ncpu.run()\n\n  \n\nprint(\"Sorted:\", [cpu.read_ram(i) for i in range(0x60, 0x80)])\n\n```\n## \ud83d\udd27 CLI Options\n\n### Command Syntax\n```bash\n\ntiny8 FILE [OPTIONS]\n\n```\n\n### General Options\n| Option | Description |\n|--------|-------------|\n| `-m, --mode {cli,ani}` | Visualization mode: `cli` for interactive debugger (default), `ani` for animation |\n| `-v, --version` | Show version and exit |\n| `--max-steps N` | Maximum execution steps (default: `15000`) |\n\n### Memory Display Options\n\n| Option | Description |\n|--------|-------------|\n| `-ms, --mem-start ADDR` | Starting memory address (decimal or `0xHEX`, default: `0x00`) |\n| `-me, --mem-end ADDR` | Ending memory address (decimal or `0xHEX`, default: `0xFF`) |\n\n### CLI Mode Options\n\n| Option | Description |\n|--------|-------------|\n| `-d, --delay SEC` | Initial playback delay in seconds (default: `0.15`) |\n\n### Animation Mode Options\n\n| Option | Description |\n|--------|-------------|\n| `-o, --output FILE` | Output filename (`.gif`, `.mp4`, `.png`) |\n| `-f, --fps FPS` | Frames per second (default: `60`) |\n| `-i, --interval MS` | Update interval in milliseconds (default: `1`) |\n| `-pe, --plot-every N` | Update plot every N steps (default: `100`, higher = faster) |\n\n> **Windows**: CLI debugger requires WSL or `windows-curses`. Animation works natively.\n\n## \ud83d\udccb Instruction Set Reference\nTiny8 implements an AVR-inspired instruction set with 62 instructions organized into logical categories. All mnemonics are case-insensitive. Registers are specified as R0-R31, immediates support decimal, hex (`$FF` or `0xFF`), and binary (`0b11111111`) notation.\n\n### Data Transfer\n\n| Instruction | Description | Example |\n|-------------|-------------|---------|\n| `LDI Rd, K` | Load 8-bit immediate into register | `ldi r16, 42` |\n| `MOV Rd, Rr` | Copy register to register | `mov r17, r16` |\n| `LD Rd, Rr` | Load from RAM at address in Rr | `ld r18, r16` |\n| `ST Rr, Rs` | Store Rs to RAM at address in Rr | `st r16, r18` |\n| `IN Rd, port` | Read from I/O port into register | `in r16, 0x3F` |\n| `OUT port, Rr` | Write register to I/O port | `out 0x3F, r16` |\n| `PUSH Rr` | Push register onto stack | `push r16` |\n| `POP Rd` | Pop from stack into register | `pop r16` |\n\n### Arithmetic Operations\n| Instruction | Description | Example |\n|-------------|-------------|---------|\n| `ADD Rd, Rr` | Add registers | `add r16, r17` |\n| `ADC Rd, Rr` | Add with carry | `adc r16, r17` |\n| `SUB Rd, Rr` | Subtract registers | `sub r16, r17` |\n| `SUBI Rd, K` | Subtract immediate | `subi r16, 10` |\n| `SBC Rd, Rr` | Subtract with carry | `sbc r16, r17` |\n| `SBCI Rd, K` | Subtract immediate with carry | `sbci r16, 5` |\n| `INC Rd` | Increment register | `inc r16` |\n| `DEC Rd` | Decrement register | `dec r16` |\n| `MUL Rd, Rr` | Multiply (result in Rd:Rd+1) | `mul r16, r17` |\n| `DIV Rd, Rr` | Divide (quotient\u2192Rd, remainder\u2192Rd+1) | `div r16, r17` |\n| `NEG Rd` | Two's complement negation | `neg r16` |\n| `ADIW Rd, K` | Add immediate to word (16-bit) | `adiw r24, 1` |\n| `SBIW Rd, K` | Subtract immediate from word | `sbiw r24, 1` |\n\n### Logical & Bit Operations\n\n| Instruction | Description | Example |\n|-------------|-------------|---------|\n| `AND Rd, Rr` | Logical AND | `and r16, r17` |\n| `ANDI Rd, K` | AND with immediate | `andi r16, 0x0F` |\n| `OR Rd, Rr` | Logical OR | `or r16, r17` |\n| `ORI Rd, K` | OR with immediate | `ori r16, 0x80` |\n| `EOR Rd, Rr` | Exclusive OR | `eor r16, r17` |\n| `EORI Rd, K` | XOR with immediate | `eori r16, 0xFF` |\n| `COM Rd` | One's complement | `com r16` |\n| `CLR Rd` | Clear register (XOR with self) | `clr r16` |\n| `SER Rd` | Set register to 0xFF | `ser r16` |\n| `TST Rd` | Test for zero or negative | `tst r16` |\n| `SWAP Rd` | Swap nibbles (high/low 4 bits) | `swap r16` |\n| `SBI port, bit` | Set bit in I/O register | `sbi 0x18, 3` |\n| `CBI port, bit` | Clear bit in I/O register | `cbi 0x18, 3` |\n  \n\n### Shifts & Rotates\n\n| Instruction | Description | Example |\n|-------------|-------------|---------|\n| `LSL Rd` | Logical shift left | `lsl r16` |\n| `LSR Rd` | Logical shift right | `lsr r16` |\n| `ROL Rd` | Rotate left through carry | `rol r16` |\n| `ROR Rd` | Rotate right through carry | `ror r16` |\n\n### Control Flow\n\n| Instruction | Description | Example |\n|-------------|-------------|---------|\n| `JMP label` | Unconditional jump | `jmp loop` |\n| `RJMP offset` | Relative jump | `rjmp -5` |\n| `CALL label` | Call subroutine | `call function` |\n| `RCALL offset` | Relative call | `rcall -10` |\n| `RET` | Return from subroutine | `ret` |\n| `RETI` | Return from interrupt | `reti` |\n| `BRNE label` | Branch if not equal (Z=0) | `brne loop` |\n| `BREQ label` | Branch if equal (Z=1) | `breq done` |\n| `BRCS label` | Branch if carry set (C=1) | `brcs overflow` |\n| `BRCC label` | Branch if carry clear (C=0) | `brcc no_carry` |\n| `BRGE label` | Branch if greater/equal | `brge positive` |\n| `BRLT label` | Branch if less than | `brlt negative` |\n| `BRMI label` | Branch if minus (N=1) | `brmi negative` |\n| `BRPL label` | Branch if plus (N=0) | `brpl positive` |\n  \n\n### Compare Instructions\n\n| Instruction | Description | Example |\n|-------------|-------------|---------|\n| `CP Rd, Rr` | Compare registers (Rd - Rr) | `cp r16, r17` |\n| `CPI Rd, K` | Compare with immediate | `cpi r16, 42` |\n| `CPSE Rd, Rr` | Compare, skip if equal | `cpse r16, r17` |\n\n### Skip Instructions\n\n| Instruction | Description | Example |\n|-------------|-------------|---------|\n| `SBRS Rd, bit` | Skip if bit in register is set | `sbrs r16, 7` |\n| `SBRC Rd, bit` | Skip if bit in register is clear | `sbrc r16, 7` |\n| `SBIS port, bit` | Skip if bit in I/O register is set | `sbis 0x16, 3` |\n| `SBIC port, bit` | Skip if bit in I/O register is clear | `sbic 0x16, 3` |\n\n### MCU Control\n\n| Instruction | Description | Example |\n|-------------|-------------|---------|\n| `NOP` | No operation | `nop` |\n| `SEI` | Set global interrupt enable | `sei` |\n| `CLI` | Clear global interrupt enable | `cli` |\n\n### Status Register (SREG) Flags\n\nThe 8-bit status register contains condition flags updated by instructions:\n\n| Bit | Flag | Description |\n|-----|------|-------------|\n| 7 | **I** | Global interrupt enable |\n| 6 | **T** | Bit copy storage |\n| 5 | **H** | Half carry (BCD arithmetic) |\n| 4 | **S** | Sign bit (N \u2295 V) |\n| 3 | **V** | Two's complement overflow |\n| 2 | **N** | Negative |\n| 1 | **Z** | Zero |\n| 0 | **C** | Carry/borrow |\n\nFlags are used for conditional branching and tracking arithmetic results.\n\n### Assembly Syntax Notes\n\n- **Comments**: Use `;` for line comments\n- **Labels**: Must end with `:` (e.g., `loop:`)\n- **Registers**: Case-insensitive R0-R31 (r16, R16 equivalent)\n- **Immediates**: Decimal (42), hex ($2A, 0x2A), binary (0b00101010)\n- **Whitespace**: Flexible indentation, spaces/tabs interchangeable\n  \n\n## \ud83c\udfd7\ufe0f Architecture Overview\n### CPU Components\n\n- **32 General-Purpose Registers** (R0-R31) \u2014 8-bit working registers\n- **Program Counter (PC)** \u2014 16-bit, addresses up to 64KB\n- **Stack Pointer (SP)** \u2014 16-bit, grows downward from high memory\n- **Status Register (SREG)** \u2014 8 condition flags (I, T, H, S, V, N, Z, C)\n- **64KB Address Space** \u2014 Unified memory for RAM and I/O\n  \n### Memory Map\n\n```text\n\n0x0000 - 0x001F \u00a0 \u00a0Memory-mapped I/O (optional)\n\n0x0020 - 0xFFFF \u00a0 \u00a0Available RAM (stack grows downward from top)\n\n```\n\n## \ud83e\uddea Testing\n\n```bash\n\npytest \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0# Run all tests\n\npytest --cov=src/tiny8 --cov-report=html \u00a0# With coverage\n\npytest tests/test_arithmetic.py \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Specific test file\n\n```\n\n  \n# Architecture \n\nThis guide provides a detailed overview of the Tiny8 CPU architecture, including its registers, memory model, instruction execution, and status flags.\n\nTiny8 implements a simplified 8-bit CPU architecture inspired by the AVR family (ATmega series). The design prioritizes educational clarity over cycle-accurate emulation, making it ideal for learning computer architecture fundamentals.\n\n### Key Specifications\n\n- **Word size**: 8 bits\n- **Registers**: 32 general-purpose 8-bit registers (R0-R31)\n- **Memory**: 2KB RAM (configurable)\n- **Stack**: Grows downward from high memory\n- **Instruction set**: ~60 instructions (AVR-inspired)\n- **Status register**: 8 flags (SREG)\n\n## Register Architecture\n### General-Purpose Registers\n\nTiny8 has 32 general-purpose 8-bit registers, labeled\u00a0**R0**\u00a0through\u00a0**R31**.\n\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502  R0  \u2502  R1  \u2502  R2  \u2502   ...  \u2502  R31  \u2502\n\u251c\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524\n\u2502     32 x 8-bit registers            \u2502\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\nAll registers are fully general-purpose - there are no dedicated accumulator, index, or pointer registers. However, some instructions may work only with specific register ranges:\n- **LDI (Load Immediate)**: Only works with R16-R31\n- **Most arithmetic/logic**: Works with any register R0-R31\n\nNote\nWhile all registers are general-purpose, you may want to establish conventions in your programs (e.g., using R0-R15 for temporary values and R16-R31 for important data).\n\n### Special Registers\n\nIn addition to general-purpose registers, the CPU has several special registers:\n\n#### Program Counter (PC)\n- Points to the current instruction in the program\n- Automatically increments after each instruction\n- Modified by branch, jump, and call instructions\n- **Width**: Depends on program size (virtual, not a physical register)\n\n#### Stack Pointer (SP)\n\n- Points to the top of the stack in memory\n- Initialized to the end of RAM (default: 0x07FF with 2KB RAM)\n- Decrements on PUSH, increments on POP\n- Used implicitly by CALL and RET instructions\n\n#### Status Register (SREG)\n\n- 8-bit register containing condition flags\n- Updated by arithmetic, logic, and comparison instructions\n- Used by conditional branch instructions\n\nSREG: [ I | T | H | S | V | N | Z | C ]\n      Bit 7                         Bit 0\n\nSee the\u00a0[Status Flags]\u00a0section for detailed flag descriptions.\n\n## Memory Model\n### Address Space\n\nTiny8 uses a flexible, byte-addressable memory model with configurable RAM size.\n**Default Configuration:**\n- RAM size: 2048 bytes (2KB)\n- Address range: 0x0000 to 0x07FF\n- Stack pointer initializes to 0x07FF (ram_size - 1)\n\n**Memory Layout:**\n\n0x07FF  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510 \u2190 SP (initial position)\n        \u2502              \u2502        \u2502  Stack Area  \u2502 Stack grows downward (PUSH decrements SP)        \u2502              \u2502        \u2502 \u2193 \u2193 \u2193 \u2193 \u2193 \u2193  \u2502        \u2502              \u2502        \u2502              \u2502        \u2502   Free RAM   \u2502 Available for program use        \u2502              \u2502        \u2502              \u2502        \u2502 \u2191 \u2191 \u2191 \u2191 \u2191 \u2191  \u2502        \u2502              \u2502        \u2502  Data Area   \u2502 Variables and data grow upward        \u2502              \u2502\n0x0000  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518 Program starts here (PC=0)\n\n**Key Points:**\n- Memory is byte-addressable (each address holds one 8-bit value)\n- Full 2KB address space available by default\n- No fixed boundaries between stack and data areas\n- Stack and data can grow toward each other (watch for collisions!)\n- All memory initializes to 0 on CPU creation\n- RAM size is configurable via\u00a0`Memory(ram_size=...)`\n\n**Memory Access:**\n\nThe CPU uses register-indirect addressing for memory operations:\n\n; Load from memory\nldi r26, 0x00        ; Set address low byte\nldi r27, 0x02        ; Set address high byte (address = 0x0200)\nld r16, r26          ; Load byte from address in R26 into R16\n; Store to memory\nldi r26, 0x50        ; Address = 0x50\nldi r16, 42          ; Value to store\nst r26, r16          ; Store R16 to memory[R26]\n\n### Memory Operations\n\n**Stack Operations**\n\nThe stack is used for temporary storage and subroutine calls:\n\npush r16             ; Push R16 onto stack (SP decrements)\npop r17              ; Pop from stack into R17 (SP increments)\ncall my_function     ; Pushes return address, then jumps\nret                  ; Pops return address, then returns\n\n**I/O Operations**\n\nAccess I/O ports and special registers:\n\nin r16, 0x3F         ; Read from I/O port 0x3F into R16\nout 0x3F, r16        ; Write R16 to I/O port 0x3F\n\n### Memory Initialization\n\n- All memory is initialized to 0 on CPU creation\n- The assembler loads program instructions starting at address 0\n- Stack pointer is initialized to the top of memory\n\n## Status Flags\n\nThe Status Register (SREG) contains 8 condition flags that reflect the result of operations and control program flow.\n\n### Flag Descriptions\n\n|Bit|Name|Description|\n|---|---|---|\n|7|**I**\u00a0(Interrupt)|Global interrupt enable flag. When set, interrupts are enabled.|\n|6|**T**\u00a0(Transfer)|Bit copy storage. Used by BLD and BST instructions for bit manipulation.|\n|5|**H**\u00a0(Half Carry)|Half-carry flag. Set when there\u2019s a carry from bit 3 to bit 4 in arithmetic operations. Used for BCD arithmetic.|\n|4|**S**\u00a0(Sign)|Sign flag, computed as N \u2295 V (N XOR V). Indicates true sign of result considering two\u2019s complement overflow.|\n|3|**V**\u00a0(Overflow)|Two\u2019s complement overflow flag. Set when signed arithmetic produces a result outside the range -128 to +127.|\n|2|**N**\u00a0(Negative)|Negative flag. Set when the result of an operation has bit 7 set (i.e., the result is negative in two\u2019s complement).|\n|1|**Z**\u00a0(Zero)|Zero flag. Set when the result of an operation is zero.|\n|0|**C**\u00a0(Carry)|Carry flag. Set when there\u2019s a carry out of bit 7 (unsigned overflow) or a borrow in subtraction.|\n\n### Flag Updates\n\nDifferent instructions update flags in different ways:\n**Arithmetic Instructions**\u00a0(ADD, SUB, ADC, SBC)\nUpdate all flags: C, Z, N, V, S, H\n**Logical Instructions**\u00a0(AND, OR, EOR)\nUpdate Z, N, S; Clear V; Leave C unchanged\n**Comparison**\u00a0(CP, CPI)\nUpdate all flags like subtraction, but don\u2019t store result\n**Test**\u00a0(TST)\nUpdate Z, N, S, V; Clear V\n**Increment/Decrement**\u00a0(INC, DEC)\nUpdate Z, N, V, S; Leave C unchanged\n\n### Using Flags for Branches\n\nConditional branch instructions test specific flag conditions:\n\n; Branch if equal (Z flag set)\nbreq label\n; Branch if not equal (Z flag clear)\nbrne label\n; Branch if carry set (C flag set)\nbrcs label\n; Branch if less than (signed: S flag set)\nbrlt label\n; Branch if lower (unsigned: C flag set)\nbrlo label\n\n## Instruction Execution\n\n### Fetch-Decode-Execute Cycle\n\nTiny8 uses a simplified instruction execution model:\n\n1. **Fetch**: Read instruction at address PC\n2. **Decode**: Parse instruction mnemonic and operands\n3. **Execute**: Perform the operation\n4. **Update**: Increment PC, update flags, record traces\n\n\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502  FETCH   \u2502 \u2190 Read instruction at PC\n\u2514\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2518\n     \u2502\n\u250c\u2500\u2500\u2500\u2500\u25bc\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502  DECODE  \u2502 \u2190 Parse mnemonic and operands\n\u2514\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2518\n     \u2502\n\u250c\u2500\u2500\u2500\u2500\u25bc\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502 EXECUTE  \u2502 \u2190 Perform operation\n\u2514\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2518\n     \u2502\n\u250c\u2500\u2500\u2500\u2500\u25bc\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502  UPDATE  \u2502 \u2190 Update PC, flags, traces\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n\n### Instruction Format\n\nInstructions are stored as tuples in memory:\n\n(mnemonic, (operand1, operand2, ...))\n# Examples:\n(\"ldi\", ((\"reg\", 16), 42))      # ldi r16, 42\n(\"add\", ((\"reg\", 16), (\"reg\", 17)))  # add r16, r17\n(\"jmp\", (\"loop\",))              # jmp loop\n\n### Operand Types\n\nOperands can be:\n\n- **Register**:\u00a0`(\"reg\",\u00a0N)`\u00a0where N is 0-31\n- **Immediate**: Integer value\n- **Label**: String referring to a program location\n- **Address**: Memory address (integer)\n    \n\n### Step Tracing\n\nThe CPU automatically records traces during execution:\n\n**Register Trace**\n\nRecords all register changes as\u00a0`(step,\u00a0register,\u00a0new_value)`\n\n**Memory Trace**\n\nRecords all memory writes as\u00a0`(step,\u00a0address,\u00a0new_value)`\n\n**Step Trace**\n\nRecords full CPU state snapshots for visualization\n\nThese traces enable the interactive debugger and animation features.\n\n## Performance Characteristics\n\n### Execution Model\n\n- **Single-cycle execution**: Each instruction completes in one \u201cstep\u201d\n- **No pipeline**: Instructions execute sequentially\n- **No timing accuracy**: Simplified model for education\n\nNote\n\nReal AVR microcontrollers have variable instruction timing (1-4 cycles) and pipelined execution. Tiny8 abstracts these details for simplicity.\n\n### Limitations\n\n- No I/O peripherals (timers, UART, etc.)\n- No interrupt handling (I flag exists but not functional)\n- Simplified flag semantics\n- No program memory vs. data memory separation (Von Neumann architecture)\n\n## Design Philosophy\n\nTiny8\u2019s architecture is designed with these principles:\n\n1. **Simplicity**: Easy to understand and implement\n2. **Educational value**: Teaches fundamental concepts\n3. **Inspectability**: Full visibility into CPU state\n4. **Extensibility**: Easy to add new instructions\n5. **Practicality**: Can run real algorithms and demonstrate CS concepts\n\nThe architecture strikes a balance between realism (AVR-inspired) and pedagogy (simplified execution model), making it suitable for:\n\n- Computer architecture courses\n- Assembly language learning\n- Algorithm visualization\n- Embedded systems concepts\n- Compiler/assembler development\n\n# Assembly Language\n\nThis guide covers the Tiny8 assembly language syntax, including instruction format, operand types, labels, and assembler directives.\n\n## Syntax Overview\n\n### Basic Structure\n\nA Tiny8 assembly program consists of:\n\n- **Instructions**: CPU operations (e.g.,\u00a0`add`,\u00a0`mov`,\u00a0`ldi`)\n- **Labels**: Named locations in the program\n- **Comments**: Documentation prefixed with\u00a0`;`\n- **Blank lines**: For readability (ignored by assembler)\n\n### Example Program\n\n; Calculate the sum of 1 to N\n; N is stored in R16, result in R17\n    ldi r16, 10         ; N = 10    ldi r17, 0          ; Sum = 0    ldi r18, 1          ; Counter = 1\nloop:\n    add r17, r18        ; Sum += Counter    inc r18             ; Counter++    cp r18, r16         ; Compare Counter with N    brlo loop           ; Loop if Counter < N    breq loop           ; Loop if Counter == N\ndone:\n    jmp done            ; Infinite loop\n\n## Comments\n\n### Single-Line Comments\n\nComments start with a semicolon (`;`) and extend to the end of the line:\n\nldi r16, 42          ; Load the answer\n; This is a full-line comment\nadd r16, r17         ; Add registers\n\nComments are stripped during assembly and don\u2019t affect the generated program.\n\n### Whitespace\n\n- Leading and trailing whitespace is ignored\n- Multiple spaces between tokens are treated as single space\n- Blank lines are allowed and ignored\n\n## Labels\n\n### Defining Labels\n\nLabels mark locations in your program and can be used as jump/branch targets:\n\nstart:               ; Label on its own line\n    ldi r16, 0\nloop: dec r16        ; Label before instruction\n    brne loop\n\n### Label Rules\n\n- Labels must end with a colon (`:`)\n- Label names are case-sensitive\n- Valid characters: letters, digits, underscore\n- Cannot start with a digit\n- Cannot be a reserved instruction mnemonic\n\n**Valid labels:**\n\nstart:\nloop_1:\nCalculateFibonacci:\n_private:\n\n**Invalid labels:**\n\n123start:          ; Cannot start with digit\nmy-label:          ; Hyphens not allowed\nadd:               ; Reserved instruction name\n\n### Using Labels\n\nLabels are most commonly used with control flow instructions:\n\n; Unconditional jump\njmp start\n; Conditional branches\nbreq equal_case\nbrne not_equal\nbrlo lower_case\n; Subroutines\ncall subroutine\nsubroutine:\n    ; ... code ...    ret\n\n## Operand Types\n\n### Registers\n\nRegister operands are specified as\u00a0`r`\u00a0followed by the register number (0-31):\n\nmov r0, r1           ; R0-R31 are valid\nadd r16, r17\nldi r31, 255\n\nNote\n\nSome instructions (like\u00a0`ldi`) only work with registers R16-R31.\n\n### Immediate Values\n\nImmediate values are constants embedded in the instruction:\n\n**Decimal**\u00a0(default)\n\nldi r16, 42          ; Decimal 42\nldi r17, 255         ; Decimal 255\nldi r18, -1          ; Negative values allowed\n\n**Hexadecimal**\u00a0(prefix with\u00a0`0x`\u00a0or\u00a0`$`)\n\nldi r16, 0xFF        ; Hexadecimal FF (255)\nldi r17, $A5         ; Hexadecimal A5 (165)\nldi r18, 0x10        ; Hexadecimal 10 (16)\n\n**Binary**\u00a0(prefix with\u00a0`0b`)\n\nldi r16, 0b11111111  ; Binary (255)\nldi r17, 0b10101010  ; Binary (170)\nldi r18, 0b00001111  ; Binary (15)\n\n**With Immediate Marker**\u00a0(optional\u00a0`#`\u00a0prefix)\n\nldi r16, #42         ; # is optional and ignored\nldi r17, #0xFF\n\n### Memory Addresses\n\nMemory addresses are used with load and store instructions:\n\nlds r16, 0x0200      ; Load from address 0x0200\nsts 0x0300, r16      ; Store to address 0x0300\nlds r17, 512         ; Decimal addresses also work\n\n### Label References\n\nLabels can be used as operands for jumps, branches, and calls:\n\n    jmp start    breq equal_handler    call calculate_sum\nstart:\n    ; ...\nequal_handler:\n    ; ...\ncalculate_sum:\n    ; ...    ret\n\n## Instruction Format\n\n### General Pattern\n\nInstructions follow this pattern:\n\n[label:] mnemonic [operand1[, operand2[, ...]]]\n\n- **label**: Optional label ending with\u00a0`:`\n- **mnemonic**: Instruction name (e.g.,\u00a0`add`,\u00a0`mov`,\u00a0`ldi`)\n- **operands**: Zero or more operands separated by commas\n\n### Operand Count\n\nDifferent instructions take different numbers of operands:\n\n; Zero operands\nnop                  ; No operation\nret                  ; Return from subroutine\n; One operand\ninc r16              ; Increment register\ndec r17              ; Decrement register\njmp loop             ; Jump to label\npush r16             ; Push register\n; Two operands\nmov r16, r17         ; Move R17 to R16\nadd r16, r17         ; Add R17 to R16\nldi r16, 42          ; Load immediate into R16\nlds r16, 0x0200      ; Load from memory\n\n### Case Sensitivity\n\n- **Instructions**: Case-insensitive (`ADD`,\u00a0`add`,\u00a0`Add`\u00a0are all valid)\n- **Registers**: Case-insensitive (`r16`,\u00a0`R16`\u00a0are both valid)\n- **Labels**: Case-sensitive (`Loop`\u00a0and\u00a0`loop`\u00a0are different)\n\n; These are all equivalent\nADD r16, r17\nadd r16, r17\nAdd R16, R17\n; But these labels are different\nLoop:\n    ; ...    jmp loop        ; Error! Label \"loop\" not defined\n\n## Program Structure\n\n### Typical Program Layout\n\nMost Tiny8 programs follow this structure:\n\n; ============================================\n; Program: Description\n; Author: Your Name\n; Description: What the program does\n; ============================================\n; --- Initialization ---\n    ldi r16, initial_value    ldi r17, 0\n; --- Main Loop ---\nmain_loop:\n    ; ... main program logic ...    jmp main_loop\n; --- Subroutines ---\nsubroutine1:\n    ; ... subroutine code ...    ret\nsubroutine2:\n    ; ... subroutine code ...    ret\n; --- End ---\ndone:\n    jmp done         ; Infinite loop\n\n### Initialization\nInitialize registers and memory at the start of your program:\n\n; Initialize working registers\nldi r16, 0           ; Counter\nldi r17, 1           ; Accumulator\nldi r18, 10          ; Loop limit\n; Initialize memory if needed\nldi r19, 0xFF\nsts 0x0200, r19      ; Store initial value\n\n### Main Loop\n\nMost programs have a main execution loop:\n\nmain:\n    ; Read input    lds r16, input_addr\n    ; Process    call process_data\n    ; Write output    sts output_addr, r16\n    ; Repeat    jmp main\n\n### Program Termination\n\nSince Tiny8 doesn\u2019t have a \u201chalt\u201d instruction, programs typically end with an infinite loop:\n\ndone:\n    jmp done         ; Loop forever\n; Or explicitly spin\nend:\n    nop    jmp end\n\n## Assembler Behavior\n\n### Two-Pass Assembly\n\nThe assembler makes two passes through your code:\n\n1. **First pass**: Collect all labels and their addresses\n2. **Second pass**: Resolve label references and generate instructions\n\nThis allows forward references:\n\n; Forward reference (allowed)\n    jmp forward_label    nop    nop\nforward_label:\n    ret\n\n### Number Parsing\n\nThe assembler recognizes several number formats:\n\n|Format|Example|Value|\n|---|---|---|\n|Decimal|`42`|42|\n|Negative decimal|`-10`|-10 (stored as 246 in 8-bit)|\n|Hexadecimal (0x)|`0xFF`|255|\n|Hexadecimal ($)|`$FF`|255|\n|Binary|`0b11111111`|255|\n\n### Error Handling\n\nThe assembler will report errors for:\n\n- Invalid instruction mnemonics\n- Wrong number of operands\n- Invalid register numbers (< 0 or > 31)\n- Undefined label references\n- Invalid number formats\n\n## Best Practices\n\n### Code Organization\n\n1. **Use meaningful labels**:\u00a0`calculate_sum`\u00a0not\u00a0`label1`\n2. **Comment liberally**: Explain what and why, not just how\n3. **Group related code**: Keep subroutines together\n4. **Use blank lines**: Separate logical sections\n\n; Good: Clear structure and documentation\n; Calculate factorial of N\n; Input: R16 = N\n; Output: R17 = N!\nfactorial:\n    ldi r17, 1           ; result = 1\nfact_loop:\n    mul r17, r16         ; result *= N    dec r16              ; N--    brne fact_loop       ; Continue if N != 0    ret\n\n### Naming Conventions[\n\n- **Labels**: Use\u00a0`snake_case`\u00a0or\u00a0`CamelCase`\u00a0consistently\n- **Constants**: Use\u00a0`UPPER_CASE`\u00a0for important constants\n- **Temporary values**: Use lower registers (R0-R15)\n- **Important data**: Use upper registers (R16-R31)\n\n### Register Allocation\n\nPlan your register usage:\n\n; Document register usage at top of program\n; R16: Loop counter\n; R17: Accumulator\n; R18: Temporary storage\n; R19-R20: Function parameters\n\n### Value Ranges\n\nRemember that Tiny8 uses 8-bit values:\n\n- Unsigned range: 0 to 255\n- Signed range: -128 to +127\n- Overflow wraps around\n\nldi r16, 255\ninc r16              ; R16 = 0 (wraps around)\nldi r17, 0\ndec r17              ; R17 = 255 (wraps around)\n\n# Visualization\nTiny8 provides two powerful visualization tools to help you understand program execution: an\u00a0**interactive terminal debugger**\u00a0and a\u00a0**graphical animation system**\u00a0for generating videos.\n\n## Terminal Debugger\n\nThe interactive terminal debugger provides a comprehensive, real-time view of your program execution with Vim-style keyboard controls.\n\n### Launching the Debugger\n\nRun any assembly program with the\u00a0`tiny8`\u00a0command:\ntiny8 program.asm\nThis opens the terminal-based visualizer showing your program state.\n\n### Interface Overview\n\nThe debugger interface is divided into several sections:\n\n\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502          SOURCE CODE (with PC)              \u2502\n\u2502  Shows your assembly with current line      \u2502\n\u251c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524\n\u2502              REGISTERS                      \u2502\n\u2502  R0-R31 with changed values highlighted     \u2502\n\u251c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524\n\u2502            STATUS FLAGS (SREG)              \u2502\n\u2502  I T H S V N Z C - visual indicators        \u2502\n\u251c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524\n\u2502               MEMORY                        \u2502\n\u2502  RAM contents with addresses and values     \u2502\n\u251c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524\n\u2502            CONTROL INFO                     \u2502\n\u2502  PC, SP, Step count, Help hint              \u2502\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n\n### Keyboard Controls\n\n#### Navigation\n\n|Key|Action|\n|---|---|\n|`l`\u00a0or\u00a0`\u2192`|Step forward one instruction|\n|`h`\u00a0or\u00a0`\u2190`|Step backward one instruction|\n|`0`|Go to first step|\n|`$`|Go to last step|\n|`w`|Jump forward 10 steps|\n|`b`|Jump backward 10 steps|\n|`Space`|Toggle play/pause mode|\n|`[`\u00a0/\u00a0`]`|Slower/faster playback speed|\n\n#### Auto-Play Mode\n\nPress\u00a0`Space`\u00a0to automatically advance through execution:\n\n- Program steps forward continuously\n- Use\u00a0`[`\u00a0and\u00a0`]`\u00a0to adjust playback speed (slower/faster)\n- Press\u00a0`Space`\u00a0again to pause\n- Press\u00a0`l`/`h`\u00a0to take manual control\n\n#### Commands and Search\n\nPress\u00a0`:`\u00a0to enter command mode for advanced navigation:\n\n**Command Examples:**\n\n- `123`\u00a0- Jump to step 123\n- `+50`\u00a0- Jump forward 50 steps\n- `-20`\u00a0- Jump backward 20 steps\n- `/add`\u00a0- Search forward for \u201cadd\u201d instruction\n- `?ldi`\u00a0- Search backward for \u201cldi\u201d instruction\n- `@100`\u00a0- Jump to PC address 100\n- `r10`\u00a0- Find next change to register R10\n- `r10=42`\u00a0- Find where R10 equals 42\n- `m100`\u00a0- Find next change to memory[100]\n- `m100=0xFF`\u00a0- Find where memory[100] equals 0xFF\n- `fZ`\u00a0- Find next change to flag Z\n- `fC=1`\u00a0- Find where flag C equals 1\n- `h`\u00a0or\u00a0`help`\u00a0- Show command help\n\n#### Marks and Bookmarks\n\nSet marks to quickly jump to important execution points:\n\n|Key|Action|\n|---|---|\n|`m`\u00a0+ letter|Set mark at current step (e.g.,\u00a0`ma`,\u00a0`mb`)|\n|`'`\u00a0+ letter|Jump to mark (e.g.,\u00a0`'a`,\u00a0`'b`)|\n\nExample workflow:\n\n1. Step to an interesting point:\u00a0`ma`\u00a0(set mark \u2018a\u2019)\n2. Explore elsewhere in execution\n3. Return instantly:\u00a0`'a`\u00a0(jump to mark \u2018a\u2019)\n\n#### View Options\n\n|Key|Action|\n|---|---|\n|`r`|Toggle between changed/all registers view|\n|`M`|Toggle between non-zero/all memory view|\n|`j`|Scroll memory view down|\n|`k`|Scroll memory view up|\n|`=`|Show detailed step information|\n\n#### Other Controls\n\n|Key|Action|\n|---|---|\n|`/`|Show help screen|\n|`q`\u00a0or\u00a0`Esc`|Quit debugger|\n\n### Visual Indicators\n\n#### Change Highlighting\n\nThe debugger highlights changes at each step:\n\n- **Registers**: Changed values appear in a different color\n- **Flags**: Set flags are highlighted\n- **Memory**: Modified memory cells are marked\n- **PC indicator**: Shows current instruction with\u00a0`\u25ba`\u00a0or color\n\n#### Understanding the Display\n\n**Registers Display**\n\nR0:  000  R1:  000  R2:  000  R3:  000\nR16: 042  R17: 010  R18: 005  R19: 000\n     ^^^       ^^^  (highlighted if changed)\n\n**Status Flags (SREG)**\n\nSREG: [I:0] [T:0] [H:0] [S:0] [V:0] [N:0] [Z:1] [C:0]\n                                          ^^^                                          (set flags highlighted)\n\n**Memory Display**\n\n0x0200: 42  \u2190 Changed this step\n0x0201: 00\n0x0202: FF  \u2190 Changed this step\n\n### Tips and Tricks\n\n#### Debugging Workflow\n\n1. **Set marks at key points**: Before loops, after calculations\n2. **Use search**: Find where registers or memory addresses are accessed\n3. **Toggle views**: Show only changed registers when debugging large programs\n4. **Auto-play**: Watch algorithm execution in real-time\n\n#### Finding Issues\n- **Infinite loops**: Watch step counter; if PC stops changing, you\u2019re stuck\n- **Wrong results**: Step through and watch registers; mark where values diverge\n- **Memory issues**: Search for memory addresses; check reads/writes\n- **Flag problems**: Watch SREG; verify flags after comparisons\n\n## Graphical Animation\n\nGenerate high-quality GIF or MP4 videos showing program execution with register and memory evolution.\n\n### Basic Animation[](https://sql-hkr.github.io/tiny8/visualization.html#basic-animation \"Link to this heading\")\n\nCreate an animation from your program:\n\ntiny8 program.asm -m ani -o output.gif\n\nThis generates\u00a0`output.gif`\u00a0showing:\n\n- SREG flag evolution over time\n- All 32 registers as a heatmap\n- Memory contents in a specified range\n\n### Advanced Options\n\n#### Command-Line Arguments\n\ntiny8 program.asm -m ani \\\n    --output animation.gif \\    --mem-start 0x0200 \\    --mem-end 0x02FF \\    --interval 200 \\    --fps 30\n\n|Option|Description|\n|---|---|\n|`-m\u00a0ani`|Enable animation mode|\n|`-o\u00a0FILE`|Output filename (.gif or .mp4)|\n|`--mem-start\u00a0ADDR`|Start address for memory visualization|\n|`--mem-end\u00a0ADDR`|End address for memory visualization|\n|`--interval\u00a0MS`|Milliseconds per frame|\n|`--fps\u00a0N`|Frames per second (for video)|\n\n### Animation Layout\n\nThe generated animation has three panels:\n\n**Top Panel: SREG Flags**\n\n8 rows showing each flag (I, T, H, S, V, N, Z, C) over time * Bright = flag set (1) * Dark = flag clear (0)\n\n**Middle Panel: Registers**\n\n32 rows (R0-R31) showing register values over time * Color intensity = value (0-255) * Bright = high values * Dark = low values\n\n**Bottom Panel: Memory**\n\nSelected memory range showing contents over time * Same color scheme as registers * Track data structure evolution\n\n### Reading the Animation\n\n**Time Axis (Horizontal)**\n\nEach column represents one execution step * Left side: Program start * Right side: Program end * Watch values change across time\n\n**Value Axis (Vertical)**\n\nEach row is a register or memory location * Track individual items vertically * See patterns and data flow\n\n### Example Use Cases\n\n#### Visualizing Algorithms\n\n# Visualize bubble sort\ntiny8 examples/bubblesort.asm -m ani -o bubblesort.gif\n\nWatch the sorting algorithm:\n\n- Registers holding array indices\n- Memory showing array elements being swapped\n- Flags changing during comparisons\n\n#### Debugging Data Flow\n\n# Track Fibonacci sequence generation\ntiny8 examples/fibonacci.asm -m ani -o fib.gif\n\nObserve:\n\n- R16 and R17 alternating as Fibonacci numbers grow\n- Loop counter (R18) decrementing\n- Flag changes at each iteration\n\n#### Presentations and Education\n\nAnimations are perfect for:\n\n- Teaching computer architecture concepts\n- Explaining algorithms visually\n- Documenting program behavior\n- Creating engaging educational content\n\n## Python API for Visualization\n\nYou can also create visualizations programmatically using the Python API.\n\n### Using the Visualizer Class\n\nfrom tiny8 import CPU, assemble, Visualizer\n# Create and run program\ncode = \"\"\"\n    ldi r16, 0    ldi r17, 10\nloop:\n    add r16, r17    dec r17    brne loop\n\"\"\"\nasm = assemble(code)\ncpu = CPU()\ncpu.load_program(asm)\ncpu.run(max_steps=100)\n# Create visualization\nviz = Visualizer(cpu)\nviz.animate_execution(\n    mem_addr_start=0x0200,    mem_addr_end=0x02FF,    filename=\"my_animation.gif\",    interval=200,  # ms between frames    fps=30,    cmap=\"viridis\"  # matplotlib colormap\n)\n\n### Customization Options\n\nThe\u00a0`animate_execution`\u00a0method accepts several parameters:\n\nviz.animate_execution(\n    mem_addr_start=0x60,      # Start of memory range    mem_addr_end=0x7F,        # End of memory range    filename=\"output.gif\",    # Output file    interval=200,              # Frame interval (ms)    fps=30,                   # Frames per second    fontsize=9,               # Label font size    cmap=\"inferno\",           # Color map name    plot_every=1              # Downsample: plot every N steps\n)\n\nAvailable colormaps:\u00a0`viridis`,\u00a0`plasma`,\u00a0`inferno`,\u00a0`magma`,\u00a0`cividis`,\u00a0`cool`,\u00a0`hot`, and many more from Matplotlib.\n\n## Visualization Best Practices\n\n### For Terminal Debugging\n\n1. **Start simple**: Run through once to understand program flow\n2. **Mark key points**: Set marks at loop starts, branches, important calculations\n3. **Use search**: Find where specific registers/memory are modified\n4. **Toggle views**: Hide unchanged registers for clarity in large programs\n5. **Auto-play for overview**: Watch execution flow at high level\n\n### For Animations\n\n1. **Choose memory range carefully**: Show only relevant data\n2. **Adjust frame rate**: Slower for detailed analysis, faster for overview\n3. **Pick good colormaps**: High contrast for presentations, perceptually uniform for analysis\n4. **Downsample long programs**: Use\u00a0`plot_every`\u00a0to skip steps\n5. **Combine with comments**: Explain what viewers should watch for\n\n### Performance Tips\n\nFor very long-running programs:\n\n- Use\u00a0`max_steps`\u00a0parameter to limit execution\n- Enable\u00a0`plot_every`\u00a0downsampling for animations\n- Focus memory range on active data regions\n- Consider using the CLI debugger instead of generating full animation\n\n# Code\n## assembler.py\n```python\n\"\"\"Simple assembler for tiny8 - converts assembly text into program tuples.\n\n  \n\nThis module provides a tiny assembler that tokenizes and parses a simple\n\nassembly syntax and returns a list of instructions and a label mapping.\n\n\"\"\"\n\n  \n\nimport re\n\nfrom dataclasses import dataclass, field\n\n  \n  \n\n@dataclass\n\nclass AsmResult:\n\n\u00a0 \u00a0 \"\"\"Result of assembling source code.\n\n  \n\n\u00a0 \u00a0 Attributes:\n\n\u00a0 \u00a0 \u00a0 \u00a0 program: List of instruction tuples (mnemonic, operands).\n\n\u00a0 \u00a0 \u00a0 \u00a0 labels: Mapping from label names to program counter addresses.\n\n\u00a0 \u00a0 \u00a0 \u00a0 pc_to_line: Mapping from program counter to original source line number.\n\n\u00a0 \u00a0 \u00a0 \u00a0 source_lines: Original source text split into lines for display.\n\n\u00a0 \u00a0 \"\"\"\n\n  \n\n\u00a0 \u00a0 program: list[tuple[str, tuple]] = field(default_factory=list)\n\n\u00a0 \u00a0 labels: dict[str, int] = field(default_factory=dict)\n\n\u00a0 \u00a0 pc_to_line: dict[int, int] = field(default_factory=dict)\n\n\u00a0 \u00a0 source_lines: list[str] = field(default_factory=list)\n\n  \n  \n\ndef _parse_number(token: str) -> int:\n\n\u00a0 \u00a0 \"\"\"Parse a numeric assembly token and return its integer value.\n\n  \n\n\u00a0 \u00a0 The function accepts tokens used by a simple assembler and supports\n\n\u00a0 \u00a0 several notations:\n\n  \n\n\u00a0 \u00a0 - Optional immediate marker '#' prefixes the token and is ignored.\n\n\u00a0 \u00a0 - Hexadecimal with a leading '$' (e.g. '$FF') or Python-style '0x'\n\n\u00a0 \u00a0 \u00a0 (e.g. '0xFF').\n\n\u00a0 \u00a0 - Binary with a leading '0b' (e.g. '0b1010').\n\n\u00a0 \u00a0 - Decimal integers, including negative values (e.g. '42', '-7').\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 token: The input token to parse.\n\n  \n\n\u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 The integer value represented by the token.\n\n  \n\n\u00a0 \u00a0 Raises:\n\n\u00a0 \u00a0 \u00a0 \u00a0 ValueError: If the token cannot be interpreted as a numeric literal\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 (e.g. when it is a label or otherwise non-numeric).\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 t = token.strip()\n\n\u00a0 \u00a0 # strip immediate marker\n\n\u00a0 \u00a0 if t.startswith(\"#\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 t = t[1:]\n\n\u00a0 \u00a0 # $nn as hex\n\n\u00a0 \u00a0 if t.startswith(\"$\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 return int(t[1:], 16)\n\n\u00a0 \u00a0 if t.startswith(\"0x\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 return int(t, 16)\n\n\u00a0 \u00a0 if t.startswith(\"0b\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 return int(t, 2)\n\n\u00a0 \u00a0 if t.isdigit() or (t.startswith(\"-\") and t[1:].isdigit()):\n\n\u00a0 \u00a0 \u00a0 \u00a0 return int(t)\n\n\u00a0 \u00a0 # otherwise return as-is (label)\n\n\u00a0 \u00a0 raise ValueError(f\"Unable to parse numeric token: {token}\")\n\n  \n  \n\ndef parse_asm(text: str) -> AsmResult:\n\n\u00a0 \u00a0 \"\"\"Parse assembly source text into a program listing and a label table.\n\n  \n\n\u00a0 \u00a0 The function scans the given assembly text line-by-line and produces\n\n\u00a0 \u00a0 an AsmResult containing the parsed program, labels, source line\n\n\u00a0 \u00a0 mapping, and original source text.\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 text: Assembly source code as a single string. May contain comments,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 blank lines and labels.\n\n  \n\n\u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 AsmResult object containing program, labels, pc_to_line mapping,\n\n\u00a0 \u00a0 \u00a0 \u00a0 and source_lines.\n\n  \n\n\u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Comments begin with ';' and extend to the end of the line.\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Labels may appear on a line by themselves or before an instruction\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 with the form \"label: instr ...\".\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Registers are encoded as (\"reg\", N) where N is the register number.\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Numeric operands are parsed using _parse_number; non-numeric tokens\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 are preserved as strings (symbols) for later resolution.\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 result = AsmResult()\n\n\u00a0 \u00a0 pc = 0\n\n\u00a0 \u00a0 lines = text.splitlines()\n\n\u00a0 \u00a0 result.source_lines = lines.copy()\n\n\u00a0 \u00a0 for line_num, line in enumerate(lines):\n\n\u00a0 \u00a0 \u00a0 \u00a0 line = line.split(\";\", 1)[0].strip()\n\n\u00a0 \u00a0 \u00a0 \u00a0 if not line:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 continue\n\n\u00a0 \u00a0 \u00a0 \u00a0 if \":\" in line:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 left, right = line.split(\":\", 1)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 lbl = left.strip()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 result.labels[lbl] = pc\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line = right.strip()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if not line:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 continue\n\n\u00a0 \u00a0 \u00a0 \u00a0 parts = [p for p in re.split(r\"[\\s,]+\", line) if p != \"\"]\n\n\u00a0 \u00a0 \u00a0 \u00a0 instr = parts[0].upper()\n\n\u00a0 \u00a0 \u00a0 \u00a0 ops = []\n\n\u00a0 \u00a0 \u00a0 \u00a0 for p in parts[1:]:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pl = p.lower()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if pl.startswith(\"r\") and pl[1:].isdigit():\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ops.append((\"reg\", int(pl[1:])))\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 n = _parse_number(p)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ops.append(n)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 except ValueError:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ops.append(p)\n\n\u00a0 \u00a0 \u00a0 \u00a0 result.program.append((instr, tuple(ops)))\n\n\u00a0 \u00a0 \u00a0 \u00a0 result.pc_to_line[pc] = line_num\n\n\u00a0 \u00a0 \u00a0 \u00a0 pc += 1\n\n\u00a0 \u00a0 return result\n\n  \n  \n\ndef assemble(text: str) -> AsmResult:\n\n\u00a0 \u00a0 \"\"\"Parse assembly source text and return parsed instructions and label map.\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 text: Assembly source code as a single string. May contain\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 multiple lines, labels and comments.\n\n  \n\n\u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 AsmResult object containing program, labels, source line mapping,\n\n\u00a0 \u00a0 \u00a0 \u00a0 and original source text.\n\n  \n\n\u00a0 \u00a0 Raises:\n\n\u00a0 \u00a0 \u00a0 \u00a0 Exception: Propagates parsing errors from the underlying parser.\n\n  \n\n\u00a0 \u00a0 Example:\n\n\u00a0 \u00a0 \u00a0 \u00a0 >>> src = \"start: MOV R1, 5\\\\nJMP start\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 >>> result = assemble(src)\n\n\u00a0 \u00a0 \u00a0 \u00a0 >>> result.labels\n\n\u00a0 \u00a0 \u00a0 \u00a0 {'start': 0}\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 return parse_asm(text)\n\n  \n  \n\ndef assemble_file(path: str) -> AsmResult:\n\n\u00a0 \u00a0 \"\"\"Assemble the contents of a source file.\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 path: Path to the source file to assemble.\n\n  \n\n\u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 The result produced by calling assemble(source_text).\n\n  \n\n\u00a0 \u00a0 Raises:\n\n\u00a0 \u00a0 \u00a0 \u00a0 FileNotFoundError: If the specified file does not exist.\n\n\u00a0 \u00a0 \u00a0 \u00a0 OSError: For other I/O related errors when opening or reading the file.\n\n\u00a0 \u00a0 \u00a0 \u00a0 Exception: Any exception raised by assemble(...) will be propagated.\n\n  \n\n\u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 The file is opened in text mode and read entirely into memory.\n\n  \n\n\u00a0 \u00a0 Example:\n\n\u00a0 \u00a0 \u00a0 \u00a0 >>> result = assemble_file(\"program.asm\")\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 with open(path, \"r\") as f:\n\n\u00a0 \u00a0 \u00a0 \u00a0 return assemble(f.read())\n```\n\n## cpu.py\n```python\n\"\"\"A simplified AVR-like 8-bit CPU simulator.\n\n  \n\nThis module provides a lightweight CPU model inspired by the ATmega family.\n\nThe :class:`CPU` class is the primary export and implements a small, extensible instruction-dispatch model.\n\nThe implementation favors readability over step-accurate emulation. Add\n\ninstruction handlers by defining methods named ``op_<mnemonic>`` on ``CPU``.\n\n\"\"\"\n\n  \n\nfrom typing import TYPE_CHECKING, Optional\n\n  \n\nif TYPE_CHECKING:\n\n\u00a0 \u00a0 from .assembler import AsmResult\n\n  \n\nfrom .memory import Memory\n\nfrom .utils import ProgressBar\n\n  \n\n# SREG flag bit positions and short descriptions.\n\nSREG_I = 7 \u00a0# Global Interrupt Enable\n\nSREG_T = 6 \u00a0# Bit copy storage (temporary)\n\nSREG_H = 5 \u00a0# Half Carry\n\nSREG_S = 4 \u00a0# Sign (N ^ V)\n\nSREG_V = 3 \u00a0# Two's complement overflow\n\nSREG_N = 2 \u00a0# Negative\n\nSREG_Z = 1 \u00a0# Zero\n\nSREG_C = 0 \u00a0# Carry\n\n  \n  \n\nclass CPU:\n\n\u00a0 \u00a0 \"\"\"In-memory 8-bit AVR-like CPU model.\n\n  \n\n\u00a0 \u00a0 The CPU implements a compact instruction-dispatch model. Handlers are\n\n\u00a0 \u00a0 methods named ``op_<mnemonic>`` and are invoked by :meth:`step` for the\n\n\u00a0 \u00a0 currently-loaded program.\n\n  \n\n\u00a0 \u00a0 Attributes:\n\n\u00a0 \u00a0 \u00a0 \u00a0 regs (list[int]): 32 8-bit general purpose registers (R0..R31).\n\n\u00a0 \u00a0 \u00a0 \u00a0 pc (int): Program counter (index into ``program``).\n\n\u00a0 \u00a0 \u00a0 \u00a0 sp (int): Stack pointer (index into RAM in the associated\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 :class:`tiny8.memory.Memory`).\n\n\u00a0 \u00a0 \u00a0 \u00a0 sreg (int): Status register bits stored in a single integer (I, T,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 H, S, V, N, Z, C).\n\n\u00a0 \u00a0 \u00a0 \u00a0 step_count (int): Instruction execution counter.\n\n\u00a0 \u00a0 \u00a0 \u00a0 reg_trace (list[tuple[int, int, int]]): Per-step register change\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 trace entries of the form ``(step, reg, new_value)``.\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_trace (list[tuple[int, int, int]]): Per-step memory change\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 trace entries of the form ``(step, addr, new_value)``.\n\n\u00a0 \u00a0 \u00a0 \u00a0 step_trace (list[dict]): Full per-step snapshots useful for\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 visualization and debugging.\n\n  \n\n\u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 This implementation simplifies many AVR specifics (flag semantics,\n\n\u00a0 \u00a0 \u00a0 \u00a0 exact step counts, IO mapping) in favor of clarity. Extend or\n\n\u00a0 \u00a0 \u00a0 \u00a0 replace individual ``op_`` handlers to increase fidelity.\n\n\u00a0 \u00a0 \"\"\"\n\n  \n\n\u00a0 \u00a0 def __init__(self, memory: Optional[Memory] = None):\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.mem = memory or Memory()\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.regs: list[int] = [0] * 32\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.pc: int = 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp: int = self.mem.ram_size - 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sreg: int = 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.step_count: int = 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.interrupts: dict[int, bool] = {}\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.reg_trace: list[tuple[int, int, int]] = []\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.mem_trace: list[tuple[int, int, int]] = []\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.step_trace: list[dict] = []\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.program: list[tuple[str, tuple]] = []\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.labels: dict[str, int] = {}\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.pc_to_line: dict[int, int] = {}\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.source_lines: list[str] = []\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.running = False\n\n  \n\n\u00a0 \u00a0 def set_flag(self, bit: int, value: bool) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set or clear a specific SREG flag bit.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit: Integer bit index (0..7) representing the flag position.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 value: True to set the bit, False to clear it.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if value:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.sreg |= 1 << bit\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.sreg &= ~(1 << bit)\n\n  \n\n\u00a0 \u00a0 def get_flag(self, bit: int) -> bool:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Return the boolean value of a specific SREG flag bit.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit: Integer bit index (0..7).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 True if the bit is set, False otherwise.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return bool((self.sreg >> bit) & 1)\n\n  \n\n\u00a0 \u00a0 # --- AVR-like flag helpers (Z, C, N, V, S, H) ---\n\n\u00a0 \u00a0 def _set_flags_add(self, a: int, b: int, carry_in: int, result: int) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set flags for ADD/ADC (AVR semantics).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 a: First operand (0..255).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 b: Second operand (0..255).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 carry_in: Carry input (0 or 1).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 result: Integer sum result.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 r = result & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 c = (result >> 8) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 h = (((a & 0x0F) + (b & 0x0F) + carry_in) >> 4) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = (r >> 7) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = 1 if (((~(a ^ b) & 0xFF) & (a ^ r) & 0x80) != 0) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 s = n ^ v\n\n\u00a0 \u00a0 \u00a0 \u00a0 z = 1 if r == 0 else 0\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, bool(c))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, bool(h))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool(n))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, bool(v))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool(s))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, bool(z))\n\n  \n\n\u00a0 \u00a0 def _set_flags_sub(self, a: int, b: int, borrow_in: int, result: int) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set flags for SUB/CP/CPI (AVR semantics).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 a: Minuend (0..255).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 b: Subtrahend (0..255).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 borrow_in: Borrow input (0 or 1).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 result: Signed difference (a - b - borrow_in).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 r = result & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 c = 1 if (a - b - borrow_in) < 0 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 h = 1 if ((a & 0x0F) - (b & 0x0F) - borrow_in) < 0 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = (r >> 7) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = 1 if ((((a ^ b) & (a ^ r)) & 0x80) != 0) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 s = n ^ v\n\n\u00a0 \u00a0 \u00a0 \u00a0 z = 1 if r == 0 else 0\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, bool(c))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, bool(h))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool(n))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, bool(v))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool(s))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, bool(z))\n\n  \n\n\u00a0 \u00a0 def _set_flags_logical(self, result: int) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set flags for logical operations (AND, OR, EOR) per AVR semantics.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 result: Operation result.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 Logical ops clear C and V, set N and Z, S = N ^ V, and clear H.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 r = result & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = (r >> 7) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 z = 1 if r == 0 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 s = n \u00a0# v is 0, so s = n ^ 0 = n\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool(n))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool(s))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, bool(z))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def _set_flags_inc(self, old: int, new: int) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set flags for INC (affects V, N, Z, S). Does not affect C or H.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 old: Value before increment.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 new: Value after increment.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = (new >> 7) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = 1 if old == 0x7F else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 z = 1 if new == 0 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 s = n ^ v\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool(n))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, bool(v))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool(s))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, bool(z))\n\n  \n\n\u00a0 \u00a0 def _set_flags_add16(self, a: int, b: int, carry_in: int, result: int) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set flags for 16-bit add (ADIW semantics approximation).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 a: First operand (0..0xFFFF).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 b: Second operand (0..0xFFFF).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 carry_in: Carry input (0 or 1).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 result: Full integer sum.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 r = result & 0xFFFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 c = (result >> 16) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = (r >> 15) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = 1 if (((~(a ^ b) & 0xFFFF) & (a ^ r) & 0x8000) != 0) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 s = n ^ v\n\n\u00a0 \u00a0 \u00a0 \u00a0 z = 1 if r == 0 else 0\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, bool(c))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool(n))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, bool(v))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool(s))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, bool(z))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def _set_flags_sub16(self, a: int, b: int, borrow_in: int, result: int) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set flags for 16-bit subtraction (SBIW semantics approximation).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 a: Minuend (0..0xFFFF).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 b: Subtrahend (0..0xFFFF).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 borrow_in: Borrow input (0 or 1).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 result: Integer difference a - b - borrow_in.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 r = result & 0xFFFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 c = 1 if (a - b - borrow_in) < 0 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = (r >> 15) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = 1 if ((((a ^ b) & (a ^ r)) & 0x8000) != 0) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 s = n ^ v\n\n\u00a0 \u00a0 \u00a0 \u00a0 z = 1 if r == 0 else 0\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, bool(c))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool(n))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, bool(v))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool(s))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, bool(z))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def _set_flags_dec(self, old: int, new: int) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set flags for DEC (affects V, N, Z, S). Does not affect C or H.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 old: Value before decrement.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 new: Value after decrement.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = (new >> 7) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = 1 if old == 0x80 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 z = 1 if new == 0 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 s = n ^ v\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool(n))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, bool(v))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool(s))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, bool(z))\n\n  \n\n\u00a0 \u00a0 # Register access\n\n\u00a0 \u00a0 def read_reg(self, r: int) -> int:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Return the 8-bit value from register ``r``.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 r: Register index (0..31).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 The 8-bit value (0..255) stored in the register.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return self.regs[r] & 0xFF\n\n  \n\n\u00a0 \u00a0 def write_reg(self, r: int, val: int) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Write an 8-bit value to register ``r`` and record the change.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 r: Register index (0..31).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 val: Value to write; will be truncated to 8 bits.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 A trace entry is appended only when the register value actually\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 changes to avoid noisy traces.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 newv = val & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 if self.regs[r] != newv:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.regs[r] = newv\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.reg_trace.append((self.step_count, r, newv))\n\n  \n\n\u00a0 \u00a0 # Memory access wrappers\n\n\u00a0 \u00a0 def read_ram(self, addr: int) -> int:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Read a byte from RAM at the given address.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr: RAM address to read.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 Byte value stored at ``addr`` (0..255).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return self.mem.read_ram(addr)\n\n  \n\n\u00a0 \u00a0 def write_ram(self, addr: int, val: int) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Write an 8-bit value to RAM at ``addr`` and record the trace.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr: RAM address to write.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 val: Value to write; will be truncated to 8 bits.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 The underlying :class:`Memory` object stores the value; a\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ``(step, addr, val)`` tuple is appended to ``mem_trace`` for\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 visualizers/tests.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.mem.write_ram(addr, val, self.step_count)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.mem_trace.append((self.step_count, addr, val & 0xFF))\n\n  \n\n\u00a0 \u00a0 # Program loading\n\n\u00a0 \u00a0 def load_program(\n\n\u00a0 \u00a0 \u00a0 \u00a0 self,\n\n\u00a0 \u00a0 \u00a0 \u00a0 program: \"list[tuple[str, tuple]] | AsmResult\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 labels: Optional[dict[str, int]] = None,\n\n\u00a0 \u00a0 \u00a0 \u00a0 pc_to_line: Optional[dict[int, int]] = None,\n\n\u00a0 \u00a0 \u00a0 \u00a0 source_lines: Optional[list[str]] = None,\n\n\u00a0 \u00a0 ):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Load an assembled program into the CPU.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 program: Either a list of ``(mnemonic, operands)`` tuples or an\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 AsmResult object. If AsmResult, other params are ignored.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 labels: Mapping of label strings to instruction indices (ignored if\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 program is AsmResult).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pc_to_line: Optional mapping from PC to source line number for tracing\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 (ignored if program is AsmResult).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 source_lines: Optional original assembly source lines for display\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 (ignored if program is AsmResult).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 After loading the program, the program counter is reset to zero.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 # Check if program is an AsmResult\n\n\u00a0 \u00a0 \u00a0 \u00a0 if hasattr(program, \"program\") and hasattr(program, \"labels\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # It's an AsmResult\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 asm = program\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.program = asm.program\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.labels = asm.labels\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc_to_line = asm.pc_to_line\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.source_lines = asm.source_lines\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Legacy tuple-based format\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.program = program\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.labels = labels or {}\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc_to_line = pc_to_line or {}\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.source_lines = source_lines or []\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.pc = 0\n\n  \n\n\u00a0 \u00a0 # Instruction execution\n\n\u00a0 \u00a0 def step(self) -> bool:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Execute a single instruction at the current program counter.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Performs one fetch-decode-execute step. A pre-step snapshot of\n\n\u00a0 \u00a0 \u00a0 \u00a0 registers and non-zero RAM is recorded, the instruction handler\n\n\u00a0 \u00a0 \u00a0 \u00a0 (``op_<mnemonic>``) is invoked, and a post-step trace entry is\n\n\u00a0 \u00a0 \u00a0 \u00a0 appended to ``step_trace``.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 True if an instruction was executed; False if the PC is out of\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 range and execution should stop.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 if self.pc < 0 or self.pc >= len(self.program):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.running = False\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return False\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 pre_exec_pc = self.pc\n\n\u00a0 \u00a0 \u00a0 \u00a0 instr, operands = self.program[self.pc]\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # Build textual form of the instruction for tracing (uppercase mnemonic\n\n\u00a0 \u00a0 \u00a0 \u00a0 # and register names like R0..R31). Operands decoded for display only.\n\n\u00a0 \u00a0 \u00a0 \u00a0 def fmt_op(o):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if isinstance(o, tuple) and len(o) == 2 and o[0] == \"reg\":\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"R{o[1]}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return str(o)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ops_text = \", \".join(fmt_op(o) for o in operands)\n\n\u00a0 \u00a0 \u00a0 \u00a0 except Exception:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ops_text = \"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 instr_text = f\"{instr.upper()} {ops_text}\".strip()\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # record pre-step snapshot\n\n\u00a0 \u00a0 \u00a0 \u00a0 regs_snapshot = list(self.regs)\n\n\u00a0 \u00a0 \u00a0 \u00a0 # memory snapshot: capture all non-zero RAM addresses (helps visualization of higher addresses)\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_snapshot = {}\n\n\u00a0 \u00a0 \u00a0 \u00a0 for i in range(0, self.mem.ram_size):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 v = self.read_ram(i)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if v != 0:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_snapshot[i] = v\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # Convert register operand markers back to raw ints for handlers, and\n\n\u00a0 \u00a0 \u00a0 \u00a0 # call the appropriate handler (handlers are named op_<mnemonic> and\n\n\u00a0 \u00a0 \u00a0 \u00a0 # expect plain ints/strings as originally implemented).\n\n\u00a0 \u00a0 \u00a0 \u00a0 handler = getattr(self, f\"op_{instr.lower()}\", None)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if handler is None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 raise NotImplementedError(f\"Instruction {instr} not implemented\")\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # decode operands for handler call\n\n\u00a0 \u00a0 \u00a0 \u00a0 decoded_ops = []\n\n\u00a0 \u00a0 \u00a0 \u00a0 for o in operands:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if isinstance(o, tuple) and len(o) == 2 and o[0] == \"reg\":\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 decoded_ops.append(int(o[1]))\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 decoded_ops.append(o)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 handler(*tuple(decoded_ops))\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # record step trace after execution (post-state)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.step_count += 1\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 source_line = self.pc_to_line.get(pre_exec_pc, -1)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.step_trace.append(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 {\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \"step\": self.step_count,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \"pc\": pre_exec_pc,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \"instr\": instr_text,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \"regs\": regs_snapshot,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \"mem\": mem_snapshot,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \"sreg\": self.sreg,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \"sp\": self.sp,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \"source_line\": source_line,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 }\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.pc += 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 return True\n\n  \n\n\u00a0 \u00a0 def run(self, max_steps: int = 100000, show_progress: bool = True) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Run instructions until program end or ``max_steps`` is reached.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 max_steps: Maximum number of instruction steps to execute\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 (default 100000).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 show_progress: If True, display a progress bar during execution\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 (default True).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 This repeatedly calls :meth:`step` until it returns False or the\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 maximum step count is reached.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.running = True\n\n\u00a0 \u00a0 \u00a0 \u00a0 steps = 0\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 if show_progress:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pb = ProgressBar(total=max_steps, desc=\"CPU execution\")\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 while self.running and steps < max_steps:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ok = self.step()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if not ok:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 break\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 steps += 1\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if show_progress:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pb.update(1)\n\n\u00a0 \u00a0 \u00a0 \u00a0 finally:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if show_progress:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pb.close()\n\n  \n\n\u00a0 \u00a0 def op_nop(self):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"No-operation: does nothing for one step.\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 pass\n\n  \n\n\u00a0 \u00a0 def op_ldi(self, reg_idx: int, imm: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Load an immediate value into a register.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 reg_idx: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 imm: Immediate value to load.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 The AVR LDI instruction is normally restricted to R16..R31; this\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 simplified implementation accepts any register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(reg_idx, imm)\n\n  \n\n\u00a0 \u00a0 def op_mov(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Copy the value from register ``rr`` into ``rd``.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, self.read_reg(rr))\n\n  \n\n\u00a0 \u00a0 def op_add(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Add register ``rr`` to ``rd`` (Rd := Rd + Rr) and update flags.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 Sets C, H, N, V, S, Z per AVR semantics.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = a + b\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_add(a, b, 0, res)\n\n  \n\n\u00a0 \u00a0 def op_and(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Logical AND (Rd := Rd & Rr) \u2014 updates N, Z, V=0, C=0, H=0, S.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = self.read_reg(rd) & self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_logical(res)\n\n  \n\n\u00a0 \u00a0 def op_or(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Logical OR (Rd := Rd | Rr) \u2014 updates N, Z, V=0, C=0, H=0, S.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = self.read_reg(rd) | self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_logical(res)\n\n  \n\n\u00a0 \u00a0 def op_eor(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Exclusive OR (Rd := Rd ^ Rr) \u2014 updates N, Z, V=0, C=0, H=0, S.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = self.read_reg(rd) ^ self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_logical(res)\n\n  \n\n\u00a0 \u00a0 def op_sub(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Subtract (Rd := Rd - Rr) and set flags C,H,N,V,S,Z.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 res_full = a - b\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res_full & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_sub(a, b, 0, res_full)\n\n  \n\n\u00a0 \u00a0 def op_inc(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Increment (Rd := Rd + 1) \u2014 updates V,N,S,Z; does not change C/H.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 old = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 new = (old + 1) & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, new)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_inc(old, new)\n\n  \n\n\u00a0 \u00a0 def op_dec(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Decrement (Rd := Rd - 1) \u2014 updates V,N,S,Z; does not change C/H.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 old = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 new = (old - 1) & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, new)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_dec(old, new)\n\n  \n\n\u00a0 \u00a0 def op_mul(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Multiply 8x8 -> 16: store low in Rd, high in Rd+1.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index for low byte.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 Updates Z and C flags. Z set if product == 0; C set if high != 0.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 prod = a * b\n\n\u00a0 \u00a0 \u00a0 \u00a0 low = prod & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 high = (prod >> 8) & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, low)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if rd + 1 < 32:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd + 1, high)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, prod == 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, high != 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def op_adc(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Add with carry (Rd := Rd + Rr + C) and update flags.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 carry_in = 1 if self.get_flag(SREG_C) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = a + b + carry_in\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_add(a, b, carry_in, res)\n\n  \n\n\u00a0 \u00a0 def op_clr(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Clear register (Rd := 0). Behaves like EOR Rd,Rd for flags.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, True)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def op_ser(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set register all ones (Rd := 0xFF). Update flags conservatively.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, True)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, True)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def op_div(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Unsigned divide convenience instruction: quotient -> Rd, remainder -> Rd+1.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index for quotient.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Divisor register index.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 If divisor is zero, sets C and Z flags to indicate error.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if b == 0:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, True)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, True)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return\n\n\u00a0 \u00a0 \u00a0 \u00a0 q = a // b\n\n\u00a0 \u00a0 \u00a0 \u00a0 r = a % b\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, q)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if rd + 1 < 32:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd + 1, r)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, q == 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, False)\n\n  \n\n\u00a0 \u00a0 def op_in(self, rd: int, port: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Read from I/O port into register.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 port: Port address to read from.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 val = self.read_ram(port)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, val)\n\n  \n\n\u00a0 \u00a0 def op_out(self, port: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Write register value to I/O port.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 port: Port address to write to.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 val = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(port, val)\n\n  \n\n\u00a0 \u00a0 def op_jmp(self, label: str | int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Jump to a given label or numeric address by updating the program counter.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label: The jump target. If a string, it is treated as a symbolic label\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 and looked up in self.labels. If an int, it is used directly as the\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 numeric address.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 Sets PC to target - 1 because the instruction dispatcher will\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 increment PC after the current instruction completes.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if isinstance(label, str):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if label not in self.labels:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 raise KeyError(f\"Label {label} not found\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc = self.labels[label] - 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc = int(label) - 1\n\n  \n\n\u00a0 \u00a0 def op_cpi(self, rd: int, imm: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Compare register with immediate (sets flags but doesn't modify register).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Register index to compare.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 imm: Immediate value to compare against.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = imm & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = a - b\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_sub(a, b, 0, res)\n\n  \n\n\u00a0 \u00a0 def op_cp(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Compare two registers (sets flags but doesn't modify registers).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: First register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Second register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = a - b\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_sub(a, b, 0, res)\n\n  \n\n\u00a0 \u00a0 def op_lsl(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Logical shift left (Rd := Rd << 1).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 carry = (v >> 7) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 nv = (v << 1) & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, nv)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, bool(carry))\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = (nv >> 7) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 vflag = n ^ carry\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool(n))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, bool(vflag))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool(n ^ vflag))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, nv == 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def op_lsr(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Logical shift right (Rd := Rd >> 1).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 carry = v & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 nv = (v >> 1) & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, nv)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, bool(carry))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, bool(carry))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool(carry))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, nv == 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def op_rol(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Rotate left through carry.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 carry_in = 1 if self.get_flag(SREG_C) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 carry_out = (v >> 7) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 nv = ((v << 1) & 0xFF) | carry_in\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, nv)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, bool(carry_out))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool((nv >> 7) & 1))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, nv == 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool((nv >> 7) & 1))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def op_ror(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Rotate right through carry.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 carry_in = 1 if self.get_flag(SREG_C) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 carry_out = v & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 nv = (v >> 1) | (carry_in << 7)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, nv)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, bool(carry_out))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool((nv >> 7) & 1))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, nv == 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool((nv >> 7) & 1))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def op_com(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"One's complement: Rd := ~Rd. Updates N,V,S,Z,C per AVR-ish semantics.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 nv = (~v) & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, nv)\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = (nv >> 7) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_N, bool(n))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_V, False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_S, bool(n))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_Z, nv == 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_C, True)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_H, False)\n\n  \n\n\u00a0 \u00a0 def op_neg(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Two's complement (negate): Rd := 0 - Rd. Flags as subtraction from 0.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 res_full = 0 - a\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res_full & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_sub(0, a, 0, res_full)\n\n  \n\n\u00a0 \u00a0 def op_swap(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Swap nibbles in register: Rd[7:4] <-> Rd[3:0]. Does not affect SREG.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 nv = ((v & 0x0F) << 4) | ((v >> 4) & 0x0F)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, nv)\n\n  \n\n\u00a0 \u00a0 def op_tst(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Test: perform AND Rd,Rd and update flags but do not store result.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Register index to test.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = v & v\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_logical(res)\n\n  \n\n\u00a0 \u00a0 def op_andi(self, rd: int, imm: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Logical AND with immediate (Rd := Rd & K).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 imm: Immediate value.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = self.read_reg(rd) & (imm & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_logical(res)\n\n  \n\n\u00a0 \u00a0 def op_ori(self, rd: int, imm: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Logical OR with immediate (Rd := Rd | K).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 imm: Immediate value.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = self.read_reg(rd) | (imm & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_logical(res)\n\n  \n\n\u00a0 \u00a0 def op_eori(self, rd: int, imm: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Logical EOR with immediate (Rd := Rd ^ K).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 imm: Immediate value.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 res = self.read_reg(rd) ^ (imm & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_logical(res)\n\n  \n\n\u00a0 \u00a0 def op_subi(self, rd: int, imm: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Subtract immediate (Rd := Rd - K).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 imm: Immediate value.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = imm & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 res_full = a - b\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res_full & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_sub(a, b, 0, res_full)\n\n  \n\n\u00a0 \u00a0 def op_sbc(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Subtract with carry (Rd := Rd - Rr - C).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 borrow_in = 1 if self.get_flag(SREG_C) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 res_full = a - b - borrow_in\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res_full & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_sub(a, b, borrow_in, res_full)\n\n  \n\n\u00a0 \u00a0 def op_sbci(self, rd: int, imm: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Subtract immediate with carry: Rd := Rd - K - C.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 imm: Immediate value.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = imm & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 borrow_in = 1 if self.get_flag(SREG_C) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 res_full = a - b - borrow_in\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, res_full & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_sub(a, b, borrow_in, res_full)\n\n  \n\n\u00a0 \u00a0 def op_sei(self):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set Global Interrupt Enable (I bit).\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_I, True)\n\n  \n\n\u00a0 \u00a0 def op_cli(self):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Clear Global Interrupt Enable (I bit).\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_I, False)\n\n  \n\n\u00a0 \u00a0 def op_cpse(self, rd: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Compare and Skip if Equal: compare Rd,Rr; if equal, skip next instruction.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: First register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Second register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 a = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 b = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_sub(a, b, 0, a - b)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if a == b:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc += 1\n\n  \n\n\u00a0 \u00a0 def op_sbrs(self, rd: int, bit: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Skip next if bit in register is set.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit: Bit position to test.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if ((v >> (bit & 7)) & 1) == 1:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc += 1\n\n  \n\n\u00a0 \u00a0 def op_sbrc(self, rd: int, bit: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Skip next if bit in register is clear.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit: Bit position to test.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_reg(rd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if ((v >> (bit & 7)) & 1) == 0:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc += 1\n\n  \n\n\u00a0 \u00a0 def op_sbis(self, io_addr: int, bit: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Skip if bit in IO/RAM-mapped address is set.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 io_addr: I/O or RAM address.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit: Bit position to test.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_ram(io_addr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if ((v >> (bit & 7)) & 1) == 1:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc += 1\n\n  \n\n\u00a0 \u00a0 def op_sbic(self, io_addr: int, bit: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Skip if bit in IO/RAM-mapped address is clear.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 io_addr: I/O or RAM address.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit: Bit position to test.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = self.read_ram(io_addr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if ((v >> (bit & 7)) & 1) == 0:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc += 1\n\n  \n\n\u00a0 \u00a0 def op_sbiw(self, rd_word_low: int, imm_word: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Subtract immediate from word register pair (Rd:Rd+1) \u2014 simplified.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd_word_low: Low register of the pair (even register index).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 imm_word: 16-bit immediate to subtract.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 lo = self.read_reg(rd_word_low)\n\n\u00a0 \u00a0 \u00a0 \u00a0 hi = self.read_reg(rd_word_low + 1) if (rd_word_low + 1) < 32 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 word = (hi << 8) | lo\n\n\u00a0 \u00a0 \u00a0 \u00a0 new = (word - (imm_word & 0xFFFF)) & 0xFFFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 new_lo = new & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 new_hi = (new >> 8) & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd_word_low, new_lo)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if rd_word_low + 1 < 32:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd_word_low + 1, new_hi)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_sub16(word, imm_word & 0xFFFF, 0, word - (imm_word & 0xFFFF))\n\n  \n\n\u00a0 \u00a0 def op_adiw(self, rd_word_low: int, imm_word: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Add immediate to word register pair (Rd:Rd+1) - simplified.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd_word_low: Low register of the pair (even register index).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 imm_word: 16-bit immediate to add.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 lo = self.read_reg(rd_word_low)\n\n\u00a0 \u00a0 \u00a0 \u00a0 hi = self.read_reg(rd_word_low + 1) if (rd_word_low + 1) < 32 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 word = (hi << 8) | lo\n\n\u00a0 \u00a0 \u00a0 \u00a0 new = (word + (imm_word & 0xFFFF)) & 0xFFFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 new_lo = new & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 new_hi = (new >> 8) & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd_word_low, new_lo)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if rd_word_low + 1 < 32:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd_word_low + 1, new_hi)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._set_flags_add16(word, imm_word & 0xFFFF, 0, word + (imm_word & 0xFFFF))\n\n  \n\n\u00a0 \u00a0 def op_rjmp(self, label: str):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Relative jump \u2014 label may be an int or string label.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label: Jump target (label name or relative offset).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if isinstance(label, int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc = self.pc + int(label)\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_rcall(self, label: str):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Relative call \u2014 push return address and jump relatively or to label.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label: Call target (label name or relative offset).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 ret = self.pc + 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(self.sp, (ret >> 8) & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp -= 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(self.sp, ret & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp -= 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 if isinstance(label, int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 target = self.pc + int(label)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.pc = int(target) - 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_sbi(self, io_addr: int, bit: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set a bit in an I/O/memory-mapped address (use RAM area).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 io_addr: I/O or RAM address to modify.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit: Bit index to set (0..7).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 # set bit in I/O location (use RAM address space)\n\n\u00a0 \u00a0 \u00a0 \u00a0 val = self.read_ram(io_addr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 nval = val | (1 << (bit & 7))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(io_addr, nval)\n\n  \n\n\u00a0 \u00a0 def op_cbi(self, io_addr: int, bit: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Clear a bit in an I/O/memory-mapped address (use RAM area).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 io_addr: I/O or RAM address to modify.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit: Bit index to clear (0..7).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 val = self.read_ram(io_addr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 nval = val & ~(1 << (bit & 7))\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(io_addr, nval)\n\n  \n\n\u00a0 \u00a0 def op_ld(self, rd: int, addr_reg: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Load from RAM at address contained in register ``addr_reg`` into\n\n\u00a0 \u00a0 \u00a0 \u00a0 ``rd``.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr_reg: Register index containing the RAM address to load from.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 addr = self.read_reg(addr_reg)\n\n\u00a0 \u00a0 \u00a0 \u00a0 val = self.read_ram(addr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, val)\n\n  \n\n\u00a0 \u00a0 def op_st(self, addr_reg: int, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Store register ``rr`` into RAM at address contained in register\n\n\u00a0 \u00a0 \u00a0 \u00a0 ``addr_reg``.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr_reg: Register index containing the RAM address to write to.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index to store.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 addr = self.read_reg(addr_reg)\n\n\u00a0 \u00a0 \u00a0 \u00a0 val = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(addr, val)\n\n  \n\n\u00a0 \u00a0 def op_brne(self, label: str):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Branch to label if Zero flag is not set (BRNE).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label: Destination label to jump to if Z flag is not set.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 z = self.get_flag(SREG_Z)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if not z:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_breq(self, label: str):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Branch to label if Zero flag is set (BREQ).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label: Destination label to jump to if Z flag is set.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 z = self.get_flag(SREG_Z)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if z:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_brcs(self, label: str):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Branch to a label if the carry flag is set.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label (str): Destination label to jump to if the carry flag is set.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 c = self.get_flag(SREG_C)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if c:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_brcc(self, label: str):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Branch to a label if the carry flag is clear.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label (str): Destination label to jump to if the carry flag is clear.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 c = self.get_flag(SREG_C)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if not c:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_brge(self, label: str | int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Branch if Greater or Equal (Signed).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label: Destination label or address to jump to if the condition is met.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 s = self.get_flag(SREG_S)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if not s:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_brlt(self, label: str | int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Branch if Less Than (Signed).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label: Destination label or address to jump to if the condition is met.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 s = self.get_flag(SREG_S)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if s:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_brmi(self, label: str | int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Branch if Minus (Negative flag set).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label: Destination label or address to jump to if the condition is met.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = self.get_flag(SREG_N)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if n:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_brpl(self, label: str | int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Branch if Plus (Negative flag clear).\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label: Destination label or address to jump to if the condition is met.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 n = self.get_flag(SREG_N)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if not n:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_push(self, rr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Push a register value onto the stack.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rr: Source register index to push.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 The value of register ``rr`` is written to RAM at the current\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 stack pointer, and the stack pointer is then decremented.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 val = self.read_reg(rr)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(self.sp, val)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp -= 1\n\n  \n\n\u00a0 \u00a0 def op_pop(self, rd: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Pop a value from the stack into a register.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rd: Destination register index to receive the popped value.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 The stack pointer is incremented, the byte at the new stack pointer\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 is read from RAM, and the value is written into register ``rd``.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp += 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 val = self.read_ram(self.sp)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_reg(rd, val)\n\n  \n\n\u00a0 \u00a0 def op_call(self, label: str):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Call a subroutine by pushing the return address and jumping to label.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label: Label to call.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 The return address (pc+1) is pushed as two bytes (high then low) onto\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 the stack, decrementing the stack pointer after each write.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 ret = self.pc + 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(self.sp, (ret >> 8) & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp -= 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(self.sp, ret & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp -= 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.op_jmp(label)\n\n  \n\n\u00a0 \u00a0 def op_ret(self):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Return from subroutine by popping the return address and setting PC.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 Two bytes are popped from the stack (low then high) to reconstruct the\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return address, which is then loaded into the program counter.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp += 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 low = self.read_ram(self.sp)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp += 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 high = self.read_ram(self.sp)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ret = (high << 8) | low\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.pc = ret - 1\n\n  \n\n\u00a0 \u00a0 def op_reti(self):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Return from interrupt: pop return address and set I flag.\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp += 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 low = self.read_ram(self.sp)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp += 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 high = self.read_ram(self.sp)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ret = (high << 8) | low\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.set_flag(SREG_I, True)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.pc = ret - 1\n\n  \n\n\u00a0 \u00a0 def trigger_interrupt(self, vector_addr: int):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Trigger an interrupt vector if it is enabled.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 vector_addr: Interrupt vector address to jump to.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 If the interrupt vector is enabled in ``self.interrupts``, the current\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 PC+1 is pushed onto the stack (high then low byte) and control jumps\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 to ``vector_addr``.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if not self.interrupts.get(vector_addr, False):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return\n\n\u00a0 \u00a0 \u00a0 \u00a0 ret = self.pc + 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(self.sp, (ret >> 8) & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp -= 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.write_ram(self.sp, ret & 0xFF)\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.sp -= 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.pc = vector_addr - 1\n```\n\n## memory.py\n```python\n\"\"\"Memory model for tiny8 - simple RAM and ROM with change tracking.\"\"\"\n\n  \n  \n\nclass Memory:\n\n\u00a0 \u00a0 \"\"\"Memory class for a simple byte-addressable RAM/ROM model.\n\n  \n\n\u00a0 \u00a0 This class provides a minimal memory subsystem with separate RAM and ROM\n\n\u00a0 \u00a0 regions, change-logging for writes/loads, and convenience snapshot\n\n\u00a0 \u00a0 methods. All stored values are maintained as 8-bit unsigned bytes (0-255).\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 ram_size: Number of bytes in RAM (default 2048).\n\n\u00a0 \u00a0 \u00a0 \u00a0 rom_size: Number of bytes in ROM (default 2048).\n\n  \n\n\u00a0 \u00a0 Attributes:\n\n\u00a0 \u00a0 \u00a0 \u00a0 ram: Mutable list representing RAM contents (each element 0-255).\n\n\u00a0 \u00a0 \u00a0 \u00a0 rom: Mutable list representing ROM contents (each element 0-255).\n\n\u00a0 \u00a0 \u00a0 \u00a0 ram_changes: Change log for RAM writes. Each entry is a tuple\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 (addr, old_value, new_value, step) appended only when a write\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 changes the stored byte.\n\n\u00a0 \u00a0 \u00a0 \u00a0 rom_changes: Change log for ROM loads. Each entry is a tuple\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 (addr, old_value, new_value, step) appended when load_rom\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 changes bytes.\n\n  \n\n\u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 - All write/load operations mask values with 0xFF so stored values are\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 always in the range 0..255.\n\n\u00a0 \u00a0 \u00a0 \u00a0 - ram_changes and rom_changes record only actual changes (old != new).\n\n\u00a0 \u00a0 \u00a0 \u00a0 - read_* methods perform bounds checking and raise IndexError for\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 invalid addresses.\n\n\u00a0 \u00a0 \u00a0 \u00a0 - load_rom accepts an iterable of integers and raises ValueError if\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 the input is larger than the configured ROM size.\n\n\u00a0 \u00a0 \"\"\"\n\n  \n\n\u00a0 \u00a0 def __init__(self, ram_size: int = 2048, rom_size: int = 2048):\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.ram_size = ram_size\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.rom_size = rom_size\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.ram = [0] * ram_size\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.rom = [0] * rom_size\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.ram_changes: list[tuple[int, int, int, int]] = []\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.rom_changes: list[tuple[int, int, int, int]] = []\n\n  \n\n\u00a0 \u00a0 def read_ram(self, addr: int) -> int:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Read and return the value stored in RAM at the specified address.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr: The RAM address to read. Must be within the valid range\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 0 <= addr < self.ram_size.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 The integer value stored at the given RAM address.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Raises:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 IndexError: If the provided addr is negative or not less than\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.ram_size.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if addr < 0 or addr >= self.ram_size:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 raise IndexError(\"RAM address out of range\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 return self.ram[addr]\n\n  \n\n\u00a0 \u00a0 def write_ram(self, addr: int, value: int, step: int = 0) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Write a byte to RAM at the specified address.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr: Target RAM address. Must be in the range [0, self.ram_size).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 value: Value to write; only the low 8 bits are stored (value & 0xFF).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 step: Optional step/timestamp associated with this write; defaults to 0.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Raises:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 IndexError: If addr is out of the valid RAM range.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 The provided value is masked to a single byte before storing. If\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 the stored byte changes, a record (addr, old_value, new_value,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 step) is appended to self.ram_changes to track the modification.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if addr < 0 or addr >= self.ram_size:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 raise IndexError(\"RAM address out of range\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 old = self.ram[addr]\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.ram[addr] = value & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 if old != self.ram[addr]:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.ram_changes.append((addr, old, self.ram[addr], step))\n\n  \n\n\u00a0 \u00a0 def load_rom(self, data: list[int]) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Load a ROM image into the emulator's ROM buffer.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 data: Sequence of integer byte values (expected 0-255) comprising\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 the ROM image. Values outside 0-255 will be truncated to 8 bits.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Raises:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ValueError: If len(data) is greater than self.rom_size.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Note:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 Overwrites self.rom[i] for i in range(len(data)) with\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 (data[i] & 0xFF). Appends (index, old_value, new_value, 0) to\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.rom_changes for each address where the value actually changed.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if len(data) > self.rom_size:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 raise ValueError(\"ROM image too large\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 for i, v in enumerate(data):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 old = self.rom[i]\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.rom[i] = v & 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if old != self.rom[i]:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.rom_changes.append((i, old, self.rom[i], 0))\n\n  \n\n\u00a0 \u00a0 def read_rom(self, addr: int) -> int:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Read a value from the ROM at the specified address.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr: Zero-based address within ROM to read.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 The value stored at the given ROM address.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Raises:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 IndexError: If ``addr`` is negative or greater than or equal to\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ``self.rom_size``.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if addr < 0 or addr >= self.rom_size:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 raise IndexError(\"ROM address out of range\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 return self.rom[addr]\n\n  \n\n\u00a0 \u00a0 def snapshot_ram(self) -> list[int]:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Return a snapshot copy of the emulator's RAM.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 A new list containing the current contents of RAM. Each element\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 represents a byte (0-255). Modifying the returned list will not\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 affect the emulator's internal state.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return list(self.ram)\n\n  \n\n\u00a0 \u00a0 def snapshot_rom(self) -> list[int]:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Return a snapshot copy of the ROM contents.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 A list of integers representing the ROM data at the time of the call.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return list(self.rom)\n```\n\n## visualizer.py\n```python\n\"\"\"Visualization helpers using Matplotlib to plot register/memory changes.\n\n  \n\nThis module provides a simple Visualizer class that can create an animated\n\nvisualization of the CPU step trace showing SREG bits, registers and a\n\nmemory range.\n\n\"\"\"\n\n  \n\nimport matplotlib.pyplot as plt\n\nimport numpy as np\n\nfrom matplotlib import animation\n\n  \n  \n\nclass Visualizer:\n\n\u00a0 \u00a0 def __init__(self, cpu):\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.cpu = cpu\n\n  \n\n\u00a0 \u00a0 def animate_execution(\n\n\u00a0 \u00a0 \u00a0 \u00a0 self,\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_addr_start: int = 0x60,\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_addr_end: int = 0x7F,\n\n\u00a0 \u00a0 \u00a0 \u00a0 filename: str | None = None,\n\n\u00a0 \u00a0 \u00a0 \u00a0 interval: int = 200,\n\n\u00a0 \u00a0 \u00a0 \u00a0 fps: int = 30,\n\n\u00a0 \u00a0 \u00a0 \u00a0 fontsize=9,\n\n\u00a0 \u00a0 \u00a0 \u00a0 cmap=\"inferno\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 plot_every: int = 1,\n\n\u00a0 \u00a0 ):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Animate SREG bits, registers (R0..R31), and a memory range as three stacked subplots.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_addr_start: Start memory address for memory subplot.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_addr_end: End memory address for memory subplot.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 filename: Optional output filename for saving animation.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 interval: Milliseconds between frames.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 fps: Frames per second for saving output.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 fontsize: Font size for labels and ticks.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 cmap: Matplotlib colormap name for the heatmaps.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 plot_every: Plot every N steps (downsampling).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 num_steps = len(self.cpu.step_trace)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 flag_names = [\"I\", \"T\", \"H\", \"S\", \"V\", \"N\", \"Z\", \"C\"]\n\n\u00a0 \u00a0 \u00a0 \u00a0 sreg_mat = np.zeros((8, num_steps))\n\n\u00a0 \u00a0 \u00a0 \u00a0 reg_mat = np.zeros((32, num_steps))\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_rows = mem_addr_end - mem_addr_start + 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_mat = np.zeros((mem_rows, num_steps))\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 for idx, entry in enumerate(self.cpu.step_trace):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 s = entry.get(\"sreg\", 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for b in range(8):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 sreg_mat[7 - b, idx] = 1.0 if ((s >> b) & 1) else 0.0\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 regs = entry.get(\"regs\", [])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for r in range(min(32, len(regs))):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 reg_mat[r, idx] = regs[r]\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 memsnap = entry.get(\"mem\", {})\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for a, v in memsnap.items():\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if mem_addr_start <= a <= mem_addr_end:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_mat[a - mem_addr_start, idx] = v\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.style.use(\"dark_background\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 fig, axes = plt.subplots(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 3, 1, figsize=(15, 10), gridspec_kw={\"height_ratios\": [1, 4, 4]}\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 im_sreg = axes[0].imshow(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 sreg_mat[:, :1],\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 aspect=\"auto\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 cmap=cmap,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 interpolation=\"nearest\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 vmin=0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 vmax=1,\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[0].set_yticks(range(8))\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[0].set_yticklabels(flag_names, fontsize=fontsize)\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[0].set_ylabel(\"SREG\", fontsize=fontsize)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 im_regs = axes[1].imshow(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 reg_mat[:, :1],\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 aspect=\"auto\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 cmap=cmap,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 interpolation=\"nearest\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 vmin=0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 vmax=255,\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1].set_yticks(range(32))\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1].set_yticklabels([f\"R{i}\" for i in range(32)], fontsize=fontsize)\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1].set_ylabel(\"Registers\", fontsize=fontsize)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 im_mem = axes[2].imshow(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_mat[:, :1],\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 aspect=\"auto\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 cmap=cmap,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 interpolation=\"nearest\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 vmin=0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 vmax=255,\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[2].set_yticks(range(mem_rows))\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[2].set_yticklabels(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 [hex(a) for a in range(mem_addr_start, mem_addr_end + 1)], fontsize=fontsize\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[2].set_ylabel(\"Memory\", fontsize=fontsize)\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[2].set_xlabel(\"Step\", fontsize=fontsize)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 for ax in axes:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ax.tick_params(axis=\"x\", labelsize=fontsize)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ax.tick_params(axis=\"y\", labelsize=fontsize)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 fig.colorbar(im_sreg, ax=axes[0], fraction=0.015, pad=0.01)\n\n\u00a0 \u00a0 \u00a0 \u00a0 fig.colorbar(im_regs, ax=axes[1], fraction=0.015, pad=0.01)\n\n\u00a0 \u00a0 \u00a0 \u00a0 fig.colorbar(im_mem, ax=axes[2], fraction=0.015, pad=0.01)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.tight_layout(pad=0.2)\n\n\u00a0 \u00a0 \u00a0 \u00a0 fig.subplots_adjust(top=0.96, bottom=0.05, hspace=0.02)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 def update(frame):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 im_sreg.set_data(sreg_mat[:, : frame + 1])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 im_regs.set_data(reg_mat[:, : frame + 1])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 im_mem.set_data(mem_mat[:, : frame + 1])\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 im_sreg.set_extent([0, frame + 1, 8, 0])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 im_regs.set_extent([0, frame + 1, 32, 0])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 im_mem.set_extent([0, frame + 1, mem_rows, 0])\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 entry = self.cpu.step_trace[frame]\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 instr = entry.get(\"instr\", \"\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pc = entry.get(\"pc\", 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 sp = entry.get(\"sp\", 0)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 fig.suptitle(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 f\"Step: {frame}, PC: 0x{pc:04x}, SP: 0x{sp:04x}, {instr}\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 x=0.01,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ha=\"left\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 fontsize=fontsize,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return im_sreg, im_regs, im_mem\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 frames = range(0, num_steps, plot_every)\n\n\u00a0 \u00a0 \u00a0 \u00a0 anim = animation.FuncAnimation(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 fig, update, frames=frames, interval=interval, blit=False\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 if filename:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 anim.save(filename, fps=fps)\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 plt.show()\n\n  \n\n\u00a0 \u00a0 def show_register_history(self, registers: list[int] = None, figsize=(14, 8)):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Plot timeline of register value changes over execution.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 registers: List of register indices to plot (default: R0-R7).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 figsize: Figure size as (width, height).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if registers is None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 registers = list(range(8))\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 num_steps = len(self.cpu.step_trace)\n\n\u00a0 \u00a0 \u00a0 \u00a0 reg_data = {r: np.zeros(num_steps) for r in registers}\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 for idx, entry in enumerate(self.cpu.step_trace):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 regs = entry.get(\"regs\", [])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for r in registers:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if r < len(regs):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 reg_data[r][idx] = regs[r]\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.style.use(\"dark_background\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 fig, ax = plt.subplots(figsize=figsize)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 for r in registers:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ax.plot(reg_data[r], label=f\"R{r}\", linewidth=1.5, marker=\"o\", markersize=3)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_xlabel(\"Step\", fontsize=12)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_ylabel(\"Register Value\", fontsize=12)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_title(\"Register Values Over Time\", fontsize=14, pad=20)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.legend(loc=\"best\", ncol=4, fontsize=10)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.grid(True, alpha=0.3)\n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.tight_layout()\n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.show()\n\n  \n\n\u00a0 \u00a0 def show_memory_access(\n\n\u00a0 \u00a0 \u00a0 \u00a0 self, mem_addr_start: int = 0, mem_addr_end: int = 255, figsize=(12, 8)\n\n\u00a0 \u00a0 ):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Plot a heatmap showing memory access patterns over time.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_addr_start: Start memory address.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_addr_end: End memory address.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 figsize: Figure size as (width, height).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 num_steps = len(self.cpu.step_trace)\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_rows = mem_addr_end - mem_addr_start + 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_mat = np.zeros((mem_rows, num_steps))\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 for idx, entry in enumerate(self.cpu.step_trace):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 memsnap = entry.get(\"mem\", {})\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for a, v in memsnap.items():\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if mem_addr_start <= a <= mem_addr_end:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_mat[a - mem_addr_start, idx] = v\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.style.use(\"dark_background\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 fig, ax = plt.subplots(figsize=figsize)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 im = ax.imshow(mem_mat, aspect=\"auto\", cmap=\"viridis\", interpolation=\"nearest\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_xlabel(\"Step\", fontsize=12)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_ylabel(\"Memory Address\", fontsize=12)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_title(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 f\"Memory Access Pattern (0x{mem_addr_start:04x} - 0x{mem_addr_end:04x})\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 fontsize=14,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pad=20,\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 num_ticks = min(20, mem_rows)\n\n\u00a0 \u00a0 \u00a0 \u00a0 tick_positions = np.linspace(0, mem_rows - 1, num_ticks, dtype=int)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_yticks(tick_positions)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_yticklabels([hex(mem_addr_start + pos) for pos in tick_positions])\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 fig.colorbar(im, ax=ax, label=\"Value\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.tight_layout()\n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.show()\n\n  \n\n\u00a0 \u00a0 def show_flag_history(self, figsize=(14, 6)):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Plot SREG flag changes over execution time.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 figsize: Figure size as (width, height).\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 flag_names = [\"C\", \"Z\", \"N\", \"V\", \"S\", \"H\", \"T\", \"I\"]\n\n\u00a0 \u00a0 \u00a0 \u00a0 num_steps = len(self.cpu.step_trace)\n\n\u00a0 \u00a0 \u00a0 \u00a0 flag_data = {name: np.zeros(num_steps) for name in flag_names}\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 for idx, entry in enumerate(self.cpu.step_trace):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 s = entry.get(\"sreg\", 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for bit, name in enumerate(flag_names):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 flag_data[name][idx] = 1 if ((s >> bit) & 1) else 0\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.style.use(\"dark_background\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 fig, ax = plt.subplots(figsize=figsize)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 offset = 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 colors = plt.cm.Set3(np.linspace(0, 1, 8))\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 for idx, name in enumerate(flag_names):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 values = flag_data[name] + offset\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ax.fill_between(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 range(num_steps),\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 offset,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 values,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 alpha=0.7,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 label=name,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 color=colors[idx],\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 offset += 1.2\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_xlabel(\"Step\", fontsize=12)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_ylabel(\"Flags\", fontsize=12)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_title(\"SREG Flag Activity\", fontsize=14, pad=20)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_yticks([i * 1.2 + 0.5 for i in range(8)])\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.set_yticklabels(flag_names)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.legend(loc=\"upper right\", ncol=8, fontsize=10)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ax.grid(True, alpha=0.2, axis=\"x\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.tight_layout()\n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.show()\n\n  \n\n\u00a0 \u00a0 def show_statistics(self, top_n: int = 10):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Plot execution summary statistics.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 top_n: Number of top memory addresses to show in access frequency.\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 num_steps = len(self.cpu.step_trace)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # Count instruction types\n\n\u00a0 \u00a0 \u00a0 \u00a0 instr_counts = {}\n\n\u00a0 \u00a0 \u00a0 \u00a0 for entry in self.cpu.step_trace:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 instr = entry.get(\"instr\", \"\").split()[0]\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 instr_counts[instr] = instr_counts.get(instr, 0) + 1\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # Track memory access frequency\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_access = {}\n\n\u00a0 \u00a0 \u00a0 \u00a0 for entry in self.cpu.step_trace:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 memsnap = entry.get(\"mem\", {})\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for addr in memsnap.keys():\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_access[addr] = mem_access.get(addr, 0) + 1\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.style.use(\"dark_background\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 fig, axes = plt.subplots(2, 2, figsize=(14, 10))\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # Instruction frequency\n\n\u00a0 \u00a0 \u00a0 \u00a0 sorted_instrs = sorted(instr_counts.items(), key=lambda x: x[1], reverse=True)[\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 :top_n\n\n\u00a0 \u00a0 \u00a0 \u00a0 ]\n\n\u00a0 \u00a0 \u00a0 \u00a0 if sorted_instrs:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 instrs, counts = zip(*sorted_instrs)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 axes[0, 0].barh(instrs, counts, color=\"skyblue\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 axes[0, 0].set_xlabel(\"Count\", fontsize=11)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 axes[0, 0].set_title(\"Top Instructions\", fontsize=12)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 axes[0, 0].invert_yaxis()\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # Memory access frequency\n\n\u00a0 \u00a0 \u00a0 \u00a0 sorted_mem = sorted(mem_access.items(), key=lambda x: x[1], reverse=True)[\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 :top_n\n\n\u00a0 \u00a0 \u00a0 \u00a0 ]\n\n\u00a0 \u00a0 \u00a0 \u00a0 if sorted_mem:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addrs, counts = zip(*sorted_mem)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr_labels = [f\"0x{a:04x}\" for a in addrs]\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 axes[0, 1].barh(addr_labels, counts, color=\"lightcoral\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 axes[0, 1].set_xlabel(\"Access Count\", fontsize=11)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 axes[0, 1].set_title(\"Top Memory Accesses\", fontsize=12)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 axes[0, 1].invert_yaxis()\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # Register usage\n\n\u00a0 \u00a0 \u00a0 \u00a0 reg_changes = [0] * 32\n\n\u00a0 \u00a0 \u00a0 \u00a0 for entry in self.cpu.step_trace:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 regs = entry.get(\"regs\", [])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for r in range(min(32, len(regs))):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if r < len(regs) and regs[r] != 0:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 reg_changes[r] += 1\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1, 0].bar(range(32), reg_changes, color=\"mediumseagreen\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1, 0].set_xlabel(\"Register\", fontsize=11)\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1, 0].set_ylabel(\"Non-zero Count\", fontsize=11)\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1, 0].set_title(\"Register Usage\", fontsize=12)\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1, 0].set_xticks(range(0, 32, 4))\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # Execution timeline\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1, 1].text(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 0.5,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 0.5,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 f\"Total Instructions: {num_steps}\\n\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 f\"Unique Instructions: {len(instr_counts)}\\n\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 f\"Memory Locations Accessed: {len(mem_access)}\\n\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 f\"Final PC: 0x{self.cpu.pc:04x}\\n\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 f\"Final SP: 0x{self.cpu.sp:04x}\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ha=\"center\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 va=\"center\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 fontsize=14,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bbox=dict(boxstyle=\"round\", facecolor=\"wheat\", alpha=0.3),\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1, 1].set_title(\"Execution Summary\", fontsize=12)\n\n\u00a0 \u00a0 \u00a0 \u00a0 axes[1, 1].axis(\"off\")\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.tight_layout()\n\n\u00a0 \u00a0 \u00a0 \u00a0 plt.show()\n```\n\n## utils.py\n```python\n\"\"\"Utility functions for Tiny8, including tqdm-like progress bar.\n\n  \n\nThe ProgressBar class provides a simple, tqdm-like progress indicator that\n\ncan be used to visualize long-running CPU executions or other iterative\n\nprocesses. The progress bar automatically adapts to the terminal width.\n\n  \n\nExample usage with CPU:\n\n\u00a0 \u00a0 >>> from tiny8 import CPU, assemble\n\n\u00a0 \u00a0 >>> asm = assemble(\"ldi r16, 10\\\\nloop:\\\\ndec r16\\\\njmp loop\")\n\n\u00a0 \u00a0 >>> cpu = CPU()\n\n\u00a0 \u00a0 >>> cpu.load_program(asm)\n\n\u00a0 \u00a0 >>> cpu.run(max_steps=1000, show_progress=True)\n\n\u00a0 \u00a0 CPU execution: 100.0%|\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588| 1000/1000 [00:00<00:00, 5000.00it/s]\n\n  \n\nExample usage standalone (auto-detect width):\n\n\u00a0 \u00a0 >>> from tiny8 import ProgressBar\n\n\u00a0 \u00a0 >>> with ProgressBar(total=100, desc=\"Processing\") as pb:\n\n\u00a0 \u00a0 ... \u00a0 \u00a0 for i in range(100):\n\n\u00a0 \u00a0 ... \u00a0 \u00a0 \u00a0 \u00a0 # do work\n\n\u00a0 \u00a0 ... \u00a0 \u00a0 \u00a0 \u00a0 pb.update(1)\n\n  \n\nExample usage with custom width:\n\n\u00a0 \u00a0 >>> with ProgressBar(total=100, desc=\"Processing\", ncols=60) as pb:\n\n\u00a0 \u00a0 ... \u00a0 \u00a0 for i in range(100):\n\n\u00a0 \u00a0 ... \u00a0 \u00a0 \u00a0 \u00a0 pb.update(1)\n\n\"\"\"\n\n  \n\nimport shutil\n\nimport sys\n\nimport time\n\nfrom typing import Optional\n\n  \n  \n\nclass ProgressBar:\n\n\u00a0 \u00a0 \"\"\"A simple tqdm-like progress bar for Tiny8 CPU execution.\n\n  \n\n\u00a0 \u00a0 Usage:\n\n\u00a0 \u00a0 \u00a0 \u00a0 with ProgressBar(total=1000, desc=\"Running\") as pb:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for i in range(1000):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # do work\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pb.update(1)\n\n  \n\n\u00a0 \u00a0 Or:\n\n\u00a0 \u00a0 \u00a0 \u00a0 pb = ProgressBar(total=1000)\n\n\u00a0 \u00a0 \u00a0 \u00a0 for i in range(1000):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # do work\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pb.update(1)\n\n\u00a0 \u00a0 \u00a0 \u00a0 pb.close()\n\n\u00a0 \u00a0 \"\"\"\n\n  \n\n\u00a0 \u00a0 def __init__(\n\n\u00a0 \u00a0 \u00a0 \u00a0 self,\n\n\u00a0 \u00a0 \u00a0 \u00a0 total: Optional[int] = None,\n\n\u00a0 \u00a0 \u00a0 \u00a0 desc: str = \"\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 disable: bool = False,\n\n\u00a0 \u00a0 \u00a0 \u00a0 ncols: Optional[int] = None,\n\n\u00a0 \u00a0 \u00a0 \u00a0 mininterval: float = 0.1,\n\n\u00a0 \u00a0 ):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Initialize progress bar.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 total: Total number of iterations (None for indeterminate)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 desc: Description prefix for the progress bar\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 disable: If True, disable the progress bar completely\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ncols: Width of the progress bar in characters (None for auto-detect)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mininterval: Minimum time between updates in seconds\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.total = total\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.desc = desc\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.disable = disable\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.ncols = ncols\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.mininterval = mininterval\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.n = 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.start_time = time.time()\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.last_print_time = 0\n\n  \n\n\u00a0 \u00a0 def __enter__(self):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Context manager entry.\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return self\n\n  \n\n\u00a0 \u00a0 def __exit__(self, exc_type, exc_val, exc_tb):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Context manager exit.\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.close()\n\n\u00a0 \u00a0 \u00a0 \u00a0 return False\n\n  \n\n\u00a0 \u00a0 def update(self, n: int = 1):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Update progress by n steps.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 n: Number of steps to increment\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if self.disable:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 self.n += n\n\n\u00a0 \u00a0 \u00a0 \u00a0 current_time = time.time()\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 if current_time - self.last_print_time < self.mininterval:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if self.total is not None and self.n >= self.total:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self._print_bar()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 self.last_print_time = current_time\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._print_bar()\n\n  \n\n\u00a0 \u00a0 def _get_terminal_width(self) -> int:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Get the current terminal width.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 Terminal width in characters, defaults to 80 if unable to detect\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if self.ncols is not None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return self.ncols\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return shutil.get_terminal_size(fallback=(80, 24)).columns\n\n\u00a0 \u00a0 \u00a0 \u00a0 except Exception:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return 80\n\n  \n\n\u00a0 \u00a0 def _print_bar(self):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Print the progress bar to stderr.\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if self.disable:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 terminal_width = self._get_terminal_width()\n\n\u00a0 \u00a0 \u00a0 \u00a0 elapsed = time.time() - self.start_time\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 if self.total is not None and self.total > 0:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 percent = min(100, (self.n / self.total) * 100)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rate = self.n / elapsed if elapsed > 0 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 eta = (self.total - self.n) / rate if rate > 0 else 0\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 prefix = f\"{self.desc}: {percent:>5.1f}%|\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 suffix = f\"| {self.n}/{self.total} [{self._format_time(elapsed)}<{self._format_time(eta)}, {rate:.2f}it/s]\"\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 fixed_width = len(prefix) + len(suffix) + 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bar_width = max(10, terminal_width - fixed_width)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 filled = int(bar_width * self.n / self.total)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bar = \"\u2588\" * filled + \"\u2591\" * (bar_width - filled)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 output = f\"\\r{prefix}{bar}{suffix}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 spinner = [\"\u280b\", \"\u2819\", \"\u2839\", \"\u2838\", \"\u283c\", \"\u2834\", \"\u2826\", \"\u2827\", \"\u2807\", \"\u280f\"]\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 spin_char = spinner[self.n % len(spinner)]\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 rate = self.n / elapsed if elapsed > 0 else 0\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 output = f\"\\r{self.desc}: {spin_char} {self.n} [{self._format_time(elapsed)}, {rate:.2f}it/s]\"\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 if len(output) > terminal_width:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 output = output[: terminal_width - 3] + \"...\"\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 sys.stderr.write(output)\n\n\u00a0 \u00a0 \u00a0 \u00a0 sys.stderr.flush()\n\n  \n\n\u00a0 \u00a0 def _format_time(self, seconds: float) -> str:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Format seconds as MM:SS or HH:MM:SS.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 seconds: Time in seconds\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 Formatted time string\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if seconds < 0 or seconds != seconds:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return \"??:??\"\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 seconds = int(seconds)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if seconds < 3600:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"{seconds // 60:02d}:{seconds % 60:02d}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 hours = seconds // 3600\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 minutes = (seconds % 3600) // 60\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 secs = seconds % 60\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"{hours:02d}:{minutes:02d}:{secs:02d}\"\n\n  \n\n\u00a0 \u00a0 def set_description(self, desc: str):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Update the description.\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 desc: New description string\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.desc = desc\n\n\u00a0 \u00a0 \u00a0 \u00a0 self._print_bar()\n\n  \n\n\u00a0 \u00a0 def close(self):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Close the progress bar and print newline.\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 if self.disable:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 self._print_bar()\n\n\u00a0 \u00a0 \u00a0 \u00a0 sys.stderr.write(\"\\n\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 sys.stderr.flush()\n\n  \n\n\u00a0 \u00a0 def reset(self):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Reset the progress bar to initial state.\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.n = 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.start_time = time.time()\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.last_print_time = 0\n```\n\n## cli.py\n```python\n\"\"\"Terminal-based visualizer for tiny8 CPU step traces.\n\n  \n\nSimplified and enhanced CLI with Vim-style controls, marks, search, and more.\n\n\"\"\"\n\n  \n\nfrom __future__ import annotations\n\n  \n\nimport argparse\n\nimport curses\n\nimport time\n\nfrom collections.abc import Callable\n\nfrom dataclasses import dataclass, field\n\nfrom typing import Any\n\n  \n\n# Key handler registry\n\n_key_handlers: dict[int | str, Callable] = {}\n\n  \n  \n\ndef key_handler(*keys: int | str):\n\n\u00a0 \u00a0 \"\"\"Decorator to register a function as a handler for specific key(s).\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 *keys: One or more keys (as int or string) to bind to this handler.\n\n  \n\n\u00a0 \u00a0 Example:\n\n\u00a0 \u00a0 \u00a0 \u00a0 @key_handler(ord('q'), 27) \u00a0# q and ESC\n\n\u00a0 \u00a0 \u00a0 \u00a0 def quit_handler(state, ...):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return True \u00a0# Signal to exit\n\n\u00a0 \u00a0 \"\"\"\n\n  \n\n\u00a0 \u00a0 def decorator(func: Callable) -> Callable:\n\n\u00a0 \u00a0 \u00a0 \u00a0 for key in keys:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 _key_handlers[key] = func\n\n\u00a0 \u00a0 \u00a0 \u00a0 return func\n\n  \n\n\u00a0 \u00a0 return decorator\n\n  \n  \n\n@dataclass\n\nclass ViewState:\n\n\u00a0 \u00a0 \"\"\"State container for the CLI visualizer.\n\n  \n\n\u00a0 \u00a0 Attributes:\n\n\u00a0 \u00a0 \u00a0 \u00a0 step_idx: Current step index in trace.\n\n\u00a0 \u00a0 \u00a0 \u00a0 scroll_offset: Vertical scroll offset for memory view.\n\n\u00a0 \u00a0 \u00a0 \u00a0 playing: Whether auto-play is active.\n\n\u00a0 \u00a0 \u00a0 \u00a0 last_advance_time: Timestamp of last auto-advance.\n\n\u00a0 \u00a0 \u00a0 \u00a0 delay: Delay between auto-advance steps in seconds.\n\n\u00a0 \u00a0 \u00a0 \u00a0 show_all_regs: Show all 32 registers vs only changed.\n\n\u00a0 \u00a0 \u00a0 \u00a0 show_all_mem: Show non-zero memory vs all memory.\n\n\u00a0 \u00a0 \u00a0 \u00a0 command_mode: Whether in command input mode.\n\n\u00a0 \u00a0 \u00a0 \u00a0 command_buffer: Current command being typed.\n\n\u00a0 \u00a0 \u00a0 \u00a0 marks: Dictionary of named position marks.\n\n\u00a0 \u00a0 \u00a0 \u00a0 status_msg: Current status message to display.\n\n\u00a0 \u00a0 \u00a0 \u00a0 status_time: Timestamp when status message was set.\n\n\u00a0 \u00a0 \"\"\"\n\n  \n\n\u00a0 \u00a0 step_idx: int = 0\n\n\u00a0 \u00a0 scroll_offset: int = 0\n\n\u00a0 \u00a0 playing: bool = False\n\n\u00a0 \u00a0 last_advance_time: float = 0.0\n\n\u00a0 \u00a0 delay: float = 0.15\n\n\u00a0 \u00a0 show_all_regs: bool = True\n\n\u00a0 \u00a0 show_all_mem: bool = False\n\n\u00a0 \u00a0 command_mode: bool = False\n\n\u00a0 \u00a0 command_buffer: str = \"\"\n\n\u00a0 \u00a0 marks: dict[str, int] = field(default_factory=dict)\n\n\u00a0 \u00a0 status_msg: str = \"\"\n\n\u00a0 \u00a0 status_time: float = 0.0\n\n  \n  \n\n@dataclass\n\nclass KeyContext:\n\n\u00a0 \u00a0 \"\"\"Context passed to key handlers.\"\"\"\n\n  \n\n\u00a0 \u00a0 state: ViewState\n\n\u00a0 \u00a0 scr: Any\n\n\u00a0 \u00a0 traces: list\n\n\u00a0 \u00a0 cpu: Any\n\n\u00a0 \u00a0 mem_addr_start: int\n\n\u00a0 \u00a0 mem_addr_end: int\n\n\u00a0 \u00a0 source_lines: list[str] | None\n\n\u00a0 \u00a0 n: int \u00a0# total steps\n\n  \n\n\u00a0 \u00a0 def redraw(self) -> int:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Redraw screen and return height.\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return draw_step(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.scr,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.state,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.traces,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.cpu,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.mem_addr_start,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.mem_addr_end,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 self.source_lines,\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 def set_status(self, msg: str) -> None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\"Set status message.\"\"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.state.status_msg = msg\n\n\u00a0 \u00a0 \u00a0 \u00a0 self.state.status_time = time.time()\n\n  \n  \n\ndef format_byte(value: int) -> str:\n\n\u00a0 \u00a0 \"\"\"Format byte value as two-digit hex string.\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 value: Byte value to format (0-255).\n\n  \n\n\u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 Two-character uppercase hex string.\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 return f\"{value:02X}\"\n\n  \n  \n\ndef safe_add(\n\n\u00a0 \u00a0 scr, y: int, x: int, text: str, attr: int = 0, max_x: int | None = None\n\n) -> None:\n\n\u00a0 \u00a0 \"\"\"Safely add text to screen, handling boundary conditions.\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 scr: Curses screen object.\n\n\u00a0 \u00a0 \u00a0 \u00a0 y: Y coordinate (row).\n\n\u00a0 \u00a0 \u00a0 \u00a0 x: X coordinate (column).\n\n\u00a0 \u00a0 \u00a0 \u00a0 text: Text to display.\n\n\u00a0 \u00a0 \u00a0 \u00a0 attr: Display attributes (e.g., curses.A_BOLD).\n\n\u00a0 \u00a0 \u00a0 \u00a0 max_x: Maximum x coordinate, or None to use screen width.\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 if max_x is None:\n\n\u00a0 \u00a0 \u00a0 \u00a0 _, max_x = scr.getmaxyx()\n\n\u00a0 \u00a0 if y < 0 or y >= scr.getmaxyx()[0]:\n\n\u00a0 \u00a0 \u00a0 \u00a0 return\n\n\u00a0 \u00a0 # Truncate text to fit within screen bounds\n\n\u00a0 \u00a0 text = text[: max_x - x - 1] if x < max_x else \"\"\n\n\u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 scr.addstr(y, x, text, attr)\n\n\u00a0 \u00a0 except curses.error:\n\n\u00a0 \u00a0 \u00a0 \u00a0 pass\n\n  \n  \n\ndef draw_step(\n\n\u00a0 \u00a0 scr,\n\n\u00a0 \u00a0 state: ViewState,\n\n\u00a0 \u00a0 traces: list,\n\n\u00a0 \u00a0 cpu,\n\n\u00a0 \u00a0 mem_start: int,\n\n\u00a0 \u00a0 mem_end: int,\n\n\u00a0 \u00a0 source_lines: list[str] | None = None,\n\n) -> int:\n\n\u00a0 \u00a0 \"\"\"Draw the current execution step to screen.\n\n  \n\n\u00a0 \u00a0 Displays header, SREG flags, assembly source code, registers, and memory for the current step.\n\n\u00a0 \u00a0 Highlights changes from previous step and the currently executing source line.\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 scr: Curses screen object.\n\n\u00a0 \u00a0 \u00a0 \u00a0 state: Current view state.\n\n\u00a0 \u00a0 \u00a0 \u00a0 traces: List of execution trace entries.\n\n\u00a0 \u00a0 \u00a0 \u00a0 cpu: CPU instance (unused, for consistency).\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_start: Start address for memory display.\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_end: End address for memory display.\n\n\u00a0 \u00a0 \u00a0 \u00a0 source_lines: Optional list of original assembly source lines for display.\n\n  \n\n\u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 Total number of lines drawn (for scroll calculations).\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 max_y, max_x = scr.getmaxyx()\n\n\u00a0 \u00a0 scr.erase()\n\n  \n\n\u00a0 \u00a0 idx, mem_scroll, n = state.step_idx, state.scroll_offset, len(traces)\n\n\u00a0 \u00a0 entry = traces[idx]\n\n\u00a0 \u00a0 prev = traces[idx - 1] if idx > 0 else None\n\n  \n\n\u00a0 \u00a0 pc, sp = entry.get(\"pc\", 0), entry.get(\"sp\", 0)\n\n\u00a0 \u00a0 instr, sreg = entry.get(\"instr\", \"\"), entry.get(\"sreg\", 0)\n\n\u00a0 \u00a0 prev_sreg = prev.get(\"sreg\", 0) if prev else 0\n\n\u00a0 \u00a0 regs, prev_regs = entry.get(\"regs\", []), prev.get(\"regs\", []) if prev else []\n\n\u00a0 \u00a0 mem, prev_mem = entry.get(\"mem\", {}), prev.get(\"mem\", {}) if prev else {}\n\n  \n\n\u00a0 \u00a0 line = 0\n\n  \n\n\u00a0 \u00a0 # Header (fixed) - White bold for high visibility\n\n\u00a0 \u00a0 safe_add(\n\n\u00a0 \u00a0 \u00a0 \u00a0 scr,\n\n\u00a0 \u00a0 \u00a0 \u00a0 line,\n\n\u00a0 \u00a0 \u00a0 \u00a0 0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 f\"Step {idx}/{n - 1} \u00a0PC:0x{pc:04X} \u00a0SP:0x{sp:04X} \u00a0{instr}\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 curses.color_pair(3) | curses.A_BOLD,\n\n\u00a0 \u00a0 \u00a0 \u00a0 max_x,\n\n\u00a0 \u00a0 )\n\n\u00a0 \u00a0 line += 2\n\n  \n\n\u00a0 \u00a0 # Assembly Source Code (if available)\n\n\u00a0 \u00a0 if source_lines:\n\n\u00a0 \u00a0 \u00a0 \u00a0 source_line_num = entry.get(\"source_line\", -1)\n\n\u00a0 \u00a0 \u00a0 \u00a0 safe_add(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \"Assembly Source:\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 curses.color_pair(3) | curses.A_BOLD,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 max_x,\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 line += 1\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 context_lines = 5\n\n\u00a0 \u00a0 \u00a0 \u00a0 start_line = max(0, source_line_num - context_lines)\n\n\u00a0 \u00a0 \u00a0 \u00a0 end_line = min(len(source_lines), source_line_num + context_lines + 1)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 lines_before = source_line_num - start_line\n\n\u00a0 \u00a0 \u00a0 \u00a0 lines_after = end_line - source_line_num - 1\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 padding_before = max(0, context_lines - lines_before)\n\n\u00a0 \u00a0 \u00a0 \u00a0 padding_after = max(0, context_lines - lines_after)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 for _ in range(padding_before):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, line, 2, \"\", 0, max_x)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line += 1\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 for src_idx in range(start_line, end_line):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if src_idx < len(source_lines):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 prefix = \">>>\" if src_idx == source_line_num else \" \u00a0 \"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 src_text = source_lines[src_idx].rstrip()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 display_text = f\"{prefix} {src_idx + 1:3d}: {src_text}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if src_idx == source_line_num:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = curses.color_pair(1) | curses.A_BOLD\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, line, 2, display_text, attr, max_x)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line += 1\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 for _ in range(padding_after):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, line, 2, \"\", 0, max_x)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line += 1\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 line += 1\n\n  \n\n\u00a0 \u00a0 flags = [\"I\", \"T\", \"H\", \"S\", \"V\", \"N\", \"Z\", \"C\"]\n\n\u00a0 \u00a0 safe_add(scr, line, 0, \"SREG: \", curses.color_pair(3) | curses.A_BOLD, max_x)\n\n\u00a0 \u00a0 x = 6\n\n\u00a0 \u00a0 for i, name in enumerate(flags):\n\n\u00a0 \u00a0 \u00a0 \u00a0 bit_pos = 7 - i\n\n\u00a0 \u00a0 \u00a0 \u00a0 bit, pbit = (sreg >> bit_pos) & 1, (prev_sreg >> bit_pos) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 if bit != pbit and prev:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Changed flag: green background\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = curses.color_pair(1) | curses.A_BOLD\n\n\u00a0 \u00a0 \u00a0 \u00a0 elif bit == 1:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Set flag: green text to indicate active\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = curses.color_pair(2) | curses.A_BOLD\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Cleared flag: normal text\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, line, x, f\"{name}:{bit} \", attr, max_x)\n\n\u00a0 \u00a0 \u00a0 \u00a0 x += 4\n\n\u00a0 \u00a0 safe_add(scr, line, x + 2, f\"0x{sreg:02X}\", curses.color_pair(2), max_x)\n\n\u00a0 \u00a0 line += 2\n\n  \n\n\u00a0 \u00a0 # Registers (fixed)\n\n\u00a0 \u00a0 safe_add(\n\n\u00a0 \u00a0 \u00a0 \u00a0 scr,\n\n\u00a0 \u00a0 \u00a0 \u00a0 line,\n\n\u00a0 \u00a0 \u00a0 \u00a0 0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 f\"Registers ({'all' if state.show_all_regs else 'changed'}):\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 curses.color_pair(3) | curses.A_BOLD,\n\n\u00a0 \u00a0 \u00a0 \u00a0 max_x,\n\n\u00a0 \u00a0 )\n\n\u00a0 \u00a0 line += 1\n\n  \n\n\u00a0 \u00a0 if state.show_all_regs:\n\n\u00a0 \u00a0 \u00a0 \u00a0 for row in range(2):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 base = row * 16\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 2,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 f\"R{base:02d}-{base + 15:02d}: \",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 curses.color_pair(3),\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 max_x,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for col in range(16):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 r = base + col\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if r >= 32:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 break\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 val = regs[r] if r < len(regs) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pval = prev_regs[r] if r < len(prev_regs) else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if val != pval and prev:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Changed register: green background\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = curses.color_pair(1) | curses.A_BOLD\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 elif val != 0:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Non-zero register: green text\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = curses.color_pair(2)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Zero register: normal text\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, line, 12 + col * 3, format_byte(val), attr, max_x)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line += 1\n\n\u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 changed = [\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 (\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 r,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 prev_regs[r] if r < len(prev_regs) else 0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 regs[r] if r < len(regs) else 0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for r in range(32)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if (regs[r] if r < len(regs) else 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 != (prev_regs[r] if r < len(prev_regs) else 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 and prev\n\n\u00a0 \u00a0 \u00a0 \u00a0 ]\n\n\u00a0 \u00a0 \u00a0 \u00a0 if changed:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for r, old, new in changed:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 2,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 f\"R{r:02d}: {format_byte(old)} \u2192 {format_byte(new)}\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 curses.color_pair(1) | curses.A_BOLD,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 max_x,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line += 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, line, 2, \"(no changes)\", 0, max_x)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line += 1\n\n\u00a0 \u00a0 line += 1\n\n  \n\n\u00a0 \u00a0 # Memory header (fixed)\n\n\u00a0 \u00a0 safe_add(\n\n\u00a0 \u00a0 \u00a0 \u00a0 scr,\n\n\u00a0 \u00a0 \u00a0 \u00a0 line,\n\n\u00a0 \u00a0 \u00a0 \u00a0 0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 f\"Memory {hex(mem_start)}..{hex(mem_end)} ({'non-zero' if state.show_all_mem else 'all'}):\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 curses.color_pair(3) | curses.A_BOLD,\n\n\u00a0 \u00a0 \u00a0 \u00a0 max_x,\n\n\u00a0 \u00a0 )\n\n\u00a0 \u00a0 line += 1\n\n  \n\n\u00a0 \u00a0 # Calculate memory viewport\n\n\u00a0 \u00a0 mem_start_line = line\n\n\u00a0 \u00a0 mem_available_lines = max_y - line - 1 \u00a0# Reserve 1 line for status\n\n  \n\n\u00a0 \u00a0 # Build memory lines\n\n\u00a0 \u00a0 mem_lines = []\n\n\u00a0 \u00a0 if state.show_all_mem:\n\n\u00a0 \u00a0 \u00a0 \u00a0 nz = [(a, v) for a, v in mem.items() if mem_start <= a <= mem_end]\n\n\u00a0 \u00a0 \u00a0 \u00a0 nz.sort()\n\n\u00a0 \u00a0 \u00a0 \u00a0 if nz:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for addr, val in nz:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pval = prev_mem.get(addr, 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if val != pval and prev:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Changed memory: green background\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = curses.color_pair(1) | curses.A_BOLD\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Non-zero memory: green text\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = curses.color_pair(2)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ch = chr(val) if 32 <= val <= 126 else \".\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_lines.append((f\"0x{addr:04X}: {format_byte(val)} \u00a0'{ch}'\", attr))\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_lines.append((\"(all zero)\", 0))\n\n\u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 for row in range((mem_end - mem_start + 16) // 16):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 row_addr = mem_start + row * 16\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if row_addr > mem_end:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 break\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line_text = f\"0x{row_addr:04X}: \"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ascii_parts = []\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 highlights = []\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for col in range(16):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr = row_addr + col\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if addr > mem_end:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 break\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 val, pval = mem.get(addr, 0), prev_mem.get(addr, 0) if prev else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if val != pval and prev:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 highlights.append((12 + col * 3, format_byte(val)))\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ascii_parts.append(chr(val) if 32 <= val <= 126 else \".\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_lines.append((line_text, 0, highlights, ascii_parts))\n\n  \n\n\u00a0 \u00a0 # Render visible memory lines\n\n\u00a0 \u00a0 total_mem_lines = len(mem_lines)\n\n\u00a0 \u00a0 for i in range(mem_available_lines):\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_line_idx = mem_scroll + i\n\n\u00a0 \u00a0 \u00a0 \u00a0 if mem_line_idx >= total_mem_lines:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 break\n\n\u00a0 \u00a0 \u00a0 \u00a0 scr_line = mem_start_line + i\n\n\u00a0 \u00a0 \u00a0 \u00a0 if scr_line >= max_y - 1:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 break\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_line_data = mem_lines[mem_line_idx]\n\n\u00a0 \u00a0 \u00a0 \u00a0 if state.show_all_mem:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 text, attr = mem_line_data\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, scr_line, 2, text, attr, max_x)\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 line_text, attr, highlights, ascii_parts = mem_line_data\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, scr_line, 2, line_text, curses.color_pair(3), max_x)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Draw hex bytes\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 row_addr = mem_start + mem_line_idx * 16\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for col in range(16):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr = row_addr + col\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if addr > mem_end:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 break\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 val = mem.get(addr, 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pval = prev_mem.get(addr, 0) if prev else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if val != pval and prev:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Changed memory: green background\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = curses.color_pair(1) | curses.A_BOLD\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 elif val != 0:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Non-zero memory: green text\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = curses.color_pair(2)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Zero memory: normal text\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 attr = 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, scr_line, 12 + col * 3, format_byte(val), attr, max_x)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Draw ASCII\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, scr_line, 12 + 48, \" \u00a0\" + \"\".join(ascii_parts), 0, max_x)\n\n  \n\n\u00a0 \u00a0 # Status/Command line\n\n\u00a0 \u00a0 status_line = max_y - 1\n\n\u00a0 \u00a0 scr.move(status_line, 0)\n\n\u00a0 \u00a0 scr.clrtoeol()\n\n  \n\n\u00a0 \u00a0 if state.command_mode:\n\n\u00a0 \u00a0 \u00a0 \u00a0 # Command mode: white bold for visibility\n\n\u00a0 \u00a0 \u00a0 \u00a0 safe_add(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 status_line,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 f\":{state.command_buffer}\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 curses.color_pair(3) | curses.A_BOLD,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 max_x,\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 # Normal mode: show temporary status message or footer\n\n\u00a0 \u00a0 \u00a0 \u00a0 if state.status_msg and time.time() - state.status_time < 0.5:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Status messages in green\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 status_line,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 0,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.status_msg,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 curses.color_pair(2) | curses.A_BOLD,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 max_x,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 play = \"[PLAY]\" if state.playing else \"[PAUSE]\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 info = f\" Speed:{state.delay:.2f}s\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if mem_scroll > 0:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 info += f\" MemScroll:{mem_scroll}/{max(0, total_mem_lines - mem_available_lines)}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 info += \" | / for help | q to quit\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Play/pause in green when active, white otherwise\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 play_attr = (\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 curses.color_pair(2) | curses.A_BOLD\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if state.playing\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else curses.color_pair(3) | curses.A_BOLD\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, status_line, 0, play, play_attr, max_x)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, status_line, len(play), info, 0, max_x)\n\n  \n\n\u00a0 \u00a0 scr.refresh()\n\n\u00a0 \u00a0 return total_mem_lines\n\n  \n  \n\ndef show_help(scr) -> None:\n\n\u00a0 \u00a0 \"\"\"Display help screen with all available commands and controls.\n\n  \n\n\u00a0 \u00a0 Shows comprehensive documentation of keyboard shortcuts, commands,\n\n\u00a0 \u00a0 and features. Waits for user keypress before returning.\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 scr: Curses screen object.\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 scr.clear()\n\n\u00a0 \u00a0 help_text = [\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"Tiny8 CLI - Help\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"Navigation: \u00a0l/h: next/prev \u00a0w/b: \u00b110 \u00a00/$: first/last \u00a0j/k: scroll\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"Playback: \u00a0 \u00a0Space: play/pause \u00a0[/]: slower/faster\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"Display: \u00a0 \u00a0 r: toggle regs \u00a0M: toggle mem \u00a0=: step info\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"Marks: \u00a0 \u00a0 \u00a0 ma: set mark \u00a0'a: goto mark\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"Commands (press : to enter):\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0123 \u00a0 \u00a0 \u00a0 - Jump to step 123\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0+50, -20 \u00a0- Relative jump forward/backward\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0/add \u00a0 \u00a0 \u00a0- Search forward for instruction containing 'add'\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0?ldi \u00a0 \u00a0 \u00a0- Search backward for instruction\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0@100 \u00a0 \u00a0 \u00a0- Jump to PC address (decimal or 0x hex)\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0r10 \u00a0 \u00a0 \u00a0 - Find next change to register R10\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0r10=42 \u00a0 \u00a0- Find where R10 equals 42 (decimal or 0x hex)\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0m100 \u00a0 \u00a0 \u00a0- Find next change to memory address 100\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0m100=0xFF - Find where memory[100] equals 0xFF\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0fZ \u00a0 \u00a0 \u00a0 \u00a0- Find next change to flag Z (I,T,H,S,V,N,Z,C)\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0fC=1 \u00a0 \u00a0 \u00a0- Find where flag C equals 1\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \" \u00a0h, help \u00a0 - Show command help\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"Other: \u00a0 \u00a0 \u00a0 /: this help \u00a0q: quit\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"Press any key...\",\n\n\u00a0 \u00a0 ]\n\n\u00a0 \u00a0 for i, line in enumerate(help_text):\n\n\u00a0 \u00a0 \u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr.addstr(i, 2, line)\n\n\u00a0 \u00a0 \u00a0 \u00a0 except Exception:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pass\n\n\u00a0 \u00a0 scr.refresh()\n\n\u00a0 \u00a0 scr.nodelay(False)\n\n\u00a0 \u00a0 scr.getch()\n\n\u00a0 \u00a0 scr.nodelay(True)\n\n  \n  \n\ndef show_info(scr, entry: dict, idx: int) -> None:\n\n\u00a0 \u00a0 \"\"\"Display detailed information about a specific step.\n\n  \n\n\u00a0 \u00a0 Shows PC, SP, instruction, SREG, and all non-zero registers and memory\n\n\u00a0 \u00a0 for the given step. Waits for user keypress before returning.\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 scr: Curses screen object.\n\n\u00a0 \u00a0 \u00a0 \u00a0 entry: Trace entry dictionary containing step data.\n\n\u00a0 \u00a0 \u00a0 \u00a0 idx: Step index number.\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 scr.clear()\n\n\u00a0 \u00a0 lines = [\n\n\u00a0 \u00a0 \u00a0 \u00a0 f\"Step {idx} Details\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 f\"PC: 0x{entry.get('pc', 0):04X} \u00a0SP: 0x{entry.get('sp', 0):04X}\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 f\"Instruction: {entry.get('instr', 'N/A')}\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 f\"SREG: 0x{entry.get('sreg', 0):02X}\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"Non-zero registers:\",\n\n\u00a0 \u00a0 ]\n\n\u00a0 \u00a0 for i, v in enumerate(entry.get(\"regs\", [])):\n\n\u00a0 \u00a0 \u00a0 \u00a0 if v:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 lines.append(f\" \u00a0R{i:02d} = 0x{v:02X} ({v})\")\n\n\u00a0 \u00a0 lines.append(\"\")\n\n\u00a0 \u00a0 lines.append(\"Non-zero memory:\")\n\n\u00a0 \u00a0 for a in sorted(entry.get(\"mem\", {}).keys()):\n\n\u00a0 \u00a0 \u00a0 \u00a0 v = entry[\"mem\"][a]\n\n\u00a0 \u00a0 \u00a0 \u00a0 ch = chr(v) if 32 <= v <= 126 else \".\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 lines.append(f\" \u00a00x{a:04X} = 0x{v:02X} ({v}) '{ch}'\")\n\n\u00a0 \u00a0 lines.append(\"\")\n\n\u00a0 \u00a0 lines.append(\"Press any key...\")\n\n  \n\n\u00a0 \u00a0 for i, line in enumerate(lines):\n\n\u00a0 \u00a0 \u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr.addstr(i, 2, line)\n\n\u00a0 \u00a0 \u00a0 \u00a0 except Exception:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 pass\n\n\u00a0 \u00a0 scr.refresh()\n\n\u00a0 \u00a0 scr.nodelay(False)\n\n\u00a0 \u00a0 scr.getch()\n\n\u00a0 \u00a0 scr.nodelay(True)\n\n  \n  \n\ndef run_command(state: ViewState, traces: list[dict]) -> str:\n\n\u00a0 \u00a0 \"\"\"Execute a command and return status message.\n\n  \n\n\u00a0 \u00a0 Handles all command types including navigation, search, and tracking.\n\n\u00a0 \u00a0 Updates state.step_idx and state.scroll_offset as needed.\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 state: Current ViewState object to modify.\n\n\u00a0 \u00a0 \u00a0 \u00a0 traces: List of trace entry dictionaries.\n\n  \n\n\u00a0 \u00a0 Returns:\n\n\u00a0 \u00a0 \u00a0 \u00a0 Status message string describing the result.\n\n  \n\n\u00a0 \u00a0 Command Types:\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Numeric (123): Jump to step 123\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Relative (\u00b150): Jump forward/backward 50 steps\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Forward search (/add): Find instruction containing \"add\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Backward search (?ldi): Search backward for \"ldi\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 - PC jump (@100): Jump to PC address 0x64\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Register track (r10): Find next change to R10\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Register search (r10=42): Find where R10 equals 42\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Memory track (m100): Find next change to memory[100]\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Memory search (m100=0xFF): Find where memory[100] equals 0xFF\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Flag track (fZ): Find next change to flag Z\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Flag search (fC=1): Find where flag C equals 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 - Help (h, help): Show command documentation\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 cmd = state.command_buffer.strip()\n\n\u00a0 \u00a0 n = len(traces)\n\n  \n\n\u00a0 \u00a0 # Jump to absolute step number\n\n\u00a0 \u00a0 if cmd.isdigit():\n\n\u00a0 \u00a0 \u00a0 \u00a0 t = int(cmd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if 0 <= t < n:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = t, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"\u2192 step {t}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return f\"Invalid: {t}\"\n\n  \n\n\u00a0 \u00a0 # Relative jump (+50, -20)\n\n\u00a0 \u00a0 if cmd and cmd[0] in \"+-\" and cmd[1:].isdigit():\n\n\u00a0 \u00a0 \u00a0 \u00a0 new_idx = state.step_idx + int(cmd)\n\n\u00a0 \u00a0 \u00a0 \u00a0 if 0 <= new_idx < n:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = new_idx, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"\u2192 step {new_idx}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return f\"Invalid: {new_idx}\"\n\n  \n\n\u00a0 \u00a0 # Search forward for instruction (/add, /ldi r16)\n\n\u00a0 \u00a0 if cmd.startswith(\"/\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 search = cmd[1:].lower().strip()\n\n\u00a0 \u00a0 \u00a0 \u00a0 if not search:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return \"Empty search\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 for i in range(state.step_idx + 1, n):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 instr = traces[i].get(\"instr\", \"\").lower()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if search in instr:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = i, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Found at step {i}: {traces[i].get('instr', '')}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return f\"Not found: {search}\"\n\n  \n\n\u00a0 \u00a0 # Search backward (?add, ?ldi r16)\n\n\u00a0 \u00a0 if cmd.startswith(\"?\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 search = cmd[1:].lower().strip()\n\n\u00a0 \u00a0 \u00a0 \u00a0 if not search:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return \"Empty search\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 for i in range(state.step_idx - 1, -1, -1):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 instr = traces[i].get(\"instr\", \"\").lower()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if search in instr:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = i, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Found at step {i}: {traces[i].get('instr', '')}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 return f\"Not found: {search}\"\n\n  \n\n\u00a0 \u00a0 # Jump to PC address (@100, @0x64)\n\n\u00a0 \u00a0 if cmd.startswith(\"@\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr_str = cmd[1:].strip()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 target_pc = (\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 int(addr_str, 16) if addr_str.startswith(\"0x\") else int(addr_str)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for i in range(n):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if traces[i].get(\"pc\", -1) == target_pc:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = i, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"\u2192 step {i} (PC=0x{target_pc:04X})\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"PC 0x{target_pc:04X} not found\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 except ValueError:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Invalid address: {cmd}\"\n\n  \n\n\u00a0 \u00a0 # Find register change (r10, r16=42)\n\n\u00a0 \u00a0 if cmd.startswith(\"r\") and len(cmd) >= 2:\n\n\u00a0 \u00a0 \u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 parts = cmd[1:].split(\"=\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 reg_num = int(parts[0])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if not (0 <= reg_num <= 31):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Invalid register: R{reg_num}\"\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if len(parts) == 1:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Find next change to this register\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 current_val = (\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 traces[state.step_idx].get(\"regs\", [])[reg_num]\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if reg_num < len(traces[state.step_idx].get(\"regs\", []))\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for i in range(state.step_idx + 1, n):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 regs = traces[i].get(\"regs\", [])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if reg_num < len(regs) and regs[reg_num] != current_val:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = i, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"R{reg_num} changed at step {i}: 0x{regs[reg_num]:02X}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"R{reg_num} doesn't change\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Find where register equals value\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 target_val = (\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 int(parts[1], 16) if parts[1].startswith(\"0x\") else int(parts[1])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for i in range(state.step_idx + 1, n):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 regs = traces[i].get(\"regs\", [])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if reg_num < len(regs) and regs[reg_num] == target_val:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = i, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"R{reg_num}=0x{target_val:02X} at step {i}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"R{reg_num}=0x{target_val:02X} not found\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 except (ValueError, IndexError):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Invalid: {cmd}\"\n\n  \n\n\u00a0 \u00a0 # Memory search (m100, m0x64=42)\n\n\u00a0 \u00a0 if cmd.startswith(\"m\") and len(cmd) >= 2:\n\n\u00a0 \u00a0 \u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 parts = cmd[1:].split(\"=\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 addr = int(parts[0], 16) if parts[0].startswith(\"0x\") else int(parts[0])\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if len(parts) == 1:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Find next change to this memory address\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 current_val = traces[state.step_idx].get(\"mem\", {}).get(addr, 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for i in range(state.step_idx + 1, n):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem = traces[i].get(\"mem\", {})\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 new_val = mem.get(addr, 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if new_val != current_val:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = i, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Mem[0x{addr:04X}] changed at step {i}: 0x{new_val:02X}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Mem[0x{addr:04X}] doesn't change\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Find where memory equals value\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 target_val = (\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 int(parts[1], 16) if parts[1].startswith(\"0x\") else int(parts[1])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for i in range(state.step_idx + 1, n):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem = traces[i].get(\"mem\", {})\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if mem.get(addr, 0) == target_val:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = i, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Mem[0x{addr:04X}]=0x{target_val:02X} at step {i}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Mem[0x{addr:04X}]=0x{target_val:02X} not found\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 except (ValueError, IndexError):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Invalid: {cmd}\"\n\n  \n\n\u00a0 \u00a0 # Flag search (fZ, fC=1)\n\n\u00a0 \u00a0 if cmd.startswith(\"f\") and len(cmd) >= 2:\n\n\u00a0 \u00a0 \u00a0 \u00a0 flag_map = {\"I\": 7, \"T\": 6, \"H\": 5, \"S\": 4, \"V\": 3, \"N\": 2, \"Z\": 1, \"C\": 0}\n\n\u00a0 \u00a0 \u00a0 \u00a0 try:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 parts = cmd[1:].split(\"=\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 flag_name = parts[0].upper()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if flag_name not in flag_map:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Invalid flag: {flag_name}\"\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit_pos = flag_map[flag_name]\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if len(parts) == 1:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Find next change to this flag\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 current_sreg = traces[state.step_idx].get(\"sreg\", 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 current_bit = (current_sreg >> bit_pos) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for i in range(state.step_idx + 1, n):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 sreg = traces[i].get(\"sreg\", 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit = (sreg >> bit_pos) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if bit != current_bit:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = i, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Flag {flag_name} changed at step {i}: {bit}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Flag {flag_name} doesn't change\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Find where flag equals value\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 target_val = int(parts[1])\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if target_val not in [0, 1]:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return \"Flag value must be 0 or 1\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 for i in range(state.step_idx + 1, n):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 sreg = traces[i].get(\"sreg\", 0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 bit = (sreg >> bit_pos) & 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if bit == target_val:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = i, 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Flag {flag_name}={target_val} at step {i}\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Flag {flag_name}={target_val} not found\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 except (ValueError, KeyError):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 return f\"Invalid: {cmd}\"\n\n  \n\n\u00a0 \u00a0 # Help command\n\n\u00a0 \u00a0 if cmd in [\"h\", \"help\"]:\n\n\u00a0 \u00a0 \u00a0 \u00a0 return \"Commands: NUM, \u00b1NUM, /instr, ?instr, @addr, rN[=val], mADDR[=val], fFLAG[=val]\"\n\n  \n\n\u00a0 \u00a0 return f\"Unknown: {cmd}\"\n\n  \n  \n\n# Key handler functions using decorator pattern\n\n@key_handler(ord(\"q\"), 27) \u00a0# q and ESC\n\ndef handle_quit(ctx: KeyContext) -> bool:\n\n\u00a0 \u00a0 \"\"\"Quit the visualizer.\"\"\"\n\n\u00a0 \u00a0 return True \u00a0# Signal to exit\n\n  \n  \n\n@key_handler(ord(\" \"))\n\ndef handle_play_pause(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Toggle play/pause.\"\"\"\n\n\u00a0 \u00a0 ctx.state.playing = not ctx.state.playing\n\n\u00a0 \u00a0 if ctx.state.playing:\n\n\u00a0 \u00a0 \u00a0 \u00a0 ctx.state.last_advance_time = time.time()\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"l\"), curses.KEY_RIGHT)\n\ndef handle_step_forward(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Step forward.\"\"\"\n\n\u00a0 \u00a0 ctx.state.step_idx = min(ctx.n - 1, ctx.state.step_idx + 1)\n\n\u00a0 \u00a0 ctx.state.scroll_offset = 0\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"h\"), curses.KEY_LEFT)\n\ndef handle_step_backward(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Step backward.\"\"\"\n\n\u00a0 \u00a0 ctx.state.step_idx = max(0, ctx.state.step_idx - 1)\n\n\u00a0 \u00a0 ctx.state.scroll_offset = 0\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"w\"))\n\ndef handle_jump_forward(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Jump forward 10 steps.\"\"\"\n\n\u00a0 \u00a0 ctx.state.step_idx = min(ctx.n - 1, ctx.state.step_idx + 10)\n\n\u00a0 \u00a0 ctx.state.scroll_offset = 0\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"b\"))\n\ndef handle_jump_backward(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Jump backward 10 steps.\"\"\"\n\n\u00a0 \u00a0 ctx.state.step_idx = max(0, ctx.state.step_idx - 10)\n\n\u00a0 \u00a0 ctx.state.scroll_offset = 0\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"0\"))\n\ndef handle_goto_first(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Go to first step.\"\"\"\n\n\u00a0 \u00a0 ctx.state.step_idx = 0\n\n\u00a0 \u00a0 ctx.state.scroll_offset = 0\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"$\"))\n\ndef handle_goto_last(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Go to last step.\"\"\"\n\n\u00a0 \u00a0 ctx.state.step_idx = ctx.n - 1\n\n\u00a0 \u00a0 ctx.state.scroll_offset = 0\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"r\"))\n\ndef handle_toggle_regs(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Toggle showing all registers.\"\"\"\n\n\u00a0 \u00a0 ctx.state.show_all_regs = not ctx.state.show_all_regs\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"M\"))\n\ndef handle_toggle_mem(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Toggle showing all memory.\"\"\"\n\n\u00a0 \u00a0 ctx.state.show_all_mem = not ctx.state.show_all_mem\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"[\"))\n\ndef handle_slower(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Decrease playback speed.\"\"\"\n\n\u00a0 \u00a0 ctx.state.delay = min(2.0, ctx.state.delay + 0.05)\n\n\u00a0 \u00a0 ctx.set_status(f\"Speed: {ctx.state.delay:.2f}s\")\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"]\"))\n\ndef handle_faster(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Increase playback speed.\"\"\"\n\n\u00a0 \u00a0 ctx.state.delay = max(0.05, ctx.state.delay - 0.05)\n\n\u00a0 \u00a0 ctx.set_status(f\"Speed: {ctx.state.delay:.2f}s\")\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"=\"))\n\ndef handle_show_info(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Show detailed step information.\"\"\"\n\n\u00a0 \u00a0 show_info(ctx.scr, ctx.traces[ctx.state.step_idx], ctx.state.step_idx)\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"/\"))\n\ndef handle_show_help(ctx: KeyContext) -> int:\n\n\u00a0 \u00a0 \"\"\"Show help screen.\"\"\"\n\n\u00a0 \u00a0 show_help(ctx.scr)\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"j\"))\n\ndef handle_scroll_down(ctx: KeyContext, h: int) -> int:\n\n\u00a0 \u00a0 \"\"\"Scroll memory view down.\"\"\"\n\n\u00a0 \u00a0 ctx.state.scroll_offset = min(max(0, h - 1), ctx.state.scroll_offset + 1)\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\n@key_handler(ord(\"k\"))\n\ndef handle_scroll_up(ctx: KeyContext, h: int) -> int:\n\n\u00a0 \u00a0 \"\"\"Scroll memory view up.\"\"\"\n\n\u00a0 \u00a0 ctx.state.scroll_offset = max(0, ctx.state.scroll_offset - 1)\n\n\u00a0 \u00a0 return ctx.redraw()\n\n  \n  \n\ndef run_cli(\n\n\u00a0 \u00a0 cpu,\n\n\u00a0 \u00a0 mem_addr_start: int = 0,\n\n\u00a0 \u00a0 mem_addr_end: int = 31,\n\n\u00a0 \u00a0 delay: float = 0.15,\n\n\u00a0 \u00a0 source_lines: list[str] | None = None,\n\n) -> None:\n\n\u00a0 \u00a0 \"\"\"Run interactive CLI visualizer in terminal.\n\n  \n\n\u00a0 \u00a0 Displays CPU state, registers, memory, and assembly source in a curses-based interface\n\n\u00a0 \u00a0 with keyboard navigation and playback controls.\n\n  \n\n\u00a0 \u00a0 Args:\n\n\u00a0 \u00a0 \u00a0 \u00a0 cpu: CPU instance with step_trace attribute containing execution history.\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_addr_start: Starting memory address to display (default: 0).\n\n\u00a0 \u00a0 \u00a0 \u00a0 mem_addr_end: Ending memory address to display (default: 31).\n\n\u00a0 \u00a0 \u00a0 \u00a0 delay: Initial playback delay in seconds (default: 0.15).\n\n\u00a0 \u00a0 \u00a0 \u00a0 source_lines: Optional list of original assembly source lines for display.\n\n  \n\n\u00a0 \u00a0 Raises:\n\n\u00a0 \u00a0 \u00a0 \u00a0 RuntimeError: If cpu.step_trace is empty or missing.\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 traces = getattr(cpu, \"step_trace\", None)\n\n\u00a0 \u00a0 if not traces:\n\n\u00a0 \u00a0 \u00a0 \u00a0 raise RuntimeError(\"cpu.step_trace empty\")\n\n  \n\n\u00a0 \u00a0 n = len(traces)\n\n  \n\n\u00a0 \u00a0 def main(scr):\n\n\u00a0 \u00a0 \u00a0 \u00a0 curses.curs_set(0)\n\n\u00a0 \u00a0 \u00a0 \u00a0 scr.nodelay(True)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 # Initialize color pairs for usability-focused design\n\n\u00a0 \u00a0 \u00a0 \u00a0 curses.start_color()\n\n\u00a0 \u00a0 \u00a0 \u00a0 curses.use_default_colors()\n\n\u00a0 \u00a0 \u00a0 \u00a0 curses.init_pair(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 1, curses.COLOR_BLACK, curses.COLOR_GREEN\n\n\u00a0 \u00a0 \u00a0 \u00a0 ) \u00a0# Black on green (highlights)\n\n\u00a0 \u00a0 \u00a0 \u00a0 curses.init_pair(2, curses.COLOR_GREEN, -1) \u00a0# Green text (active/positive)\n\n\u00a0 \u00a0 \u00a0 \u00a0 curses.init_pair(3, curses.COLOR_WHITE, -1) \u00a0# White text (important info)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 state = ViewState(delay=delay)\n\n\u00a0 \u00a0 \u00a0 \u00a0 ctx = KeyContext(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state=state,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr=scr,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 traces=traces,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 cpu=cpu,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_addr_start=mem_addr_start,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_addr_end=mem_addr_end,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 source_lines=source_lines,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 n=n,\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 h = ctx.redraw()\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 while True:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ch = scr.getch()\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if ch == curses.KEY_RESIZE:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 h = ctx.redraw()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 continue\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if ch != -1:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Handle command mode\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if state.command_mode:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if ch == 27:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.command_mode, state.command_buffer = False, \"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 h = ctx.redraw()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 elif ch in (curses.KEY_ENTER, 10, 13):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.status_msg = run_command(state, traces)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.status_time = time.time()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.command_mode, state.command_buffer = False, \"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 h = ctx.redraw()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 elif ch in (curses.KEY_BACKSPACE, 127, 8):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.command_buffer = state.command_buffer[:-1]\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 my, mx = scr.getmaxyx()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr, my - 1, 0, f\":{state.command_buffer}\" + \" \" * 20, 0, mx\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr.refresh()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 elif 32 <= ch <= 126:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.command_buffer += chr(ch)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 my, mx = scr.getmaxyx()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 safe_add(scr, my - 1, 0, f\":{state.command_buffer}\", 0, mx)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr.refresh()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 continue\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Handle : for command mode\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if ch == ord(\":\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.command_mode, state.command_buffer, state.playing = (\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 True,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \"\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 False,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 )\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 h = ctx.redraw()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 continue\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Handle marks (m and ')\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if ch == ord(\"m\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr.nodelay(False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mc = scr.getch()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr.nodelay(True)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if 97 <= mc <= 122:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mn = chr(mc)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.marks[mn] = state.step_idx\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ctx.set_status(f\"Mark '{mn}' set\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 h = ctx.redraw()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 continue\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if ch == ord(\"'\"):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr.nodelay(False)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mc = scr.getch()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 scr.nodelay(True)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if 97 <= mc <= 122:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mn = chr(mc)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if mn in state.marks:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx, state.scroll_offset = state.marks[mn], 0\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ctx.set_status(f\"\u2192 mark '{mn}'\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 ctx.set_status(f\"Mark '{mn}' not set\")\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 h = ctx.redraw()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 continue\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Dispatch to registered key handlers\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 handler = _key_handlers.get(ch)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if handler:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Handle scroll handlers that need h parameter\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if ch in (ord(\"j\"), ord(\"k\")):\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 result = handler(ctx, h)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 result = handler(ctx)\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if result is True: \u00a0# Quit signal\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 break\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if isinstance(result, int): \u00a0# New height\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 h = result\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Handle auto-play\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if state.playing:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 t = time.time()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if t - state.last_advance_time >= state.delay:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if state.step_idx < n - 1:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.step_idx += 1\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 h = ctx.redraw()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.last_advance_time = t\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.playing = False\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 time.sleep(0.01)\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 else:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Check if status message expired and needs redraw\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if state.status_msg:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 elapsed = time.time() - state.status_time\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 if elapsed >= 0.5:\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 state.status_msg = \"\"\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 h = ctx.redraw()\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 time.sleep(0.05)\n\n  \n\n\u00a0 \u00a0 curses.wrapper(main)\n\n  \n  \n\ndef main() -> None:\n\n\u00a0 \u00a0 \"\"\"Entry point for CLI command-line interface.\n\n  \n\n\u00a0 \u00a0 Parses command-line arguments, assembles the input file, runs the CPU,\n\n\u00a0 \u00a0 and launches either CLI or animation mode visualization.\n\n  \n\n\u00a0 \u00a0 The function supports two modes:\n\n\u00a0 \u00a0 - CLI mode: Interactive terminal-based step-through debugger\n\n\u00a0 \u00a0 - Animation mode: Generate video/GIF visualization of execution\n\n  \n\n\u00a0 \u00a0 Command-line arguments are organized into groups for better clarity:\n\n\u00a0 \u00a0 - Execution options: Control CPU behavior (max-steps)\n\n\u00a0 \u00a0 - Memory display: Configure memory address range (supports hex notation)\n\n\u00a0 \u00a0 - CLI mode: Interactive playback settings\n\n\u00a0 \u00a0 - Animation mode: Video generation parameters\n\n\u00a0 \u00a0 \"\"\"\n\n\u00a0 \u00a0 from tiny8 import CPU, __version__, assemble_file\n\n  \n\n\u00a0 \u00a0 parser = argparse.ArgumentParser(\n\n\u00a0 \u00a0 \u00a0 \u00a0 prog=\"tiny8\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 description=\"Tiny8 8-bit CPU simulator with interactive CLI and visualization\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 formatter_class=argparse.RawDescriptionHelpFormatter,\n\n\u00a0 \u00a0 \u00a0 \u00a0 epilog=\"\"\"\n\nExamples:\n\n\u00a0 %(prog)s program.asm \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0# Run in interactive CLI mode\n\n\u00a0 %(prog)s program.asm -m ani -o output.mp4 \u00a0 \u00a0 # Generate animation video\n\n\u00a0 %(prog)s program.asm --mem-start 0x100 --mem-end 0x11F \u00a0# Custom memory range\n\n\u00a0 %(prog)s program.asm -d 0.5 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 # Slower playback (0.5s per step)\n\n  \n\nInteractive CLI Controls:\n\n\u00a0 l/h or arrows \u00a0- Navigate forward/backward\n\n\u00a0 w/b \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0- Jump \u00b110 steps\n\n\u00a0 0/$ \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0- Jump to first/last step\n\n\u00a0 j/k \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0- Scroll memory view\n\n\u00a0 Space \u00a0 \u00a0 \u00a0 \u00a0 \u00a0- Play/pause execution\n\n\u00a0 [/] \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0- Adjust playback speed\n\n\u00a0 r \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0- Toggle register display\n\n\u00a0 M \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0- Toggle memory display mode\n\n\u00a0 :123 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 - Jump to step 123\n\n\u00a0 /add \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 - Search forward for instruction\n\n\u00a0 q \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0- Quit\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"\"\",\n\n\u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 # Version\n\n\u00a0 \u00a0 parser.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"--version\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"-v\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 action=\"version\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 version=f\"%(prog)s {__version__}\",\n\n\u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 # Required arguments\n\n\u00a0 \u00a0 parser.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"asm_file\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 metavar=\"FILE\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 help=\"path to Tiny8 assembly file to execute\",\n\n\u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 # Mode selection\n\n\u00a0 \u00a0 parser.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"--mode\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"-m\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 choices=[\"cli\", \"ani\"],\n\n\u00a0 \u00a0 \u00a0 \u00a0 default=\"cli\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 help=\"visualization mode: 'cli' for interactive terminal (default), 'ani' for animation video\",\n\n\u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 # Execution options\n\n\u00a0 \u00a0 exec_group = parser.add_argument_group(\"execution options\")\n\n\u00a0 \u00a0 exec_group.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"--max-steps\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 type=int,\n\n\u00a0 \u00a0 \u00a0 \u00a0 default=15000,\n\n\u00a0 \u00a0 \u00a0 \u00a0 metavar=\"N\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 help=\"maximum number of CPU steps to execute (default: 15000)\",\n\n\u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 # Memory display options\n\n\u00a0 \u00a0 mem_group = parser.add_argument_group(\"memory display options\")\n\n\u00a0 \u00a0 mem_group.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"--mem-start\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"-ms\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 type=lambda x: int(x, 0), \u00a0# Support 0x hex notation\n\n\u00a0 \u00a0 \u00a0 \u00a0 default=0x00,\n\n\u00a0 \u00a0 \u00a0 \u00a0 metavar=\"ADDR\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 help=\"starting memory address to display (decimal or 0xHEX, default: 0x00)\",\n\n\u00a0 \u00a0 )\n\n\u00a0 \u00a0 mem_group.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"--mem-end\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"-me\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 type=lambda x: int(x, 0), \u00a0# Support 0x hex notation\n\n\u00a0 \u00a0 \u00a0 \u00a0 default=0xFF,\n\n\u00a0 \u00a0 \u00a0 \u00a0 metavar=\"ADDR\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 help=\"ending memory address to display (decimal or 0xHEX, default: 0xFF)\",\n\n\u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 # CLI mode options\n\n\u00a0 \u00a0 cli_group = parser.add_argument_group(\"CLI mode options\")\n\n\u00a0 \u00a0 cli_group.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"--delay\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"-d\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 type=float,\n\n\u00a0 \u00a0 \u00a0 \u00a0 default=0.15,\n\n\u00a0 \u00a0 \u00a0 \u00a0 metavar=\"SEC\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 help=\"initial playback delay between steps in seconds (default: 0.15)\",\n\n\u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 # Animation mode options\n\n\u00a0 \u00a0 ani_group = parser.add_argument_group(\"animation mode options\")\n\n\u00a0 \u00a0 ani_group.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"--interval\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"-i\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 type=int,\n\n\u00a0 \u00a0 \u00a0 \u00a0 default=1,\n\n\u00a0 \u00a0 \u00a0 \u00a0 metavar=\"MS\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 help=\"animation update interval in milliseconds (default: 1)\",\n\n\u00a0 \u00a0 )\n\n\u00a0 \u00a0 ani_group.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"--fps\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"-f\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 type=int,\n\n\u00a0 \u00a0 \u00a0 \u00a0 default=60,\n\n\u00a0 \u00a0 \u00a0 \u00a0 metavar=\"FPS\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 help=\"frames per second for animation output (default: 60)\",\n\n\u00a0 \u00a0 )\n\n\u00a0 \u00a0 ani_group.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"--plot-every\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"-pe\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 type=int,\n\n\u00a0 \u00a0 \u00a0 \u00a0 default=100,\n\n\u00a0 \u00a0 \u00a0 \u00a0 metavar=\"N\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 help=\"update plot every N steps for performance (default: 100)\",\n\n\u00a0 \u00a0 )\n\n\u00a0 \u00a0 ani_group.add_argument(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"--output\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 \"-o\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 metavar=\"FILE\",\n\n\u00a0 \u00a0 \u00a0 \u00a0 help=\"output filename for animation (e.g., output.mp4, output.gif)\",\n\n\u00a0 \u00a0 )\n\n  \n\n\u00a0 \u00a0 args = parser.parse_args()\n\n  \n\n\u00a0 \u00a0 asm = assemble_file(args.asm_file)\n\n\u00a0 \u00a0 cpu = CPU()\n\n\u00a0 \u00a0 cpu.load_program(asm)\n\n\u00a0 \u00a0 cpu.run(max_steps=args.max_steps)\n\n  \n\n\u00a0 \u00a0 if args.mode == \"cli\":\n\n\u00a0 \u00a0 \u00a0 \u00a0 run_cli(cpu, args.mem_start, args.mem_end, args.delay, asm.source_lines)\n\n\u00a0 \u00a0 elif args.mode == \"ani\":\n\n\u00a0 \u00a0 \u00a0 \u00a0 from tiny8 import Visualizer\n\n  \n\n\u00a0 \u00a0 \u00a0 \u00a0 viz = Visualizer(cpu)\n\n\u00a0 \u00a0 \u00a0 \u00a0 viz.animate_execution(\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 interval=args.interval,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_addr_start=args.mem_start,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 mem_addr_end=args.mem_end,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 plot_every=args.plot_every,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 filename=args.output,\n\n\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 fps=args.fps,\n\n\u00a0 \u00a0 \u00a0 \u00a0 )\n\n  \n  \n\nif __name__ == \"__main__\":\n\n\u00a0 \u00a0 main()\n```\n\nwrite me an example assembly program which sums the elements of the following array to help me begin to understand using this tech.\n[5, 10, 15, 20, 25, 30, 35, 40]\n"
    },
    {
      "role": "assistant",
      "content": "# Summing an Array with Tiny8\n\nI'll write an educational example program that demonstrates how to sum elements of an array using Tiny8 assembly. This will help you understand memory access, loops, and arithmetic operations in a practical context.\n\n## Array Sum Program\n\nLet's create a program that sums the array `[5, 10, 15, 20, 25, 30, 35, 40]` and stores the result in a register. The sum should be `180` (decimal) or `0xB4` (hex).\n\n```asm\n; ============================================\n; Program: Array Sum Calculator\n; Description: Sums the elements of an 8-element array\n; Array: [5, 10, 15, 20, 25, 30, 35, 40]\n; Expected sum: 180 (0xB4 in hex)\n; ============================================\n\n; --- Array Initialization ---\n; We'll store the array starting at memory address 0x60\n    ldi r26, 0x60        ; Load address low byte into X pointer (R26)\n    ldi r27, 0x00        ; Load address high byte (0x00 for first 256 bytes)\n    \n    ; Store array elements in memory\n    ldi r20, 5\n    st r26, r20          ; Store 5 at address 0x60\n    inc r26              ; Move to next address (0x61)\n    \n    ldi r20, 10\n    st r26, r20          ; Store 10 at address 0x61\n    inc r26              ; 0x62\n    \n    ldi r20, 15\n    st r26, r20          ; Store 15 at address 0x62\n    inc r26              ; 0x63\n    \n    ldi r20, 20\n    st r26, r20          ; Store 20 at address 0x63\n    inc r26              ; 0x64\n    \n    ldi r20, 25\n    st r26, r20          ; Store 25 at address 0x64\n    inc r26              ; 0x65\n    \n    ldi r20, 30\n    st r26, r20          ; Store 30 at address 0x65\n    inc r26              ; 0x66\n    \n    ldi r20, 35\n    st r26, r20          ; Store 35 at address 0x66\n    inc r26              ; 0x67\n    \n    ldi r20, 40\n    st r26, r20          ; Store 40 at address 0x67\n    \n; --- Sum Calculation ---\n    ldi r16, 0x60        ; Reset pointer to start of array\n    ldi r17, 8           ; Array size (8 elements)\n    ldi r18, 0           ; Initialize sum to 0\n\nsum_loop:\n    ld r19, r16          ; Load current array element into R19\n    add r18, r19         ; Add to running sum (R18 = R18 + R19)\n    inc r16              ; Move to next array element\n    dec r17              ; Decrement counter\n    brne sum_loop        ; Continue if counter != 0\n\n; --- Result Display Preparation ---\n; At this point:\n; - R18 contains the sum (should be 180 = 0xB4)\n; - We'll also store the result in memory at 0x70 for verification\n    ldi r16, 0x70\n    st r16, r18          ; Store sum at memory address 0x70\n\n; --- Optional: Check for Overflow ---\n; Since 8-bit registers can only hold values 0-255, and our sum is 180,\n; we don't have overflow. But let's add overflow checking for educational purposes\n    \n    ldi r20, 0           ; Clear register to use as overflow flag\n    ldi r21, 255         ; Max 8-bit value\n    \n    cp r18, r21          ; Compare sum with 255\n    brlo no_overflow     ; If sum < 255, no overflow\n    ldi r20, 1           ; Set overflow flag (won't happen with this array)\n\nno_overflow:\n    ; Store overflow flag at 0x71\n    ldi r16, 0x71\n    st r16, r20\n\n; --- Program Complete ---\n; Enter infinite loop so we can examine results\ndone:\n    jmp done\n```\n\n## Simplified Version (Easier to Follow)\n\nHere's a more beginner-friendly version with detailed comments:\n\n```asm\n; Simple Array Sum - Beginner Version\n; This version uses simple addressing and more comments\n\n; First, let's put our array data directly in memory\n; We'll use addresses 0x80 to 0x87 for the array\n\ninit_array:\n    ldi r16, 0x80        ; Start address for array\n    \n    ; Load and store each array element\n    ldi r17, 5\n    st r16, r17          ; array[0] = 5\n    inc r16              ; Next address\n    \n    ldi r17, 10\n    st r16, r17          ; array[1] = 10\n    inc r16\n    \n    ldi r17, 15\n    st r16, r17          ; array[2] = 15\n    inc r16\n    \n    ldi r17, 20\n    st r16, r17          ; array[3] = 20\n    inc r16\n    \n    ldi r17, 25\n    st r16, r17          ; array[4] = 25\n    inc r16\n    \n    ldi r17, 30\n    st r16, r17          ; array[5] = 30\n    inc r16\n    \n    ldi r17, 35\n    st r16, r17          ; array[6] = 35\n    inc r16\n    \n    ldi r17, 40\n    st r16, r17          ; array[7] = 40\n\n; Now sum the array\ncalculate_sum:\n    ldi r16, 0x80        ; Reset pointer to array start\n    ldi r17, 8           ; Number of elements\n    ldi r18, 0           ; Sum starts at 0\n    \nnext_element:\n    ; Load current element\n    ld r19, r16          ; Load value at address in R16 into R19\n    \n    ; Add to sum\n    add r18, r19         ; R18 = R18 + R19\n    \n    ; Move to next element\n    inc r16              ; Next address\n    \n    ; Check if we've processed all elements\n    dec r17              ; Decrement counter\n    brne next_element    ; If counter != 0, keep going\n    \n    ; Sum complete! R18 should contain 180\n\n; Store result for verification\nstore_result:\n    ldi r16, 0x90        ; Pick an address to store result\n    st r16, r18          ; Store sum at address 0x90\n\n; Infinite loop to stop execution\nhalt:\n    jmp halt\n```\n\n## Key Concepts Explained\n\n### 1. **Memory Addressing**\n- The `ldi` (load immediate) instruction loads constant values into registers\n- The `st` (store) instruction writes register values to memory at an address stored in another register\n- We use `inc` (increment) to move to the next memory address\n\n### 2. **Register Usage Convention**\n- **R16-R19**: General purpose working registers\n- **R20-R21**: Temporary/scratch registers\n- **R26-R27**: Often used as pointer registers (X pointer in AVR)\n\n### 3. **Loop Structure**\n```\nInitialize counter\nInitialize pointer\nInitialize sum\n\nLOOP:\n  Load current element\n  Add to sum\n  Advance pointer\n  Decrement counter\n  Branch if not zero \u2192 LOOP\n```\n\n### 4. **Conditional Branching**\n- `brne` (Branch if Not Equal) jumps if the Zero flag is clear\n- The `dec` instruction sets the Zero flag when the result is 0\n- So `dec r17` followed by `brne loop` creates a \"loop 8 times\" structure\n\n## Testing the Program\n\n### Using the CLI Debugger\n1. Save either program to a file (e.g., `array_sum.asm`)\n2. Run it with Tiny8:\n   ```bash\n   tiny8 array_sum.asm\n   ```\n3. Use the interactive debugger to:\n   - Step through execution with `l` key\n   - Watch register R18 accumulate the sum\n   - View memory at address 0x70 (or 0x90) to see the final result\n\n### Expected Results\n- **R18 (sum register)**: Should show `0xB4` (hex) or `180` (decimal)\n- **Memory at 0x70/0x90**: Should contain `0xB4`\n- **Step count**: Should be about 35-40 steps total\n\n## Visualizing Execution\n\nTo see the memory access pattern:\n```bash\ntiny8 array_sum.asm -ms 0x60 -me 0x90\n```\n\nTo create an animation:\n```bash\ntiny8 array_sum.asm -m ani -o array_sum.gif -ms 0x60 -me 0x90\n```\n\n## Learning Extensions\n\nOnce you understand this program, try these modifications:\n\n1. **Variable Array Size**: Modify the program to work with arrays of any size\n2. **Find Maximum**: Instead of summing, find the maximum value in the array\n3. **Calculate Average**: Sum then divide by count (be careful with 8-bit division!)\n4. **Array of Strings**: Store ASCII values and perform string operations\n\nThis example demonstrates fundamental concepts in assembly programming: memory access, loops, arithmetic, and conditional execution. The Tiny8 visualizer will help you see exactly how each instruction affects the CPU state, making it an excellent learning tool for computer architecture fundamentals."
    },
    {
      "role": "user",
      "content": "can you show me the brlo implementation?"
    },
    {
      "role": "assistant",
      "content": "# BRLO Implementation in Tiny8\n\nLooking at the Tiny8 codebase, I can see that `brlo` (Branch if Lower - for unsigned comparison) is **not implemented as a separate instruction**, but it's functionally equivalent to `brcs` (Branch if Carry Set). Let me show you why and how this works.\n\n## The Relationship Between BRLO and BRCS\n\nAccording to the Tiny8 documentation (#Instruction Set Reference##Control Flow), `brlo` is described as:\n\n> **BRCS label** \u2014 Branch if carry set (C=1)\n> **BRCC label** \u2014 Branch if carry clear (C=0)  \n> **Usage note**: `brlo label` \u2014 Branch if lower (unsigned: C flag set)\n\nThis means that `brlo` and `brcs` are **functionally identical** - they both branch when the Carry flag (C) is set. In unsigned arithmetic, the carry flag indicates that the first operand was less than the second operand.\n\n## Current Implementation\n\nLet me show you the existing `brcs` implementation:\n\n### In `cpu.py` - Line ~580\n```python\ndef op_brcs(self, label: str):\n    \"\"\"Branch to a label if the carry flag is set.\n\n    Args:\n        label (str): Destination label to jump to if the carry flag is set.\n    \"\"\"\n    c = self.get_flag(SREG_C)\n    if c:\n        self.op_jmp(label)\n```\n\n### The `op_brcc` counterpart (for completeness):\n```python\ndef op_brcc(self, label: str):\n    \"\"\"Branch to a label if the carry flag is clear.\n\n    Args:\n        label (str): Destination label to jump to if the carry flag is clear.\n    \"\"\"\n    c = self.get_flag(SREG_C)\n    if not c:\n        self.op_jmp(label)\n```\n\n## How BRLO Would Be Implemented\n\nIf you wanted to add explicit `brlo` support, you could implement it like this:\n\n```python\ndef op_brlo(self, label: str):\n    \"\"\"Branch to a label if lower (unsigned comparison).\n    \n    This is equivalent to BRCS - branches when Carry flag is set,\n    indicating the first operand was less than the second in unsigned arithmetic.\n    \n    Args:\n        label (str): Destination label to jump to if lower (C flag set).\n    \"\"\"\n    c = self.get_flag(SREG_C)\n    if c:\n        self.op_jmp(label)\n```\n\nNotice that this is **identical** to the `brcs` implementation!\n\n## Demonstration Program\n\nLet me create a program that shows the equivalence between `brcs` and `brlo`:\n\n```asm\n; ============================================\n; Program: BRCS vs BRLO Demonstration\n; Shows that BRCS and BRLO are equivalent for unsigned comparisons\n; ============================================\n\n; --- Test 1: Unsigned comparison 5 < 10 ---\n    ldi r16, 5           ; First operand (smaller)\n    ldi r17, 10          ; Second operand (larger)\n    \n    cp r16, r17          ; Compare: 5 - 10 (will set carry flag since 5 < 10)\n    \n    ; Both BRCS and BRLO should branch since C=1 (5 < 10 unsigned)\n    ldi r18, 0xAA        ; Will be skipped if branch taken\n    brlo unsigned_lower  ; This should branch (equivalent to BRCS)\n    brcs unsigned_lower  ; This should also branch\n    \n    ; If we get here, something went wrong\n    ldi r18, 0xBB        ; Error indicator\n    jmp done\n\nunsigned_lower:\n    ldi r18, 0xCC        ; Success indicator\n\n; --- Test 2: Unsigned comparison 10 > 5 ---\n    ldi r16, 10          ; First operand (larger)\n    ldi r17, 5           ; Second operand (smaller)\n    \n    cp r16, r17          ; Compare: 10 - 5 (will clear carry since 10 > 5)\n    \n    ; Neither BRCS nor BRLO should branch since C=0 (10 > 5 unsigned)\n    ldi r19, 0xDD        ; Should be executed\n    brlo unsigned_not_lower\n    brcs unsigned_not_lower\n    \n    ; If we get here, both branches were NOT taken (correct)\n    ldi r19, 0xEE        ; Success indicator\n\nunsigned_not_lower:\n    ; This should NOT be reached for unsigned comparison\n    ldi r19, 0xFF        ; Error indicator\n\n; --- Test 3: Equal values ---\n    ldi r16, 42\n    ldi r17, 42\n    \n    cp r16, r17          ; Compare: 42 - 42 (will clear carry since equal)\n    \n    ; Neither should branch since C=0 (equal values)\n    ldi r20, 0x11        ; Should be executed\n    brlo equal_not_lower\n    brcs equal_not_lower\n    \n    ; If we get here, both branches were NOT taken (correct)\n    ldi r20, 0x22        ; Success indicator\n\nequal_not_lower:\n    ; This should NOT be reached\n    ldi r20, 0x33        ; Error indicator\n\n; --- Store results for verification ---\n    ldi r21, 0xA0        ; Result storage address\n    st r21, r18          ; Store test 1 result\n    st r21+1, r19        ; Store test 2 result  \n    st r21+2, r20        ; Store test 3 result\n\ndone:\n    jmp done\n```\n\n## Expected Results\n\nAfter running this program, you should see:\n\n- **Memory at 0xA0**: `0xCC` (both BRCS and BRLO branched correctly for 5 < 10)\n- **Memory at 0xA1**: `0xEE` (neither branched for 10 > 5)  \n- **Memory at 0xA2**: `0x22` (neither branched for equal values)\n\n## Adding BRLO Support\n\nIf you wanted to add explicit `brlo` support to Tiny8, you would:\n\n1. **Add the instruction to the assembler** (modify `assembler.py` to recognize `brlo`)\n2. **Add the handler method** (copy `op_brcs` and rename it to `op_brlo`)\n3. **Update the instruction set reference**\n\nBut since `brcs` and `brlo` are identical, most assemblers treat them as aliases.\n\n## Educational Takeaway\n\nThis is a great example of how CPU architectures often reuse flag logic for different conditional branches:\n\n- **BRCS/BRLO**: Branch if Carry flag set (C=1) \u2192 \"less than\" for unsigned\n- **BRCC/BRSH**: Branch if Carry flag clear (C=0) \u2192 \"greater-or-equal\" for unsigned  \n- **BREQ**: Branch if Zero flag set (Z=1) \u2192 \"equal\"\n- **BRNE**: Branch if Zero flag clear (Z=0) \u2192 \"not equal\"\n\nThe Tiny8 simulator chose to implement `brcs` but document `brlo` as an equivalent mnemonic, which is a common approach in assembly languages.\n\nWould you like me to show you how to modify the Tiny8 source code to add explicit `brlo` support, or would you prefer to explore other conditional branch instructions?\n"
    },
    {
      "role": "user",
      "content": "write me an example power program using this to compute 3^4"
    }
  ],
  "rubrics": [
    "The result should contain a tiny8 program that calculates 3^4",
    "The response should include a loop that runs exactly 4 times",
    "The response should store the value 3 in a register (R16-R30)",
    "The response should store the value 4 in a register (R16-R30)",
    "The response should store the calculation result in a register (R16-R30)",
    "The response should use the MUL instruction to calculate the result",
    "The response should use the BREQ instruction to exit the exponentiation loop",
    "The response should contain an infinite loop at the end of the program using the `done: jmp done` syntax (allow for variation of the label name)",
    "The response should only use tiny8 instructions as detailed in the Instruction Set Reference",
    "The response should not contain steps/instructions that do not directly contribute to calculating 3^4 (e.g. verifying result, adding debug info, displaying result using I/O)",
    "The response should use no more than 15 tiny8 assembly instructions to calculate 3^4",
    "The response should contain a one line comment (using ;) next to each instruction explaining its purpose (e.g. \"; load the value 4 (the exponent) in R16 register\"). Exception is when an instruction is repeated multiple times in a row",
    "The response should contain a section instructing the user how to run the program (e.g. \"save the program as exponent.asm and run `tiny8 exponent.asm` in the terminal)",
    "The response should wrap any code snippets in markdown multi-line code blocks (e.g. ``` {code_goes_here} ```)",
    "The response should store the final result in RAM or in a register so it can be inspected by the user"
  ],
  "metadata": {
    "task_id": "9e5a7e8c-9da8-490c-b945-d869d69f516a",
    "context_id": "85bdd259-ee91-4dd5-9329-38fe0c100fa1",
    "context_category": "Rule System Application",
    "sub_category": "Programming Syntax"
  }
}