EESchema-LIBRARY Version 2.3  20/05/2007-15:09:46
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 7
#
# Dev Name: Z80CPU
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF Z80CPU IC 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: Z80CPU
F0 "IC" -500 1225 50 H V L B
F1 "Z80CPU" -500 -1500 50 H V L B
F2 "zilog-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -1400 500 -1400
P 2 1 0 0 500 1200 500 -1400
P 2 1 0 0 500 1200 -500 1200
P 2 1 0 0 -500 -1400 -500 1200
X A0 30 700 1100 200 L 40 40 1 1 O 
X A1 31 700 1000 200 L 40 40 1 1 O 
X A2 32 700 900 200 L 40 40 1 1 O 
X A3 33 700 800 200 L 40 40 1 1 O 
X A4 34 700 700 200 L 40 40 1 1 O 
X A5 35 700 600 200 L 40 40 1 1 O 
X A6 36 700 500 200 L 40 40 1 1 O 
X A7 37 700 400 200 L 40 40 1 1 O 
X A8 38 700 300 200 L 40 40 1 1 O 
X A9 39 700 200 200 L 40 40 1 1 O 
X A10 40 700 100 200 L 40 40 1 1 O 
X A11 1 700 0 200 L 40 40 1 1 O 
X A12 2 700 -100 200 L 40 40 1 1 O 
X A13 3 700 -200 200 L 40 40 1 1 O 
X A14 4 700 -300 200 L 40 40 1 1 O 
X A15 5 700 -400 200 L 40 40 1 1 O 
X BUSAK 23 -700 -700 200 R 40 40 1 1 O I
X BUSRQ 25 -700 -600 200 R 40 40 1 1 I I
X CLK 6 -700 -900 200 R 40 40 1 1 I C
X D0 14 700 -600 200 L 40 40 1 1 B 
X D1 15 700 -700 200 L 40 40 1 1 B 
X D2 12 700 -800 200 L 40 40 1 1 B 
X D3 8 700 -900 200 L 40 40 1 1 B 
X D4 7 700 -1000 200 L 40 40 1 1 B 
X D5 9 700 -1100 200 L 40 40 1 1 B 
X D6 10 700 -1200 200 L 40 40 1 1 B 
X D7 13 700 -1300 200 L 40 40 1 1 B 
X GND 29 -700 -1100 200 R 40 40 1 1 W 
X HALT 18 -700 300 200 R 40 40 1 1 O I
X INT 16 -700 -100 200 R 40 40 1 1 I I
X IORQ 20 -700 900 200 R 40 40 1 1 O I
X M1 27 -700 1100 200 R 40 40 1 1 O I
X MREQ 19 -700 1000 200 R 40 40 1 1 O I
X NMI 17 -700 -200 200 R 40 40 1 1 I I
X RD 21 -700 800 200 R 40 40 1 1 O I
X RESET 26 -700 -400 200 R 40 40 1 1 I I
X RFSH 28 -700 500 200 R 40 40 1 1 O I
X VCC 11 -700 -1300 200 R 40 40 1 1 W 
X WAIT 24 -700 100 200 R 40 40 1 1 I I
X WR 22 -700 700 200 R 40 40 1 1 O I
ENDDRAW
ENDDEF

#
# Dev Name: Z80CTC
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF Z80CTC IC 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: Z80CTC
F0 "IC" -500 1025 50 H V L B
F1 "Z80CTC" -500 -1200 50 H V L B
F2 "zilog-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -1100 400 -1100
P 2 1 0 0 400 -1100 400 1000
P 2 1 0 0 -500 1000 400 1000
P 2 1 0 0 -500 1000 -500 -1100
T 0 50 850 100 0 1 0 CTC
X CE 16 -700 -100 200 R 40 40 1 1 I I
X CLK 15 600 -600 200 L 40 40 1 1 I C
X CS0 18 -700 -200 200 R 40 40 1 1 I 
X CS1 19 -700 -300 200 R 40 40 1 1 I 
X D0 25 -700 800 200 R 40 40 1 1 B 
X D1 26 -700 700 200 R 40 40 1 1 B 
X D2 27 -700 600 200 R 40 40 1 1 B 
X D3 28 -700 500 200 R 40 40 1 1 B 
X D4 1 -700 400 200 R 40 40 1 1 B 
X D5 2 -700 300 200 R 40 40 1 1 B 
X D6 3 -700 200 200 R 40 40 1 1 B 
X D7 4 -700 100 200 R 40 40 1 1 B 
X GND 5 600 -1000 200 L 40 40 1 1 W 
X IEI 13 -700 -800 200 R 40 40 1 1 I 
X IEO 11 -700 -900 200 R 40 40 1 1 O 
X INT 12 -700 -1000 200 R 40 40 1 1 O I
X IORQ 10 -700 -500 200 R 40 40 1 1 I I
X M1 14 -700 -400 200 R 40 40 1 1 I I
X RD 6 -700 -600 200 R 40 40 1 1 I I
X RESET 17 600 -400 200 L 40 40 1 1 I I
X TO0 7 600 600 200 L 40 40 1 1 O 
X TO1 8 600 300 200 L 40 40 1 1 O 
X TO2 9 600 0 200 L 40 40 1 1 O 
X TRG0 23 600 700 200 L 40 40 1 1 I 
X TRG1 22 600 400 200 L 40 40 1 1 I 
X TRG2 21 600 100 200 L 40 40 1 1 I 
X TRG3 20 600 -200 200 L 40 40 1 1 I 
X VCC 24 600 -800 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: Z80DART
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF Z80DART IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: Z80DART
F0 "IC" -500 1125 50 H V L B
F1 "Z80DART" -500 -1500 50 H V L B
F2 "zilog-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -1400 500 -1400
P 2 1 0 0 500 -1400 500 1100
P 2 1 0 0 500 1100 -500 1100
P 2 1 0 0 -500 1100 -500 -1400
X B/A\ 34 -700 -500 200 R 40 40 1 1 I I
X C/D\ 33 -700 -400 200 R 40 40 1 1 I I
X CE 35 -700 100 200 R 40 40 1 1 I I
X CLK 20 -700 -1100 200 R 40 40 1 1 I C
X CTSA 18 700 200 200 L 40 40 1 1 I I
X CTSB 23 700 -900 200 L 40 40 1 1 I I
X D0 40 -700 1000 200 R 40 40 1 1 B 
X D1 1 -700 900 200 R 40 40 1 1 B 
X D2 39 -700 800 200 R 40 40 1 1 B 
X D3 2 -700 700 200 R 40 40 1 1 B 
X D4 38 -700 600 200 R 40 40 1 1 B 
X D5 3 -700 500 200 R 40 40 1 1 B 
X D6 37 -700 400 200 R 40 40 1 1 B 
X D7 4 -700 300 200 R 40 40 1 1 B 
X DCDA 19 700 0 200 L 40 40 1 1 I I
X DCDB 22 700 -1100 200 L 40 40 1 1 I I
X DTRA 16 700 100 200 L 40 40 1 1 O I
X DTRB 25 700 -1000 200 L 40 40 1 1 O I
X GND 31 -700 -1300 200 R 40 40 1 1 W 
X IEI 6 -700 -800 200 R 40 40 1 1 I 
X IEO 7 -700 -900 200 R 40 40 1 1 O 
X INT 5 -700 -700 200 R 40 40 1 1 C I
X IORQ 36 -700 -200 200 R 40 40 1 1 I I
X M1 8 -700 -100 200 R 40 40 1 1 I I
X RD 32 -700 -300 200 R 40 40 1 1 I I
X RESET 21 -700 0 200 R 40 40 1 1 I I
X RIA 11 700 400 200 L 40 40 1 1 I I
X RIB 29 700 -700 200 L 40 40 1 1 I I
X RTSA 17 700 300 200 L 40 40 1 1 O I
X RTSB 24 700 -800 200 L 40 40 1 1 O I
X RXCA 13 700 900 200 L 40 40 1 1 I I
X RXDA 12 700 1000 200 L 40 40 1 1 I 
X RXDB 28 700 -200 200 L 40 40 1 1 I 
X RXTXCB 27 700 -400 200 L 40 40 1 1 I I
X TXCA 14 700 700 200 L 40 40 1 1 I I
X TXDA 15 700 800 200 L 40 40 1 1 O 
X TXDB 26 700 -300 200 L 40 40 1 1 O 
X VCC 9 700 -1300 200 L 40 40 1 1 W 
X W/RDYA 10 700 600 200 L 40 40 1 1 O I
X W/RDYB 30 700 -500 200 L 40 40 1 1 O I
ENDDRAW
ENDDEF

#
# Dev Name: Z80DMA
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF Z80DMA IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: Z80DMA
F0 "IC" -500 1225 50 H V L B
F1 "Z80DMA" -500 -1400 50 H V L B
F2 "zilog-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -1300 500 -1300
P 2 1 0 0 500 -1300 500 1200
P 2 1 0 0 500 1200 -500 1200
P 2 1 0 0 -500 1200 -500 -1300
X A0 6 700 1100 200 L 40 40 1 1 O 
X A1 5 700 1000 200 L 40 40 1 1 O 
X A2 4 700 900 200 L 40 40 1 1 O 
X A3 3 700 800 200 L 40 40 1 1 O 
X A4 2 700 700 200 L 40 40 1 1 O 
X A5 1 700 600 200 L 40 40 1 1 O 
X A6 40 700 500 200 L 40 40 1 1 O 
X A7 39 700 400 200 L 40 40 1 1 O 
X A8 24 700 300 200 L 40 40 1 1 O 
X A9 23 700 200 200 L 40 40 1 1 O 
X A10 22 700 100 200 L 40 40 1 1 O 
X A11 21 700 0 200 L 40 40 1 1 O 
X A12 20 700 -100 200 L 40 40 1 1 O 
X A13 19 700 -200 200 L 40 40 1 1 O 
X A14 18 700 -300 200 L 40 40 1 1 O 
X A15 17 700 -400 200 L 40 40 1 1 O 
X BAI 14 -700 100 200 R 40 40 1 1 I I
X BAO 13 -700 0 200 R 40 40 1 1 O I
X BUSREQ 15 -700 200 200 R 40 40 1 1 B I
X CE/WAIT 16 700 -700 200 L 40 40 1 1 I I
X CLK 7 -700 -1200 200 R 40 40 1 1 I C
X D0 35 -700 1100 200 R 40 40 1 1 B 
X D1 34 -700 1000 200 R 40 40 1 1 B 
X D2 33 -700 900 200 R 40 40 1 1 B 
X D3 32 -700 800 200 R 40 40 1 1 B 
X D4 31 -700 700 200 R 40 40 1 1 B 
X D5 29 -700 600 200 R 40 40 1 1 B 
X D6 28 -700 500 200 R 40 40 1 1 B 
X D7 27 -700 400 200 R 40 40 1 1 B 
X GND 30 700 -1200 200 L 40 40 1 1 W 
X IEI 38 -700 -900 200 R 40 40 1 1 I 
X IEO 36 -700 -1000 200 R 40 40 1 1 O 
X INT/PLSE 37 -700 -800 200 R 40 40 1 1 C I
X IORQ 10 -700 -300 200 R 40 40 1 1 B I
X M1 26 -700 -200 200 R 40 40 1 1 I I
X MREQ 12 -700 -400 200 R 40 40 1 1 O I
X RD 9 -700 -500 200 R 40 40 1 1 B I
X RDY 25 700 -600 200 L 40 40 1 1 I 
X VCC 11 700 -1000 200 L 40 40 1 1 W 
X WR 8 -700 -600 200 R 40 40 1 1 B I
ENDDRAW
ENDDEF

#
# Dev Name: Z80PIO
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF Z80PIO IC 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: Z80PIO
F0 "IC" -500 1325 50 H V L B
F1 "Z80PIO" -500 -1500 50 H V L B
F2 "zilog-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -1400 500 -1400
P 2 1 0 0 500 1300 500 -1400
P 2 1 0 0 500 1300 -500 1300
P 2 1 0 0 -500 -1400 -500 1300
T 0 50 1150 100 0 1 0 PIO
X A0 15 700 1200 200 L 40 40 1 1 B 
X A1 14 700 1100 200 L 40 40 1 1 B 
X A2 13 700 1000 200 L 40 40 1 1 B 
X A3 12 700 900 200 L 40 40 1 1 B 
X A4 10 700 800 200 L 40 40 1 1 B 
X A5 9 700 700 200 L 40 40 1 1 B 
X A6 8 700 600 200 L 40 40 1 1 B 
X A7 7 700 500 200 L 40 40 1 1 B 
X ARDY 18 700 300 200 L 40 40 1 1 O 
X ASTB 16 700 200 200 L 40 40 1 1 I I
X B0 27 700 0 200 L 40 40 1 1 B 
X B1 28 700 -100 200 L 40 40 1 1 B 
X B2 29 700 -200 200 L 40 40 1 1 B 
X B3 30 700 -300 200 L 40 40 1 1 B 
X B4 31 700 -400 200 L 40 40 1 1 B 
X B5 32 700 -500 200 L 40 40 1 1 B 
X B6 33 700 -600 200 L 40 40 1 1 B 
X B7 34 700 -700 200 L 40 40 1 1 B 
X BRDY 21 700 -900 200 L 40 40 1 1 O 
X BSTB 17 700 -1000 200 L 40 40 1 1 I I
X CE 4 -700 0 200 R 40 40 1 1 I I
X CLK 25 -700 -500 200 R 40 40 1 1 I C
X CONTSEL 5 -700 200 200 R 40 40 1 1 I 
X D0 19 -700 1200 200 R 40 40 1 1 B 
X D1 20 -700 1100 200 R 40 40 1 1 B 
X D2 1 -700 1000 200 R 40 40 1 1 B 
X D3 40 -700 900 200 R 40 40 1 1 B 
X D4 39 -700 800 200 R 40 40 1 1 B 
X D5 38 -700 700 200 R 40 40 1 1 B 
X D6 3 -700 600 200 R 40 40 1 1 B 
X D7 2 -700 500 200 R 40 40 1 1 B 
X GND 11 -700 -1100 200 R 40 40 1 1 W 
X IEI 24 -700 -800 200 R 40 40 1 1 I 
X IEO 22 -700 -900 200 R 40 40 1 1 O 
X INT 23 -700 -700 200 R 40 40 1 1 O I
X IORQ 36 -700 -200 200 R 40 40 1 1 I I
X M1 37 -700 -100 200 R 40 40 1 1 I I
X PORTSEL 6 -700 300 200 R 40 40 1 1 I 
X RD 35 -700 -300 200 R 40 40 1 1 I I
X VCC 26 -700 -1300 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: Z80SIO
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF Z80SIO IC 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: Z80SIO
F0 "IC" -500 1325 50 H V L B
F1 "Z80SIO" -500 -1400 50 H V L B
F2 "zilog-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 1300 -500 -1300
P 2 1 0 0 600 -1300 -500 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 -500 1300 600 1300
T 0 50 1150 100 0 1 0 SIO
X B/A 34 800 -1200 200 L 40 40 1 1 I 
X C/D 33 800 -1100 200 L 40 40 1 1 I 
X CE 35 -700 300 200 R 40 40 1 1 I I
X CLK 20 -700 -500 200 R 40 40 1 1 I C
X CTSA 18 800 400 200 L 40 40 1 1 I I
X CTSB 23 800 -700 200 L 40 40 1 1 I I
X D0 40 -700 1200 200 R 40 40 1 1 B 
X D1 1 -700 1100 200 R 40 40 1 1 B 
X D2 39 -700 1000 200 R 40 40 1 1 B 
X D3 2 -700 900 200 R 40 40 1 1 B 
X D4 38 -700 800 200 R 40 40 1 1 B 
X D5 3 -700 700 200 R 40 40 1 1 B 
X D6 37 -700 600 200 R 40 40 1 1 B 
X D7 4 -700 500 200 R 40 40 1 1 B 
X DCDA 19 800 200 200 L 40 40 1 1 I I
X DCDB 22 800 -900 200 L 40 40 1 1 I I
X DTRA 16 800 300 200 L 40 40 1 1 O I
X DTRB 25 800 -800 200 L 40 40 1 1 O I
X GND 31 -700 -400 200 R 40 40 1 1 W 
X IEI 6 -700 -800 200 R 40 40 1 1 I 
X IEO 7 -700 -900 200 R 40 40 1 1 O 
X INT 5 -700 -700 200 R 40 40 1 1 O I
X IORQ 36 -700 0 200 R 40 40 1 1 I I
X M1 8 -700 100 200 R 40 40 1 1 I I
X RD 32 -700 -100 200 R 40 40 1 1 I I
X RESET 21 -700 200 200 R 40 40 1 1 I I
X RTSA 17 800 500 200 L 40 40 1 1 O I
X RTSB 24 800 -600 200 L 40 40 1 1 O I
X RXCA 13 800 1100 200 L 40 40 1 1 I I
X RXDA 12 800 1200 200 L 40 40 1 1 I 
X RXDB 28 800 0 200 L 40 40 1 1 I 
X RXTXCB 27 800 -100 200 L 40 40 1 1 I I
X SYNCA 11 800 800 200 L 40 40 1 1 B I
X SYNCB 29 800 -300 200 L 40 40 1 1 B I
X TXCA 14 800 900 200 L 40 40 1 1 I I
X TXDA 15 800 1000 200 L 40 40 1 1 I 
X TXDB 26 800 -200 200 L 40 40 1 1 O 
X VCC 9 -700 -300 200 R 40 40 1 1 W 
X W/RDYA\ 10 800 700 200 L 40 40 1 1 O 
X W/RDYB\ 30 800 -400 200 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: Z8038FIO
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF Z8038FIO IC 0 40 Y Y 1 L N
# Gate Name: 1
# Symbol Name: Z8038FIO
F0 "IC" -600 1225 50 H V L B
F1 "Z8038FIO" -600 -1400 50 H V L B
F2 "zilog-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 600 1200 600 -1300
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 -600 -1300 -600 1200
P 2 1 0 0 600 1200 -600 1200
P 2 1 0 0 0 1100 0 1000
P 2 1 0 0 0 900 0 800
P 2 1 0 0 0 700 0 600
P 2 1 0 0 0 500 0 400
P 2 1 0 0 0 300 0 200
P 2 1 0 0 0 100 0 0
P 2 1 0 0 0 -100 0 -200
P 2 1 0 0 0 -300 0 -400
P 2 1 0 0 0 -500 0 -600
P 2 1 0 0 0 -700 0 -800
P 2 1 0 0 0 -900 0 -1000
T 0 -225 285 70 0 1 0 PORT1
T 0 275 285 70 0 1 0 PORT2
T 1 -135 745 70 0 1 0 DATABUS
T 1 165 745 70 0 1 0 DATABUS
T 1 -235 45 70 0 1 0 CONTROL
T 1 165 45 70 0 1 0 CONTROL
T 1 -235 -585 70 0 1 0 INTERRUPT
T 1 165 -585 70 0 1 0 INTERRUPT
T 0 -55 -1165 70 0 1 0 CONFIG.
X GND 20 800 -1200 200 L 40 40 1 1 W 
X M0 21 -800 -1200 200 R 40 40 1 1 I 
X M1 19 -800 -1100 200 R 40 40 1 1 I 
X P1A 1 -800 200 200 R 40 40 1 1 O 
X P1B 2 -800 100 200 R 40 40 1 1 I 
X P1C 3 -800 0 200 R 40 40 1 1 I 
X P1D 4 -800 -100 200 R 40 40 1 1 I 
X P1D0 11 -800 400 200 R 40 40 1 1 B 
X P1D1 12 -800 500 200 R 40 40 1 1 B 
X P1D2 13 -800 600 200 R 40 40 1 1 B 
X P1D3 14 -800 700 200 R 40 40 1 1 B 
X P1D4 15 -800 800 200 R 40 40 1 1 B 
X P1D5 16 -800 900 200 R 40 40 1 1 B 
X P1D6 17 -800 1000 200 R 40 40 1 1 B 
X P1D7 18 -800 1100 200 R 40 40 1 1 B 
X P1E 5 -800 -200 200 R 40 40 1 1 I 
X P1F 6 -800 -300 200 R 40 40 1 1 I 
X P1G 7 -800 -500 200 R 40 40 1 1 I 
X P1H 8 -800 -600 200 R 40 40 1 1 O 
X P1I 9 -800 -700 200 R 40 40 1 1 I 
X P1J 10 -800 -800 200 R 40 40 1 1 O 
X P2A 39 800 200 200 L 40 40 1 1 O 
X P2B 38 800 100 200 L 40 40 1 1 I 
X P2C 37 800 0 200 L 40 40 1 1 I 
X P2D 36 800 -100 200 L 40 40 1 1 I 
X P2D0 29 800 400 200 L 40 40 1 1 B 
X P2D1 28 800 500 200 L 40 40 1 1 B 
X P2D2 27 800 600 200 L 40 40 1 1 B 
X P2D3 26 800 700 200 L 40 40 1 1 B 
X P2D4 25 800 800 200 L 40 40 1 1 B 
X P2D5 24 800 900 200 L 40 40 1 1 B 
X P2D6 23 800 1000 200 L 40 40 1 1 B 
X P2D7 22 800 1100 200 L 40 40 1 1 B 
X P2E 35 800 -200 200 L 40 40 1 1 I 
X P2F 34 800 -300 200 L 40 40 1 1 I 
X P2G 33 800 -500 200 L 40 40 1 1 I 
X P2H 32 800 -600 200 L 40 40 1 1 O 
X P2I 31 800 -700 200 L 40 40 1 1 I 
X P2J 30 800 -800 200 L 40 40 1 1 O 
X VCC 40 800 -1000 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#End Library
