<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ERR&lt;n>MISC3</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERR&lt;n>MISC3, Error Record Miscellaneous Register 3, n =
      0 - 65534</h1><p>The ERR&lt;n>MISC3 characteristics are:</p><h2>Purpose</h2><p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> error syndrome register. The miscellaneous syndrome registers <ins>might</ins><del>can</del> contain:</p><ul><li><p><del>A Corrected error counter or counters.</del></p><ins>Information to identify the FRU in which the error was detected, and might contain enough information to locate the error within that FRU.
</ins></li><li><p><del>Information to identify the FRU in which the error was detected, and might contain enough information to locate the error within that FRU.</del></p><ins>A Corrected error counter or counters.
</ins></li><li><p><del>Other state information not present in the corresponding status and address registers.</del></p><ins>Other state information not present in the corresponding status and address registers.
</ins></li></ul><p>If the node <del>&lt;q> </del>that owns error record <del>&lt;</del>n<del>></del> supports the RAS Timestamp Extension<del>,</del> <ins>(</ins><del>then ERR&lt;n>MISC3 contains the timestamp value for error record &lt;n> when the error was detected. Otherwise the contents of ERR&lt;n>MISC3 are</del><a href="ext-errnfr.html"><ins>ERR&lt;q>FR</ins></a><ins>.TS != </ins><span class="binarynumber"><ins>0b00</ins></span><ins>), then ERR&lt;n>MISC3 contains the timestamp value for error record n when the error was detected. Otherwise the contents of ERR&lt;n>MISC3 are </ins><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><h2>Configuration</h2><p><del>External register ERR&lt;n>MISC3 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register </del><a href="AArch32-erxmisc6.html"><del>ERXMISC6[31:0]
            </del></a><del> when ERRSELR_EL1.SEL == n.
          </del></p><p><del>External register ERR&lt;n>MISC3 bits [63:32]
            
                are architecturally mapped to
              AArch32 System register </del><a href="AArch32-erxmisc7.html"><del>ERXMISC7[31:0]
            </del></a><del> when ERRSELR_EL1.SEL == n.
          </del></p><p><del>RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values.</del></p><p><del>This register is present only
    when ARMv8.4-RAS is implemented.
      
    Otherwise, direct accesses to ERR&lt;n>MISC3 are </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><p><del>The number of error records that are implemented is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del>.</del></p><p><del>If error record &lt;n> is not implemented, ERR&lt;n>MISC3 is </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><p><ins>This register is present only
    when error record &lt;n> is implemented.
      
    Otherwise, direct accesses to ERR&lt;n>MISC3 are </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><p><del>External register ERR&lt;n>MISC3
                is architecturally mapped to
              AArch64 System register </del><a href="AArch64-erxmisc3_el1.html"><del>ERXMISC3_EL1</del></a><del> when ERRSELR_EL1.SEL == n.
          </del></p><p><a href="ext-errnfr.html">ERR&lt;q>FR</a> describes the features implemented by the node that owns error record &lt;n>. &lt;q> is the index of the first error record owned by the same node as error record &lt;n>. If the node owns a single record, then q = n.</p><p>For <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fields in <ins>ERR&lt;n>MISC3</ins><del>this register</del>, writing zero must always be supported to return the error record to an initial<ins> quiescent</ins> state.</p><p>In particular, if any <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.</p><p>Fields that are read-only, non-zero<ins>,</ins> and ignore writes are compliant with this requirement.</p><div class="note"><span class="note-header"><del class="nocount">Note</del></span><p><del>Arm recommends that any </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> syndrome fields that can generate a Fault Handling, Error Recovery, Critical, or </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del>, interrupt request are disabled at Cold reset and are enabled by software writing an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> non-zero value to an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> field in ERR&lt;q>CTRL, where q is the index of the first error record owned by the same node as error record n. If the node owns a single record then q = n.</del></p></div><p><ins>If RAS System Architecture v1.1 is not implemented, Arm recommendeds that ERR&lt;n>MISC3 does not require zeroing to return the record to a quiescent state.</ins></p><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><p><ins>Arm recommends that any </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> syndrome fields that can generate a Fault Handling, Error Recovery, Critical, or </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>, interrupt request are disabled at Cold reset and are enabled by software writing an </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> non-zero value to an </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> field in ERR&lt;q>CTRL.</ins></p></div><p><ins>It is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> whether ERR&lt;n>MISC3 is present if RAS System Architecture v1.1 is not implemented. ERR&lt;n>MISC3 is </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins> if not present.</ins></p><h2>Attributes</h2><p>ERR&lt;n>MISC3 is a 64-bit register.</p><h2>Field descriptions</h2><p>The ERR&lt;n>MISC3 bit assignments are:</p><h3>When ERR&lt;q>FR.TS != 0b00:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;q>FR.TS!0b00_TS_63">TS</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;q>FR.TS!0b00_TS_63">TS</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="WhenERR&lt;q>FR.TS!0b00_TS_63">TS, bits [63:0]
                  </h4><p>Timestamp.<ins> Timestamp value recorded when the error was detected. Valid only if</ins> <a href="ext-errnstatus.html"><ins>ERR&lt;n>STATUS</ins></a><ins>.V == </ins><span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p><p><ins>The</ins><del>Timestamp</del> <ins>following</ins><del>value</del> <ins>resets</ins><del>recorded</del> <ins>apply:</ins><del>when the error was detected. Valid only if</del><a href="ext-errnstatus.html"><del>ERR&lt;n>STATUS</del></a><del>.V == 1.</del></p><p><del>See </del><a href="ext-errnfr.html"><del>ERR&lt;n>FR</del></a><del>.TS.</del></p><p><del>On a Cold reset, this field resets to an architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> value.</del></p><ul><li><p><ins>On an Error recovery reset, the value of this field is unchanged.</ins></p></li><li><p><ins>On a Cold reset, this field resets to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></p></li></ul><p>Access to this field is <span class="access_level">RO or RW</span>.</p><div class="text_after_fields"></div><h3>When ERR&lt;q>FR.TS == 0b00:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;q>FR.TS0b00_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;q>FR.TS0b00_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="WhenERR&lt;q>FR.TS0b00_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED, bits [63:0]
                  </h4><p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><p><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> syndrome.</ins></p><p><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> syndrome. This field reads as an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> value and writes to this field have </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> behavior.</del></p><div class="text_after_fields"></div><h2>Accessing the ERR&lt;n>MISC3</h2><p><ins>Reads</ins><del>Arm</del> <ins>from</ins><del>recommends</del> <ins>ERR&lt;n>MISC3</ins><del>that</del> <ins>return</ins><del>a</del> <ins>an</ins><del>miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.</del> <span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> value and writes have </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> behavior.</ins></p><p><ins>Arm recommends that miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.</ins><del>When</del><a href="ext-errnstatus.html"><del>ERR&lt;n>STATUS</del></a><del>.MV is set to 1, the miscellaneous syndrome for the most recently recorded error should ignore writes.</del></p><p><ins>When </ins><a href="ext-errnstatus.html"><ins>ERR&lt;n>STATUS</ins></a><ins>.MV == </ins><span class="binarynumber"><ins>0b1</ins></span><ins>, the miscellaneous syndrome specific to the most recently recorded error should ignore writes.</ins></p><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><p><ins>These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.</ins></p></div><h4>ERR&lt;n>MISC3 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0x038</span> + 64n</td><td>ERR&lt;n>MISC3</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>