// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition"

// DATE "01/14/2025 17:09:17"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for QuestaSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module RISC4 (
	CLK,
	RESET_N,
	DIN,
	LEDr,
	LEDg,
	L1,
	L2,
	L3,
	L4,
	L5,
	L6,
	L0);
input 	logic CLK ;
input 	logic RESET_N ;
input 	logic [16:0] DIN ;
output 	logic [17:0] LEDr ;
output 	logic [8:0] LEDg ;
output 	logic L1 ;
output 	logic L2 ;
output 	logic L3 ;
output 	logic L4 ;
output 	logic L5 ;
output 	logic L6 ;
output 	logic L0 ;

// Design Ports Information
// LEDr[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDr[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDg[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDg[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDg[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDg[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDg[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDg[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDg[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDg[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDg[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L1	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L2	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L3	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L4	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L5	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L6	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L0	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RISC4_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \LEDr[0]~output_o ;
wire \LEDr[1]~output_o ;
wire \LEDr[2]~output_o ;
wire \LEDr[3]~output_o ;
wire \LEDr[4]~output_o ;
wire \LEDr[5]~output_o ;
wire \LEDr[6]~output_o ;
wire \LEDr[7]~output_o ;
wire \LEDr[8]~output_o ;
wire \LEDr[9]~output_o ;
wire \LEDr[10]~output_o ;
wire \LEDr[11]~output_o ;
wire \LEDr[12]~output_o ;
wire \LEDr[13]~output_o ;
wire \LEDr[14]~output_o ;
wire \LEDr[15]~output_o ;
wire \LEDr[16]~output_o ;
wire \LEDr[17]~output_o ;
wire \LEDg[0]~output_o ;
wire \LEDg[1]~output_o ;
wire \LEDg[2]~output_o ;
wire \LEDg[3]~output_o ;
wire \LEDg[4]~output_o ;
wire \LEDg[5]~output_o ;
wire \LEDg[6]~output_o ;
wire \LEDg[7]~output_o ;
wire \LEDg[8]~output_o ;
wire \L1~output_o ;
wire \L2~output_o ;
wire \L3~output_o ;
wire \L4~output_o ;
wire \L5~output_o ;
wire \L6~output_o ;
wire \L0~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \CORE|PC[2]~30_combout ;
wire \RESET_N~input_o ;
wire \CORE|PC[2]~31 ;
wire \CORE|PC[3]~32_combout ;
wire \CORE|PC[3]~33 ;
wire \CORE|PC[4]~34_combout ;
wire \CORE|PC[4]~35 ;
wire \CORE|PC[5]~36_combout ;
wire \CORE|PC[5]~37 ;
wire \CORE|PC[6]~38_combout ;
wire \CORE|PC[6]~39 ;
wire \CORE|PC[7]~40_combout ;
wire \CORE|PC[7]~41 ;
wire \CORE|PC[8]~42_combout ;
wire \CORE|PC[8]~43 ;
wire \CORE|PC[9]~44_combout ;
wire \CORE|PC[9]~45 ;
wire \CORE|PC[10]~46_combout ;
wire \CORE|PC[10]~47 ;
wire \CORE|PC[11]~48_combout ;
wire \ROM|mem~0_combout ;
wire \ROM|mem~1_combout ;
wire \ROM|mem~2_combout ;
wire \ROM|mem~4_combout ;
wire \ROM|mem~3_combout ;
wire \ROM|mem~5_combout ;
wire \ROM|mem~9_combout ;
wire \ROM|mem~8_combout ;
wire \ROM|mem~6_combout ;
wire \ROM|mem~7_combout ;
wire \ROM|mem~10_combout ;
wire \CORE|Control|Decoder0~2_combout ;
wire \CORE|Control|Decoder0~3_combout ;
wire \DIN[0]~input_o ;
wire \GPIO|read_data_GPIO[0]~feeder_combout ;
wire \ROM|mem~34_combout ;
wire \ROM|mem~33_combout ;
wire \ROM|mem~35_combout ;
wire \CORE|Control|WideOr2~0_combout ;
wire \CORE|Control|WideOr1~0_combout ;
wire \CORE|ALU_CONTROL|Mux0~0_combout ;
wire \ROM|mem~36_combout ;
wire \ROM|mem~37_combout ;
wire \CORE|Control|WideOr5~2_combout ;
wire \CORE|Register_Bank|Decoder0~6_combout ;
wire \ROM|mem~27_combout ;
wire \ROM|mem~28_combout ;
wire \ROM|mem~29_combout ;
wire \ROM|mem~30_combout ;
wire \ROM|mem~31_combout ;
wire \ROM|mem~32_combout ;
wire \CORE|Register_Bank|Decoder0~7_combout ;
wire \CORE|Register_Bank|registers[8][0]~q ;
wire \ROM|mem~18_combout ;
wire \ROM|mem~19_combout ;
wire \CORE|Register_Bank|Decoder0~3_combout ;
wire \CORE|Register_Bank|Decoder0~5_combout ;
wire \CORE|Register_Bank|registers[10][0]~q ;
wire \ROM|mem~20_combout ;
wire \ROM|mem~21_combout ;
wire \CORE|alu_in1[0]~95_combout ;
wire \ROM|mem~24_combout ;
wire \ROM|mem~23_combout ;
wire \ROM|mem~25_combout ;
wire \CORE|alu_in1[0]~96_combout ;
wire \CORE|alu_in1[9]~66_combout ;
wire \CORE|alu_in1[9]~67_combout ;
wire \CORE|alu_in1[0]~97_combout ;
wire \ROM|mem~15_combout ;
wire \ROM|mem~16_combout ;
wire \ROM|mem~26_combout ;
wire \CORE|alu_in2[0]~29_combout ;
wire \CORE|alu_in2[0]~30_combout ;
wire \CORE|ALU|Add1~0_combout ;
wire \CORE|ALU|Mux31~0_combout ;
wire \CORE|PC[11]~49 ;
wire \CORE|PC[12]~50_combout ;
wire \CORE|PC[12]~51 ;
wire \CORE|PC[13]~52_combout ;
wire \CORE|PC[13]~53 ;
wire \CORE|PC[14]~54_combout ;
wire \CORE|PC[14]~55 ;
wire \CORE|PC[15]~56_combout ;
wire \CORE|PC[15]~57 ;
wire \CORE|PC[16]~58_combout ;
wire \CORE|PC[16]~59 ;
wire \CORE|PC[17]~60_combout ;
wire \CORE|PC[17]~61 ;
wire \CORE|PC[18]~62_combout ;
wire \CORE|PC[18]~63 ;
wire \CORE|PC[19]~64_combout ;
wire \CORE|PC[19]~65 ;
wire \CORE|PC[20]~66_combout ;
wire \CORE|PC[20]~67 ;
wire \CORE|PC[21]~68_combout ;
wire \CORE|PC[21]~69 ;
wire \CORE|PC[22]~70_combout ;
wire \CORE|PC[22]~71 ;
wire \CORE|PC[23]~72_combout ;
wire \CORE|PC[23]~73 ;
wire \CORE|PC[24]~74_combout ;
wire \CORE|PC[24]~75 ;
wire \CORE|PC[25]~76_combout ;
wire \CORE|PC[25]~77 ;
wire \CORE|PC[26]~78_combout ;
wire \CORE|PC[26]~79 ;
wire \CORE|PC[27]~80_combout ;
wire \CORE|PC[27]~81 ;
wire \CORE|PC[28]~82_combout ;
wire \CORE|PC[28]~83 ;
wire \CORE|PC[29]~84_combout ;
wire \CORE|PC[29]~85 ;
wire \CORE|PC[30]~86_combout ;
wire \CORE|PC[30]~87 ;
wire \CORE|PC[31]~88_combout ;
wire \ROM|mem~22_combout ;
wire \CORE|Register_Bank|registers[8][31]~q ;
wire \CORE|Register_Bank|registers[10][31]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][31]~q ;
wire \CORE|alu_in1[31]~0_combout ;
wire \CORE|alu_in1[31]~1_combout ;
wire \CORE|alu_in1[31]~2_combout ;
wire \ROM|mem~11_combout ;
wire \ROM|mem~12_combout ;
wire \ROM|mem~13_combout ;
wire \CORE|Register_Bank|Mux63~2_combout ;
wire \CORE|Register_Bank|Decoder0~4_combout ;
wire \CORE|Register_Bank|registers[2][30]~q ;
wire \ROM|mem~17_combout ;
wire \CORE|Register_Bank|Decoder0~0_combout ;
wire \CORE|Register_Bank|Decoder0~2_combout ;
wire \CORE|Register_Bank|registers[1][30]~q ;
wire \CORE|Register_Bank|Decoder0~1_combout ;
wire \CORE|Register_Bank|registers[3][30]~q ;
wire \ROM|mem~14_combout ;
wire \CORE|Register_Bank|Mux33~0_combout ;
wire \CORE|Register_Bank|Mux33~1_combout ;
wire \CORE|Register_Bank|registers[1][29]~q ;
wire \CORE|Register_Bank|registers[3][29]~q ;
wire \CORE|Register_Bank|Mux34~0_combout ;
wire \CORE|Register_Bank|Mux34~1_combout ;
wire \CORE|Register_Bank|registers[1][28]~q ;
wire \CORE|Register_Bank|registers[3][28]~q ;
wire \CORE|Register_Bank|Mux35~0_combout ;
wire \CORE|Register_Bank|Mux35~1_combout ;
wire \CORE|Register_Bank|registers[1][27]~q ;
wire \CORE|Register_Bank|registers[3][27]~q ;
wire \CORE|Register_Bank|Mux36~0_combout ;
wire \CORE|Register_Bank|Mux36~1_combout ;
wire \CORE|Register_Bank|registers[10][26]~q ;
wire \CORE|Register_Bank|registers[8][26]~q ;
wire \CORE|alu_in1[26]~15_combout ;
wire \CORE|alu_in1[26]~16_combout ;
wire \CORE|alu_in1[26]~17_combout ;
wire \CORE|Register_Bank|registers[1][25]~q ;
wire \CORE|Register_Bank|registers[3][25]~q ;
wire \CORE|Register_Bank|Mux38~0_combout ;
wire \CORE|Register_Bank|Mux38~1_combout ;
wire \CORE|Register_Bank|registers[1][24]~q ;
wire \CORE|Register_Bank|registers[3][24]~q ;
wire \CORE|Register_Bank|Mux39~0_combout ;
wire \CORE|Register_Bank|Mux39~1_combout ;
wire \CORE|Register_Bank|registers[1][23]~q ;
wire \CORE|Register_Bank|registers[3][23]~q ;
wire \CORE|Register_Bank|Mux40~0_combout ;
wire \CORE|Register_Bank|Mux40~1_combout ;
wire \CORE|Register_Bank|registers[10][22]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][22]~q ;
wire \CORE|Register_Bank|registers[8][22]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][22]~q ;
wire \CORE|alu_in1[22]~27_combout ;
wire \CORE|alu_in1[22]~28_combout ;
wire \CORE|alu_in1[22]~29_combout ;
wire \CORE|Register_Bank|registers[1][21]~q ;
wire \CORE|Register_Bank|registers[3][21]~q ;
wire \CORE|Register_Bank|Mux42~0_combout ;
wire \CORE|Register_Bank|Mux42~1_combout ;
wire \CORE|Register_Bank|registers[1][20]~q ;
wire \CORE|Register_Bank|registers[3][20]~q ;
wire \CORE|Register_Bank|Mux43~0_combout ;
wire \CORE|Register_Bank|Mux43~1_combout ;
wire \CORE|Register_Bank|registers[1][19]~feeder_combout ;
wire \CORE|Register_Bank|registers[1][19]~q ;
wire \CORE|Register_Bank|registers[3][19]~q ;
wire \CORE|Register_Bank|Mux44~0_combout ;
wire \CORE|Register_Bank|Mux44~1_combout ;
wire \CORE|Register_Bank|registers[10][18]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][18]~q ;
wire \CORE|Register_Bank|registers[8][18]~q ;
wire \CORE|alu_in1[18]~39_combout ;
wire \CORE|alu_in1[18]~40_combout ;
wire \CORE|alu_in1[18]~41_combout ;
wire \CORE|Register_Bank|registers[1][17]~feeder_combout ;
wire \CORE|Register_Bank|registers[1][17]~q ;
wire \CORE|Register_Bank|registers[3][17]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][17]~q ;
wire \CORE|Register_Bank|Mux46~0_combout ;
wire \CORE|Register_Bank|Mux46~1_combout ;
wire \CORE|alu_in2[17]~31_combout ;
wire \DIN[16]~input_o ;
wire \GPIO|read_data_GPIO[16]~feeder_combout ;
wire \CORE|Register_Bank|registers[2][16]~q ;
wire \CORE|Register_Bank|registers[3][16]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][16]~q ;
wire \CORE|Register_Bank|registers[1][16]~q ;
wire \CORE|Register_Bank|Mux47~0_combout ;
wire \CORE|Register_Bank|Mux47~1_combout ;
wire \CORE|alu_in2[16]~32_combout ;
wire \DIN[15]~input_o ;
wire \GPIO|read_data_GPIO[15]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][15]~q ;
wire \CORE|alu_in1[15]~48_combout ;
wire \CORE|Register_Bank|registers[10][15]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][15]~q ;
wire \CORE|alu_in1[15]~49_combout ;
wire \CORE|alu_in1[15]~50_combout ;
wire \DIN[14]~input_o ;
wire \CORE|Register_Bank|registers[3][14]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][14]~q ;
wire \CORE|Register_Bank|registers[1][14]~feeder_combout ;
wire \CORE|Register_Bank|registers[1][14]~q ;
wire \CORE|Register_Bank|Mux49~0_combout ;
wire \CORE|Register_Bank|registers[2][14]~q ;
wire \CORE|alu_in2[14]~23_combout ;
wire \DIN[13]~input_o ;
wire \CORE|Register_Bank|registers[2][13]~q ;
wire \CORE|Register_Bank|registers[3][13]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][13]~q ;
wire \CORE|Register_Bank|registers[1][13]~q ;
wire \CORE|Register_Bank|Mux50~0_combout ;
wire \CORE|alu_in2[13]~24_combout ;
wire \DIN[12]~input_o ;
wire \GPIO|read_data_GPIO[12]~feeder_combout ;
wire \CORE|Register_Bank|registers[2][12]~feeder_combout ;
wire \CORE|Register_Bank|registers[2][12]~q ;
wire \CORE|Register_Bank|registers[3][12]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][12]~q ;
wire \CORE|Register_Bank|registers[1][12]~q ;
wire \CORE|Register_Bank|Mux51~0_combout ;
wire \CORE|Register_Bank|Mux51~1_combout ;
wire \CORE|alu_in2[12]~33_combout ;
wire \DIN[11]~input_o ;
wire \CORE|Register_Bank|registers[2][11]~q ;
wire \CORE|Register_Bank|registers[3][11]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][11]~q ;
wire \CORE|Register_Bank|registers[1][11]~q ;
wire \CORE|Register_Bank|Mux52~0_combout ;
wire \CORE|alu_in2[11]~25_combout ;
wire \DIN[10]~input_o ;
wire \GPIO|read_data_GPIO[10]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][10]~q ;
wire \CORE|alu_in1[10]~64_combout ;
wire \CORE|Register_Bank|registers[8][10]~q ;
wire \CORE|alu_in1[10]~63_combout ;
wire \CORE|alu_in1[10]~65_combout ;
wire \CORE|alu_in1[9]~69_combout ;
wire \DIN[9]~input_o ;
wire \GPIO|read_data_GPIO[9]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][9]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][9]~q ;
wire \CORE|Register_Bank|registers[1][9]~q ;
wire \CORE|Register_Bank|Mux54~0_combout ;
wire \CORE|Register_Bank|Mux54~1_combout ;
wire \CORE|alu_in2[9]~35_combout ;
wire \DIN[8]~input_o ;
wire \GPIO|read_data_GPIO[8]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][8]~q ;
wire \CORE|Register_Bank|registers[10][8]~q ;
wire \CORE|alu_in1[8]~71_combout ;
wire \CORE|alu_in1[8]~72_combout ;
wire \DIN[7]~input_o ;
wire \GPIO|read_data_GPIO[7]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][7]~q ;
wire \CORE|Register_Bank|registers[10][7]~q ;
wire \CORE|alu_in1[7]~73_combout ;
wire \CORE|alu_in1[7]~74_combout ;
wire \DIN[6]~input_o ;
wire \CORE|Register_Bank|registers[8][6]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][6]~q ;
wire \CORE|Register_Bank|registers[10][6]~q ;
wire \CORE|alu_in1[6]~76_combout ;
wire \CORE|alu_in1[6]~75_combout ;
wire \CORE|alu_in1[6]~77_combout ;
wire \DIN[5]~input_o ;
wire \GPIO|read_data_GPIO[5]~feeder_combout ;
wire \CORE|Register_Bank|registers[2][5]~q ;
wire \CORE|Register_Bank|registers[3][5]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][5]~q ;
wire \CORE|Register_Bank|registers[1][5]~q ;
wire \CORE|Register_Bank|Mux58~0_combout ;
wire \CORE|Register_Bank|Mux58~1_combout ;
wire \CORE|alu_in2[5]~39_combout ;
wire \DIN[4]~input_o ;
wire \CORE|Register_Bank|registers[3][4]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][4]~q ;
wire \CORE|Register_Bank|registers[1][4]~q ;
wire \CORE|Register_Bank|Mux59~0_combout ;
wire \CORE|Register_Bank|Mux59~1_combout ;
wire \CORE|alu_in2[4]~40_combout ;
wire \DIN[3]~input_o ;
wire \CORE|alu_in1[3]~84_combout ;
wire \CORE|alu_in1[3]~85_combout ;
wire \CORE|Register_Bank|registers[8][3]~q ;
wire \CORE|Register_Bank|registers[10][3]~q ;
wire \CORE|alu_in1[3]~86_combout ;
wire \CORE|alu_in1[3]~87_combout ;
wire \DIN[2]~input_o ;
wire \GPIO|read_data_GPIO[2]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][2]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][2]~q ;
wire \CORE|Register_Bank|registers[1][2]~q ;
wire \CORE|Register_Bank|Mux61~0_combout ;
wire \CORE|Register_Bank|registers[2][2]~q ;
wire \CORE|Register_Bank|Mux61~1_combout ;
wire \CORE|alu_in2[2]~41_combout ;
wire \CORE|alu_in2[1]~27_combout ;
wire \DIN[1]~input_o ;
wire \GPIO|read_data_GPIO[1]~feeder_combout ;
wire \CORE|alu_in1[1]~93_combout ;
wire \CORE|Register_Bank|registers[8][1]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][1]~q ;
wire \CORE|Register_Bank|registers[10][1]~q ;
wire \CORE|alu_in1[1]~92_combout ;
wire \CORE|alu_in1[1]~94_combout ;
wire \CORE|ALU|Add1~1 ;
wire \CORE|ALU|Add1~2_combout ;
wire \CORE|write_data[1]~1_combout ;
wire \CORE|Register_Bank|registers[2][1]~q ;
wire \CORE|Register_Bank|registers[3][1]~q ;
wire \CORE|Register_Bank|registers[1][1]~q ;
wire \CORE|Register_Bank|Mux62~0_combout ;
wire \CORE|Register_Bank|Mux62~1_combout ;
wire \CORE|alu_in2[1]~28_combout ;
wire \CORE|ALU|Add1~3 ;
wire \CORE|ALU|Add1~4_combout ;
wire \CORE|write_data[2]~2_combout ;
wire \CORE|Register_Bank|registers[8][2]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][2]~q ;
wire \CORE|Register_Bank|registers[10][2]~q ;
wire \CORE|alu_in1[2]~90_combout ;
wire \CORE|alu_in1[2]~89_combout ;
wire \CORE|alu_in1[2]~88_combout ;
wire \CORE|alu_in1[2]~91_combout ;
wire \CORE|ALU|Add1~5 ;
wire \CORE|ALU|Add1~6_combout ;
wire \CORE|write_data[3]~3_combout ;
wire \CORE|Register_Bank|registers[2][3]~q ;
wire \CORE|Register_Bank|registers[3][3]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][3]~q ;
wire \CORE|Register_Bank|registers[1][3]~q ;
wire \CORE|Register_Bank|Mux60~0_combout ;
wire \CORE|Register_Bank|Mux60~1_combout ;
wire \CORE|alu_in2[3]~26_combout ;
wire \CORE|ALU|Add1~7 ;
wire \CORE|ALU|Add1~8_combout ;
wire \CORE|write_data[4]~4_combout ;
wire \CORE|Register_Bank|registers[2][4]~q ;
wire \CORE|Register_Bank|registers[8][4]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][4]~q ;
wire \CORE|Register_Bank|registers[10][4]~q ;
wire \CORE|alu_in1[4]~81_combout ;
wire \CORE|alu_in1[4]~82_combout ;
wire \CORE|alu_in1[4]~83_combout ;
wire \CORE|ALU|Add1~9 ;
wire \CORE|ALU|Add1~10_combout ;
wire \CORE|write_data[5]~5_combout ;
wire \CORE|Register_Bank|registers[8][5]~q ;
wire \CORE|Register_Bank|registers[10][5]~q ;
wire \CORE|alu_in1[5]~79_combout ;
wire \CORE|alu_in1[5]~78_combout ;
wire \CORE|alu_in1[5]~80_combout ;
wire \CORE|ALU|Add1~11 ;
wire \CORE|ALU|Add1~12_combout ;
wire \CORE|write_data[6]~6_combout ;
wire \CORE|Register_Bank|registers[2][6]~q ;
wire \CORE|Register_Bank|registers[3][6]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][6]~q ;
wire \CORE|Register_Bank|registers[1][6]~q ;
wire \CORE|Register_Bank|Mux57~0_combout ;
wire \CORE|Register_Bank|Mux57~1_combout ;
wire \CORE|alu_in2[6]~38_combout ;
wire \CORE|ALU|Add1~13 ;
wire \CORE|ALU|Add1~14_combout ;
wire \CORE|write_data[7]~7_combout ;
wire \CORE|Register_Bank|registers[2][7]~q ;
wire \CORE|Register_Bank|registers[3][7]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][7]~q ;
wire \CORE|Register_Bank|registers[1][7]~q ;
wire \CORE|Register_Bank|Mux56~0_combout ;
wire \CORE|Register_Bank|Mux56~1_combout ;
wire \CORE|alu_in2[7]~37_combout ;
wire \CORE|ALU|Add1~15 ;
wire \CORE|ALU|Add1~16_combout ;
wire \CORE|write_data[8]~8_combout ;
wire \CORE|Register_Bank|registers[2][8]~feeder_combout ;
wire \CORE|Register_Bank|registers[2][8]~q ;
wire \CORE|Register_Bank|registers[3][8]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][8]~q ;
wire \CORE|Register_Bank|registers[1][8]~q ;
wire \CORE|Register_Bank|Mux55~0_combout ;
wire \CORE|Register_Bank|Mux55~1_combout ;
wire \CORE|alu_in2[8]~36_combout ;
wire \CORE|ALU|Add1~17 ;
wire \CORE|ALU|Add1~18_combout ;
wire \CORE|write_data[9]~9_combout ;
wire \CORE|Register_Bank|registers[2][9]~q ;
wire \CORE|Register_Bank|registers[8][9]~q ;
wire \CORE|Register_Bank|registers[10][9]~q ;
wire \CORE|alu_in1[9]~68_combout ;
wire \CORE|alu_in1[9]~70_combout ;
wire \CORE|ALU|Add1~19 ;
wire \CORE|ALU|Add1~20_combout ;
wire \CORE|write_data[10]~10_combout ;
wire \CORE|Register_Bank|registers[2][10]~q ;
wire \CORE|Register_Bank|registers[3][10]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][10]~q ;
wire \CORE|Register_Bank|registers[1][10]~q ;
wire \CORE|Register_Bank|Mux53~0_combout ;
wire \CORE|Register_Bank|Mux53~1_combout ;
wire \CORE|alu_in2[10]~34_combout ;
wire \CORE|ALU|Add1~21 ;
wire \CORE|ALU|Add1~22_combout ;
wire \CORE|write_data[11]~11_combout ;
wire \CORE|Register_Bank|registers[10][11]~q ;
wire \CORE|alu_in1[11]~61_combout ;
wire \CORE|Register_Bank|registers[8][11]~q ;
wire \CORE|alu_in1[11]~60_combout ;
wire \CORE|alu_in1[11]~62_combout ;
wire \CORE|ALU|Add1~23 ;
wire \CORE|ALU|Add1~24_combout ;
wire \CORE|write_data[12]~12_combout ;
wire \CORE|Register_Bank|registers[8][12]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][12]~q ;
wire \CORE|Register_Bank|registers[10][12]~q ;
wire \CORE|alu_in1[12]~57_combout ;
wire \CORE|alu_in1[12]~58_combout ;
wire \CORE|alu_in1[12]~59_combout ;
wire \CORE|ALU|Add1~25 ;
wire \CORE|ALU|Add1~26_combout ;
wire \CORE|write_data[13]~13_combout ;
wire \CORE|Register_Bank|registers[8][13]~q ;
wire \CORE|alu_in1[13]~54_combout ;
wire \CORE|Register_Bank|registers[10][13]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][13]~q ;
wire \CORE|alu_in1[13]~55_combout ;
wire \CORE|alu_in1[13]~56_combout ;
wire \CORE|ALU|Add1~27 ;
wire \CORE|ALU|Add1~28_combout ;
wire \CORE|write_data[14]~14_combout ;
wire \CORE|Register_Bank|registers[8][14]~q ;
wire \CORE|alu_in1[14]~51_combout ;
wire \CORE|Register_Bank|registers[10][14]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][14]~q ;
wire \CORE|alu_in1[14]~52_combout ;
wire \CORE|alu_in1[14]~53_combout ;
wire \CORE|ALU|Add1~29 ;
wire \CORE|ALU|Add1~30_combout ;
wire \CORE|write_data[15]~15_combout ;
wire \CORE|Register_Bank|registers[2][15]~q ;
wire \CORE|Register_Bank|registers[3][15]~feeder_combout ;
wire \CORE|Register_Bank|registers[3][15]~q ;
wire \CORE|Register_Bank|registers[1][15]~q ;
wire \CORE|Register_Bank|Mux48~0_combout ;
wire \CORE|alu_in2[15]~22_combout ;
wire \CORE|ALU|Add1~31 ;
wire \CORE|ALU|Add1~32_combout ;
wire \CORE|write_data[16]~16_combout ;
wire \CORE|Register_Bank|registers[8][16]~q ;
wire \CORE|alu_in1[16]~45_combout ;
wire \CORE|Register_Bank|registers[10][16]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][16]~q ;
wire \CORE|alu_in1[16]~46_combout ;
wire \CORE|alu_in1[16]~47_combout ;
wire \CORE|ALU|Add1~33 ;
wire \CORE|ALU|Add1~34_combout ;
wire \CORE|write_data[17]~17_combout ;
wire \CORE|Register_Bank|registers[2][17]~q ;
wire \CORE|Register_Bank|registers[8][17]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][17]~q ;
wire \CORE|Register_Bank|registers[10][17]~q ;
wire \CORE|alu_in1[17]~42_combout ;
wire \CORE|alu_in1[17]~43_combout ;
wire \CORE|alu_in1[17]~44_combout ;
wire \CORE|ALU|Add1~35 ;
wire \CORE|ALU|Add1~36_combout ;
wire \CORE|write_data[18]~31_combout ;
wire \CORE|Register_Bank|registers[2][18]~feeder_combout ;
wire \CORE|Register_Bank|registers[2][18]~q ;
wire \CORE|Register_Bank|registers[1][18]~feeder_combout ;
wire \CORE|Register_Bank|registers[1][18]~q ;
wire \CORE|Register_Bank|registers[3][18]~q ;
wire \CORE|Register_Bank|Mux45~0_combout ;
wire \CORE|Register_Bank|Mux45~1_combout ;
wire \CORE|ALU|Add1~37 ;
wire \CORE|ALU|Add1~38_combout ;
wire \CORE|write_data[19]~30_combout ;
wire \CORE|Register_Bank|registers[2][19]~feeder_combout ;
wire \CORE|Register_Bank|registers[2][19]~q ;
wire \CORE|Register_Bank|registers[10][19]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][19]~q ;
wire \CORE|Register_Bank|registers[8][19]~q ;
wire \CORE|alu_in1[19]~36_combout ;
wire \CORE|alu_in1[19]~37_combout ;
wire \CORE|alu_in1[19]~38_combout ;
wire \CORE|ALU|Add1~39 ;
wire \CORE|ALU|Add1~40_combout ;
wire \CORE|write_data[20]~29_combout ;
wire \CORE|Register_Bank|registers[2][20]~q ;
wire \CORE|Register_Bank|registers[8][20]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][20]~q ;
wire \CORE|Register_Bank|registers[10][20]~q ;
wire \CORE|alu_in1[20]~33_combout ;
wire \CORE|alu_in1[20]~34_combout ;
wire \CORE|alu_in1[20]~35_combout ;
wire \CORE|ALU|Add1~41 ;
wire \CORE|ALU|Add1~42_combout ;
wire \CORE|write_data[21]~28_combout ;
wire \CORE|Register_Bank|registers[2][21]~q ;
wire \CORE|Register_Bank|registers[10][21]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][21]~q ;
wire \CORE|Register_Bank|registers[8][21]~q ;
wire \CORE|alu_in1[21]~30_combout ;
wire \CORE|alu_in1[21]~31_combout ;
wire \CORE|alu_in1[21]~32_combout ;
wire \CORE|ALU|Add1~43 ;
wire \CORE|ALU|Add1~44_combout ;
wire \CORE|write_data[22]~27_combout ;
wire \CORE|Register_Bank|registers[2][22]~q ;
wire \CORE|Register_Bank|registers[1][22]~q ;
wire \CORE|Register_Bank|registers[3][22]~q ;
wire \CORE|Register_Bank|Mux41~0_combout ;
wire \CORE|Register_Bank|Mux41~1_combout ;
wire \CORE|ALU|Add1~45 ;
wire \CORE|ALU|Add1~46_combout ;
wire \CORE|write_data[23]~26_combout ;
wire \CORE|Register_Bank|registers[2][23]~q ;
wire \CORE|alu_in1[23]~24_combout ;
wire \CORE|Register_Bank|registers[8][23]~q ;
wire \CORE|Register_Bank|registers[10][23]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][23]~q ;
wire \CORE|alu_in1[23]~25_combout ;
wire \CORE|alu_in1[23]~26_combout ;
wire \CORE|ALU|Add1~47 ;
wire \CORE|ALU|Add1~48_combout ;
wire \CORE|write_data[24]~25_combout ;
wire \CORE|Register_Bank|registers[2][24]~q ;
wire \CORE|Register_Bank|registers[10][24]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][24]~q ;
wire \CORE|Register_Bank|registers[8][24]~q ;
wire \CORE|alu_in1[24]~21_combout ;
wire \CORE|alu_in1[24]~22_combout ;
wire \CORE|alu_in1[24]~23_combout ;
wire \CORE|ALU|Add1~49 ;
wire \CORE|ALU|Add1~50_combout ;
wire \CORE|write_data[25]~24_combout ;
wire \CORE|Register_Bank|registers[2][25]~q ;
wire \CORE|Register_Bank|registers[10][25]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][25]~q ;
wire \CORE|Register_Bank|registers[8][25]~q ;
wire \CORE|alu_in1[25]~18_combout ;
wire \CORE|alu_in1[25]~19_combout ;
wire \CORE|alu_in1[25]~20_combout ;
wire \CORE|ALU|Add1~51 ;
wire \CORE|ALU|Add1~52_combout ;
wire \CORE|write_data[26]~23_combout ;
wire \CORE|Register_Bank|registers[2][26]~q ;
wire \CORE|Register_Bank|registers[1][26]~q ;
wire \CORE|Register_Bank|registers[3][26]~q ;
wire \CORE|Register_Bank|Mux37~0_combout ;
wire \CORE|Register_Bank|Mux37~1_combout ;
wire \CORE|ALU|Add1~53 ;
wire \CORE|ALU|Add1~54_combout ;
wire \CORE|write_data[27]~22_combout ;
wire \CORE|Register_Bank|registers[2][27]~feeder_combout ;
wire \CORE|Register_Bank|registers[2][27]~q ;
wire \CORE|Register_Bank|registers[10][27]~q ;
wire \CORE|Register_Bank|registers[8][27]~q ;
wire \CORE|alu_in1[27]~12_combout ;
wire \CORE|alu_in1[27]~13_combout ;
wire \CORE|alu_in1[27]~14_combout ;
wire \CORE|ALU|Add1~55 ;
wire \CORE|ALU|Add1~56_combout ;
wire \CORE|write_data[28]~21_combout ;
wire \CORE|Register_Bank|registers[2][28]~feeder_combout ;
wire \CORE|Register_Bank|registers[2][28]~q ;
wire \CORE|Register_Bank|registers[10][28]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][28]~q ;
wire \CORE|Register_Bank|registers[8][28]~q ;
wire \CORE|alu_in1[28]~9_combout ;
wire \CORE|alu_in1[28]~10_combout ;
wire \CORE|alu_in1[28]~11_combout ;
wire \CORE|ALU|Add1~57 ;
wire \CORE|ALU|Add1~58_combout ;
wire \CORE|write_data[29]~20_combout ;
wire \CORE|Register_Bank|registers[2][29]~feeder_combout ;
wire \CORE|Register_Bank|registers[2][29]~q ;
wire \CORE|Register_Bank|registers[10][29]~q ;
wire \CORE|Register_Bank|registers[8][29]~feeder_combout ;
wire \CORE|Register_Bank|registers[8][29]~q ;
wire \CORE|alu_in1[29]~6_combout ;
wire \CORE|alu_in1[29]~7_combout ;
wire \CORE|alu_in1[29]~8_combout ;
wire \CORE|ALU|Add1~59 ;
wire \CORE|ALU|Add1~60_combout ;
wire \CORE|write_data[30]~19_combout ;
wire \CORE|Register_Bank|registers[10][30]~feeder_combout ;
wire \CORE|Register_Bank|registers[10][30]~q ;
wire \CORE|Register_Bank|registers[8][30]~q ;
wire \CORE|alu_in1[30]~3_combout ;
wire \CORE|alu_in1[30]~4_combout ;
wire \CORE|alu_in1[30]~5_combout ;
wire \CORE|ALU|Add1~61 ;
wire \CORE|ALU|Add1~62_combout ;
wire \CORE|write_data[31]~18_combout ;
wire \CORE|Register_Bank|registers[2][31]~q ;
wire \CORE|Register_Bank|registers[1][31]~q ;
wire \CORE|Register_Bank|registers[3][31]~q ;
wire \CORE|Register_Bank|Mux32~0_combout ;
wire \CORE|Register_Bank|Mux32~1_combout ;
wire \CORE|ALU|LessThan1~1_cout ;
wire \CORE|ALU|LessThan1~3_cout ;
wire \CORE|ALU|LessThan1~5_cout ;
wire \CORE|ALU|LessThan1~7_cout ;
wire \CORE|ALU|LessThan1~9_cout ;
wire \CORE|ALU|LessThan1~11_cout ;
wire \CORE|ALU|LessThan1~13_cout ;
wire \CORE|ALU|LessThan1~15_cout ;
wire \CORE|ALU|LessThan1~17_cout ;
wire \CORE|ALU|LessThan1~19_cout ;
wire \CORE|ALU|LessThan1~21_cout ;
wire \CORE|ALU|LessThan1~23_cout ;
wire \CORE|ALU|LessThan1~25_cout ;
wire \CORE|ALU|LessThan1~27_cout ;
wire \CORE|ALU|LessThan1~29_cout ;
wire \CORE|ALU|LessThan1~31_cout ;
wire \CORE|ALU|LessThan1~33_cout ;
wire \CORE|ALU|LessThan1~35_cout ;
wire \CORE|ALU|LessThan1~37_cout ;
wire \CORE|ALU|LessThan1~39_cout ;
wire \CORE|ALU|LessThan1~41_cout ;
wire \CORE|ALU|LessThan1~43_cout ;
wire \CORE|ALU|LessThan1~45_cout ;
wire \CORE|ALU|LessThan1~47_cout ;
wire \CORE|ALU|LessThan1~49_cout ;
wire \CORE|ALU|LessThan1~51_cout ;
wire \CORE|ALU|LessThan1~53_cout ;
wire \CORE|ALU|LessThan1~55_cout ;
wire \CORE|ALU|LessThan1~57_cout ;
wire \CORE|ALU|LessThan1~59_cout ;
wire \CORE|ALU|LessThan1~61_cout ;
wire \CORE|ALU|LessThan1~62_combout ;
wire \CORE|ALU|LessThan0~1_cout ;
wire \CORE|ALU|LessThan0~3_cout ;
wire \CORE|ALU|LessThan0~5_cout ;
wire \CORE|ALU|LessThan0~7_cout ;
wire \CORE|ALU|LessThan0~9_cout ;
wire \CORE|ALU|LessThan0~11_cout ;
wire \CORE|ALU|LessThan0~13_cout ;
wire \CORE|ALU|LessThan0~15_cout ;
wire \CORE|ALU|LessThan0~17_cout ;
wire \CORE|ALU|LessThan0~19_cout ;
wire \CORE|ALU|LessThan0~21_cout ;
wire \CORE|ALU|LessThan0~23_cout ;
wire \CORE|ALU|LessThan0~25_cout ;
wire \CORE|ALU|LessThan0~27_cout ;
wire \CORE|ALU|LessThan0~29_cout ;
wire \CORE|ALU|LessThan0~31_cout ;
wire \CORE|ALU|LessThan0~33_cout ;
wire \CORE|ALU|LessThan0~35_cout ;
wire \CORE|ALU|LessThan0~37_cout ;
wire \CORE|ALU|LessThan0~39_cout ;
wire \CORE|ALU|LessThan0~41_cout ;
wire \CORE|ALU|LessThan0~43_cout ;
wire \CORE|ALU|LessThan0~45_cout ;
wire \CORE|ALU|LessThan0~47_cout ;
wire \CORE|ALU|LessThan0~49_cout ;
wire \CORE|ALU|LessThan0~51_cout ;
wire \CORE|ALU|LessThan0~53_cout ;
wire \CORE|ALU|LessThan0~55_cout ;
wire \CORE|ALU|LessThan0~57_cout ;
wire \CORE|ALU|LessThan0~59_cout ;
wire \CORE|ALU|LessThan0~61_cout ;
wire \CORE|ALU|LessThan0~62_combout ;
wire \CORE|ALU|Mux31~1_combout ;
wire \CORE|write_data[0]~0_combout ;
wire \CORE|Register_Bank|registers[2][0]~q ;
wire \CORE|Register_Bank|registers[3][0]~q ;
wire \CORE|Register_Bank|registers[1][0]~q ;
wire \CORE|Register_Bank|Mux63~0_combout ;
wire \CORE|Register_Bank|Mux63~1_combout ;
wire \MemoryController|MemGPIO_out[0]~0_combout ;
wire \GPIO|LEDr[0]~feeder_combout ;
wire \MemoryController|MemGPIO_out[1]~1_combout ;
wire \MemoryController|MemGPIO_out[2]~2_combout ;
wire \GPIO|LEDr[2]~feeder_combout ;
wire \MemoryController|MemGPIO_out[3]~3_combout ;
wire \GPIO|LEDr[3]~feeder_combout ;
wire \MemoryController|MemGPIO_out[4]~4_combout ;
wire \GPIO|LEDr[4]~feeder_combout ;
wire \MemoryController|MemGPIO_out[5]~5_combout ;
wire \GPIO|LEDr[5]~feeder_combout ;
wire \MemoryController|MemGPIO_out[6]~6_combout ;
wire \GPIO|LEDr[6]~feeder_combout ;
wire \MemoryController|MemGPIO_out[7]~7_combout ;
wire \GPIO|LEDr[7]~feeder_combout ;
wire \MemoryController|MemGPIO_out[8]~8_combout ;
wire \GPIO|LEDr[8]~feeder_combout ;
wire \CORE|Register_Bank|Mux52~1_combout ;
wire \CORE|Register_Bank|Mux50~1_combout ;
wire \CORE|Register_Bank|Mux49~1_combout ;
wire \CORE|Register_Bank|Mux48~1_combout ;
wire \GPIO|LEDg[0]~feeder_combout ;
wire \GPIO|LEDg[1]~feeder_combout ;
wire \GPIO|LEDg[2]~feeder_combout ;
wire \GPIO|LEDg[3]~feeder_combout ;
wire \GPIO|HEX[1]~feeder_combout ;
wire \GPIO|HEX[3]~feeder_combout ;
wire \GPIO|HEX[0]~feeder_combout ;
wire \Decoder|WideOr5~0_combout ;
wire \Decoder|WideOr4~0_combout ;
wire \Decoder|WideOr3~0_combout ;
wire \Decoder|WideOr2~0_combout ;
wire \Decoder|WideOr1~0_combout ;
wire \Decoder|WideOr0~0_combout ;
wire \Decoder|WideOr6~0_combout ;
wire [31:0] \CORE|PC ;
wire [17:0] \GPIO|LEDr ;
wire [8:0] \GPIO|LEDg ;
wire [3:0] \GPIO|HEX ;
wire [31:0] \GPIO|read_data_GPIO ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDr[0]~output (
	.i(\GPIO|LEDr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[0]~output .bus_hold = "false";
defparam \LEDr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDr[1]~output (
	.i(\GPIO|LEDr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[1]~output .bus_hold = "false";
defparam \LEDr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDr[2]~output (
	.i(\GPIO|LEDr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[2]~output .bus_hold = "false";
defparam \LEDr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDr[3]~output (
	.i(\GPIO|LEDr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[3]~output .bus_hold = "false";
defparam \LEDr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDr[4]~output (
	.i(\GPIO|LEDr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[4]~output .bus_hold = "false";
defparam \LEDr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDr[5]~output (
	.i(\GPIO|LEDr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[5]~output .bus_hold = "false";
defparam \LEDr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDr[6]~output (
	.i(\GPIO|LEDr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[6]~output .bus_hold = "false";
defparam \LEDr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDr[7]~output (
	.i(\GPIO|LEDr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[7]~output .bus_hold = "false";
defparam \LEDr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDr[8]~output (
	.i(\GPIO|LEDr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[8]~output .bus_hold = "false";
defparam \LEDr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDr[9]~output (
	.i(\GPIO|LEDr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[9]~output .bus_hold = "false";
defparam \LEDr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDr[10]~output (
	.i(\GPIO|LEDr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[10]~output .bus_hold = "false";
defparam \LEDr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDr[11]~output (
	.i(\GPIO|LEDr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[11]~output .bus_hold = "false";
defparam \LEDr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDr[12]~output (
	.i(\GPIO|LEDr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[12]~output .bus_hold = "false";
defparam \LEDr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDr[13]~output (
	.i(\GPIO|LEDr [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[13]~output .bus_hold = "false";
defparam \LEDr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDr[14]~output (
	.i(\GPIO|LEDr [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[14]~output .bus_hold = "false";
defparam \LEDr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDr[15]~output (
	.i(\GPIO|LEDr [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[15]~output .bus_hold = "false";
defparam \LEDr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDr[16]~output (
	.i(\GPIO|LEDr [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[16]~output .bus_hold = "false";
defparam \LEDr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDr[17]~output (
	.i(\GPIO|LEDr [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDr[17]~output .bus_hold = "false";
defparam \LEDr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDg[0]~output (
	.i(\GPIO|LEDg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDg[0]~output .bus_hold = "false";
defparam \LEDg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDg[1]~output (
	.i(\GPIO|LEDg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDg[1]~output .bus_hold = "false";
defparam \LEDg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDg[2]~output (
	.i(\GPIO|LEDg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDg[2]~output .bus_hold = "false";
defparam \LEDg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDg[3]~output (
	.i(\GPIO|LEDg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDg[3]~output .bus_hold = "false";
defparam \LEDg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDg[4]~output (
	.i(\GPIO|LEDg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDg[4]~output .bus_hold = "false";
defparam \LEDg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDg[5]~output (
	.i(\GPIO|LEDg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDg[5]~output .bus_hold = "false";
defparam \LEDg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDg[6]~output (
	.i(\GPIO|LEDg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDg[6]~output .bus_hold = "false";
defparam \LEDg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDg[7]~output (
	.i(\GPIO|LEDg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDg[7]~output .bus_hold = "false";
defparam \LEDg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDg[8]~output (
	.i(\GPIO|LEDg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDg[8]~output .bus_hold = "false";
defparam \LEDg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \L1~output (
	.i(\Decoder|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L1~output_o ),
	.obar());
// synopsys translate_off
defparam \L1~output .bus_hold = "false";
defparam \L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \L2~output (
	.i(\Decoder|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L2~output_o ),
	.obar());
// synopsys translate_off
defparam \L2~output .bus_hold = "false";
defparam \L2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \L3~output (
	.i(\Decoder|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L3~output_o ),
	.obar());
// synopsys translate_off
defparam \L3~output .bus_hold = "false";
defparam \L3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \L4~output (
	.i(\Decoder|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L4~output_o ),
	.obar());
// synopsys translate_off
defparam \L4~output .bus_hold = "false";
defparam \L4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \L5~output (
	.i(\Decoder|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L5~output_o ),
	.obar());
// synopsys translate_off
defparam \L5~output .bus_hold = "false";
defparam \L5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \L6~output (
	.i(!\Decoder|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L6~output_o ),
	.obar());
// synopsys translate_off
defparam \L6~output .bus_hold = "false";
defparam \L6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \L0~output (
	.i(\Decoder|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L0~output_o ),
	.obar());
// synopsys translate_off
defparam \L0~output .bus_hold = "false";
defparam \L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N2
cycloneive_lcell_comb \CORE|PC[2]~30 (
// Equation(s):
// \CORE|PC[2]~30_combout  = \CORE|PC [2] $ (VCC)
// \CORE|PC[2]~31  = CARRY(\CORE|PC [2])

	.dataa(gnd),
	.datab(\CORE|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CORE|PC[2]~30_combout ),
	.cout(\CORE|PC[2]~31 ));
// synopsys translate_off
defparam \CORE|PC[2]~30 .lut_mask = 16'h33CC;
defparam \CORE|PC[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X110_Y44_N3
dffeas \CORE|PC[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[2]~30_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[2] .is_wysiwyg = "true";
defparam \CORE|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N4
cycloneive_lcell_comb \CORE|PC[3]~32 (
// Equation(s):
// \CORE|PC[3]~32_combout  = (\CORE|PC [3] & (!\CORE|PC[2]~31 )) # (!\CORE|PC [3] & ((\CORE|PC[2]~31 ) # (GND)))
// \CORE|PC[3]~33  = CARRY((!\CORE|PC[2]~31 ) # (!\CORE|PC [3]))

	.dataa(gnd),
	.datab(\CORE|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[2]~31 ),
	.combout(\CORE|PC[3]~32_combout ),
	.cout(\CORE|PC[3]~33 ));
// synopsys translate_off
defparam \CORE|PC[3]~32 .lut_mask = 16'h3C3F;
defparam \CORE|PC[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N5
dffeas \CORE|PC[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[3]~32_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[3] .is_wysiwyg = "true";
defparam \CORE|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N6
cycloneive_lcell_comb \CORE|PC[4]~34 (
// Equation(s):
// \CORE|PC[4]~34_combout  = (\CORE|PC [4] & (\CORE|PC[3]~33  $ (GND))) # (!\CORE|PC [4] & (!\CORE|PC[3]~33  & VCC))
// \CORE|PC[4]~35  = CARRY((\CORE|PC [4] & !\CORE|PC[3]~33 ))

	.dataa(\CORE|PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[3]~33 ),
	.combout(\CORE|PC[4]~34_combout ),
	.cout(\CORE|PC[4]~35 ));
// synopsys translate_off
defparam \CORE|PC[4]~34 .lut_mask = 16'hA50A;
defparam \CORE|PC[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N7
dffeas \CORE|PC[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[4]~34_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[4] .is_wysiwyg = "true";
defparam \CORE|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N8
cycloneive_lcell_comb \CORE|PC[5]~36 (
// Equation(s):
// \CORE|PC[5]~36_combout  = (\CORE|PC [5] & (!\CORE|PC[4]~35 )) # (!\CORE|PC [5] & ((\CORE|PC[4]~35 ) # (GND)))
// \CORE|PC[5]~37  = CARRY((!\CORE|PC[4]~35 ) # (!\CORE|PC [5]))

	.dataa(gnd),
	.datab(\CORE|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[4]~35 ),
	.combout(\CORE|PC[5]~36_combout ),
	.cout(\CORE|PC[5]~37 ));
// synopsys translate_off
defparam \CORE|PC[5]~36 .lut_mask = 16'h3C3F;
defparam \CORE|PC[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N9
dffeas \CORE|PC[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[5]~36_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[5] .is_wysiwyg = "true";
defparam \CORE|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N10
cycloneive_lcell_comb \CORE|PC[6]~38 (
// Equation(s):
// \CORE|PC[6]~38_combout  = (\CORE|PC [6] & (\CORE|PC[5]~37  $ (GND))) # (!\CORE|PC [6] & (!\CORE|PC[5]~37  & VCC))
// \CORE|PC[6]~39  = CARRY((\CORE|PC [6] & !\CORE|PC[5]~37 ))

	.dataa(\CORE|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[5]~37 ),
	.combout(\CORE|PC[6]~38_combout ),
	.cout(\CORE|PC[6]~39 ));
// synopsys translate_off
defparam \CORE|PC[6]~38 .lut_mask = 16'hA50A;
defparam \CORE|PC[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N11
dffeas \CORE|PC[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[6]~38_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[6] .is_wysiwyg = "true";
defparam \CORE|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N12
cycloneive_lcell_comb \CORE|PC[7]~40 (
// Equation(s):
// \CORE|PC[7]~40_combout  = (\CORE|PC [7] & (!\CORE|PC[6]~39 )) # (!\CORE|PC [7] & ((\CORE|PC[6]~39 ) # (GND)))
// \CORE|PC[7]~41  = CARRY((!\CORE|PC[6]~39 ) # (!\CORE|PC [7]))

	.dataa(gnd),
	.datab(\CORE|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[6]~39 ),
	.combout(\CORE|PC[7]~40_combout ),
	.cout(\CORE|PC[7]~41 ));
// synopsys translate_off
defparam \CORE|PC[7]~40 .lut_mask = 16'h3C3F;
defparam \CORE|PC[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N13
dffeas \CORE|PC[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[7]~40_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[7] .is_wysiwyg = "true";
defparam \CORE|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N14
cycloneive_lcell_comb \CORE|PC[8]~42 (
// Equation(s):
// \CORE|PC[8]~42_combout  = (\CORE|PC [8] & (\CORE|PC[7]~41  $ (GND))) # (!\CORE|PC [8] & (!\CORE|PC[7]~41  & VCC))
// \CORE|PC[8]~43  = CARRY((\CORE|PC [8] & !\CORE|PC[7]~41 ))

	.dataa(gnd),
	.datab(\CORE|PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[7]~41 ),
	.combout(\CORE|PC[8]~42_combout ),
	.cout(\CORE|PC[8]~43 ));
// synopsys translate_off
defparam \CORE|PC[8]~42 .lut_mask = 16'hC30C;
defparam \CORE|PC[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N15
dffeas \CORE|PC[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[8]~42_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[8] .is_wysiwyg = "true";
defparam \CORE|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N16
cycloneive_lcell_comb \CORE|PC[9]~44 (
// Equation(s):
// \CORE|PC[9]~44_combout  = (\CORE|PC [9] & (!\CORE|PC[8]~43 )) # (!\CORE|PC [9] & ((\CORE|PC[8]~43 ) # (GND)))
// \CORE|PC[9]~45  = CARRY((!\CORE|PC[8]~43 ) # (!\CORE|PC [9]))

	.dataa(gnd),
	.datab(\CORE|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[8]~43 ),
	.combout(\CORE|PC[9]~44_combout ),
	.cout(\CORE|PC[9]~45 ));
// synopsys translate_off
defparam \CORE|PC[9]~44 .lut_mask = 16'h3C3F;
defparam \CORE|PC[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N17
dffeas \CORE|PC[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[9]~44_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[9] .is_wysiwyg = "true";
defparam \CORE|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N18
cycloneive_lcell_comb \CORE|PC[10]~46 (
// Equation(s):
// \CORE|PC[10]~46_combout  = (\CORE|PC [10] & (\CORE|PC[9]~45  $ (GND))) # (!\CORE|PC [10] & (!\CORE|PC[9]~45  & VCC))
// \CORE|PC[10]~47  = CARRY((\CORE|PC [10] & !\CORE|PC[9]~45 ))

	.dataa(\CORE|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[9]~45 ),
	.combout(\CORE|PC[10]~46_combout ),
	.cout(\CORE|PC[10]~47 ));
// synopsys translate_off
defparam \CORE|PC[10]~46 .lut_mask = 16'hA50A;
defparam \CORE|PC[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N19
dffeas \CORE|PC[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[10]~46_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[10] .is_wysiwyg = "true";
defparam \CORE|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N20
cycloneive_lcell_comb \CORE|PC[11]~48 (
// Equation(s):
// \CORE|PC[11]~48_combout  = (\CORE|PC [11] & (!\CORE|PC[10]~47 )) # (!\CORE|PC [11] & ((\CORE|PC[10]~47 ) # (GND)))
// \CORE|PC[11]~49  = CARRY((!\CORE|PC[10]~47 ) # (!\CORE|PC [11]))

	.dataa(gnd),
	.datab(\CORE|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[10]~47 ),
	.combout(\CORE|PC[11]~48_combout ),
	.cout(\CORE|PC[11]~49 ));
// synopsys translate_off
defparam \CORE|PC[11]~48 .lut_mask = 16'h3C3F;
defparam \CORE|PC[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N21
dffeas \CORE|PC[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[11]~48_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[11] .is_wysiwyg = "true";
defparam \CORE|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N0
cycloneive_lcell_comb \ROM|mem~0 (
// Equation(s):
// \ROM|mem~0_combout  = (!\CORE|PC [7] & (!\CORE|PC [9] & (!\CORE|PC [8] & !\CORE|PC [10])))

	.dataa(\CORE|PC [7]),
	.datab(\CORE|PC [9]),
	.datac(\CORE|PC [8]),
	.datad(\CORE|PC [10]),
	.cin(gnd),
	.combout(\ROM|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~0 .lut_mask = 16'h0001;
defparam \ROM|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N28
cycloneive_lcell_comb \ROM|mem~1 (
// Equation(s):
// \ROM|mem~1_combout  = (\CORE|PC [3] & (\CORE|PC [5] & (\CORE|PC [2] & \CORE|PC [4])))

	.dataa(\CORE|PC [3]),
	.datab(\CORE|PC [5]),
	.datac(\CORE|PC [2]),
	.datad(\CORE|PC [4]),
	.cin(gnd),
	.combout(\ROM|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~1 .lut_mask = 16'h8000;
defparam \ROM|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N14
cycloneive_lcell_comb \ROM|mem~2 (
// Equation(s):
// \ROM|mem~2_combout  = (!\CORE|PC [11] & (\ROM|mem~0_combout  & ((!\ROM|mem~1_combout ) # (!\CORE|PC [6]))))

	.dataa(\CORE|PC [11]),
	.datab(\CORE|PC [6]),
	.datac(\ROM|mem~0_combout ),
	.datad(\ROM|mem~1_combout ),
	.cin(gnd),
	.combout(\ROM|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~2 .lut_mask = 16'h1050;
defparam \ROM|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N14
cycloneive_lcell_comb \ROM|mem~4 (
// Equation(s):
// \ROM|mem~4_combout  = (\CORE|PC [3] & (\CORE|PC [2] & (\CORE|PC [5] $ (!\CORE|PC [4])))) # (!\CORE|PC [3] & (\CORE|PC [5] & (\CORE|PC [4] $ (!\CORE|PC [2]))))

	.dataa(\CORE|PC [5]),
	.datab(\CORE|PC [4]),
	.datac(\CORE|PC [3]),
	.datad(\CORE|PC [2]),
	.cin(gnd),
	.combout(\ROM|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~4 .lut_mask = 16'h9802;
defparam \ROM|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N24
cycloneive_lcell_comb \ROM|mem~3 (
// Equation(s):
// \ROM|mem~3_combout  = (\CORE|PC [2] & ((\CORE|PC [4]) # ((\CORE|PC [5] & \CORE|PC [3])))) # (!\CORE|PC [2] & ((\CORE|PC [5] & ((!\CORE|PC [4]) # (!\CORE|PC [3]))) # (!\CORE|PC [5] & (\CORE|PC [3]))))

	.dataa(\CORE|PC [5]),
	.datab(\CORE|PC [3]),
	.datac(\CORE|PC [4]),
	.datad(\CORE|PC [2]),
	.cin(gnd),
	.combout(\ROM|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~3 .lut_mask = 16'hF86E;
defparam \ROM|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N20
cycloneive_lcell_comb \ROM|mem~5 (
// Equation(s):
// \ROM|mem~5_combout  = (\ROM|mem~0_combout  & ((\CORE|PC [6] & (!\ROM|mem~4_combout )) # (!\CORE|PC [6] & ((\ROM|mem~3_combout )))))

	.dataa(\CORE|PC [6]),
	.datab(\ROM|mem~0_combout ),
	.datac(\ROM|mem~4_combout ),
	.datad(\ROM|mem~3_combout ),
	.cin(gnd),
	.combout(\ROM|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~5 .lut_mask = 16'h4C08;
defparam \ROM|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N6
cycloneive_lcell_comb \ROM|mem~9 (
// Equation(s):
// \ROM|mem~9_combout  = (\CORE|PC [3] & (\CORE|PC [4] $ (((!\CORE|PC [2] & !\CORE|PC [6]))))) # (!\CORE|PC [3] & (\CORE|PC [2] & (!\CORE|PC [4] & \CORE|PC [6])))

	.dataa(\CORE|PC [2]),
	.datab(\CORE|PC [3]),
	.datac(\CORE|PC [4]),
	.datad(\CORE|PC [6]),
	.cin(gnd),
	.combout(\ROM|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~9 .lut_mask = 16'hC284;
defparam \ROM|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N4
cycloneive_lcell_comb \ROM|mem~8 (
// Equation(s):
// \ROM|mem~8_combout  = (\CORE|PC [3] & (!\CORE|PC [2] & (!\CORE|PC [4] & !\CORE|PC [6]))) # (!\CORE|PC [3] & (\CORE|PC [4] & (\CORE|PC [2] $ (\CORE|PC [6]))))

	.dataa(\CORE|PC [2]),
	.datab(\CORE|PC [3]),
	.datac(\CORE|PC [4]),
	.datad(\CORE|PC [6]),
	.cin(gnd),
	.combout(\ROM|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~8 .lut_mask = 16'h1024;
defparam \ROM|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N16
cycloneive_lcell_comb \ROM|mem~6 (
// Equation(s):
// \ROM|mem~6_combout  = (!\CORE|PC [11] & !\CORE|PC [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|PC [11]),
	.datad(\CORE|PC [8]),
	.cin(gnd),
	.combout(\ROM|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~6 .lut_mask = 16'h000F;
defparam \ROM|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N26
cycloneive_lcell_comb \ROM|mem~7 (
// Equation(s):
// \ROM|mem~7_combout  = (!\CORE|PC [9] & (!\CORE|PC [10] & (!\CORE|PC [7] & \ROM|mem~6_combout )))

	.dataa(\CORE|PC [9]),
	.datab(\CORE|PC [10]),
	.datac(\CORE|PC [7]),
	.datad(\ROM|mem~6_combout ),
	.cin(gnd),
	.combout(\ROM|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~7 .lut_mask = 16'h0100;
defparam \ROM|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N20
cycloneive_lcell_comb \ROM|mem~10 (
// Equation(s):
// \ROM|mem~10_combout  = (\ROM|mem~7_combout  & ((\CORE|PC [5] & (!\ROM|mem~9_combout )) # (!\CORE|PC [5] & ((!\ROM|mem~8_combout )))))

	.dataa(\ROM|mem~9_combout ),
	.datab(\CORE|PC [5]),
	.datac(\ROM|mem~8_combout ),
	.datad(\ROM|mem~7_combout ),
	.cin(gnd),
	.combout(\ROM|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~10 .lut_mask = 16'h4700;
defparam \ROM|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N22
cycloneive_lcell_comb \CORE|Control|Decoder0~2 (
// Equation(s):
// \CORE|Control|Decoder0~2_combout  = (\ROM|mem~2_combout  & (!\CORE|PC [11] & (\ROM|mem~5_combout  & !\ROM|mem~10_combout )))

	.dataa(\ROM|mem~2_combout ),
	.datab(\CORE|PC [11]),
	.datac(\ROM|mem~5_combout ),
	.datad(\ROM|mem~10_combout ),
	.cin(gnd),
	.combout(\CORE|Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Control|Decoder0~2 .lut_mask = 16'h0020;
defparam \CORE|Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N22
cycloneive_lcell_comb \CORE|Control|Decoder0~3 (
// Equation(s):
// \CORE|Control|Decoder0~3_combout  = (!\ROM|mem~10_combout  & (\ROM|mem~2_combout  & ((\CORE|PC [11]) # (!\ROM|mem~5_combout ))))

	.dataa(\CORE|PC [11]),
	.datab(\ROM|mem~5_combout ),
	.datac(\ROM|mem~10_combout ),
	.datad(\ROM|mem~2_combout ),
	.cin(gnd),
	.combout(\CORE|Control|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Control|Decoder0~3 .lut_mask = 16'h0B00;
defparam \CORE|Control|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N16
cycloneive_lcell_comb \GPIO|read_data_GPIO[0]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[0]~feeder_combout  = \DIN[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[0]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[0]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N17
dffeas \GPIO|read_data_GPIO[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [0]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[0] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N18
cycloneive_lcell_comb \ROM|mem~34 (
// Equation(s):
// \ROM|mem~34_combout  = (\CORE|PC [2] & (\CORE|PC [4] & (\CORE|PC [3] $ (!\CORE|PC [5])))) # (!\CORE|PC [2] & (\CORE|PC [3] & ((!\CORE|PC [4]))))

	.dataa(\CORE|PC [2]),
	.datab(\CORE|PC [3]),
	.datac(\CORE|PC [5]),
	.datad(\CORE|PC [4]),
	.cin(gnd),
	.combout(\ROM|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~34 .lut_mask = 16'h8244;
defparam \ROM|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N20
cycloneive_lcell_comb \ROM|mem~33 (
// Equation(s):
// \ROM|mem~33_combout  = (\CORE|PC [2] & (!\CORE|PC [3] & (\CORE|PC [5] & !\CORE|PC [4]))) # (!\CORE|PC [2] & (\CORE|PC [4] & (\CORE|PC [3] $ (!\CORE|PC [5]))))

	.dataa(\CORE|PC [2]),
	.datab(\CORE|PC [3]),
	.datac(\CORE|PC [5]),
	.datad(\CORE|PC [4]),
	.cin(gnd),
	.combout(\ROM|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~33 .lut_mask = 16'h4120;
defparam \ROM|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N12
cycloneive_lcell_comb \ROM|mem~35 (
// Equation(s):
// \ROM|mem~35_combout  = (\ROM|mem~7_combout  & ((\CORE|PC [6] & ((\ROM|mem~33_combout ))) # (!\CORE|PC [6] & (\ROM|mem~34_combout ))))

	.dataa(\ROM|mem~7_combout ),
	.datab(\ROM|mem~34_combout ),
	.datac(\CORE|PC [6]),
	.datad(\ROM|mem~33_combout ),
	.cin(gnd),
	.combout(\ROM|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~35 .lut_mask = 16'hA808;
defparam \ROM|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N0
cycloneive_lcell_comb \CORE|Control|WideOr2~0 (
// Equation(s):
// \CORE|Control|WideOr2~0_combout  = (\ROM|mem~2_combout  & (\ROM|mem~10_combout  & ((\CORE|PC [11]) # (!\ROM|mem~5_combout ))))

	.dataa(\CORE|PC [11]),
	.datab(\ROM|mem~2_combout ),
	.datac(\ROM|mem~5_combout ),
	.datad(\ROM|mem~10_combout ),
	.cin(gnd),
	.combout(\CORE|Control|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Control|WideOr2~0 .lut_mask = 16'h8C00;
defparam \CORE|Control|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N30
cycloneive_lcell_comb \CORE|Control|WideOr1~0 (
// Equation(s):
// \CORE|Control|WideOr1~0_combout  = ((\ROM|mem~5_combout  & \ROM|mem~10_combout )) # (!\ROM|mem~2_combout )

	.dataa(\ROM|mem~5_combout ),
	.datab(gnd),
	.datac(\ROM|mem~2_combout ),
	.datad(\ROM|mem~10_combout ),
	.cin(gnd),
	.combout(\CORE|Control|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Control|WideOr1~0 .lut_mask = 16'hAF0F;
defparam \CORE|Control|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N10
cycloneive_lcell_comb \CORE|ALU_CONTROL|Mux0~0 (
// Equation(s):
// \CORE|ALU_CONTROL|Mux0~0_combout  = (\ROM|mem~35_combout  & (\CORE|Control|WideOr2~0_combout  $ (\CORE|Control|WideOr1~0_combout )))

	.dataa(\ROM|mem~35_combout ),
	.datab(\CORE|Control|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\CORE|Control|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|ALU_CONTROL|Mux0~0 .lut_mask = 16'h2288;
defparam \CORE|ALU_CONTROL|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N12
cycloneive_lcell_comb \ROM|mem~36 (
// Equation(s):
// \ROM|mem~36_combout  = (\CORE|PC [6] & (((!\CORE|PC [5] & \CORE|PC [2])) # (!\CORE|PC [4]))) # (!\CORE|PC [6] & ((\CORE|PC [4] & (\CORE|PC [5] & !\CORE|PC [2])) # (!\CORE|PC [4] & ((\CORE|PC [2])))))

	.dataa(\CORE|PC [6]),
	.datab(\CORE|PC [5]),
	.datac(\CORE|PC [4]),
	.datad(\CORE|PC [2]),
	.cin(gnd),
	.combout(\ROM|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~36 .lut_mask = 16'h2F4A;
defparam \ROM|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N14
cycloneive_lcell_comb \ROM|mem~37 (
// Equation(s):
// \ROM|mem~37_combout  = (\ROM|mem~36_combout  & (\CORE|PC [3] $ (((\CORE|PC [4]) # (!\CORE|PC [5]))))) # (!\ROM|mem~36_combout  & (\CORE|PC [4] & (!\CORE|PC [5] & \CORE|PC [3])))

	.dataa(\CORE|PC [4]),
	.datab(\CORE|PC [5]),
	.datac(\CORE|PC [3]),
	.datad(\ROM|mem~36_combout ),
	.cin(gnd),
	.combout(\ROM|mem~37_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~37 .lut_mask = 16'h4B20;
defparam \ROM|mem~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N24
cycloneive_lcell_comb \CORE|Control|WideOr5~2 (
// Equation(s):
// \CORE|Control|WideOr5~2_combout  = ((!\CORE|PC [11] & (\ROM|mem~5_combout  & !\ROM|mem~10_combout ))) # (!\ROM|mem~2_combout )

	.dataa(\CORE|PC [11]),
	.datab(\ROM|mem~5_combout ),
	.datac(\ROM|mem~10_combout ),
	.datad(\ROM|mem~2_combout ),
	.cin(gnd),
	.combout(\CORE|Control|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Control|WideOr5~2 .lut_mask = 16'h04FF;
defparam \CORE|Control|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N10
cycloneive_lcell_comb \CORE|Register_Bank|Decoder0~6 (
// Equation(s):
// \CORE|Register_Bank|Decoder0~6_combout  = (!\CORE|Control|WideOr5~2_combout  & ((!\ROM|mem~7_combout ) # (!\ROM|mem~37_combout )))

	.dataa(\ROM|mem~37_combout ),
	.datab(\ROM|mem~7_combout ),
	.datac(gnd),
	.datad(\CORE|Control|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Decoder0~6 .lut_mask = 16'h0077;
defparam \CORE|Register_Bank|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N6
cycloneive_lcell_comb \ROM|mem~27 (
// Equation(s):
// \ROM|mem~27_combout  = (\CORE|PC [6] & (\CORE|PC [2] & (!\CORE|PC [5] & !\CORE|PC [4]))) # (!\CORE|PC [6] & (!\CORE|PC [2] & (\CORE|PC [5] & \CORE|PC [4])))

	.dataa(\CORE|PC [6]),
	.datab(\CORE|PC [2]),
	.datac(\CORE|PC [5]),
	.datad(\CORE|PC [4]),
	.cin(gnd),
	.combout(\ROM|mem~27_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~27 .lut_mask = 16'h1008;
defparam \ROM|mem~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N16
cycloneive_lcell_comb \ROM|mem~28 (
// Equation(s):
// \ROM|mem~28_combout  = (\CORE|PC [6] & ((\CORE|PC [2] $ (\CORE|PC [4])) # (!\CORE|PC [5]))) # (!\CORE|PC [6] & ((\CORE|PC [2] & ((\CORE|PC [4]) # (!\CORE|PC [5]))) # (!\CORE|PC [2] & (\CORE|PC [5]))))

	.dataa(\CORE|PC [6]),
	.datab(\CORE|PC [2]),
	.datac(\CORE|PC [5]),
	.datad(\CORE|PC [4]),
	.cin(gnd),
	.combout(\ROM|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~28 .lut_mask = 16'h7E9E;
defparam \ROM|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N4
cycloneive_lcell_comb \ROM|mem~29 (
// Equation(s):
// \ROM|mem~29_combout  = (\ROM|mem~7_combout  & ((\CORE|PC [3] & (\ROM|mem~27_combout )) # (!\CORE|PC [3] & ((!\ROM|mem~28_combout )))))

	.dataa(\ROM|mem~27_combout ),
	.datab(\CORE|PC [3]),
	.datac(\ROM|mem~7_combout ),
	.datad(\ROM|mem~28_combout ),
	.cin(gnd),
	.combout(\ROM|mem~29_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~29 .lut_mask = 16'h80B0;
defparam \ROM|mem~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N30
cycloneive_lcell_comb \ROM|mem~30 (
// Equation(s):
// \ROM|mem~30_combout  = (\CORE|PC [5] & (\CORE|PC [3] $ (((!\CORE|PC [6] & !\CORE|PC [2]))))) # (!\CORE|PC [5] & ((\CORE|PC [6] $ (\CORE|PC [2]))))

	.dataa(\CORE|PC [5]),
	.datab(\CORE|PC [3]),
	.datac(\CORE|PC [6]),
	.datad(\CORE|PC [2]),
	.cin(gnd),
	.combout(\ROM|mem~30_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~30 .lut_mask = 16'h8DD2;
defparam \ROM|mem~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N16
cycloneive_lcell_comb \ROM|mem~31 (
// Equation(s):
// \ROM|mem~31_combout  = (\CORE|PC [2] & ((\CORE|PC [5] & (\CORE|PC [6])) # (!\CORE|PC [5] & ((!\CORE|PC [3]))))) # (!\CORE|PC [2] & (((!\CORE|PC [6] & \CORE|PC [3]))))

	.dataa(\CORE|PC [5]),
	.datab(\CORE|PC [6]),
	.datac(\CORE|PC [3]),
	.datad(\CORE|PC [2]),
	.cin(gnd),
	.combout(\ROM|mem~31_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~31 .lut_mask = 16'h8D30;
defparam \ROM|mem~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N10
cycloneive_lcell_comb \ROM|mem~32 (
// Equation(s):
// \ROM|mem~32_combout  = (\CORE|PC [4] & (\ROM|mem~30_combout )) # (!\CORE|PC [4] & ((\ROM|mem~31_combout )))

	.dataa(gnd),
	.datab(\CORE|PC [4]),
	.datac(\ROM|mem~30_combout ),
	.datad(\ROM|mem~31_combout ),
	.cin(gnd),
	.combout(\ROM|mem~32_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~32 .lut_mask = 16'hF3C0;
defparam \ROM|mem~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N28
cycloneive_lcell_comb \CORE|Register_Bank|Decoder0~7 (
// Equation(s):
// \CORE|Register_Bank|Decoder0~7_combout  = (\CORE|Register_Bank|Decoder0~6_combout  & (\ROM|mem~29_combout  & ((\ROM|mem~32_combout ) # (!\ROM|mem~7_combout ))))

	.dataa(\CORE|Register_Bank|Decoder0~6_combout ),
	.datab(\ROM|mem~29_combout ),
	.datac(\ROM|mem~32_combout ),
	.datad(\ROM|mem~7_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Decoder0~7 .lut_mask = 16'h8088;
defparam \CORE|Register_Bank|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N11
dffeas \CORE|Register_Bank|registers[8][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[0]~0_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][0] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N24
cycloneive_lcell_comb \ROM|mem~18 (
// Equation(s):
// \ROM|mem~18_combout  = (\CORE|PC [3] & (((!\CORE|PC [2])) # (!\CORE|PC [6]))) # (!\CORE|PC [3] & ((\CORE|PC [6] & ((\CORE|PC [2]) # (!\CORE|PC [4]))) # (!\CORE|PC [6] & (\CORE|PC [2] & !\CORE|PC [4]))))

	.dataa(\CORE|PC [3]),
	.datab(\CORE|PC [6]),
	.datac(\CORE|PC [2]),
	.datad(\CORE|PC [4]),
	.cin(gnd),
	.combout(\ROM|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~18 .lut_mask = 16'h6A7E;
defparam \ROM|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N6
cycloneive_lcell_comb \ROM|mem~19 (
// Equation(s):
// \ROM|mem~19_combout  = (!\CORE|PC [11] & (\CORE|PC [5] & (\ROM|mem~0_combout  & \ROM|mem~18_combout )))

	.dataa(\CORE|PC [11]),
	.datab(\CORE|PC [5]),
	.datac(\ROM|mem~0_combout ),
	.datad(\ROM|mem~18_combout ),
	.cin(gnd),
	.combout(\ROM|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~19 .lut_mask = 16'h4000;
defparam \ROM|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N20
cycloneive_lcell_comb \CORE|Register_Bank|Decoder0~3 (
// Equation(s):
// \CORE|Register_Bank|Decoder0~3_combout  = (!\ROM|mem~37_combout  & (\ROM|mem~7_combout  & (!\ROM|mem~32_combout  & !\CORE|Control|WideOr5~2_combout )))

	.dataa(\ROM|mem~37_combout ),
	.datab(\ROM|mem~7_combout ),
	.datac(\ROM|mem~32_combout ),
	.datad(\CORE|Control|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Decoder0~3 .lut_mask = 16'h0004;
defparam \CORE|Register_Bank|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N12
cycloneive_lcell_comb \CORE|Register_Bank|Decoder0~5 (
// Equation(s):
// \CORE|Register_Bank|Decoder0~5_combout  = (\ROM|mem~29_combout  & \CORE|Register_Bank|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|mem~29_combout ),
	.datad(\CORE|Register_Bank|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Decoder0~5 .lut_mask = 16'hF000;
defparam \CORE|Register_Bank|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N13
dffeas \CORE|Register_Bank|registers[10][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[0]~0_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][0] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N20
cycloneive_lcell_comb \ROM|mem~20 (
// Equation(s):
// \ROM|mem~20_combout  = (\CORE|PC [6] & (\CORE|PC [3] $ (((\CORE|PC [4]) # (!\CORE|PC [2]))))) # (!\CORE|PC [6] & ((\CORE|PC [3] & (!\CORE|PC [2])) # (!\CORE|PC [3] & ((\CORE|PC [4])))))

	.dataa(\CORE|PC [3]),
	.datab(\CORE|PC [6]),
	.datac(\CORE|PC [2]),
	.datad(\CORE|PC [4]),
	.cin(gnd),
	.combout(\ROM|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~20 .lut_mask = 16'h5786;
defparam \ROM|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N30
cycloneive_lcell_comb \ROM|mem~21 (
// Equation(s):
// \ROM|mem~21_combout  = (!\CORE|PC [11] & (!\CORE|PC [5] & (\ROM|mem~0_combout  & \ROM|mem~20_combout )))

	.dataa(\CORE|PC [11]),
	.datab(\CORE|PC [5]),
	.datac(\ROM|mem~0_combout ),
	.datad(\ROM|mem~20_combout ),
	.cin(gnd),
	.combout(\ROM|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~21 .lut_mask = 16'h1000;
defparam \ROM|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N12
cycloneive_lcell_comb \CORE|alu_in1[0]~95 (
// Equation(s):
// \CORE|alu_in1[0]~95_combout  = (\ROM|mem~19_combout  & (((\CORE|Register_Bank|registers[10][0]~q )))) # (!\ROM|mem~19_combout  & ((\ROM|mem~21_combout  & ((\CORE|Register_Bank|registers[10][0]~q ))) # (!\ROM|mem~21_combout  & 
// (\CORE|Register_Bank|registers[8][0]~q ))))

	.dataa(\CORE|Register_Bank|registers[8][0]~q ),
	.datab(\ROM|mem~19_combout ),
	.datac(\CORE|Register_Bank|registers[10][0]~q ),
	.datad(\ROM|mem~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[0]~95 .lut_mask = 16'hF0E2;
defparam \CORE|alu_in1[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N2
cycloneive_lcell_comb \ROM|mem~24 (
// Equation(s):
// \ROM|mem~24_combout  = (\CORE|PC [3] & (!\CORE|PC [4] & (\CORE|PC [6] $ (!\CORE|PC [2])))) # (!\CORE|PC [3] & (\CORE|PC [4] & ((!\CORE|PC [2]) # (!\CORE|PC [6]))))

	.dataa(\CORE|PC [3]),
	.datab(\CORE|PC [6]),
	.datac(\CORE|PC [2]),
	.datad(\CORE|PC [4]),
	.cin(gnd),
	.combout(\ROM|mem~24_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~24 .lut_mask = 16'h1582;
defparam \ROM|mem~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N28
cycloneive_lcell_comb \ROM|mem~23 (
// Equation(s):
// \ROM|mem~23_combout  = \CORE|PC [3] $ (((\CORE|PC [4] & (\CORE|PC [2] & \CORE|PC [6])) # (!\CORE|PC [4] & ((\CORE|PC [2]) # (\CORE|PC [6])))))

	.dataa(\CORE|PC [3]),
	.datab(\CORE|PC [4]),
	.datac(\CORE|PC [2]),
	.datad(\CORE|PC [6]),
	.cin(gnd),
	.combout(\ROM|mem~23_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~23 .lut_mask = 16'h599A;
defparam \ROM|mem~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N0
cycloneive_lcell_comb \ROM|mem~25 (
// Equation(s):
// \ROM|mem~25_combout  = (\ROM|mem~7_combout  & ((\CORE|PC [5] & ((\ROM|mem~23_combout ))) # (!\CORE|PC [5] & (\ROM|mem~24_combout ))))

	.dataa(\CORE|PC [5]),
	.datab(\ROM|mem~24_combout ),
	.datac(\ROM|mem~7_combout ),
	.datad(\ROM|mem~23_combout ),
	.cin(gnd),
	.combout(\ROM|mem~25_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~25 .lut_mask = 16'hE040;
defparam \ROM|mem~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N18
cycloneive_lcell_comb \CORE|alu_in1[0]~96 (
// Equation(s):
// \CORE|alu_in1[0]~96_combout  = (\CORE|Register_Bank|registers[2][0]~q  & (\ROM|mem~2_combout  & ((\ROM|mem~19_combout ) # (\ROM|mem~21_combout ))))

	.dataa(\ROM|mem~19_combout ),
	.datab(\CORE|Register_Bank|registers[2][0]~q ),
	.datac(\ROM|mem~21_combout ),
	.datad(\ROM|mem~2_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[0]~96 .lut_mask = 16'hC800;
defparam \CORE|alu_in1[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N10
cycloneive_lcell_comb \CORE|alu_in1[9]~66 (
// Equation(s):
// \CORE|alu_in1[9]~66_combout  = (\CORE|PC [5] & ((\ROM|mem~23_combout ))) # (!\CORE|PC [5] & (\ROM|mem~24_combout ))

	.dataa(\CORE|PC [5]),
	.datab(gnd),
	.datac(\ROM|mem~24_combout ),
	.datad(\ROM|mem~23_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[9]~66 .lut_mask = 16'hFA50;
defparam \CORE|alu_in1[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N0
cycloneive_lcell_comb \CORE|alu_in1[9]~67 (
// Equation(s):
// \CORE|alu_in1[9]~67_combout  = (\ROM|mem~7_combout  & (\ROM|mem~2_combout  & \CORE|alu_in1[9]~66_combout ))

	.dataa(\ROM|mem~7_combout ),
	.datab(gnd),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|alu_in1[9]~66_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[9]~67 .lut_mask = 16'hA000;
defparam \CORE|alu_in1[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N0
cycloneive_lcell_comb \CORE|alu_in1[0]~97 (
// Equation(s):
// \CORE|alu_in1[0]~97_combout  = (\CORE|alu_in1[0]~95_combout  & ((\CORE|alu_in1[9]~67_combout ) # ((!\ROM|mem~25_combout  & \CORE|alu_in1[0]~96_combout )))) # (!\CORE|alu_in1[0]~95_combout  & (!\ROM|mem~25_combout  & (\CORE|alu_in1[0]~96_combout )))

	.dataa(\CORE|alu_in1[0]~95_combout ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|alu_in1[0]~96_combout ),
	.datad(\CORE|alu_in1[9]~67_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[0]~97 .lut_mask = 16'hBA30;
defparam \CORE|alu_in1[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N26
cycloneive_lcell_comb \ROM|mem~15 (
// Equation(s):
// \ROM|mem~15_combout  = (\CORE|PC [4] & ((\CORE|PC [2] & ((\CORE|PC [6]))) # (!\CORE|PC [2] & ((!\CORE|PC [6]) # (!\CORE|PC [3]))))) # (!\CORE|PC [4] & ((\CORE|PC [3]) # (\CORE|PC [2] $ (\CORE|PC [6]))))

	.dataa(\CORE|PC [2]),
	.datab(\CORE|PC [3]),
	.datac(\CORE|PC [4]),
	.datad(\CORE|PC [6]),
	.cin(gnd),
	.combout(\ROM|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~15 .lut_mask = 16'hBD5E;
defparam \ROM|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N8
cycloneive_lcell_comb \ROM|mem~16 (
// Equation(s):
// \ROM|mem~16_combout  = (\CORE|PC [2] & (((\CORE|PC [3] & \CORE|PC [6])))) # (!\CORE|PC [2] & (\CORE|PC [4] & (!\CORE|PC [3] & !\CORE|PC [6])))

	.dataa(\CORE|PC [2]),
	.datab(\CORE|PC [4]),
	.datac(\CORE|PC [3]),
	.datad(\CORE|PC [6]),
	.cin(gnd),
	.combout(\ROM|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~16 .lut_mask = 16'hA004;
defparam \ROM|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N2
cycloneive_lcell_comb \ROM|mem~26 (
// Equation(s):
// \ROM|mem~26_combout  = (\CORE|PC [5] & ((!\ROM|mem~16_combout ))) # (!\CORE|PC [5] & (\ROM|mem~15_combout ))

	.dataa(\ROM|mem~15_combout ),
	.datab(\CORE|PC [5]),
	.datac(\ROM|mem~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~26 .lut_mask = 16'h2E2E;
defparam \ROM|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N4
cycloneive_lcell_comb \CORE|alu_in2[0]~29 (
// Equation(s):
// \CORE|alu_in2[0]~29_combout  = (\CORE|PC [11] & (((\ROM|mem~26_combout )))) # (!\CORE|PC [11] & ((\ROM|mem~5_combout  & (\ROM|mem~37_combout )) # (!\ROM|mem~5_combout  & ((\ROM|mem~26_combout )))))

	.dataa(\CORE|PC [11]),
	.datab(\ROM|mem~37_combout ),
	.datac(\ROM|mem~5_combout ),
	.datad(\ROM|mem~26_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[0]~29 .lut_mask = 16'hEF40;
defparam \CORE|alu_in2[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N30
cycloneive_lcell_comb \CORE|alu_in2[0]~30 (
// Equation(s):
// \CORE|alu_in2[0]~30_combout  = (\CORE|Control|WideOr1~0_combout  & (((\CORE|Register_Bank|Mux63~1_combout )))) # (!\CORE|Control|WideOr1~0_combout  & (\ROM|mem~7_combout  & (\CORE|alu_in2[0]~29_combout )))

	.dataa(\ROM|mem~7_combout ),
	.datab(\CORE|alu_in2[0]~29_combout ),
	.datac(\CORE|Control|WideOr1~0_combout ),
	.datad(\CORE|Register_Bank|Mux63~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[0]~30 .lut_mask = 16'hF808;
defparam \CORE|alu_in2[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N0
cycloneive_lcell_comb \CORE|ALU|Add1~0 (
// Equation(s):
// \CORE|ALU|Add1~0_combout  = (\CORE|alu_in1[0]~97_combout  & (\CORE|alu_in2[0]~30_combout  $ (VCC))) # (!\CORE|alu_in1[0]~97_combout  & (\CORE|alu_in2[0]~30_combout  & VCC))
// \CORE|ALU|Add1~1  = CARRY((\CORE|alu_in1[0]~97_combout  & \CORE|alu_in2[0]~30_combout ))

	.dataa(\CORE|alu_in1[0]~97_combout ),
	.datab(\CORE|alu_in2[0]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CORE|ALU|Add1~0_combout ),
	.cout(\CORE|ALU|Add1~1 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~0 .lut_mask = 16'h6688;
defparam \CORE|ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N2
cycloneive_lcell_comb \CORE|ALU|Mux31~0 (
// Equation(s):
// \CORE|ALU|Mux31~0_combout  = (\CORE|ALU|Add1~0_combout ) # ((\ROM|mem~35_combout  & (\CORE|Control|WideOr1~0_combout  $ (\CORE|Control|WideOr2~0_combout ))))

	.dataa(\CORE|Control|WideOr1~0_combout ),
	.datab(\CORE|Control|WideOr2~0_combout ),
	.datac(\CORE|ALU|Add1~0_combout ),
	.datad(\ROM|mem~35_combout ),
	.cin(gnd),
	.combout(\CORE|ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|ALU|Mux31~0 .lut_mask = 16'hF6F0;
defparam \CORE|ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N22
cycloneive_lcell_comb \CORE|PC[12]~50 (
// Equation(s):
// \CORE|PC[12]~50_combout  = (\CORE|PC [12] & (\CORE|PC[11]~49  $ (GND))) # (!\CORE|PC [12] & (!\CORE|PC[11]~49  & VCC))
// \CORE|PC[12]~51  = CARRY((\CORE|PC [12] & !\CORE|PC[11]~49 ))

	.dataa(\CORE|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[11]~49 ),
	.combout(\CORE|PC[12]~50_combout ),
	.cout(\CORE|PC[12]~51 ));
// synopsys translate_off
defparam \CORE|PC[12]~50 .lut_mask = 16'hA50A;
defparam \CORE|PC[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N23
dffeas \CORE|PC[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[12]~50_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[12] .is_wysiwyg = "true";
defparam \CORE|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N24
cycloneive_lcell_comb \CORE|PC[13]~52 (
// Equation(s):
// \CORE|PC[13]~52_combout  = (\CORE|PC [13] & (!\CORE|PC[12]~51 )) # (!\CORE|PC [13] & ((\CORE|PC[12]~51 ) # (GND)))
// \CORE|PC[13]~53  = CARRY((!\CORE|PC[12]~51 ) # (!\CORE|PC [13]))

	.dataa(gnd),
	.datab(\CORE|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[12]~51 ),
	.combout(\CORE|PC[13]~52_combout ),
	.cout(\CORE|PC[13]~53 ));
// synopsys translate_off
defparam \CORE|PC[13]~52 .lut_mask = 16'h3C3F;
defparam \CORE|PC[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N25
dffeas \CORE|PC[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[13]~52_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[13] .is_wysiwyg = "true";
defparam \CORE|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N26
cycloneive_lcell_comb \CORE|PC[14]~54 (
// Equation(s):
// \CORE|PC[14]~54_combout  = (\CORE|PC [14] & (\CORE|PC[13]~53  $ (GND))) # (!\CORE|PC [14] & (!\CORE|PC[13]~53  & VCC))
// \CORE|PC[14]~55  = CARRY((\CORE|PC [14] & !\CORE|PC[13]~53 ))

	.dataa(\CORE|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[13]~53 ),
	.combout(\CORE|PC[14]~54_combout ),
	.cout(\CORE|PC[14]~55 ));
// synopsys translate_off
defparam \CORE|PC[14]~54 .lut_mask = 16'hA50A;
defparam \CORE|PC[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N27
dffeas \CORE|PC[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[14]~54_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[14] .is_wysiwyg = "true";
defparam \CORE|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N28
cycloneive_lcell_comb \CORE|PC[15]~56 (
// Equation(s):
// \CORE|PC[15]~56_combout  = (\CORE|PC [15] & (!\CORE|PC[14]~55 )) # (!\CORE|PC [15] & ((\CORE|PC[14]~55 ) # (GND)))
// \CORE|PC[15]~57  = CARRY((!\CORE|PC[14]~55 ) # (!\CORE|PC [15]))

	.dataa(gnd),
	.datab(\CORE|PC [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[14]~55 ),
	.combout(\CORE|PC[15]~56_combout ),
	.cout(\CORE|PC[15]~57 ));
// synopsys translate_off
defparam \CORE|PC[15]~56 .lut_mask = 16'h3C3F;
defparam \CORE|PC[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N29
dffeas \CORE|PC[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[15]~56_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[15] .is_wysiwyg = "true";
defparam \CORE|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N30
cycloneive_lcell_comb \CORE|PC[16]~58 (
// Equation(s):
// \CORE|PC[16]~58_combout  = (\CORE|PC [16] & (\CORE|PC[15]~57  $ (GND))) # (!\CORE|PC [16] & (!\CORE|PC[15]~57  & VCC))
// \CORE|PC[16]~59  = CARRY((\CORE|PC [16] & !\CORE|PC[15]~57 ))

	.dataa(\CORE|PC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[15]~57 ),
	.combout(\CORE|PC[16]~58_combout ),
	.cout(\CORE|PC[16]~59 ));
// synopsys translate_off
defparam \CORE|PC[16]~58 .lut_mask = 16'hA50A;
defparam \CORE|PC[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y44_N31
dffeas \CORE|PC[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[16]~58_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[16] .is_wysiwyg = "true";
defparam \CORE|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N0
cycloneive_lcell_comb \CORE|PC[17]~60 (
// Equation(s):
// \CORE|PC[17]~60_combout  = (\CORE|PC [17] & (!\CORE|PC[16]~59 )) # (!\CORE|PC [17] & ((\CORE|PC[16]~59 ) # (GND)))
// \CORE|PC[17]~61  = CARRY((!\CORE|PC[16]~59 ) # (!\CORE|PC [17]))

	.dataa(gnd),
	.datab(\CORE|PC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[16]~59 ),
	.combout(\CORE|PC[17]~60_combout ),
	.cout(\CORE|PC[17]~61 ));
// synopsys translate_off
defparam \CORE|PC[17]~60 .lut_mask = 16'h3C3F;
defparam \CORE|PC[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N1
dffeas \CORE|PC[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[17]~60_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[17] .is_wysiwyg = "true";
defparam \CORE|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N2
cycloneive_lcell_comb \CORE|PC[18]~62 (
// Equation(s):
// \CORE|PC[18]~62_combout  = (\CORE|PC [18] & (\CORE|PC[17]~61  $ (GND))) # (!\CORE|PC [18] & (!\CORE|PC[17]~61  & VCC))
// \CORE|PC[18]~63  = CARRY((\CORE|PC [18] & !\CORE|PC[17]~61 ))

	.dataa(gnd),
	.datab(\CORE|PC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[17]~61 ),
	.combout(\CORE|PC[18]~62_combout ),
	.cout(\CORE|PC[18]~63 ));
// synopsys translate_off
defparam \CORE|PC[18]~62 .lut_mask = 16'hC30C;
defparam \CORE|PC[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N3
dffeas \CORE|PC[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[18]~62_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[18] .is_wysiwyg = "true";
defparam \CORE|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N4
cycloneive_lcell_comb \CORE|PC[19]~64 (
// Equation(s):
// \CORE|PC[19]~64_combout  = (\CORE|PC [19] & (!\CORE|PC[18]~63 )) # (!\CORE|PC [19] & ((\CORE|PC[18]~63 ) # (GND)))
// \CORE|PC[19]~65  = CARRY((!\CORE|PC[18]~63 ) # (!\CORE|PC [19]))

	.dataa(gnd),
	.datab(\CORE|PC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[18]~63 ),
	.combout(\CORE|PC[19]~64_combout ),
	.cout(\CORE|PC[19]~65 ));
// synopsys translate_off
defparam \CORE|PC[19]~64 .lut_mask = 16'h3C3F;
defparam \CORE|PC[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N5
dffeas \CORE|PC[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[19]~64_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[19] .is_wysiwyg = "true";
defparam \CORE|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N6
cycloneive_lcell_comb \CORE|PC[20]~66 (
// Equation(s):
// \CORE|PC[20]~66_combout  = (\CORE|PC [20] & (\CORE|PC[19]~65  $ (GND))) # (!\CORE|PC [20] & (!\CORE|PC[19]~65  & VCC))
// \CORE|PC[20]~67  = CARRY((\CORE|PC [20] & !\CORE|PC[19]~65 ))

	.dataa(\CORE|PC [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[19]~65 ),
	.combout(\CORE|PC[20]~66_combout ),
	.cout(\CORE|PC[20]~67 ));
// synopsys translate_off
defparam \CORE|PC[20]~66 .lut_mask = 16'hA50A;
defparam \CORE|PC[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N7
dffeas \CORE|PC[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[20]~66_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[20] .is_wysiwyg = "true";
defparam \CORE|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N8
cycloneive_lcell_comb \CORE|PC[21]~68 (
// Equation(s):
// \CORE|PC[21]~68_combout  = (\CORE|PC [21] & (!\CORE|PC[20]~67 )) # (!\CORE|PC [21] & ((\CORE|PC[20]~67 ) # (GND)))
// \CORE|PC[21]~69  = CARRY((!\CORE|PC[20]~67 ) # (!\CORE|PC [21]))

	.dataa(gnd),
	.datab(\CORE|PC [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[20]~67 ),
	.combout(\CORE|PC[21]~68_combout ),
	.cout(\CORE|PC[21]~69 ));
// synopsys translate_off
defparam \CORE|PC[21]~68 .lut_mask = 16'h3C3F;
defparam \CORE|PC[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N9
dffeas \CORE|PC[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[21]~68_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[21] .is_wysiwyg = "true";
defparam \CORE|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N10
cycloneive_lcell_comb \CORE|PC[22]~70 (
// Equation(s):
// \CORE|PC[22]~70_combout  = (\CORE|PC [22] & (\CORE|PC[21]~69  $ (GND))) # (!\CORE|PC [22] & (!\CORE|PC[21]~69  & VCC))
// \CORE|PC[22]~71  = CARRY((\CORE|PC [22] & !\CORE|PC[21]~69 ))

	.dataa(\CORE|PC [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[21]~69 ),
	.combout(\CORE|PC[22]~70_combout ),
	.cout(\CORE|PC[22]~71 ));
// synopsys translate_off
defparam \CORE|PC[22]~70 .lut_mask = 16'hA50A;
defparam \CORE|PC[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N11
dffeas \CORE|PC[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[22]~70_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[22] .is_wysiwyg = "true";
defparam \CORE|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N12
cycloneive_lcell_comb \CORE|PC[23]~72 (
// Equation(s):
// \CORE|PC[23]~72_combout  = (\CORE|PC [23] & (!\CORE|PC[22]~71 )) # (!\CORE|PC [23] & ((\CORE|PC[22]~71 ) # (GND)))
// \CORE|PC[23]~73  = CARRY((!\CORE|PC[22]~71 ) # (!\CORE|PC [23]))

	.dataa(\CORE|PC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[22]~71 ),
	.combout(\CORE|PC[23]~72_combout ),
	.cout(\CORE|PC[23]~73 ));
// synopsys translate_off
defparam \CORE|PC[23]~72 .lut_mask = 16'h5A5F;
defparam \CORE|PC[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N13
dffeas \CORE|PC[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[23]~72_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[23] .is_wysiwyg = "true";
defparam \CORE|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N14
cycloneive_lcell_comb \CORE|PC[24]~74 (
// Equation(s):
// \CORE|PC[24]~74_combout  = (\CORE|PC [24] & (\CORE|PC[23]~73  $ (GND))) # (!\CORE|PC [24] & (!\CORE|PC[23]~73  & VCC))
// \CORE|PC[24]~75  = CARRY((\CORE|PC [24] & !\CORE|PC[23]~73 ))

	.dataa(gnd),
	.datab(\CORE|PC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[23]~73 ),
	.combout(\CORE|PC[24]~74_combout ),
	.cout(\CORE|PC[24]~75 ));
// synopsys translate_off
defparam \CORE|PC[24]~74 .lut_mask = 16'hC30C;
defparam \CORE|PC[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N15
dffeas \CORE|PC[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[24]~74_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[24] .is_wysiwyg = "true";
defparam \CORE|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N16
cycloneive_lcell_comb \CORE|PC[25]~76 (
// Equation(s):
// \CORE|PC[25]~76_combout  = (\CORE|PC [25] & (!\CORE|PC[24]~75 )) # (!\CORE|PC [25] & ((\CORE|PC[24]~75 ) # (GND)))
// \CORE|PC[25]~77  = CARRY((!\CORE|PC[24]~75 ) # (!\CORE|PC [25]))

	.dataa(gnd),
	.datab(\CORE|PC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[24]~75 ),
	.combout(\CORE|PC[25]~76_combout ),
	.cout(\CORE|PC[25]~77 ));
// synopsys translate_off
defparam \CORE|PC[25]~76 .lut_mask = 16'h3C3F;
defparam \CORE|PC[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N17
dffeas \CORE|PC[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[25]~76_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[25] .is_wysiwyg = "true";
defparam \CORE|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N18
cycloneive_lcell_comb \CORE|PC[26]~78 (
// Equation(s):
// \CORE|PC[26]~78_combout  = (\CORE|PC [26] & (\CORE|PC[25]~77  $ (GND))) # (!\CORE|PC [26] & (!\CORE|PC[25]~77  & VCC))
// \CORE|PC[26]~79  = CARRY((\CORE|PC [26] & !\CORE|PC[25]~77 ))

	.dataa(gnd),
	.datab(\CORE|PC [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[25]~77 ),
	.combout(\CORE|PC[26]~78_combout ),
	.cout(\CORE|PC[26]~79 ));
// synopsys translate_off
defparam \CORE|PC[26]~78 .lut_mask = 16'hC30C;
defparam \CORE|PC[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N19
dffeas \CORE|PC[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[26]~78_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[26] .is_wysiwyg = "true";
defparam \CORE|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N20
cycloneive_lcell_comb \CORE|PC[27]~80 (
// Equation(s):
// \CORE|PC[27]~80_combout  = (\CORE|PC [27] & (!\CORE|PC[26]~79 )) # (!\CORE|PC [27] & ((\CORE|PC[26]~79 ) # (GND)))
// \CORE|PC[27]~81  = CARRY((!\CORE|PC[26]~79 ) # (!\CORE|PC [27]))

	.dataa(gnd),
	.datab(\CORE|PC [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[26]~79 ),
	.combout(\CORE|PC[27]~80_combout ),
	.cout(\CORE|PC[27]~81 ));
// synopsys translate_off
defparam \CORE|PC[27]~80 .lut_mask = 16'h3C3F;
defparam \CORE|PC[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N21
dffeas \CORE|PC[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[27]~80_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[27] .is_wysiwyg = "true";
defparam \CORE|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N22
cycloneive_lcell_comb \CORE|PC[28]~82 (
// Equation(s):
// \CORE|PC[28]~82_combout  = (\CORE|PC [28] & (\CORE|PC[27]~81  $ (GND))) # (!\CORE|PC [28] & (!\CORE|PC[27]~81  & VCC))
// \CORE|PC[28]~83  = CARRY((\CORE|PC [28] & !\CORE|PC[27]~81 ))

	.dataa(\CORE|PC [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[27]~81 ),
	.combout(\CORE|PC[28]~82_combout ),
	.cout(\CORE|PC[28]~83 ));
// synopsys translate_off
defparam \CORE|PC[28]~82 .lut_mask = 16'hA50A;
defparam \CORE|PC[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N23
dffeas \CORE|PC[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[28]~82_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[28] .is_wysiwyg = "true";
defparam \CORE|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N24
cycloneive_lcell_comb \CORE|PC[29]~84 (
// Equation(s):
// \CORE|PC[29]~84_combout  = (\CORE|PC [29] & (!\CORE|PC[28]~83 )) # (!\CORE|PC [29] & ((\CORE|PC[28]~83 ) # (GND)))
// \CORE|PC[29]~85  = CARRY((!\CORE|PC[28]~83 ) # (!\CORE|PC [29]))

	.dataa(gnd),
	.datab(\CORE|PC [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[28]~83 ),
	.combout(\CORE|PC[29]~84_combout ),
	.cout(\CORE|PC[29]~85 ));
// synopsys translate_off
defparam \CORE|PC[29]~84 .lut_mask = 16'h3C3F;
defparam \CORE|PC[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N25
dffeas \CORE|PC[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[29]~84_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[29] .is_wysiwyg = "true";
defparam \CORE|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N26
cycloneive_lcell_comb \CORE|PC[30]~86 (
// Equation(s):
// \CORE|PC[30]~86_combout  = (\CORE|PC [30] & (\CORE|PC[29]~85  $ (GND))) # (!\CORE|PC [30] & (!\CORE|PC[29]~85  & VCC))
// \CORE|PC[30]~87  = CARRY((\CORE|PC [30] & !\CORE|PC[29]~85 ))

	.dataa(\CORE|PC [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|PC[29]~85 ),
	.combout(\CORE|PC[30]~86_combout ),
	.cout(\CORE|PC[30]~87 ));
// synopsys translate_off
defparam \CORE|PC[30]~86 .lut_mask = 16'hA50A;
defparam \CORE|PC[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N27
dffeas \CORE|PC[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[30]~86_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[30] .is_wysiwyg = "true";
defparam \CORE|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N28
cycloneive_lcell_comb \CORE|PC[31]~88 (
// Equation(s):
// \CORE|PC[31]~88_combout  = \CORE|PC[30]~87  $ (\CORE|PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|PC [31]),
	.cin(\CORE|PC[30]~87 ),
	.combout(\CORE|PC[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|PC[31]~88 .lut_mask = 16'h0FF0;
defparam \CORE|PC[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y43_N29
dffeas \CORE|PC[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|PC[31]~88_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|PC[31] .is_wysiwyg = "true";
defparam \CORE|PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N4
cycloneive_lcell_comb \ROM|mem~22 (
// Equation(s):
// \ROM|mem~22_combout  = (\ROM|mem~7_combout  & ((\CORE|PC [5] & (\ROM|mem~18_combout )) # (!\CORE|PC [5] & ((\ROM|mem~20_combout )))))

	.dataa(\CORE|PC [5]),
	.datab(\ROM|mem~18_combout ),
	.datac(\ROM|mem~7_combout ),
	.datad(\ROM|mem~20_combout ),
	.cin(gnd),
	.combout(\ROM|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~22 .lut_mask = 16'hD080;
defparam \ROM|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N29
dffeas \CORE|Register_Bank|registers[8][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[31]~18_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][31] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N4
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][31]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][31]~feeder_combout  = \CORE|write_data[31]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[31]~18_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][31]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[10][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N5
dffeas \CORE|Register_Bank|registers[10][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][31] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N28
cycloneive_lcell_comb \CORE|alu_in1[31]~0 (
// Equation(s):
// \CORE|alu_in1[31]~0_combout  = (\ROM|mem~21_combout  & (((\CORE|Register_Bank|registers[10][31]~q )))) # (!\ROM|mem~21_combout  & ((\ROM|mem~19_combout  & ((\CORE|Register_Bank|registers[10][31]~q ))) # (!\ROM|mem~19_combout  & 
// (\CORE|Register_Bank|registers[8][31]~q ))))

	.dataa(\ROM|mem~21_combout ),
	.datab(\ROM|mem~19_combout ),
	.datac(\CORE|Register_Bank|registers[8][31]~q ),
	.datad(\CORE|Register_Bank|registers[10][31]~q ),
	.cin(gnd),
	.combout(\CORE|alu_in1[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[31]~0 .lut_mask = 16'hFE10;
defparam \CORE|alu_in1[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N30
cycloneive_lcell_comb \CORE|alu_in1[31]~1 (
// Equation(s):
// \CORE|alu_in1[31]~1_combout  = (\ROM|mem~25_combout  & (((\CORE|alu_in1[31]~0_combout )))) # (!\ROM|mem~25_combout  & (\ROM|mem~22_combout  & ((\CORE|Register_Bank|registers[2][31]~q ))))

	.dataa(\ROM|mem~22_combout ),
	.datab(\CORE|alu_in1[31]~0_combout ),
	.datac(\CORE|Register_Bank|registers[2][31]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[31]~1 .lut_mask = 16'hCCA0;
defparam \CORE|alu_in1[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N24
cycloneive_lcell_comb \CORE|alu_in1[31]~2 (
// Equation(s):
// \CORE|alu_in1[31]~2_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[31]~1_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [31]))

	.dataa(gnd),
	.datab(\CORE|PC [31]),
	.datac(\CORE|alu_in1[31]~1_combout ),
	.datad(\ROM|mem~2_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[31]~2 .lut_mask = 16'hF0CC;
defparam \CORE|alu_in1[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N20
cycloneive_lcell_comb \ROM|mem~11 (
// Equation(s):
// \ROM|mem~11_combout  = (\CORE|PC [2] & (((\CORE|PC [3] & !\CORE|PC [5])) # (!\CORE|PC [6]))) # (!\CORE|PC [2] & ((\CORE|PC [6]) # ((!\CORE|PC [3] & \CORE|PC [5]))))

	.dataa(\CORE|PC [2]),
	.datab(\CORE|PC [3]),
	.datac(\CORE|PC [5]),
	.datad(\CORE|PC [6]),
	.cin(gnd),
	.combout(\ROM|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~11 .lut_mask = 16'h5DBA;
defparam \ROM|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N6
cycloneive_lcell_comb \ROM|mem~12 (
// Equation(s):
// \ROM|mem~12_combout  = (\CORE|PC [5] & (\CORE|PC [2] $ (((!\CORE|PC [6]))))) # (!\CORE|PC [5] & (\CORE|PC [6] & (\CORE|PC [2] $ (\CORE|PC [3]))))

	.dataa(\CORE|PC [2]),
	.datab(\CORE|PC [3]),
	.datac(\CORE|PC [5]),
	.datad(\CORE|PC [6]),
	.cin(gnd),
	.combout(\ROM|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~12 .lut_mask = 16'hA650;
defparam \ROM|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N28
cycloneive_lcell_comb \ROM|mem~13 (
// Equation(s):
// \ROM|mem~13_combout  = (\CORE|PC [4] & (\ROM|mem~11_combout )) # (!\CORE|PC [4] & ((\ROM|mem~12_combout )))

	.dataa(\CORE|PC [4]),
	.datab(\ROM|mem~11_combout ),
	.datac(gnd),
	.datad(\ROM|mem~12_combout ),
	.cin(gnd),
	.combout(\ROM|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~13 .lut_mask = 16'hDD88;
defparam \ROM|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N10
cycloneive_lcell_comb \CORE|Register_Bank|Mux63~2 (
// Equation(s):
// \CORE|Register_Bank|Mux63~2_combout  = (\ROM|mem~7_combout  & (\ROM|mem~13_combout  & !\ROM|mem~26_combout ))

	.dataa(\ROM|mem~7_combout ),
	.datab(\ROM|mem~13_combout ),
	.datac(gnd),
	.datad(\ROM|mem~26_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux63~2 .lut_mask = 16'h0088;
defparam \CORE|Register_Bank|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N26
cycloneive_lcell_comb \CORE|Register_Bank|Decoder0~4 (
// Equation(s):
// \CORE|Register_Bank|Decoder0~4_combout  = (!\ROM|mem~29_combout  & \CORE|Register_Bank|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|mem~29_combout ),
	.datad(\CORE|Register_Bank|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Decoder0~4 .lut_mask = 16'h0F00;
defparam \CORE|Register_Bank|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N7
dffeas \CORE|Register_Bank|registers[2][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[30]~19_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][30] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N18
cycloneive_lcell_comb \ROM|mem~17 (
// Equation(s):
// \ROM|mem~17_combout  = (\ROM|mem~7_combout  & ((\CORE|PC [5] & ((!\ROM|mem~16_combout ))) # (!\CORE|PC [5] & (\ROM|mem~15_combout ))))

	.dataa(\ROM|mem~15_combout ),
	.datab(\CORE|PC [5]),
	.datac(\ROM|mem~16_combout ),
	.datad(\ROM|mem~7_combout ),
	.cin(gnd),
	.combout(\ROM|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~17 .lut_mask = 16'h2E00;
defparam \ROM|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N30
cycloneive_lcell_comb \CORE|Register_Bank|Decoder0~0 (
// Equation(s):
// \CORE|Register_Bank|Decoder0~0_combout  = (\ROM|mem~37_combout  & (\ROM|mem~7_combout  & (!\ROM|mem~29_combout  & !\CORE|Control|WideOr5~2_combout )))

	.dataa(\ROM|mem~37_combout ),
	.datab(\ROM|mem~7_combout ),
	.datac(\ROM|mem~29_combout ),
	.datad(\CORE|Control|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Decoder0~0 .lut_mask = 16'h0008;
defparam \CORE|Register_Bank|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N30
cycloneive_lcell_comb \CORE|Register_Bank|Decoder0~2 (
// Equation(s):
// \CORE|Register_Bank|Decoder0~2_combout  = (\CORE|Register_Bank|Decoder0~0_combout  & ((\ROM|mem~32_combout ) # (!\ROM|mem~7_combout )))

	.dataa(\ROM|mem~32_combout ),
	.datab(gnd),
	.datac(\CORE|Register_Bank|Decoder0~0_combout ),
	.datad(\ROM|mem~7_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Decoder0~2 .lut_mask = 16'hA0F0;
defparam \CORE|Register_Bank|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N3
dffeas \CORE|Register_Bank|registers[1][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[30]~19_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][30] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N12
cycloneive_lcell_comb \CORE|Register_Bank|Decoder0~1 (
// Equation(s):
// \CORE|Register_Bank|Decoder0~1_combout  = (!\ROM|mem~32_combout  & (\CORE|Register_Bank|Decoder0~0_combout  & \ROM|mem~7_combout ))

	.dataa(\ROM|mem~32_combout ),
	.datab(gnd),
	.datac(\CORE|Register_Bank|Decoder0~0_combout ),
	.datad(\ROM|mem~7_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Decoder0~1 .lut_mask = 16'h5000;
defparam \CORE|Register_Bank|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N25
dffeas \CORE|Register_Bank|registers[3][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[30]~19_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][30] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N0
cycloneive_lcell_comb \ROM|mem~14 (
// Equation(s):
// \ROM|mem~14_combout  = (\ROM|mem~7_combout  & ((\CORE|PC [4] & ((\ROM|mem~11_combout ))) # (!\CORE|PC [4] & (\ROM|mem~12_combout ))))

	.dataa(\ROM|mem~12_combout ),
	.datab(\CORE|PC [4]),
	.datac(\ROM|mem~11_combout ),
	.datad(\ROM|mem~7_combout ),
	.cin(gnd),
	.combout(\ROM|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|mem~14 .lut_mask = 16'hE200;
defparam \ROM|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N24
cycloneive_lcell_comb \CORE|Register_Bank|Mux33~0 (
// Equation(s):
// \CORE|Register_Bank|Mux33~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][30]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][30]~q ))))

	.dataa(\ROM|mem~17_combout ),
	.datab(\CORE|Register_Bank|registers[1][30]~q ),
	.datac(\CORE|Register_Bank|registers[3][30]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux33~0 .lut_mask = 16'hA088;
defparam \CORE|Register_Bank|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N12
cycloneive_lcell_comb \CORE|Register_Bank|Mux33~1 (
// Equation(s):
// \CORE|Register_Bank|Mux33~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux33~0_combout ) # ((\CORE|Register_Bank|Mux63~2_combout  & \CORE|Register_Bank|registers[2][30]~q ))))

	.dataa(\CORE|Control|WideOr1~0_combout ),
	.datab(\CORE|Register_Bank|Mux63~2_combout ),
	.datac(\CORE|Register_Bank|registers[2][30]~q ),
	.datad(\CORE|Register_Bank|Mux33~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux33~1 .lut_mask = 16'hAA80;
defparam \CORE|Register_Bank|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N9
dffeas \CORE|Register_Bank|registers[1][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[29]~20_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][29] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y42_N19
dffeas \CORE|Register_Bank|registers[3][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[29]~20_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][29] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N18
cycloneive_lcell_comb \CORE|Register_Bank|Mux34~0 (
// Equation(s):
// \CORE|Register_Bank|Mux34~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][29]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][29]~q ))))

	.dataa(\CORE|Register_Bank|registers[1][29]~q ),
	.datab(\ROM|mem~17_combout ),
	.datac(\CORE|Register_Bank|registers[3][29]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux34~0 .lut_mask = 16'hC088;
defparam \CORE|Register_Bank|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N14
cycloneive_lcell_comb \CORE|Register_Bank|Mux34~1 (
// Equation(s):
// \CORE|Register_Bank|Mux34~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux34~0_combout ) # ((\CORE|Register_Bank|registers[2][29]~q  & \CORE|Register_Bank|Mux63~2_combout ))))

	.dataa(\CORE|Register_Bank|registers[2][29]~q ),
	.datab(\CORE|Register_Bank|Mux63~2_combout ),
	.datac(\CORE|Control|WideOr1~0_combout ),
	.datad(\CORE|Register_Bank|Mux34~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux34~1 .lut_mask = 16'hF080;
defparam \CORE|Register_Bank|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N23
dffeas \CORE|Register_Bank|registers[1][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[28]~21_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][28] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y42_N5
dffeas \CORE|Register_Bank|registers[3][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[28]~21_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][28] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N4
cycloneive_lcell_comb \CORE|Register_Bank|Mux35~0 (
// Equation(s):
// \CORE|Register_Bank|Mux35~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][28]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][28]~q ))))

	.dataa(\CORE|Register_Bank|registers[1][28]~q ),
	.datab(\ROM|mem~17_combout ),
	.datac(\CORE|Register_Bank|registers[3][28]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux35~0 .lut_mask = 16'hC088;
defparam \CORE|Register_Bank|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N20
cycloneive_lcell_comb \CORE|Register_Bank|Mux35~1 (
// Equation(s):
// \CORE|Register_Bank|Mux35~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux35~0_combout ) # ((\CORE|Register_Bank|Mux63~2_combout  & \CORE|Register_Bank|registers[2][28]~q ))))

	.dataa(\CORE|Control|WideOr1~0_combout ),
	.datab(\CORE|Register_Bank|Mux63~2_combout ),
	.datac(\CORE|Register_Bank|Mux35~0_combout ),
	.datad(\CORE|Register_Bank|registers[2][28]~q ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux35~1 .lut_mask = 16'hA8A0;
defparam \CORE|Register_Bank|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N1
dffeas \CORE|Register_Bank|registers[1][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[27]~22_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][27] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y42_N11
dffeas \CORE|Register_Bank|registers[3][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[27]~22_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][27] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N10
cycloneive_lcell_comb \CORE|Register_Bank|Mux36~0 (
// Equation(s):
// \CORE|Register_Bank|Mux36~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][27]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][27]~q ))))

	.dataa(\ROM|mem~17_combout ),
	.datab(\CORE|Register_Bank|registers[1][27]~q ),
	.datac(\CORE|Register_Bank|registers[3][27]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux36~0 .lut_mask = 16'hA088;
defparam \CORE|Register_Bank|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N26
cycloneive_lcell_comb \CORE|Register_Bank|Mux36~1 (
// Equation(s):
// \CORE|Register_Bank|Mux36~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux36~0_combout ) # ((\CORE|Register_Bank|Mux63~2_combout  & \CORE|Register_Bank|registers[2][27]~q ))))

	.dataa(\CORE|Control|WideOr1~0_combout ),
	.datab(\CORE|Register_Bank|Mux63~2_combout ),
	.datac(\CORE|Register_Bank|registers[2][27]~q ),
	.datad(\CORE|Register_Bank|Mux36~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux36~1 .lut_mask = 16'hAA80;
defparam \CORE|Register_Bank|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y42_N9
dffeas \CORE|Register_Bank|registers[10][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[26]~23_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][26] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y41_N29
dffeas \CORE|Register_Bank|registers[8][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[26]~23_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][26] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N28
cycloneive_lcell_comb \CORE|alu_in1[26]~15 (
// Equation(s):
// \CORE|alu_in1[26]~15_combout  = (\ROM|mem~19_combout  & (\CORE|Register_Bank|registers[10][26]~q )) # (!\ROM|mem~19_combout  & ((\ROM|mem~21_combout  & (\CORE|Register_Bank|registers[10][26]~q )) # (!\ROM|mem~21_combout  & 
// ((\CORE|Register_Bank|registers[8][26]~q )))))

	.dataa(\CORE|Register_Bank|registers[10][26]~q ),
	.datab(\ROM|mem~19_combout ),
	.datac(\CORE|Register_Bank|registers[8][26]~q ),
	.datad(\ROM|mem~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[26]~15 .lut_mask = 16'hAAB8;
defparam \CORE|alu_in1[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N14
cycloneive_lcell_comb \CORE|alu_in1[26]~16 (
// Equation(s):
// \CORE|alu_in1[26]~16_combout  = (\ROM|mem~25_combout  & (((\CORE|alu_in1[26]~15_combout )))) # (!\ROM|mem~25_combout  & (\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[2][26]~q )))

	.dataa(\ROM|mem~22_combout ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|Register_Bank|registers[2][26]~q ),
	.datad(\CORE|alu_in1[26]~15_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[26]~16 .lut_mask = 16'hEC20;
defparam \CORE|alu_in1[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N24
cycloneive_lcell_comb \CORE|alu_in1[26]~17 (
// Equation(s):
// \CORE|alu_in1[26]~17_combout  = (\ROM|mem~2_combout  & (\CORE|alu_in1[26]~16_combout )) # (!\ROM|mem~2_combout  & ((\CORE|PC [26])))

	.dataa(gnd),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|alu_in1[26]~16_combout ),
	.datad(\CORE|PC [26]),
	.cin(gnd),
	.combout(\CORE|alu_in1[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[26]~17 .lut_mask = 16'hF3C0;
defparam \CORE|alu_in1[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N5
dffeas \CORE|Register_Bank|registers[1][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[25]~24_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][25] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y45_N25
dffeas \CORE|Register_Bank|registers[3][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[25]~24_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][25] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N24
cycloneive_lcell_comb \CORE|Register_Bank|Mux38~0 (
// Equation(s):
// \CORE|Register_Bank|Mux38~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][25]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][25]~q ))))

	.dataa(\CORE|Register_Bank|registers[1][25]~q ),
	.datab(\ROM|mem~17_combout ),
	.datac(\CORE|Register_Bank|registers[3][25]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux38~0 .lut_mask = 16'hC088;
defparam \CORE|Register_Bank|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N20
cycloneive_lcell_comb \CORE|Register_Bank|Mux38~1 (
// Equation(s):
// \CORE|Register_Bank|Mux38~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux38~0_combout ) # ((\CORE|Register_Bank|Mux63~2_combout  & \CORE|Register_Bank|registers[2][25]~q ))))

	.dataa(\CORE|Register_Bank|Mux63~2_combout ),
	.datab(\CORE|Register_Bank|registers[2][25]~q ),
	.datac(\CORE|Control|WideOr1~0_combout ),
	.datad(\CORE|Register_Bank|Mux38~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux38~1 .lut_mask = 16'hF080;
defparam \CORE|Register_Bank|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N17
dffeas \CORE|Register_Bank|registers[1][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[24]~25_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][24] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y45_N23
dffeas \CORE|Register_Bank|registers[3][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[24]~25_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][24] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N22
cycloneive_lcell_comb \CORE|Register_Bank|Mux39~0 (
// Equation(s):
// \CORE|Register_Bank|Mux39~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][24]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][24]~q ))))

	.dataa(\CORE|Register_Bank|registers[1][24]~q ),
	.datab(\ROM|mem~17_combout ),
	.datac(\CORE|Register_Bank|registers[3][24]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux39~0 .lut_mask = 16'hC088;
defparam \CORE|Register_Bank|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N16
cycloneive_lcell_comb \CORE|Register_Bank|Mux39~1 (
// Equation(s):
// \CORE|Register_Bank|Mux39~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux39~0_combout ) # ((\CORE|Register_Bank|registers[2][24]~q  & \CORE|Register_Bank|Mux63~2_combout ))))

	.dataa(\CORE|Register_Bank|registers[2][24]~q ),
	.datab(\CORE|Register_Bank|Mux63~2_combout ),
	.datac(\CORE|Register_Bank|Mux39~0_combout ),
	.datad(\CORE|Control|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux39~1 .lut_mask = 16'hF800;
defparam \CORE|Register_Bank|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N1
dffeas \CORE|Register_Bank|registers[1][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[23]~26_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][23] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y45_N27
dffeas \CORE|Register_Bank|registers[3][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[23]~26_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][23] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N26
cycloneive_lcell_comb \CORE|Register_Bank|Mux40~0 (
// Equation(s):
// \CORE|Register_Bank|Mux40~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][23]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][23]~q ))))

	.dataa(\ROM|mem~17_combout ),
	.datab(\CORE|Register_Bank|registers[1][23]~q ),
	.datac(\CORE|Register_Bank|registers[3][23]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux40~0 .lut_mask = 16'hA088;
defparam \CORE|Register_Bank|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N6
cycloneive_lcell_comb \CORE|Register_Bank|Mux40~1 (
// Equation(s):
// \CORE|Register_Bank|Mux40~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux40~0_combout ) # ((\CORE|Register_Bank|registers[2][23]~q  & \CORE|Register_Bank|Mux63~2_combout ))))

	.dataa(\CORE|Register_Bank|registers[2][23]~q ),
	.datab(\CORE|Register_Bank|Mux63~2_combout ),
	.datac(\CORE|Register_Bank|Mux40~0_combout ),
	.datad(\CORE|Control|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux40~1 .lut_mask = 16'hF800;
defparam \CORE|Register_Bank|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N12
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][22]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][22]~feeder_combout  = \CORE|write_data[22]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[22]~27_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][22]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[10][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y45_N13
dffeas \CORE|Register_Bank|registers[10][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][22] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N30
cycloneive_lcell_comb \CORE|Register_Bank|registers[8][22]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[8][22]~feeder_combout  = \CORE|write_data[22]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[22]~27_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[8][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][22]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[8][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y45_N31
dffeas \CORE|Register_Bank|registers[8][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][22] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N28
cycloneive_lcell_comb \CORE|alu_in1[22]~27 (
// Equation(s):
// \CORE|alu_in1[22]~27_combout  = (\ROM|mem~25_combout  & ((\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[10][22]~q )) # (!\ROM|mem~22_combout  & ((\CORE|Register_Bank|registers[8][22]~q )))))

	.dataa(\CORE|Register_Bank|registers[10][22]~q ),
	.datab(\CORE|Register_Bank|registers[8][22]~q ),
	.datac(\ROM|mem~22_combout ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[22]~27 .lut_mask = 16'hAC00;
defparam \CORE|alu_in1[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N10
cycloneive_lcell_comb \CORE|alu_in1[22]~28 (
// Equation(s):
// \CORE|alu_in1[22]~28_combout  = (\CORE|alu_in1[22]~27_combout ) # ((!\ROM|mem~25_combout  & (\ROM|mem~22_combout  & \CORE|Register_Bank|registers[2][22]~q )))

	.dataa(\ROM|mem~25_combout ),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[2][22]~q ),
	.datad(\CORE|alu_in1[22]~27_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[22]~28 .lut_mask = 16'hFF40;
defparam \CORE|alu_in1[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N12
cycloneive_lcell_comb \CORE|alu_in1[22]~29 (
// Equation(s):
// \CORE|alu_in1[22]~29_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[22]~28_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [22]))

	.dataa(\CORE|PC [22]),
	.datab(\ROM|mem~2_combout ),
	.datac(gnd),
	.datad(\CORE|alu_in1[22]~28_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[22]~29 .lut_mask = 16'hEE22;
defparam \CORE|alu_in1[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N9
dffeas \CORE|Register_Bank|registers[1][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[21]~28_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][21] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y45_N3
dffeas \CORE|Register_Bank|registers[3][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[21]~28_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][21] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N2
cycloneive_lcell_comb \CORE|Register_Bank|Mux42~0 (
// Equation(s):
// \CORE|Register_Bank|Mux42~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][21]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][21]~q ))))

	.dataa(\CORE|Register_Bank|registers[1][21]~q ),
	.datab(\ROM|mem~17_combout ),
	.datac(\CORE|Register_Bank|registers[3][21]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux42~0 .lut_mask = 16'hC088;
defparam \CORE|Register_Bank|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N28
cycloneive_lcell_comb \CORE|Register_Bank|Mux42~1 (
// Equation(s):
// \CORE|Register_Bank|Mux42~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux42~0_combout ) # ((\CORE|Register_Bank|registers[2][21]~q  & \CORE|Register_Bank|Mux63~2_combout ))))

	.dataa(\CORE|Register_Bank|registers[2][21]~q ),
	.datab(\CORE|Control|WideOr1~0_combout ),
	.datac(\CORE|Register_Bank|Mux63~2_combout ),
	.datad(\CORE|Register_Bank|Mux42~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux42~1 .lut_mask = 16'hCC80;
defparam \CORE|Register_Bank|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N31
dffeas \CORE|Register_Bank|registers[1][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[20]~29_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][20] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y45_N19
dffeas \CORE|Register_Bank|registers[3][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[20]~29_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][20] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N18
cycloneive_lcell_comb \CORE|Register_Bank|Mux43~0 (
// Equation(s):
// \CORE|Register_Bank|Mux43~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][20]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][20]~q ))))

	.dataa(\CORE|Register_Bank|registers[1][20]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[3][20]~q ),
	.datad(\ROM|mem~17_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux43~0 .lut_mask = 16'hE200;
defparam \CORE|Register_Bank|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N8
cycloneive_lcell_comb \CORE|Register_Bank|Mux43~1 (
// Equation(s):
// \CORE|Register_Bank|Mux43~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux43~0_combout ) # ((\CORE|Register_Bank|registers[2][20]~q  & \CORE|Register_Bank|Mux63~2_combout ))))

	.dataa(\CORE|Control|WideOr1~0_combout ),
	.datab(\CORE|Register_Bank|registers[2][20]~q ),
	.datac(\CORE|Register_Bank|Mux63~2_combout ),
	.datad(\CORE|Register_Bank|Mux43~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux43~1 .lut_mask = 16'hAA80;
defparam \CORE|Register_Bank|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N8
cycloneive_lcell_comb \CORE|Register_Bank|registers[1][19]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[1][19]~feeder_combout  = \CORE|write_data[19]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[19]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][19]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N9
dffeas \CORE|Register_Bank|registers[1][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][19] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y41_N19
dffeas \CORE|Register_Bank|registers[3][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[19]~30_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][19] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N18
cycloneive_lcell_comb \CORE|Register_Bank|Mux44~0 (
// Equation(s):
// \CORE|Register_Bank|Mux44~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][19]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][19]~q ))))

	.dataa(\CORE|Register_Bank|registers[1][19]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[3][19]~q ),
	.datad(\ROM|mem~17_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux44~0 .lut_mask = 16'hE200;
defparam \CORE|Register_Bank|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N24
cycloneive_lcell_comb \CORE|Register_Bank|Mux44~1 (
// Equation(s):
// \CORE|Register_Bank|Mux44~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux44~0_combout ) # ((\CORE|Register_Bank|Mux63~2_combout  & \CORE|Register_Bank|registers[2][19]~q ))))

	.dataa(\CORE|Register_Bank|Mux63~2_combout ),
	.datab(\CORE|Register_Bank|registers[2][19]~q ),
	.datac(\CORE|Control|WideOr1~0_combout ),
	.datad(\CORE|Register_Bank|Mux44~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux44~1 .lut_mask = 16'hF080;
defparam \CORE|Register_Bank|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N6
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][18]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][18]~feeder_combout  = \CORE|write_data[18]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[18]~31_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][18]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[10][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N7
dffeas \CORE|Register_Bank|registers[10][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][18] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y41_N23
dffeas \CORE|Register_Bank|registers[8][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[18]~31_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][18] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N22
cycloneive_lcell_comb \CORE|alu_in1[18]~39 (
// Equation(s):
// \CORE|alu_in1[18]~39_combout  = (\ROM|mem~19_combout  & (\CORE|Register_Bank|registers[10][18]~q )) # (!\ROM|mem~19_combout  & ((\ROM|mem~21_combout  & (\CORE|Register_Bank|registers[10][18]~q )) # (!\ROM|mem~21_combout  & 
// ((\CORE|Register_Bank|registers[8][18]~q )))))

	.dataa(\CORE|Register_Bank|registers[10][18]~q ),
	.datab(\ROM|mem~19_combout ),
	.datac(\CORE|Register_Bank|registers[8][18]~q ),
	.datad(\ROM|mem~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[18]~39 .lut_mask = 16'hAAB8;
defparam \CORE|alu_in1[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N18
cycloneive_lcell_comb \CORE|alu_in1[18]~40 (
// Equation(s):
// \CORE|alu_in1[18]~40_combout  = (\ROM|mem~25_combout  & (((\CORE|alu_in1[18]~39_combout )))) # (!\ROM|mem~25_combout  & (\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[2][18]~q )))

	.dataa(\ROM|mem~22_combout ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|Register_Bank|registers[2][18]~q ),
	.datad(\CORE|alu_in1[18]~39_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[18]~40 .lut_mask = 16'hEC20;
defparam \CORE|alu_in1[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N28
cycloneive_lcell_comb \CORE|alu_in1[18]~41 (
// Equation(s):
// \CORE|alu_in1[18]~41_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[18]~40_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [18]))

	.dataa(\CORE|PC [18]),
	.datab(gnd),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|alu_in1[18]~40_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[18]~41 .lut_mask = 16'hFA0A;
defparam \CORE|alu_in1[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N0
cycloneive_lcell_comb \CORE|Register_Bank|registers[1][17]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[1][17]~feeder_combout  = \CORE|write_data[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[17]~17_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][17]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N1
dffeas \CORE|Register_Bank|registers[1][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][17] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N22
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][17]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][17]~feeder_combout  = \CORE|write_data[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[17]~17_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][17]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N23
dffeas \CORE|Register_Bank|registers[3][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][17] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N24
cycloneive_lcell_comb \CORE|Register_Bank|Mux46~0 (
// Equation(s):
// \CORE|Register_Bank|Mux46~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[3][17]~q ))) # (!\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[1][17]~q )))) # (!\ROM|mem~7_combout  & 
// (\CORE|Register_Bank|registers[1][17]~q ))

	.dataa(\CORE|Register_Bank|registers[1][17]~q ),
	.datab(\ROM|mem~7_combout ),
	.datac(\CORE|Register_Bank|registers[3][17]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux46~0 .lut_mask = 16'hE2AA;
defparam \CORE|Register_Bank|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N26
cycloneive_lcell_comb \CORE|Register_Bank|Mux46~1 (
// Equation(s):
// \CORE|Register_Bank|Mux46~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux46~0_combout )))) # (!\ROM|mem~17_combout  & (\CORE|Register_Bank|registers[2][17]~q  & (\ROM|mem~14_combout )))

	.dataa(\CORE|Register_Bank|registers[2][17]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\ROM|mem~17_combout ),
	.datad(\CORE|Register_Bank|Mux46~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux46~1 .lut_mask = 16'hF808;
defparam \CORE|Register_Bank|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N14
cycloneive_lcell_comb \CORE|alu_in2[17]~31 (
// Equation(s):
// \CORE|alu_in2[17]~31_combout  = (\CORE|Register_Bank|Mux46~1_combout  & (((\ROM|mem~10_combout  & \ROM|mem~5_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\CORE|Register_Bank|Mux46~1_combout ),
	.datab(\ROM|mem~10_combout ),
	.datac(\ROM|mem~2_combout ),
	.datad(\ROM|mem~5_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[17]~31 .lut_mask = 16'h8A0A;
defparam \CORE|alu_in2[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \DIN[16]~input (
	.i(DIN[16]),
	.ibar(gnd),
	.o(\DIN[16]~input_o ));
// synopsys translate_off
defparam \DIN[16]~input .bus_hold = "false";
defparam \DIN[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N2
cycloneive_lcell_comb \GPIO|read_data_GPIO[16]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[16]~feeder_combout  = \DIN[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[16]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[16]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N3
dffeas \GPIO|read_data_GPIO[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [16]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[16] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y43_N1
dffeas \CORE|Register_Bank|registers[2][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[16]~16_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][16] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N6
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][16]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][16]~feeder_combout  = \CORE|write_data[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][16]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N7
dffeas \CORE|Register_Bank|registers[3][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][16] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y41_N9
dffeas \CORE|Register_Bank|registers[1][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[16]~16_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][16] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N8
cycloneive_lcell_comb \CORE|Register_Bank|Mux47~0 (
// Equation(s):
// \CORE|Register_Bank|Mux47~0_combout  = (\ROM|mem~13_combout  & ((\ROM|mem~7_combout  & (\CORE|Register_Bank|registers[3][16]~q )) # (!\ROM|mem~7_combout  & ((\CORE|Register_Bank|registers[1][16]~q ))))) # (!\ROM|mem~13_combout  & 
// (((\CORE|Register_Bank|registers[1][16]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][16]~q ),
	.datab(\ROM|mem~13_combout ),
	.datac(\CORE|Register_Bank|registers[1][16]~q ),
	.datad(\ROM|mem~7_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux47~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N6
cycloneive_lcell_comb \CORE|Register_Bank|Mux47~1 (
// Equation(s):
// \CORE|Register_Bank|Mux47~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux47~0_combout )))) # (!\ROM|mem~17_combout  & (\CORE|Register_Bank|registers[2][16]~q  & (\ROM|mem~14_combout )))

	.dataa(\ROM|mem~17_combout ),
	.datab(\CORE|Register_Bank|registers[2][16]~q ),
	.datac(\ROM|mem~14_combout ),
	.datad(\CORE|Register_Bank|Mux47~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux47~1 .lut_mask = 16'hEA40;
defparam \CORE|Register_Bank|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N14
cycloneive_lcell_comb \CORE|alu_in2[16]~32 (
// Equation(s):
// \CORE|alu_in2[16]~32_combout  = (\CORE|Register_Bank|Mux47~1_combout  & (((\ROM|mem~10_combout  & \ROM|mem~5_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\ROM|mem~10_combout ),
	.datab(\ROM|mem~2_combout ),
	.datac(\ROM|mem~5_combout ),
	.datad(\CORE|Register_Bank|Mux47~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[16]~32 .lut_mask = 16'hB300;
defparam \CORE|alu_in2[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \DIN[15]~input (
	.i(DIN[15]),
	.ibar(gnd),
	.o(\DIN[15]~input_o ));
// synopsys translate_off
defparam \DIN[15]~input .bus_hold = "false";
defparam \DIN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N24
cycloneive_lcell_comb \GPIO|read_data_GPIO[15]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[15]~feeder_combout  = \DIN[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[15]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[15]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N25
dffeas \GPIO|read_data_GPIO[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [15]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[15] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y43_N15
dffeas \CORE|Register_Bank|registers[8][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[15]~15_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][15] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N14
cycloneive_lcell_comb \CORE|alu_in1[15]~48 (
// Equation(s):
// \CORE|alu_in1[15]~48_combout  = (!\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[8][15]~q  & \ROM|mem~25_combout ))

	.dataa(\ROM|mem~22_combout ),
	.datab(gnd),
	.datac(\CORE|Register_Bank|registers[8][15]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[15]~48 .lut_mask = 16'h5000;
defparam \CORE|alu_in1[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N0
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][15]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][15]~feeder_combout  = \CORE|write_data[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][15]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[10][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y45_N1
dffeas \CORE|Register_Bank|registers[10][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][15] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N2
cycloneive_lcell_comb \CORE|alu_in1[15]~49 (
// Equation(s):
// \CORE|alu_in1[15]~49_combout  = (\ROM|mem~22_combout  & ((\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[10][15]~q )) # (!\ROM|mem~25_combout  & ((\CORE|Register_Bank|registers[2][15]~q )))))

	.dataa(\ROM|mem~22_combout ),
	.datab(\CORE|Register_Bank|registers[10][15]~q ),
	.datac(\CORE|Register_Bank|registers[2][15]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[15]~49 .lut_mask = 16'h88A0;
defparam \CORE|alu_in1[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N16
cycloneive_lcell_comb \CORE|alu_in1[15]~50 (
// Equation(s):
// \CORE|alu_in1[15]~50_combout  = (\ROM|mem~2_combout  & (((\CORE|alu_in1[15]~48_combout ) # (\CORE|alu_in1[15]~49_combout )))) # (!\ROM|mem~2_combout  & (\CORE|PC [15]))

	.dataa(\CORE|PC [15]),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|alu_in1[15]~48_combout ),
	.datad(\CORE|alu_in1[15]~49_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[15]~50 .lut_mask = 16'hEEE2;
defparam \CORE|alu_in1[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \DIN[14]~input (
	.i(DIN[14]),
	.ibar(gnd),
	.o(\DIN[14]~input_o ));
// synopsys translate_off
defparam \DIN[14]~input .bus_hold = "false";
defparam \DIN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y37_N19
dffeas \GPIO|read_data_GPIO[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[14]~input_o ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [14]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[14] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N4
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][14]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][14]~feeder_combout  = \CORE|write_data[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[14]~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][14]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N5
dffeas \CORE|Register_Bank|registers[3][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][14] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N12
cycloneive_lcell_comb \CORE|Register_Bank|registers[1][14]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[1][14]~feeder_combout  = \CORE|write_data[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[14]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][14]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N13
dffeas \CORE|Register_Bank|registers[1][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][14] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N8
cycloneive_lcell_comb \CORE|Register_Bank|Mux49~0 (
// Equation(s):
// \CORE|Register_Bank|Mux49~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[3][14]~q )) # (!\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[1][14]~q )))))

	.dataa(\ROM|mem~17_combout ),
	.datab(\CORE|Register_Bank|registers[3][14]~q ),
	.datac(\ROM|mem~14_combout ),
	.datad(\CORE|Register_Bank|registers[1][14]~q ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux49~0 .lut_mask = 16'h8A80;
defparam \CORE|Register_Bank|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N25
dffeas \CORE|Register_Bank|registers[2][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[14]~14_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][14] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N10
cycloneive_lcell_comb \CORE|alu_in2[14]~23 (
// Equation(s):
// \CORE|alu_in2[14]~23_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux49~0_combout ) # ((\CORE|Register_Bank|Mux63~2_combout  & \CORE|Register_Bank|registers[2][14]~q ))))

	.dataa(\CORE|Control|WideOr1~0_combout ),
	.datab(\CORE|Register_Bank|Mux49~0_combout ),
	.datac(\CORE|Register_Bank|Mux63~2_combout ),
	.datad(\CORE|Register_Bank|registers[2][14]~q ),
	.cin(gnd),
	.combout(\CORE|alu_in2[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[14]~23 .lut_mask = 16'hA888;
defparam \CORE|alu_in2[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \DIN[13]~input (
	.i(DIN[13]),
	.ibar(gnd),
	.o(\DIN[13]~input_o ));
// synopsys translate_off
defparam \DIN[13]~input .bus_hold = "false";
defparam \DIN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y37_N5
dffeas \GPIO|read_data_GPIO[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[13]~input_o ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [13]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[13] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y43_N19
dffeas \CORE|Register_Bank|registers[2][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[13]~13_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][13] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N20
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][13]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][13]~feeder_combout  = \CORE|write_data[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[13]~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][13]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N21
dffeas \CORE|Register_Bank|registers[3][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][13] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y41_N27
dffeas \CORE|Register_Bank|registers[1][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[13]~13_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][13] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N26
cycloneive_lcell_comb \CORE|Register_Bank|Mux50~0 (
// Equation(s):
// \CORE|Register_Bank|Mux50~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[3][13]~q )) # (!\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[1][13]~q )))))

	.dataa(\CORE|Register_Bank|registers[3][13]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[1][13]~q ),
	.datad(\ROM|mem~17_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux50~0 .lut_mask = 16'hB800;
defparam \CORE|Register_Bank|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N20
cycloneive_lcell_comb \CORE|alu_in2[13]~24 (
// Equation(s):
// \CORE|alu_in2[13]~24_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux50~0_combout ) # ((\CORE|Register_Bank|registers[2][13]~q  & \CORE|Register_Bank|Mux63~2_combout ))))

	.dataa(\CORE|Control|WideOr1~0_combout ),
	.datab(\CORE|Register_Bank|registers[2][13]~q ),
	.datac(\CORE|Register_Bank|Mux63~2_combout ),
	.datad(\CORE|Register_Bank|Mux50~0_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[13]~24 .lut_mask = 16'hAA80;
defparam \CORE|alu_in2[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \DIN[12]~input (
	.i(DIN[12]),
	.ibar(gnd),
	.o(\DIN[12]~input_o ));
// synopsys translate_off
defparam \DIN[12]~input .bus_hold = "false";
defparam \DIN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N10
cycloneive_lcell_comb \GPIO|read_data_GPIO[12]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[12]~feeder_combout  = \DIN[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[12]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[12]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N11
dffeas \GPIO|read_data_GPIO[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [12]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[12] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N6
cycloneive_lcell_comb \CORE|Register_Bank|registers[2][12]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[2][12]~feeder_combout  = \CORE|write_data[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[12]~12_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][12]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N7
dffeas \CORE|Register_Bank|registers[2][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][12] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N28
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][12]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][12]~feeder_combout  = \CORE|write_data[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[12]~12_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][12]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N29
dffeas \CORE|Register_Bank|registers[3][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][12] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y41_N15
dffeas \CORE|Register_Bank|registers[1][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[12]~12_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][12] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N14
cycloneive_lcell_comb \CORE|Register_Bank|Mux51~0 (
// Equation(s):
// \CORE|Register_Bank|Mux51~0_combout  = (\ROM|mem~13_combout  & ((\ROM|mem~7_combout  & (\CORE|Register_Bank|registers[3][12]~q )) # (!\ROM|mem~7_combout  & ((\CORE|Register_Bank|registers[1][12]~q ))))) # (!\ROM|mem~13_combout  & 
// (((\CORE|Register_Bank|registers[1][12]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][12]~q ),
	.datab(\ROM|mem~13_combout ),
	.datac(\CORE|Register_Bank|registers[1][12]~q ),
	.datad(\ROM|mem~7_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux51~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N4
cycloneive_lcell_comb \CORE|Register_Bank|Mux51~1 (
// Equation(s):
// \CORE|Register_Bank|Mux51~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux51~0_combout )))) # (!\ROM|mem~17_combout  & (\CORE|Register_Bank|registers[2][12]~q  & (\ROM|mem~14_combout )))

	.dataa(\CORE|Register_Bank|registers[2][12]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\ROM|mem~17_combout ),
	.datad(\CORE|Register_Bank|Mux51~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux51~1 .lut_mask = 16'hF808;
defparam \CORE|Register_Bank|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N28
cycloneive_lcell_comb \CORE|alu_in2[12]~33 (
// Equation(s):
// \CORE|alu_in2[12]~33_combout  = (\CORE|Register_Bank|Mux51~1_combout  & (((\ROM|mem~5_combout  & \ROM|mem~10_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\ROM|mem~5_combout ),
	.datab(\ROM|mem~10_combout ),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|Register_Bank|Mux51~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[12]~33 .lut_mask = 16'h8F00;
defparam \CORE|alu_in2[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \DIN[11]~input (
	.i(DIN[11]),
	.ibar(gnd),
	.o(\DIN[11]~input_o ));
// synopsys translate_off
defparam \DIN[11]~input .bus_hold = "false";
defparam \DIN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X109_Y37_N5
dffeas \GPIO|read_data_GPIO[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[11]~input_o ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [11]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[11] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y42_N7
dffeas \CORE|Register_Bank|registers[2][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[11]~11_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][11] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N16
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][11]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][11]~feeder_combout  = \CORE|write_data[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[11]~11_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][11]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N17
dffeas \CORE|Register_Bank|registers[3][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][11] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y41_N11
dffeas \CORE|Register_Bank|registers[1][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[11]~11_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][11] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N10
cycloneive_lcell_comb \CORE|Register_Bank|Mux52~0 (
// Equation(s):
// \CORE|Register_Bank|Mux52~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[3][11]~q )) # (!\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[1][11]~q )))))

	.dataa(\CORE|Register_Bank|registers[3][11]~q ),
	.datab(\ROM|mem~17_combout ),
	.datac(\CORE|Register_Bank|registers[1][11]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux52~0 .lut_mask = 16'h88C0;
defparam \CORE|Register_Bank|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N26
cycloneive_lcell_comb \CORE|alu_in2[11]~25 (
// Equation(s):
// \CORE|alu_in2[11]~25_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux52~0_combout ) # ((\CORE|Register_Bank|Mux63~2_combout  & \CORE|Register_Bank|registers[2][11]~q ))))

	.dataa(\CORE|Register_Bank|Mux63~2_combout ),
	.datab(\CORE|Register_Bank|registers[2][11]~q ),
	.datac(\CORE|Register_Bank|Mux52~0_combout ),
	.datad(\CORE|Control|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[11]~25 .lut_mask = 16'hF800;
defparam \CORE|alu_in2[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \DIN[10]~input (
	.i(DIN[10]),
	.ibar(gnd),
	.o(\DIN[10]~input_o ));
// synopsys translate_off
defparam \DIN[10]~input .bus_hold = "false";
defparam \DIN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N2
cycloneive_lcell_comb \GPIO|read_data_GPIO[10]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[10]~feeder_combout  = \DIN[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[10]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[10]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N3
dffeas \GPIO|read_data_GPIO[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [10]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[10] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y42_N23
dffeas \CORE|Register_Bank|registers[10][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[10]~10_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][10] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N8
cycloneive_lcell_comb \CORE|alu_in1[10]~64 (
// Equation(s):
// \CORE|alu_in1[10]~64_combout  = (\ROM|mem~22_combout  & ((\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[10][10]~q )) # (!\ROM|mem~25_combout  & ((\CORE|Register_Bank|registers[2][10]~q )))))

	.dataa(\CORE|Register_Bank|registers[10][10]~q ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|Register_Bank|registers[2][10]~q ),
	.datad(\ROM|mem~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[10]~64 .lut_mask = 16'hB800;
defparam \CORE|alu_in1[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N5
dffeas \CORE|Register_Bank|registers[8][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[10]~10_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][10] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N4
cycloneive_lcell_comb \CORE|alu_in1[10]~63 (
// Equation(s):
// \CORE|alu_in1[10]~63_combout  = (!\ROM|mem~21_combout  & (!\ROM|mem~19_combout  & (\CORE|Register_Bank|registers[8][10]~q  & \ROM|mem~25_combout )))

	.dataa(\ROM|mem~21_combout ),
	.datab(\ROM|mem~19_combout ),
	.datac(\CORE|Register_Bank|registers[8][10]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[10]~63 .lut_mask = 16'h1000;
defparam \CORE|alu_in1[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N10
cycloneive_lcell_comb \CORE|alu_in1[10]~65 (
// Equation(s):
// \CORE|alu_in1[10]~65_combout  = (\CORE|PC [10]) # ((\ROM|mem~2_combout  & ((\CORE|alu_in1[10]~64_combout ) # (\CORE|alu_in1[10]~63_combout ))))

	.dataa(\CORE|PC [10]),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|alu_in1[10]~64_combout ),
	.datad(\CORE|alu_in1[10]~63_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[10]~65 .lut_mask = 16'hEEEA;
defparam \CORE|alu_in1[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N10
cycloneive_lcell_comb \CORE|alu_in1[9]~69 (
// Equation(s):
// \CORE|alu_in1[9]~69_combout  = (\ROM|mem~2_combout  & (!\ROM|mem~25_combout  & ((\ROM|mem~19_combout ) # (\ROM|mem~21_combout ))))

	.dataa(\ROM|mem~19_combout ),
	.datab(\ROM|mem~2_combout ),
	.datac(\ROM|mem~21_combout ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[9]~69 .lut_mask = 16'h00C8;
defparam \CORE|alu_in1[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \DIN[9]~input (
	.i(DIN[9]),
	.ibar(gnd),
	.o(\DIN[9]~input_o ));
// synopsys translate_off
defparam \DIN[9]~input .bus_hold = "false";
defparam \DIN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N0
cycloneive_lcell_comb \GPIO|read_data_GPIO[9]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[9]~feeder_combout  = \DIN[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[9]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[9]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N1
dffeas \GPIO|read_data_GPIO[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [9]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[9] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N24
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][9]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][9]~feeder_combout  = \CORE|write_data[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][9]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N25
dffeas \CORE|Register_Bank|registers[3][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][9] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N15
dffeas \CORE|Register_Bank|registers[1][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[9]~9_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][9] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N14
cycloneive_lcell_comb \CORE|Register_Bank|Mux54~0 (
// Equation(s):
// \CORE|Register_Bank|Mux54~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][9]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][9]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][9]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][9]~q ),
	.datab(\ROM|mem~7_combout ),
	.datac(\CORE|Register_Bank|registers[1][9]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux54~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N12
cycloneive_lcell_comb \CORE|Register_Bank|Mux54~1 (
// Equation(s):
// \CORE|Register_Bank|Mux54~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux54~0_combout )))) # (!\ROM|mem~17_combout  & (\CORE|Register_Bank|registers[2][9]~q  & ((\ROM|mem~14_combout ))))

	.dataa(\ROM|mem~17_combout ),
	.datab(\CORE|Register_Bank|registers[2][9]~q ),
	.datac(\CORE|Register_Bank|Mux54~0_combout ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux54~1 .lut_mask = 16'hE4A0;
defparam \CORE|Register_Bank|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N22
cycloneive_lcell_comb \CORE|alu_in2[9]~35 (
// Equation(s):
// \CORE|alu_in2[9]~35_combout  = (\CORE|Register_Bank|Mux54~1_combout  & (((\ROM|mem~5_combout  & \ROM|mem~10_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\ROM|mem~5_combout ),
	.datab(\ROM|mem~10_combout ),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|Register_Bank|Mux54~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[9]~35 .lut_mask = 16'h8F00;
defparam \CORE|alu_in2[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N8
cycloneive_lcell_comb \GPIO|read_data_GPIO[8]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[8]~feeder_combout  = \DIN[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[8]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[8]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N9
dffeas \GPIO|read_data_GPIO[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [8]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[8] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y42_N19
dffeas \CORE|Register_Bank|registers[8][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[8]~8_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][8] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y42_N29
dffeas \CORE|Register_Bank|registers[10][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[8]~8_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][8] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N28
cycloneive_lcell_comb \CORE|alu_in1[8]~71 (
// Equation(s):
// \CORE|alu_in1[8]~71_combout  = (\CORE|alu_in1[9]~67_combout  & ((\ROM|mem~22_combout  & ((\CORE|Register_Bank|registers[10][8]~q ))) # (!\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[8][8]~q ))))

	.dataa(\ROM|mem~22_combout ),
	.datab(\CORE|Register_Bank|registers[8][8]~q ),
	.datac(\CORE|Register_Bank|registers[10][8]~q ),
	.datad(\CORE|alu_in1[9]~67_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[8]~71 .lut_mask = 16'hE400;
defparam \CORE|alu_in1[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N16
cycloneive_lcell_comb \CORE|alu_in1[8]~72 (
// Equation(s):
// \CORE|alu_in1[8]~72_combout  = (\CORE|PC [8]) # ((\CORE|alu_in1[8]~71_combout ) # ((\CORE|Register_Bank|registers[2][8]~q  & \CORE|alu_in1[9]~69_combout )))

	.dataa(\CORE|PC [8]),
	.datab(\CORE|Register_Bank|registers[2][8]~q ),
	.datac(\CORE|alu_in1[9]~69_combout ),
	.datad(\CORE|alu_in1[8]~71_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[8]~72 .lut_mask = 16'hFFEA;
defparam \CORE|alu_in1[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N22
cycloneive_lcell_comb \GPIO|read_data_GPIO[7]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[7]~feeder_combout  = \DIN[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[7]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[7]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N23
dffeas \GPIO|read_data_GPIO[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [7]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[7] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y42_N9
dffeas \CORE|Register_Bank|registers[8][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[7]~7_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][7] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y42_N7
dffeas \CORE|Register_Bank|registers[10][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[7]~7_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][7] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N6
cycloneive_lcell_comb \CORE|alu_in1[7]~73 (
// Equation(s):
// \CORE|alu_in1[7]~73_combout  = (\CORE|alu_in1[9]~67_combout  & ((\ROM|mem~22_combout  & ((\CORE|Register_Bank|registers[10][7]~q ))) # (!\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[8][7]~q ))))

	.dataa(\ROM|mem~22_combout ),
	.datab(\CORE|Register_Bank|registers[8][7]~q ),
	.datac(\CORE|Register_Bank|registers[10][7]~q ),
	.datad(\CORE|alu_in1[9]~67_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[7]~73 .lut_mask = 16'hE400;
defparam \CORE|alu_in1[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N26
cycloneive_lcell_comb \CORE|alu_in1[7]~74 (
// Equation(s):
// \CORE|alu_in1[7]~74_combout  = (\CORE|PC [7]) # ((\CORE|alu_in1[7]~73_combout ) # ((\CORE|Register_Bank|registers[2][7]~q  & \CORE|alu_in1[9]~69_combout )))

	.dataa(\CORE|Register_Bank|registers[2][7]~q ),
	.datab(\CORE|PC [7]),
	.datac(\CORE|alu_in1[9]~69_combout ),
	.datad(\CORE|alu_in1[7]~73_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[7]~74 .lut_mask = 16'hFFEC;
defparam \CORE|alu_in1[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y37_N31
dffeas \GPIO|read_data_GPIO[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[6]~input_o ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [6]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[6] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N16
cycloneive_lcell_comb \CORE|Register_Bank|registers[8][6]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[8][6]~feeder_combout  = \CORE|write_data[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][6]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y44_N17
dffeas \CORE|Register_Bank|registers[8][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][6] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y44_N19
dffeas \CORE|Register_Bank|registers[10][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[6]~6_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][6] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N18
cycloneive_lcell_comb \CORE|alu_in1[6]~76 (
// Equation(s):
// \CORE|alu_in1[6]~76_combout  = (\ROM|mem~21_combout  & (((\CORE|Register_Bank|registers[10][6]~q )))) # (!\ROM|mem~21_combout  & ((\ROM|mem~19_combout  & ((\CORE|Register_Bank|registers[10][6]~q ))) # (!\ROM|mem~19_combout  & 
// (\CORE|Register_Bank|registers[8][6]~q ))))

	.dataa(\CORE|Register_Bank|registers[8][6]~q ),
	.datab(\ROM|mem~21_combout ),
	.datac(\CORE|Register_Bank|registers[10][6]~q ),
	.datad(\ROM|mem~19_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[6]~76 .lut_mask = 16'hF0E2;
defparam \CORE|alu_in1[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N18
cycloneive_lcell_comb \CORE|alu_in1[6]~75 (
// Equation(s):
// \CORE|alu_in1[6]~75_combout  = (\ROM|mem~2_combout  & (((\CORE|Register_Bank|registers[2][6]~q  & \CORE|alu_in1[9]~69_combout )))) # (!\ROM|mem~2_combout  & ((\CORE|PC [6]) # ((\CORE|Register_Bank|registers[2][6]~q  & \CORE|alu_in1[9]~69_combout ))))

	.dataa(\ROM|mem~2_combout ),
	.datab(\CORE|PC [6]),
	.datac(\CORE|Register_Bank|registers[2][6]~q ),
	.datad(\CORE|alu_in1[9]~69_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[6]~75 .lut_mask = 16'hF444;
defparam \CORE|alu_in1[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N8
cycloneive_lcell_comb \CORE|alu_in1[6]~77 (
// Equation(s):
// \CORE|alu_in1[6]~77_combout  = (\CORE|alu_in1[6]~75_combout ) # ((\CORE|alu_in1[9]~67_combout  & \CORE|alu_in1[6]~76_combout ))

	.dataa(gnd),
	.datab(\CORE|alu_in1[9]~67_combout ),
	.datac(\CORE|alu_in1[6]~76_combout ),
	.datad(\CORE|alu_in1[6]~75_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[6]~77 .lut_mask = 16'hFFC0;
defparam \CORE|alu_in1[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N28
cycloneive_lcell_comb \GPIO|read_data_GPIO[5]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[5]~feeder_combout  = \DIN[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[5]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[5]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N29
dffeas \GPIO|read_data_GPIO[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [5]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[5] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y43_N1
dffeas \CORE|Register_Bank|registers[2][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[5]~5_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][5] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N8
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][5]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][5]~feeder_combout  = \CORE|write_data[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[5]~5_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][5]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N9
dffeas \CORE|Register_Bank|registers[3][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][5] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N11
dffeas \CORE|Register_Bank|registers[1][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[5]~5_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][5] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N10
cycloneive_lcell_comb \CORE|Register_Bank|Mux58~0 (
// Equation(s):
// \CORE|Register_Bank|Mux58~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][5]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][5]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][5]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][5]~q ),
	.datab(\ROM|mem~7_combout ),
	.datac(\CORE|Register_Bank|registers[1][5]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux58~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N0
cycloneive_lcell_comb \CORE|Register_Bank|Mux58~1 (
// Equation(s):
// \CORE|Register_Bank|Mux58~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux58~0_combout )))) # (!\ROM|mem~17_combout  & (\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[2][5]~q )))

	.dataa(\ROM|mem~17_combout ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[2][5]~q ),
	.datad(\CORE|Register_Bank|Mux58~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux58~1 .lut_mask = 16'hEA40;
defparam \CORE|Register_Bank|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N10
cycloneive_lcell_comb \CORE|alu_in2[5]~39 (
// Equation(s):
// \CORE|alu_in2[5]~39_combout  = (\CORE|Register_Bank|Mux58~1_combout  & (((\ROM|mem~5_combout  & \ROM|mem~10_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\ROM|mem~2_combout ),
	.datab(\ROM|mem~5_combout ),
	.datac(\ROM|mem~10_combout ),
	.datad(\CORE|Register_Bank|Mux58~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[5]~39 .lut_mask = 16'hD500;
defparam \CORE|alu_in2[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y37_N7
dffeas \GPIO|read_data_GPIO[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[4]~input_o ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [4]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[4] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N12
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][4]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][4]~feeder_combout  = \CORE|write_data[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][4]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N13
dffeas \CORE|Register_Bank|registers[3][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][4] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N27
dffeas \CORE|Register_Bank|registers[1][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[4]~4_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][4] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N26
cycloneive_lcell_comb \CORE|Register_Bank|Mux59~0 (
// Equation(s):
// \CORE|Register_Bank|Mux59~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][4]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][4]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][4]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][4]~q ),
	.datab(\ROM|mem~7_combout ),
	.datac(\CORE|Register_Bank|registers[1][4]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux59~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N6
cycloneive_lcell_comb \CORE|Register_Bank|Mux59~1 (
// Equation(s):
// \CORE|Register_Bank|Mux59~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux59~0_combout )))) # (!\ROM|mem~17_combout  & (\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[2][4]~q )))

	.dataa(\ROM|mem~17_combout ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[2][4]~q ),
	.datad(\CORE|Register_Bank|Mux59~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux59~1 .lut_mask = 16'hEA40;
defparam \CORE|Register_Bank|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N28
cycloneive_lcell_comb \CORE|alu_in2[4]~40 (
// Equation(s):
// \CORE|alu_in2[4]~40_combout  = (\CORE|Register_Bank|Mux59~1_combout  & (((\ROM|mem~5_combout  & \ROM|mem~10_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\ROM|mem~2_combout ),
	.datab(\ROM|mem~5_combout ),
	.datac(\ROM|mem~10_combout ),
	.datad(\CORE|Register_Bank|Mux59~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[4]~40 .lut_mask = 16'hD500;
defparam \CORE|alu_in2[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y37_N13
dffeas \GPIO|read_data_GPIO[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[3]~input_o ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [3]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[3] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N4
cycloneive_lcell_comb \CORE|alu_in1[3]~84 (
// Equation(s):
// \CORE|alu_in1[3]~84_combout  = (\CORE|PC [3] & !\ROM|mem~2_combout )

	.dataa(\CORE|PC [3]),
	.datab(gnd),
	.datac(\ROM|mem~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|alu_in1[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[3]~84 .lut_mask = 16'h0A0A;
defparam \CORE|alu_in1[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N8
cycloneive_lcell_comb \CORE|alu_in1[3]~85 (
// Equation(s):
// \CORE|alu_in1[3]~85_combout  = (\ROM|mem~2_combout  & (!\ROM|mem~25_combout  & (\ROM|mem~22_combout  & \CORE|Register_Bank|registers[2][3]~q )))

	.dataa(\ROM|mem~2_combout ),
	.datab(\ROM|mem~25_combout ),
	.datac(\ROM|mem~22_combout ),
	.datad(\CORE|Register_Bank|registers[2][3]~q ),
	.cin(gnd),
	.combout(\CORE|alu_in1[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[3]~85 .lut_mask = 16'h2000;
defparam \CORE|alu_in1[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y44_N21
dffeas \CORE|Register_Bank|registers[8][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[3]~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][3] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y44_N7
dffeas \CORE|Register_Bank|registers[10][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[3]~3_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][3] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N6
cycloneive_lcell_comb \CORE|alu_in1[3]~86 (
// Equation(s):
// \CORE|alu_in1[3]~86_combout  = (\ROM|mem~19_combout  & (((\CORE|Register_Bank|registers[10][3]~q )))) # (!\ROM|mem~19_combout  & ((\ROM|mem~21_combout  & ((\CORE|Register_Bank|registers[10][3]~q ))) # (!\ROM|mem~21_combout  & 
// (\CORE|Register_Bank|registers[8][3]~q ))))

	.dataa(\ROM|mem~19_combout ),
	.datab(\CORE|Register_Bank|registers[8][3]~q ),
	.datac(\CORE|Register_Bank|registers[10][3]~q ),
	.datad(\ROM|mem~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[3]~86 .lut_mask = 16'hF0E4;
defparam \CORE|alu_in1[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N2
cycloneive_lcell_comb \CORE|alu_in1[3]~87 (
// Equation(s):
// \CORE|alu_in1[3]~87_combout  = (\CORE|alu_in1[3]~84_combout ) # ((\CORE|alu_in1[3]~85_combout ) # ((\CORE|alu_in1[9]~67_combout  & \CORE|alu_in1[3]~86_combout )))

	.dataa(\CORE|alu_in1[3]~84_combout ),
	.datab(\CORE|alu_in1[9]~67_combout ),
	.datac(\CORE|alu_in1[3]~85_combout ),
	.datad(\CORE|alu_in1[3]~86_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[3]~87 .lut_mask = 16'hFEFA;
defparam \CORE|alu_in1[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N26
cycloneive_lcell_comb \GPIO|read_data_GPIO[2]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[2]~feeder_combout  = \DIN[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[2]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[2]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N27
dffeas \GPIO|read_data_GPIO[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [2]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[2] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N8
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][2]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][2]~feeder_combout  = \CORE|write_data[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[2]~2_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][2]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y45_N9
dffeas \CORE|Register_Bank|registers[3][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][2] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y44_N13
dffeas \CORE|Register_Bank|registers[1][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[2]~2_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][2] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N12
cycloneive_lcell_comb \CORE|Register_Bank|Mux61~0 (
// Equation(s):
// \CORE|Register_Bank|Mux61~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][2]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][2]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][2]~q ))))

	.dataa(\ROM|mem~7_combout ),
	.datab(\CORE|Register_Bank|registers[3][2]~q ),
	.datac(\CORE|Register_Bank|registers[1][2]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux61~0 .lut_mask = 16'hD8F0;
defparam \CORE|Register_Bank|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N25
dffeas \CORE|Register_Bank|registers[2][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[2]~2_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][2] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N24
cycloneive_lcell_comb \CORE|Register_Bank|Mux61~1 (
// Equation(s):
// \CORE|Register_Bank|Mux61~1_combout  = (\ROM|mem~17_combout  & (\CORE|Register_Bank|Mux61~0_combout )) # (!\ROM|mem~17_combout  & (((\ROM|mem~14_combout  & \CORE|Register_Bank|registers[2][2]~q ))))

	.dataa(\CORE|Register_Bank|Mux61~0_combout ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[2][2]~q ),
	.datad(\ROM|mem~17_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux61~1 .lut_mask = 16'hAAC0;
defparam \CORE|Register_Bank|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N22
cycloneive_lcell_comb \CORE|alu_in2[2]~41 (
// Equation(s):
// \CORE|alu_in2[2]~41_combout  = (\CORE|Register_Bank|Mux61~1_combout  & (((\ROM|mem~10_combout  & \ROM|mem~5_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\ROM|mem~2_combout ),
	.datab(\ROM|mem~10_combout ),
	.datac(\ROM|mem~5_combout ),
	.datad(\CORE|Register_Bank|Mux61~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[2]~41 .lut_mask = 16'hD500;
defparam \CORE|alu_in2[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N8
cycloneive_lcell_comb \CORE|alu_in2[1]~27 (
// Equation(s):
// \CORE|alu_in2[1]~27_combout  = (\CORE|PC [11] & (((\ROM|mem~13_combout )))) # (!\CORE|PC [11] & ((\ROM|mem~5_combout  & (!\ROM|mem~32_combout )) # (!\ROM|mem~5_combout  & ((\ROM|mem~13_combout )))))

	.dataa(\ROM|mem~32_combout ),
	.datab(\CORE|PC [11]),
	.datac(\ROM|mem~5_combout ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[1]~27 .lut_mask = 16'hDF10;
defparam \CORE|alu_in2[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N16
cycloneive_lcell_comb \GPIO|read_data_GPIO[1]~feeder (
// Equation(s):
// \GPIO|read_data_GPIO[1]~feeder_combout  = \DIN[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DIN[1]~input_o ),
	.cin(gnd),
	.combout(\GPIO|read_data_GPIO[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|read_data_GPIO[1]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|read_data_GPIO[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N17
dffeas \GPIO|read_data_GPIO[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|read_data_GPIO[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|read_data_GPIO [1]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|read_data_GPIO[1] .is_wysiwyg = "true";
defparam \GPIO|read_data_GPIO[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N6
cycloneive_lcell_comb \CORE|alu_in1[1]~93 (
// Equation(s):
// \CORE|alu_in1[1]~93_combout  = (\CORE|Register_Bank|registers[2][1]~q  & (\ROM|mem~2_combout  & ((\ROM|mem~19_combout ) # (\ROM|mem~21_combout ))))

	.dataa(\ROM|mem~19_combout ),
	.datab(\ROM|mem~21_combout ),
	.datac(\CORE|Register_Bank|registers[2][1]~q ),
	.datad(\ROM|mem~2_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[1]~93 .lut_mask = 16'hE000;
defparam \CORE|alu_in1[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N4
cycloneive_lcell_comb \CORE|Register_Bank|registers[8][1]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[8][1]~feeder_combout  = \CORE|write_data[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[1]~1_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][1]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y45_N5
dffeas \CORE|Register_Bank|registers[8][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][1] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y45_N1
dffeas \CORE|Register_Bank|registers[10][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[1]~1_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][1] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N0
cycloneive_lcell_comb \CORE|alu_in1[1]~92 (
// Equation(s):
// \CORE|alu_in1[1]~92_combout  = (\ROM|mem~21_combout  & (((\CORE|Register_Bank|registers[10][1]~q )))) # (!\ROM|mem~21_combout  & ((\ROM|mem~19_combout  & ((\CORE|Register_Bank|registers[10][1]~q ))) # (!\ROM|mem~19_combout  & 
// (\CORE|Register_Bank|registers[8][1]~q ))))

	.dataa(\CORE|Register_Bank|registers[8][1]~q ),
	.datab(\ROM|mem~21_combout ),
	.datac(\CORE|Register_Bank|registers[10][1]~q ),
	.datad(\ROM|mem~19_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[1]~92 .lut_mask = 16'hF0E2;
defparam \CORE|alu_in1[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N12
cycloneive_lcell_comb \CORE|alu_in1[1]~94 (
// Equation(s):
// \CORE|alu_in1[1]~94_combout  = (\CORE|alu_in1[1]~93_combout  & (((\CORE|alu_in1[9]~67_combout  & \CORE|alu_in1[1]~92_combout )) # (!\ROM|mem~25_combout ))) # (!\CORE|alu_in1[1]~93_combout  & (((\CORE|alu_in1[9]~67_combout  & \CORE|alu_in1[1]~92_combout 
// ))))

	.dataa(\CORE|alu_in1[1]~93_combout ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|alu_in1[9]~67_combout ),
	.datad(\CORE|alu_in1[1]~92_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[1]~94 .lut_mask = 16'hF222;
defparam \CORE|alu_in1[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N2
cycloneive_lcell_comb \CORE|ALU|Add1~2 (
// Equation(s):
// \CORE|ALU|Add1~2_combout  = (\CORE|alu_in2[1]~28_combout  & ((\CORE|alu_in1[1]~94_combout  & (\CORE|ALU|Add1~1  & VCC)) # (!\CORE|alu_in1[1]~94_combout  & (!\CORE|ALU|Add1~1 )))) # (!\CORE|alu_in2[1]~28_combout  & ((\CORE|alu_in1[1]~94_combout  & 
// (!\CORE|ALU|Add1~1 )) # (!\CORE|alu_in1[1]~94_combout  & ((\CORE|ALU|Add1~1 ) # (GND)))))
// \CORE|ALU|Add1~3  = CARRY((\CORE|alu_in2[1]~28_combout  & (!\CORE|alu_in1[1]~94_combout  & !\CORE|ALU|Add1~1 )) # (!\CORE|alu_in2[1]~28_combout  & ((!\CORE|ALU|Add1~1 ) # (!\CORE|alu_in1[1]~94_combout ))))

	.dataa(\CORE|alu_in2[1]~28_combout ),
	.datab(\CORE|alu_in1[1]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~1 ),
	.combout(\CORE|ALU|Add1~2_combout ),
	.cout(\CORE|ALU|Add1~3 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~2 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N0
cycloneive_lcell_comb \CORE|write_data[1]~1 (
// Equation(s):
// \CORE|write_data[1]~1_combout  = (\CORE|Control|Decoder0~3_combout  & (((\GPIO|read_data_GPIO [1])))) # (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & ((\CORE|ALU|Add1~2_combout ))))

	.dataa(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datab(\GPIO|read_data_GPIO [1]),
	.datac(\CORE|Control|Decoder0~3_combout ),
	.datad(\CORE|ALU|Add1~2_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[1]~1 .lut_mask = 16'hC5C0;
defparam \CORE|write_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y45_N29
dffeas \CORE|Register_Bank|registers[2][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[1]~1_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][1] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y44_N11
dffeas \CORE|Register_Bank|registers[3][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[1]~1_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][1] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y44_N17
dffeas \CORE|Register_Bank|registers[1][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[1]~1_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][1] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N16
cycloneive_lcell_comb \CORE|Register_Bank|Mux62~0 (
// Equation(s):
// \CORE|Register_Bank|Mux62~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][1]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][1]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][1]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][1]~q ),
	.datab(\ROM|mem~7_combout ),
	.datac(\CORE|Register_Bank|registers[1][1]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux62~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N28
cycloneive_lcell_comb \CORE|Register_Bank|Mux62~1 (
// Equation(s):
// \CORE|Register_Bank|Mux62~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux62~0_combout )))) # (!\ROM|mem~17_combout  & (\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[2][1]~q )))

	.dataa(\ROM|mem~17_combout ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[2][1]~q ),
	.datad(\CORE|Register_Bank|Mux62~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux62~1 .lut_mask = 16'hEA40;
defparam \CORE|Register_Bank|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N26
cycloneive_lcell_comb \CORE|alu_in2[1]~28 (
// Equation(s):
// \CORE|alu_in2[1]~28_combout  = (\CORE|Control|WideOr1~0_combout  & (((\CORE|Register_Bank|Mux62~1_combout )))) # (!\CORE|Control|WideOr1~0_combout  & (\ROM|mem~7_combout  & (\CORE|alu_in2[1]~27_combout )))

	.dataa(\ROM|mem~7_combout ),
	.datab(\CORE|Control|WideOr1~0_combout ),
	.datac(\CORE|alu_in2[1]~27_combout ),
	.datad(\CORE|Register_Bank|Mux62~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[1]~28 .lut_mask = 16'hEC20;
defparam \CORE|alu_in2[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N4
cycloneive_lcell_comb \CORE|ALU|Add1~4 (
// Equation(s):
// \CORE|ALU|Add1~4_combout  = ((\CORE|alu_in1[2]~91_combout  $ (\CORE|alu_in2[2]~41_combout  $ (!\CORE|ALU|Add1~3 )))) # (GND)
// \CORE|ALU|Add1~5  = CARRY((\CORE|alu_in1[2]~91_combout  & ((\CORE|alu_in2[2]~41_combout ) # (!\CORE|ALU|Add1~3 ))) # (!\CORE|alu_in1[2]~91_combout  & (\CORE|alu_in2[2]~41_combout  & !\CORE|ALU|Add1~3 )))

	.dataa(\CORE|alu_in1[2]~91_combout ),
	.datab(\CORE|alu_in2[2]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~3 ),
	.combout(\CORE|ALU|Add1~4_combout ),
	.cout(\CORE|ALU|Add1~5 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~4 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N2
cycloneive_lcell_comb \CORE|write_data[2]~2 (
// Equation(s):
// \CORE|write_data[2]~2_combout  = (\CORE|Control|Decoder0~3_combout  & (\GPIO|read_data_GPIO [2])) # (!\CORE|Control|Decoder0~3_combout  & (((\CORE|ALU|Add1~4_combout  & !\CORE|ALU_CONTROL|Mux0~0_combout ))))

	.dataa(\CORE|Control|Decoder0~3_combout ),
	.datab(\GPIO|read_data_GPIO [2]),
	.datac(\CORE|ALU|Add1~4_combout ),
	.datad(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[2]~2 .lut_mask = 16'h88D8;
defparam \CORE|write_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N14
cycloneive_lcell_comb \CORE|Register_Bank|registers[8][2]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[8][2]~feeder_combout  = \CORE|write_data[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[2]~2_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][2]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y45_N15
dffeas \CORE|Register_Bank|registers[8][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][2] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y43_N27
dffeas \CORE|Register_Bank|registers[10][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[2]~2_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][2] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N26
cycloneive_lcell_comb \CORE|alu_in1[2]~90 (
// Equation(s):
// \CORE|alu_in1[2]~90_combout  = (\ROM|mem~21_combout  & (((\CORE|Register_Bank|registers[10][2]~q )))) # (!\ROM|mem~21_combout  & ((\ROM|mem~19_combout  & ((\CORE|Register_Bank|registers[10][2]~q ))) # (!\ROM|mem~19_combout  & 
// (\CORE|Register_Bank|registers[8][2]~q ))))

	.dataa(\ROM|mem~21_combout ),
	.datab(\CORE|Register_Bank|registers[8][2]~q ),
	.datac(\CORE|Register_Bank|registers[10][2]~q ),
	.datad(\ROM|mem~19_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[2]~90 .lut_mask = 16'hF0E4;
defparam \CORE|alu_in1[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N20
cycloneive_lcell_comb \CORE|alu_in1[2]~89 (
// Equation(s):
// \CORE|alu_in1[2]~89_combout  = (\ROM|mem~2_combout  & (!\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[2][2]~q  & \ROM|mem~22_combout )))

	.dataa(\ROM|mem~2_combout ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|Register_Bank|registers[2][2]~q ),
	.datad(\ROM|mem~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[2]~89 .lut_mask = 16'h2000;
defparam \CORE|alu_in1[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N22
cycloneive_lcell_comb \CORE|alu_in1[2]~88 (
// Equation(s):
// \CORE|alu_in1[2]~88_combout  = (!\ROM|mem~2_combout  & \CORE|PC [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|PC [2]),
	.cin(gnd),
	.combout(\CORE|alu_in1[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[2]~88 .lut_mask = 16'h0F00;
defparam \CORE|alu_in1[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N16
cycloneive_lcell_comb \CORE|alu_in1[2]~91 (
// Equation(s):
// \CORE|alu_in1[2]~91_combout  = (\CORE|alu_in1[2]~89_combout ) # ((\CORE|alu_in1[2]~88_combout ) # ((\CORE|alu_in1[2]~90_combout  & \CORE|alu_in1[9]~67_combout )))

	.dataa(\CORE|alu_in1[2]~90_combout ),
	.datab(\CORE|alu_in1[2]~89_combout ),
	.datac(\CORE|alu_in1[2]~88_combout ),
	.datad(\CORE|alu_in1[9]~67_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[2]~91 .lut_mask = 16'hFEFC;
defparam \CORE|alu_in1[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N6
cycloneive_lcell_comb \CORE|ALU|Add1~6 (
// Equation(s):
// \CORE|ALU|Add1~6_combout  = (\CORE|alu_in2[3]~26_combout  & ((\CORE|alu_in1[3]~87_combout  & (\CORE|ALU|Add1~5  & VCC)) # (!\CORE|alu_in1[3]~87_combout  & (!\CORE|ALU|Add1~5 )))) # (!\CORE|alu_in2[3]~26_combout  & ((\CORE|alu_in1[3]~87_combout  & 
// (!\CORE|ALU|Add1~5 )) # (!\CORE|alu_in1[3]~87_combout  & ((\CORE|ALU|Add1~5 ) # (GND)))))
// \CORE|ALU|Add1~7  = CARRY((\CORE|alu_in2[3]~26_combout  & (!\CORE|alu_in1[3]~87_combout  & !\CORE|ALU|Add1~5 )) # (!\CORE|alu_in2[3]~26_combout  & ((!\CORE|ALU|Add1~5 ) # (!\CORE|alu_in1[3]~87_combout ))))

	.dataa(\CORE|alu_in2[3]~26_combout ),
	.datab(\CORE|alu_in1[3]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~5 ),
	.combout(\CORE|ALU|Add1~6_combout ),
	.cout(\CORE|ALU|Add1~7 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~6 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N20
cycloneive_lcell_comb \CORE|write_data[3]~3 (
// Equation(s):
// \CORE|write_data[3]~3_combout  = (\CORE|Control|Decoder0~3_combout  & (\GPIO|read_data_GPIO [3])) # (!\CORE|Control|Decoder0~3_combout  & (((!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~6_combout ))))

	.dataa(\GPIO|read_data_GPIO [3]),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~6_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[3]~3 .lut_mask = 16'h8B88;
defparam \CORE|write_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y45_N3
dffeas \CORE|Register_Bank|registers[2][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[3]~3_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][3] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N28
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][3]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][3]~feeder_combout  = \CORE|write_data[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][3]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N29
dffeas \CORE|Register_Bank|registers[3][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][3] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N3
dffeas \CORE|Register_Bank|registers[1][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[3]~3_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][3] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N2
cycloneive_lcell_comb \CORE|Register_Bank|Mux60~0 (
// Equation(s):
// \CORE|Register_Bank|Mux60~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][3]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][3]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][3]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][3]~q ),
	.datab(\ROM|mem~7_combout ),
	.datac(\CORE|Register_Bank|registers[1][3]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux60~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N2
cycloneive_lcell_comb \CORE|Register_Bank|Mux60~1 (
// Equation(s):
// \CORE|Register_Bank|Mux60~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux60~0_combout )))) # (!\ROM|mem~17_combout  & (\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[2][3]~q )))

	.dataa(\ROM|mem~17_combout ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[2][3]~q ),
	.datad(\CORE|Register_Bank|Mux60~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux60~1 .lut_mask = 16'hEA40;
defparam \CORE|Register_Bank|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N18
cycloneive_lcell_comb \CORE|alu_in2[3]~26 (
// Equation(s):
// \CORE|alu_in2[3]~26_combout  = (\CORE|Control|WideOr1~0_combout  & (((\CORE|Register_Bank|Mux60~1_combout )))) # (!\CORE|Control|WideOr1~0_combout  & (\CORE|Control|Decoder0~2_combout  & (\ROM|mem~29_combout )))

	.dataa(\CORE|Control|Decoder0~2_combout ),
	.datab(\CORE|Control|WideOr1~0_combout ),
	.datac(\ROM|mem~29_combout ),
	.datad(\CORE|Register_Bank|Mux60~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[3]~26 .lut_mask = 16'hEC20;
defparam \CORE|alu_in2[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N8
cycloneive_lcell_comb \CORE|ALU|Add1~8 (
// Equation(s):
// \CORE|ALU|Add1~8_combout  = ((\CORE|alu_in1[4]~83_combout  $ (\CORE|alu_in2[4]~40_combout  $ (!\CORE|ALU|Add1~7 )))) # (GND)
// \CORE|ALU|Add1~9  = CARRY((\CORE|alu_in1[4]~83_combout  & ((\CORE|alu_in2[4]~40_combout ) # (!\CORE|ALU|Add1~7 ))) # (!\CORE|alu_in1[4]~83_combout  & (\CORE|alu_in2[4]~40_combout  & !\CORE|ALU|Add1~7 )))

	.dataa(\CORE|alu_in1[4]~83_combout ),
	.datab(\CORE|alu_in2[4]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~7 ),
	.combout(\CORE|ALU|Add1~8_combout ),
	.cout(\CORE|ALU|Add1~9 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~8 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N30
cycloneive_lcell_comb \CORE|write_data[4]~4 (
// Equation(s):
// \CORE|write_data[4]~4_combout  = (\CORE|Control|Decoder0~3_combout  & (\GPIO|read_data_GPIO [4])) # (!\CORE|Control|Decoder0~3_combout  & (((!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~8_combout ))))

	.dataa(\CORE|Control|Decoder0~3_combout ),
	.datab(\GPIO|read_data_GPIO [4]),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~8_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[4]~4 .lut_mask = 16'h8D88;
defparam \CORE|write_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N7
dffeas \CORE|Register_Bank|registers[2][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[4]~4_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][4] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N4
cycloneive_lcell_comb \CORE|Register_Bank|registers[8][4]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[8][4]~feeder_combout  = \CORE|write_data[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][4]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N5
dffeas \CORE|Register_Bank|registers[8][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][4] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y44_N27
dffeas \CORE|Register_Bank|registers[10][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[4]~4_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][4] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N26
cycloneive_lcell_comb \CORE|alu_in1[4]~81 (
// Equation(s):
// \CORE|alu_in1[4]~81_combout  = (\ROM|mem~21_combout  & (((\CORE|Register_Bank|registers[10][4]~q )))) # (!\ROM|mem~21_combout  & ((\ROM|mem~19_combout  & ((\CORE|Register_Bank|registers[10][4]~q ))) # (!\ROM|mem~19_combout  & 
// (\CORE|Register_Bank|registers[8][4]~q ))))

	.dataa(\CORE|Register_Bank|registers[8][4]~q ),
	.datab(\ROM|mem~21_combout ),
	.datac(\CORE|Register_Bank|registers[10][4]~q ),
	.datad(\ROM|mem~19_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[4]~81 .lut_mask = 16'hF0E2;
defparam \CORE|alu_in1[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N8
cycloneive_lcell_comb \CORE|alu_in1[4]~82 (
// Equation(s):
// \CORE|alu_in1[4]~82_combout  = (\ROM|mem~2_combout  & (((\CORE|alu_in1[4]~81_combout  & \CORE|alu_in1[9]~67_combout )))) # (!\ROM|mem~2_combout  & ((\CORE|PC [4]) # ((\CORE|alu_in1[4]~81_combout  & \CORE|alu_in1[9]~67_combout ))))

	.dataa(\ROM|mem~2_combout ),
	.datab(\CORE|PC [4]),
	.datac(\CORE|alu_in1[4]~81_combout ),
	.datad(\CORE|alu_in1[9]~67_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[4]~82 .lut_mask = 16'hF444;
defparam \CORE|alu_in1[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N30
cycloneive_lcell_comb \CORE|alu_in1[4]~83 (
// Equation(s):
// \CORE|alu_in1[4]~83_combout  = (\CORE|alu_in1[4]~82_combout ) # ((\CORE|Register_Bank|registers[2][4]~q  & \CORE|alu_in1[9]~69_combout ))

	.dataa(gnd),
	.datab(\CORE|Register_Bank|registers[2][4]~q ),
	.datac(\CORE|alu_in1[4]~82_combout ),
	.datad(\CORE|alu_in1[9]~69_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[4]~83 .lut_mask = 16'hFCF0;
defparam \CORE|alu_in1[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N10
cycloneive_lcell_comb \CORE|ALU|Add1~10 (
// Equation(s):
// \CORE|ALU|Add1~10_combout  = (\CORE|alu_in1[5]~80_combout  & ((\CORE|alu_in2[5]~39_combout  & (\CORE|ALU|Add1~9  & VCC)) # (!\CORE|alu_in2[5]~39_combout  & (!\CORE|ALU|Add1~9 )))) # (!\CORE|alu_in1[5]~80_combout  & ((\CORE|alu_in2[5]~39_combout  & 
// (!\CORE|ALU|Add1~9 )) # (!\CORE|alu_in2[5]~39_combout  & ((\CORE|ALU|Add1~9 ) # (GND)))))
// \CORE|ALU|Add1~11  = CARRY((\CORE|alu_in1[5]~80_combout  & (!\CORE|alu_in2[5]~39_combout  & !\CORE|ALU|Add1~9 )) # (!\CORE|alu_in1[5]~80_combout  & ((!\CORE|ALU|Add1~9 ) # (!\CORE|alu_in2[5]~39_combout ))))

	.dataa(\CORE|alu_in1[5]~80_combout ),
	.datab(\CORE|alu_in2[5]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~9 ),
	.combout(\CORE|ALU|Add1~10_combout ),
	.cout(\CORE|ALU|Add1~11 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~10 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N14
cycloneive_lcell_comb \CORE|write_data[5]~5 (
// Equation(s):
// \CORE|write_data[5]~5_combout  = (\CORE|Control|Decoder0~3_combout  & (\GPIO|read_data_GPIO [5])) # (!\CORE|Control|Decoder0~3_combout  & (((!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~10_combout ))))

	.dataa(\CORE|Control|Decoder0~3_combout ),
	.datab(\GPIO|read_data_GPIO [5]),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~10_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[5]~5 .lut_mask = 16'h8D88;
defparam \CORE|write_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y44_N15
dffeas \CORE|Register_Bank|registers[8][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[5]~5_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][5] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y44_N13
dffeas \CORE|Register_Bank|registers[10][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[5]~5_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][5] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N12
cycloneive_lcell_comb \CORE|alu_in1[5]~79 (
// Equation(s):
// \CORE|alu_in1[5]~79_combout  = (\ROM|mem~21_combout  & (((\CORE|Register_Bank|registers[10][5]~q )))) # (!\ROM|mem~21_combout  & ((\ROM|mem~19_combout  & ((\CORE|Register_Bank|registers[10][5]~q ))) # (!\ROM|mem~19_combout  & 
// (\CORE|Register_Bank|registers[8][5]~q ))))

	.dataa(\CORE|Register_Bank|registers[8][5]~q ),
	.datab(\ROM|mem~21_combout ),
	.datac(\CORE|Register_Bank|registers[10][5]~q ),
	.datad(\ROM|mem~19_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[5]~79_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[5]~79 .lut_mask = 16'hF0E2;
defparam \CORE|alu_in1[5]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N2
cycloneive_lcell_comb \CORE|alu_in1[5]~78 (
// Equation(s):
// \CORE|alu_in1[5]~78_combout  = (\CORE|PC [5] & (((\CORE|Register_Bank|registers[2][5]~q  & \CORE|alu_in1[9]~69_combout )) # (!\ROM|mem~2_combout ))) # (!\CORE|PC [5] & (\CORE|Register_Bank|registers[2][5]~q  & ((\CORE|alu_in1[9]~69_combout ))))

	.dataa(\CORE|PC [5]),
	.datab(\CORE|Register_Bank|registers[2][5]~q ),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|alu_in1[9]~69_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[5]~78 .lut_mask = 16'hCE0A;
defparam \CORE|alu_in1[5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N24
cycloneive_lcell_comb \CORE|alu_in1[5]~80 (
// Equation(s):
// \CORE|alu_in1[5]~80_combout  = (\CORE|alu_in1[5]~78_combout ) # ((\CORE|alu_in1[5]~79_combout  & \CORE|alu_in1[9]~67_combout ))

	.dataa(\CORE|alu_in1[5]~79_combout ),
	.datab(\CORE|alu_in1[9]~67_combout ),
	.datac(gnd),
	.datad(\CORE|alu_in1[5]~78_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[5]~80 .lut_mask = 16'hFF88;
defparam \CORE|alu_in1[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N12
cycloneive_lcell_comb \CORE|ALU|Add1~12 (
// Equation(s):
// \CORE|ALU|Add1~12_combout  = ((\CORE|alu_in2[6]~38_combout  $ (\CORE|alu_in1[6]~77_combout  $ (!\CORE|ALU|Add1~11 )))) # (GND)
// \CORE|ALU|Add1~13  = CARRY((\CORE|alu_in2[6]~38_combout  & ((\CORE|alu_in1[6]~77_combout ) # (!\CORE|ALU|Add1~11 ))) # (!\CORE|alu_in2[6]~38_combout  & (\CORE|alu_in1[6]~77_combout  & !\CORE|ALU|Add1~11 )))

	.dataa(\CORE|alu_in2[6]~38_combout ),
	.datab(\CORE|alu_in1[6]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~11 ),
	.combout(\CORE|ALU|Add1~12_combout ),
	.cout(\CORE|ALU|Add1~13 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~12 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N22
cycloneive_lcell_comb \CORE|write_data[6]~6 (
// Equation(s):
// \CORE|write_data[6]~6_combout  = (\CORE|Control|Decoder0~3_combout  & (\GPIO|read_data_GPIO [6])) # (!\CORE|Control|Decoder0~3_combout  & (((!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~12_combout ))))

	.dataa(\GPIO|read_data_GPIO [6]),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~12_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[6]~6 .lut_mask = 16'h8B88;
defparam \CORE|write_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N19
dffeas \CORE|Register_Bank|registers[2][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[6]~6_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][6] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N20
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][6]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][6]~feeder_combout  = \CORE|write_data[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][6]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N21
dffeas \CORE|Register_Bank|registers[3][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][6] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N19
dffeas \CORE|Register_Bank|registers[1][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[6]~6_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][6] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N18
cycloneive_lcell_comb \CORE|Register_Bank|Mux57~0 (
// Equation(s):
// \CORE|Register_Bank|Mux57~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][6]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][6]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][6]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][6]~q ),
	.datab(\ROM|mem~7_combout ),
	.datac(\CORE|Register_Bank|registers[1][6]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux57~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N10
cycloneive_lcell_comb \CORE|Register_Bank|Mux57~1 (
// Equation(s):
// \CORE|Register_Bank|Mux57~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux57~0_combout )))) # (!\ROM|mem~17_combout  & (\CORE|Register_Bank|registers[2][6]~q  & (\ROM|mem~14_combout )))

	.dataa(\CORE|Register_Bank|registers[2][6]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\ROM|mem~17_combout ),
	.datad(\CORE|Register_Bank|Mux57~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux57~1 .lut_mask = 16'hF808;
defparam \CORE|Register_Bank|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N2
cycloneive_lcell_comb \CORE|alu_in2[6]~38 (
// Equation(s):
// \CORE|alu_in2[6]~38_combout  = (\CORE|Register_Bank|Mux57~1_combout  & (((\ROM|mem~5_combout  & \ROM|mem~10_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\ROM|mem~5_combout ),
	.datab(\ROM|mem~10_combout ),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|Register_Bank|Mux57~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[6]~38 .lut_mask = 16'h8F00;
defparam \CORE|alu_in2[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N14
cycloneive_lcell_comb \CORE|ALU|Add1~14 (
// Equation(s):
// \CORE|ALU|Add1~14_combout  = (\CORE|alu_in2[7]~37_combout  & ((\CORE|alu_in1[7]~74_combout  & (\CORE|ALU|Add1~13  & VCC)) # (!\CORE|alu_in1[7]~74_combout  & (!\CORE|ALU|Add1~13 )))) # (!\CORE|alu_in2[7]~37_combout  & ((\CORE|alu_in1[7]~74_combout  & 
// (!\CORE|ALU|Add1~13 )) # (!\CORE|alu_in1[7]~74_combout  & ((\CORE|ALU|Add1~13 ) # (GND)))))
// \CORE|ALU|Add1~15  = CARRY((\CORE|alu_in2[7]~37_combout  & (!\CORE|alu_in1[7]~74_combout  & !\CORE|ALU|Add1~13 )) # (!\CORE|alu_in2[7]~37_combout  & ((!\CORE|ALU|Add1~13 ) # (!\CORE|alu_in1[7]~74_combout ))))

	.dataa(\CORE|alu_in2[7]~37_combout ),
	.datab(\CORE|alu_in1[7]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~13 ),
	.combout(\CORE|ALU|Add1~14_combout ),
	.cout(\CORE|ALU|Add1~15 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~14 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N8
cycloneive_lcell_comb \CORE|write_data[7]~7 (
// Equation(s):
// \CORE|write_data[7]~7_combout  = (\CORE|Control|Decoder0~3_combout  & (((\GPIO|read_data_GPIO [7])))) # (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & ((\CORE|ALU|Add1~14_combout ))))

	.dataa(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datab(\GPIO|read_data_GPIO [7]),
	.datac(\CORE|Control|Decoder0~3_combout ),
	.datad(\CORE|ALU|Add1~14_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[7]~7 .lut_mask = 16'hC5C0;
defparam \CORE|write_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N31
dffeas \CORE|Register_Bank|registers[2][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[7]~7_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][7] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N16
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][7]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][7]~feeder_combout  = \CORE|write_data[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][7]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N17
dffeas \CORE|Register_Bank|registers[3][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][7] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N31
dffeas \CORE|Register_Bank|registers[1][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[7]~7_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][7] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N30
cycloneive_lcell_comb \CORE|Register_Bank|Mux56~0 (
// Equation(s):
// \CORE|Register_Bank|Mux56~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][7]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][7]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][7]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][7]~q ),
	.datab(\ROM|mem~7_combout ),
	.datac(\CORE|Register_Bank|registers[1][7]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux56~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N30
cycloneive_lcell_comb \CORE|Register_Bank|Mux56~1 (
// Equation(s):
// \CORE|Register_Bank|Mux56~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux56~0_combout )))) # (!\ROM|mem~17_combout  & (\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[2][7]~q )))

	.dataa(\ROM|mem~17_combout ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[2][7]~q ),
	.datad(\CORE|Register_Bank|Mux56~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux56~1 .lut_mask = 16'hEA40;
defparam \CORE|Register_Bank|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N12
cycloneive_lcell_comb \CORE|alu_in2[7]~37 (
// Equation(s):
// \CORE|alu_in2[7]~37_combout  = (\CORE|Register_Bank|Mux56~1_combout  & (((\ROM|mem~5_combout  & \ROM|mem~10_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\ROM|mem~2_combout ),
	.datab(\ROM|mem~5_combout ),
	.datac(\CORE|Register_Bank|Mux56~1_combout ),
	.datad(\ROM|mem~10_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[7]~37 .lut_mask = 16'hD050;
defparam \CORE|alu_in2[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N16
cycloneive_lcell_comb \CORE|ALU|Add1~16 (
// Equation(s):
// \CORE|ALU|Add1~16_combout  = ((\CORE|alu_in2[8]~36_combout  $ (\CORE|alu_in1[8]~72_combout  $ (!\CORE|ALU|Add1~15 )))) # (GND)
// \CORE|ALU|Add1~17  = CARRY((\CORE|alu_in2[8]~36_combout  & ((\CORE|alu_in1[8]~72_combout ) # (!\CORE|ALU|Add1~15 ))) # (!\CORE|alu_in2[8]~36_combout  & (\CORE|alu_in1[8]~72_combout  & !\CORE|ALU|Add1~15 )))

	.dataa(\CORE|alu_in2[8]~36_combout ),
	.datab(\CORE|alu_in1[8]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~15 ),
	.combout(\CORE|ALU|Add1~16_combout ),
	.cout(\CORE|ALU|Add1~17 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~16 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N18
cycloneive_lcell_comb \CORE|write_data[8]~8 (
// Equation(s):
// \CORE|write_data[8]~8_combout  = (\CORE|Control|Decoder0~3_combout  & (((\GPIO|read_data_GPIO [8])))) # (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & ((\CORE|ALU|Add1~16_combout ))))

	.dataa(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datab(\GPIO|read_data_GPIO [8]),
	.datac(\CORE|Control|Decoder0~3_combout ),
	.datad(\CORE|ALU|Add1~16_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[8]~8 .lut_mask = 16'hC5C0;
defparam \CORE|write_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N22
cycloneive_lcell_comb \CORE|Register_Bank|registers[2][8]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[2][8]~feeder_combout  = \CORE|write_data[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][8]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N23
dffeas \CORE|Register_Bank|registers[2][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][8] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N0
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][8]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][8]~feeder_combout  = \CORE|write_data[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][8]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N1
dffeas \CORE|Register_Bank|registers[3][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][8] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N7
dffeas \CORE|Register_Bank|registers[1][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[8]~8_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][8] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N6
cycloneive_lcell_comb \CORE|Register_Bank|Mux55~0 (
// Equation(s):
// \CORE|Register_Bank|Mux55~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][8]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][8]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][8]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][8]~q ),
	.datab(\ROM|mem~7_combout ),
	.datac(\CORE|Register_Bank|registers[1][8]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux55~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N12
cycloneive_lcell_comb \CORE|Register_Bank|Mux55~1 (
// Equation(s):
// \CORE|Register_Bank|Mux55~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux55~0_combout )))) # (!\ROM|mem~17_combout  & (\CORE|Register_Bank|registers[2][8]~q  & (\ROM|mem~14_combout )))

	.dataa(\CORE|Register_Bank|registers[2][8]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\ROM|mem~17_combout ),
	.datad(\CORE|Register_Bank|Mux55~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux55~1 .lut_mask = 16'hF808;
defparam \CORE|Register_Bank|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N8
cycloneive_lcell_comb \CORE|alu_in2[8]~36 (
// Equation(s):
// \CORE|alu_in2[8]~36_combout  = (\CORE|Register_Bank|Mux55~1_combout  & (((\ROM|mem~5_combout  & \ROM|mem~10_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\ROM|mem~5_combout ),
	.datab(\ROM|mem~10_combout ),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|Register_Bank|Mux55~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[8]~36 .lut_mask = 16'h8F00;
defparam \CORE|alu_in2[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N18
cycloneive_lcell_comb \CORE|ALU|Add1~18 (
// Equation(s):
// \CORE|ALU|Add1~18_combout  = (\CORE|alu_in1[9]~70_combout  & ((\CORE|alu_in2[9]~35_combout  & (\CORE|ALU|Add1~17  & VCC)) # (!\CORE|alu_in2[9]~35_combout  & (!\CORE|ALU|Add1~17 )))) # (!\CORE|alu_in1[9]~70_combout  & ((\CORE|alu_in2[9]~35_combout  & 
// (!\CORE|ALU|Add1~17 )) # (!\CORE|alu_in2[9]~35_combout  & ((\CORE|ALU|Add1~17 ) # (GND)))))
// \CORE|ALU|Add1~19  = CARRY((\CORE|alu_in1[9]~70_combout  & (!\CORE|alu_in2[9]~35_combout  & !\CORE|ALU|Add1~17 )) # (!\CORE|alu_in1[9]~70_combout  & ((!\CORE|ALU|Add1~17 ) # (!\CORE|alu_in2[9]~35_combout ))))

	.dataa(\CORE|alu_in1[9]~70_combout ),
	.datab(\CORE|alu_in2[9]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~17 ),
	.combout(\CORE|ALU|Add1~18_combout ),
	.cout(\CORE|ALU|Add1~19 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~18 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N30
cycloneive_lcell_comb \CORE|write_data[9]~9 (
// Equation(s):
// \CORE|write_data[9]~9_combout  = (\CORE|Control|Decoder0~3_combout  & (\GPIO|read_data_GPIO [9])) # (!\CORE|Control|Decoder0~3_combout  & (((!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~18_combout ))))

	.dataa(\GPIO|read_data_GPIO [9]),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~18_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[9]~9 .lut_mask = 16'h8B88;
defparam \CORE|write_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N5
dffeas \CORE|Register_Bank|registers[2][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[9]~9_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][9] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y43_N31
dffeas \CORE|Register_Bank|registers[8][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[9]~9_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][9] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y43_N19
dffeas \CORE|Register_Bank|registers[10][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[9]~9_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][9] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N18
cycloneive_lcell_comb \CORE|alu_in1[9]~68 (
// Equation(s):
// \CORE|alu_in1[9]~68_combout  = (\CORE|alu_in1[9]~67_combout  & ((\ROM|mem~22_combout  & ((\CORE|Register_Bank|registers[10][9]~q ))) # (!\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[8][9]~q ))))

	.dataa(\CORE|Register_Bank|registers[8][9]~q ),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[10][9]~q ),
	.datad(\CORE|alu_in1[9]~67_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[9]~68 .lut_mask = 16'hE200;
defparam \CORE|alu_in1[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N4
cycloneive_lcell_comb \CORE|alu_in1[9]~70 (
// Equation(s):
// \CORE|alu_in1[9]~70_combout  = (\CORE|PC [9]) # ((\CORE|alu_in1[9]~68_combout ) # ((\CORE|alu_in1[9]~69_combout  & \CORE|Register_Bank|registers[2][9]~q )))

	.dataa(\CORE|alu_in1[9]~69_combout ),
	.datab(\CORE|PC [9]),
	.datac(\CORE|Register_Bank|registers[2][9]~q ),
	.datad(\CORE|alu_in1[9]~68_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[9]~70_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[9]~70 .lut_mask = 16'hFFEC;
defparam \CORE|alu_in1[9]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N20
cycloneive_lcell_comb \CORE|ALU|Add1~20 (
// Equation(s):
// \CORE|ALU|Add1~20_combout  = ((\CORE|alu_in2[10]~34_combout  $ (\CORE|alu_in1[10]~65_combout  $ (!\CORE|ALU|Add1~19 )))) # (GND)
// \CORE|ALU|Add1~21  = CARRY((\CORE|alu_in2[10]~34_combout  & ((\CORE|alu_in1[10]~65_combout ) # (!\CORE|ALU|Add1~19 ))) # (!\CORE|alu_in2[10]~34_combout  & (\CORE|alu_in1[10]~65_combout  & !\CORE|ALU|Add1~19 )))

	.dataa(\CORE|alu_in2[10]~34_combout ),
	.datab(\CORE|alu_in1[10]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~19 ),
	.combout(\CORE|ALU|Add1~20_combout ),
	.cout(\CORE|ALU|Add1~21 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~20 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N22
cycloneive_lcell_comb \CORE|write_data[10]~10 (
// Equation(s):
// \CORE|write_data[10]~10_combout  = (\CORE|Control|Decoder0~3_combout  & (((\GPIO|read_data_GPIO [10])))) # (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & ((\CORE|ALU|Add1~20_combout ))))

	.dataa(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\GPIO|read_data_GPIO [10]),
	.datad(\CORE|ALU|Add1~20_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[10]~10 .lut_mask = 16'hD1C0;
defparam \CORE|write_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N9
dffeas \CORE|Register_Bank|registers[2][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[10]~10_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][10] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N4
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][10]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][10]~feeder_combout  = \CORE|write_data[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][10]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N5
dffeas \CORE|Register_Bank|registers[3][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][10] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N23
dffeas \CORE|Register_Bank|registers[1][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[10]~10_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][10] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N22
cycloneive_lcell_comb \CORE|Register_Bank|Mux53~0 (
// Equation(s):
// \CORE|Register_Bank|Mux53~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][10]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][10]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][10]~q ))))

	.dataa(\CORE|Register_Bank|registers[3][10]~q ),
	.datab(\ROM|mem~7_combout ),
	.datac(\CORE|Register_Bank|registers[1][10]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux53~0 .lut_mask = 16'hB8F0;
defparam \CORE|Register_Bank|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N26
cycloneive_lcell_comb \CORE|Register_Bank|Mux53~1 (
// Equation(s):
// \CORE|Register_Bank|Mux53~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux53~0_combout )))) # (!\ROM|mem~17_combout  & (\CORE|Register_Bank|registers[2][10]~q  & (\ROM|mem~14_combout )))

	.dataa(\CORE|Register_Bank|registers[2][10]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\ROM|mem~17_combout ),
	.datad(\CORE|Register_Bank|Mux53~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux53~1 .lut_mask = 16'hF808;
defparam \CORE|Register_Bank|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N14
cycloneive_lcell_comb \CORE|alu_in2[10]~34 (
// Equation(s):
// \CORE|alu_in2[10]~34_combout  = (\CORE|Register_Bank|Mux53~1_combout  & (((\ROM|mem~5_combout  & \ROM|mem~10_combout )) # (!\ROM|mem~2_combout )))

	.dataa(\ROM|mem~2_combout ),
	.datab(\ROM|mem~5_combout ),
	.datac(\ROM|mem~10_combout ),
	.datad(\CORE|Register_Bank|Mux53~1_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[10]~34 .lut_mask = 16'hD500;
defparam \CORE|alu_in2[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N22
cycloneive_lcell_comb \CORE|ALU|Add1~22 (
// Equation(s):
// \CORE|ALU|Add1~22_combout  = (\CORE|alu_in1[11]~62_combout  & ((\CORE|alu_in2[11]~25_combout  & (\CORE|ALU|Add1~21  & VCC)) # (!\CORE|alu_in2[11]~25_combout  & (!\CORE|ALU|Add1~21 )))) # (!\CORE|alu_in1[11]~62_combout  & ((\CORE|alu_in2[11]~25_combout  & 
// (!\CORE|ALU|Add1~21 )) # (!\CORE|alu_in2[11]~25_combout  & ((\CORE|ALU|Add1~21 ) # (GND)))))
// \CORE|ALU|Add1~23  = CARRY((\CORE|alu_in1[11]~62_combout  & (!\CORE|alu_in2[11]~25_combout  & !\CORE|ALU|Add1~21 )) # (!\CORE|alu_in1[11]~62_combout  & ((!\CORE|ALU|Add1~21 ) # (!\CORE|alu_in2[11]~25_combout ))))

	.dataa(\CORE|alu_in1[11]~62_combout ),
	.datab(\CORE|alu_in2[11]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~21 ),
	.combout(\CORE|ALU|Add1~22_combout ),
	.cout(\CORE|ALU|Add1~23 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~22 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N30
cycloneive_lcell_comb \CORE|write_data[11]~11 (
// Equation(s):
// \CORE|write_data[11]~11_combout  = (\CORE|Control|Decoder0~3_combout  & (((\GPIO|read_data_GPIO [11])))) # (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & ((\CORE|ALU|Add1~22_combout ))))

	.dataa(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datab(\GPIO|read_data_GPIO [11]),
	.datac(\CORE|Control|Decoder0~3_combout ),
	.datad(\CORE|ALU|Add1~22_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[11]~11 .lut_mask = 16'hC5C0;
defparam \CORE|write_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N31
dffeas \CORE|Register_Bank|registers[10][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[11]~11_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][11] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N6
cycloneive_lcell_comb \CORE|alu_in1[11]~61 (
// Equation(s):
// \CORE|alu_in1[11]~61_combout  = (\ROM|mem~22_combout  & ((\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[10][11]~q )) # (!\ROM|mem~25_combout  & ((\CORE|Register_Bank|registers[2][11]~q )))))

	.dataa(\CORE|Register_Bank|registers[10][11]~q ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|Register_Bank|registers[2][11]~q ),
	.datad(\ROM|mem~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[11]~61 .lut_mask = 16'hB800;
defparam \CORE|alu_in1[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N25
dffeas \CORE|Register_Bank|registers[8][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[11]~11_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][11] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N24
cycloneive_lcell_comb \CORE|alu_in1[11]~60 (
// Equation(s):
// \CORE|alu_in1[11]~60_combout  = (!\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[8][11]~q  & \ROM|mem~25_combout ))

	.dataa(\ROM|mem~22_combout ),
	.datab(gnd),
	.datac(\CORE|Register_Bank|registers[8][11]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[11]~60 .lut_mask = 16'h5000;
defparam \CORE|alu_in1[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N0
cycloneive_lcell_comb \CORE|alu_in1[11]~62 (
// Equation(s):
// \CORE|alu_in1[11]~62_combout  = (\CORE|PC [11]) # ((\ROM|mem~2_combout  & ((\CORE|alu_in1[11]~61_combout ) # (\CORE|alu_in1[11]~60_combout ))))

	.dataa(\CORE|alu_in1[11]~61_combout ),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|PC [11]),
	.datad(\CORE|alu_in1[11]~60_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[11]~62 .lut_mask = 16'hFCF8;
defparam \CORE|alu_in1[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N24
cycloneive_lcell_comb \CORE|ALU|Add1~24 (
// Equation(s):
// \CORE|ALU|Add1~24_combout  = ((\CORE|alu_in1[12]~59_combout  $ (\CORE|alu_in2[12]~33_combout  $ (!\CORE|ALU|Add1~23 )))) # (GND)
// \CORE|ALU|Add1~25  = CARRY((\CORE|alu_in1[12]~59_combout  & ((\CORE|alu_in2[12]~33_combout ) # (!\CORE|ALU|Add1~23 ))) # (!\CORE|alu_in1[12]~59_combout  & (\CORE|alu_in2[12]~33_combout  & !\CORE|ALU|Add1~23 )))

	.dataa(\CORE|alu_in1[12]~59_combout ),
	.datab(\CORE|alu_in2[12]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~23 ),
	.combout(\CORE|ALU|Add1~24_combout ),
	.cout(\CORE|ALU|Add1~25 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~24 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N8
cycloneive_lcell_comb \CORE|write_data[12]~12 (
// Equation(s):
// \CORE|write_data[12]~12_combout  = (\CORE|Control|Decoder0~3_combout  & (\GPIO|read_data_GPIO [12])) # (!\CORE|Control|Decoder0~3_combout  & (((!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~24_combout ))))

	.dataa(\CORE|Control|Decoder0~3_combout ),
	.datab(\GPIO|read_data_GPIO [12]),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~24_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[12]~12 .lut_mask = 16'h8D88;
defparam \CORE|write_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N18
cycloneive_lcell_comb \CORE|Register_Bank|registers[8][12]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[8][12]~feeder_combout  = \CORE|write_data[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][12]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N19
dffeas \CORE|Register_Bank|registers[8][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][12] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y41_N25
dffeas \CORE|Register_Bank|registers[10][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[12]~12_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][12] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N24
cycloneive_lcell_comb \CORE|alu_in1[12]~57 (
// Equation(s):
// \CORE|alu_in1[12]~57_combout  = (\ROM|mem~22_combout  & ((\ROM|mem~25_combout  & ((\CORE|Register_Bank|registers[10][12]~q ))) # (!\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[2][12]~q ))))

	.dataa(\CORE|Register_Bank|registers[2][12]~q ),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[10][12]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[12]~57_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[12]~57 .lut_mask = 16'hC088;
defparam \CORE|alu_in1[12]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N12
cycloneive_lcell_comb \CORE|alu_in1[12]~58 (
// Equation(s):
// \CORE|alu_in1[12]~58_combout  = (\CORE|alu_in1[12]~57_combout ) # ((\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[8][12]~q  & !\ROM|mem~22_combout )))

	.dataa(\ROM|mem~25_combout ),
	.datab(\CORE|Register_Bank|registers[8][12]~q ),
	.datac(\ROM|mem~22_combout ),
	.datad(\CORE|alu_in1[12]~57_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[12]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[12]~58 .lut_mask = 16'hFF08;
defparam \CORE|alu_in1[12]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N10
cycloneive_lcell_comb \CORE|alu_in1[12]~59 (
// Equation(s):
// \CORE|alu_in1[12]~59_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[12]~58_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [12]))

	.dataa(\ROM|mem~2_combout ),
	.datab(\CORE|PC [12]),
	.datac(gnd),
	.datad(\CORE|alu_in1[12]~58_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[12]~59 .lut_mask = 16'hEE44;
defparam \CORE|alu_in1[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N26
cycloneive_lcell_comb \CORE|ALU|Add1~26 (
// Equation(s):
// \CORE|ALU|Add1~26_combout  = (\CORE|alu_in1[13]~56_combout  & ((\CORE|alu_in2[13]~24_combout  & (\CORE|ALU|Add1~25  & VCC)) # (!\CORE|alu_in2[13]~24_combout  & (!\CORE|ALU|Add1~25 )))) # (!\CORE|alu_in1[13]~56_combout  & ((\CORE|alu_in2[13]~24_combout  & 
// (!\CORE|ALU|Add1~25 )) # (!\CORE|alu_in2[13]~24_combout  & ((\CORE|ALU|Add1~25 ) # (GND)))))
// \CORE|ALU|Add1~27  = CARRY((\CORE|alu_in1[13]~56_combout  & (!\CORE|alu_in2[13]~24_combout  & !\CORE|ALU|Add1~25 )) # (!\CORE|alu_in1[13]~56_combout  & ((!\CORE|ALU|Add1~25 ) # (!\CORE|alu_in2[13]~24_combout ))))

	.dataa(\CORE|alu_in1[13]~56_combout ),
	.datab(\CORE|alu_in2[13]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~25 ),
	.combout(\CORE|ALU|Add1~26_combout ),
	.cout(\CORE|ALU|Add1~27 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~26 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N16
cycloneive_lcell_comb \CORE|write_data[13]~13 (
// Equation(s):
// \CORE|write_data[13]~13_combout  = (\CORE|Control|Decoder0~3_combout  & (\GPIO|read_data_GPIO [13])) # (!\CORE|Control|Decoder0~3_combout  & (((!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~26_combout ))))

	.dataa(\GPIO|read_data_GPIO [13]),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~26_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[13]~13 .lut_mask = 16'h8B88;
defparam \CORE|write_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N23
dffeas \CORE|Register_Bank|registers[8][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[13]~13_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][13] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N22
cycloneive_lcell_comb \CORE|alu_in1[13]~54 (
// Equation(s):
// \CORE|alu_in1[13]~54_combout  = (\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[8][13]~q  & !\ROM|mem~22_combout ))

	.dataa(gnd),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|Register_Bank|registers[8][13]~q ),
	.datad(\ROM|mem~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[13]~54 .lut_mask = 16'h00C0;
defparam \CORE|alu_in1[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N10
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][13]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][13]~feeder_combout  = \CORE|write_data[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[13]~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][13]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N11
dffeas \CORE|Register_Bank|registers[10][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][13] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N18
cycloneive_lcell_comb \CORE|alu_in1[13]~55 (
// Equation(s):
// \CORE|alu_in1[13]~55_combout  = (\ROM|mem~22_combout  & ((\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[10][13]~q )) # (!\ROM|mem~25_combout  & ((\CORE|Register_Bank|registers[2][13]~q )))))

	.dataa(\CORE|Register_Bank|registers[10][13]~q ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|Register_Bank|registers[2][13]~q ),
	.datad(\ROM|mem~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[13]~55_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[13]~55 .lut_mask = 16'hB800;
defparam \CORE|alu_in1[13]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N20
cycloneive_lcell_comb \CORE|alu_in1[13]~56 (
// Equation(s):
// \CORE|alu_in1[13]~56_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[13]~54_combout ) # ((\CORE|alu_in1[13]~55_combout )))) # (!\ROM|mem~2_combout  & (((\CORE|PC [13]))))

	.dataa(\CORE|alu_in1[13]~54_combout ),
	.datab(\CORE|PC [13]),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|alu_in1[13]~55_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[13]~56_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[13]~56 .lut_mask = 16'hFCAC;
defparam \CORE|alu_in1[13]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N28
cycloneive_lcell_comb \CORE|ALU|Add1~28 (
// Equation(s):
// \CORE|ALU|Add1~28_combout  = ((\CORE|alu_in1[14]~53_combout  $ (\CORE|alu_in2[14]~23_combout  $ (!\CORE|ALU|Add1~27 )))) # (GND)
// \CORE|ALU|Add1~29  = CARRY((\CORE|alu_in1[14]~53_combout  & ((\CORE|alu_in2[14]~23_combout ) # (!\CORE|ALU|Add1~27 ))) # (!\CORE|alu_in1[14]~53_combout  & (\CORE|alu_in2[14]~23_combout  & !\CORE|ALU|Add1~27 )))

	.dataa(\CORE|alu_in1[14]~53_combout ),
	.datab(\CORE|alu_in2[14]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~27 ),
	.combout(\CORE|ALU|Add1~28_combout ),
	.cout(\CORE|ALU|Add1~29 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~28 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N22
cycloneive_lcell_comb \CORE|write_data[14]~14 (
// Equation(s):
// \CORE|write_data[14]~14_combout  = (\CORE|Control|Decoder0~3_combout  & (((\GPIO|read_data_GPIO [14])))) # (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & ((\CORE|ALU|Add1~28_combout ))))

	.dataa(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datab(\GPIO|read_data_GPIO [14]),
	.datac(\CORE|ALU|Add1~28_combout ),
	.datad(\CORE|Control|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[14]~14 .lut_mask = 16'hCC50;
defparam \CORE|write_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N31
dffeas \CORE|Register_Bank|registers[8][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[14]~14_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][14] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N30
cycloneive_lcell_comb \CORE|alu_in1[14]~51 (
// Equation(s):
// \CORE|alu_in1[14]~51_combout  = (!\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[8][14]~q  & \ROM|mem~25_combout ))

	.dataa(\ROM|mem~22_combout ),
	.datab(gnd),
	.datac(\CORE|Register_Bank|registers[8][14]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[14]~51 .lut_mask = 16'h5000;
defparam \CORE|alu_in1[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N4
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][14]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][14]~feeder_combout  = \CORE|write_data[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[14]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][14]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N5
dffeas \CORE|Register_Bank|registers[10][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][14] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N24
cycloneive_lcell_comb \CORE|alu_in1[14]~52 (
// Equation(s):
// \CORE|alu_in1[14]~52_combout  = (\ROM|mem~22_combout  & ((\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[10][14]~q )) # (!\ROM|mem~25_combout  & ((\CORE|Register_Bank|registers[2][14]~q )))))

	.dataa(\CORE|Register_Bank|registers[10][14]~q ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|Register_Bank|registers[2][14]~q ),
	.datad(\ROM|mem~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[14]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[14]~52 .lut_mask = 16'hB800;
defparam \CORE|alu_in1[14]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N4
cycloneive_lcell_comb \CORE|alu_in1[14]~53 (
// Equation(s):
// \CORE|alu_in1[14]~53_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[14]~51_combout ) # ((\CORE|alu_in1[14]~52_combout )))) # (!\ROM|mem~2_combout  & (((\CORE|PC [14]))))

	.dataa(\CORE|alu_in1[14]~51_combout ),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|PC [14]),
	.datad(\CORE|alu_in1[14]~52_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[14]~53_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[14]~53 .lut_mask = 16'hFCB8;
defparam \CORE|alu_in1[14]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N30
cycloneive_lcell_comb \CORE|ALU|Add1~30 (
// Equation(s):
// \CORE|ALU|Add1~30_combout  = (\CORE|alu_in2[15]~22_combout  & ((\CORE|alu_in1[15]~50_combout  & (\CORE|ALU|Add1~29  & VCC)) # (!\CORE|alu_in1[15]~50_combout  & (!\CORE|ALU|Add1~29 )))) # (!\CORE|alu_in2[15]~22_combout  & ((\CORE|alu_in1[15]~50_combout  & 
// (!\CORE|ALU|Add1~29 )) # (!\CORE|alu_in1[15]~50_combout  & ((\CORE|ALU|Add1~29 ) # (GND)))))
// \CORE|ALU|Add1~31  = CARRY((\CORE|alu_in2[15]~22_combout  & (!\CORE|alu_in1[15]~50_combout  & !\CORE|ALU|Add1~29 )) # (!\CORE|alu_in2[15]~22_combout  & ((!\CORE|ALU|Add1~29 ) # (!\CORE|alu_in1[15]~50_combout ))))

	.dataa(\CORE|alu_in2[15]~22_combout ),
	.datab(\CORE|alu_in1[15]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~29 ),
	.combout(\CORE|ALU|Add1~30_combout ),
	.cout(\CORE|ALU|Add1~31 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~30 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N14
cycloneive_lcell_comb \CORE|write_data[15]~15 (
// Equation(s):
// \CORE|write_data[15]~15_combout  = (\CORE|Control|Decoder0~3_combout  & (\GPIO|read_data_GPIO [15])) # (!\CORE|Control|Decoder0~3_combout  & (((!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~30_combout ))))

	.dataa(\GPIO|read_data_GPIO [15]),
	.datab(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datac(\CORE|Control|Decoder0~3_combout ),
	.datad(\CORE|ALU|Add1~30_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[15]~15 .lut_mask = 16'hA3A0;
defparam \CORE|write_data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N3
dffeas \CORE|Register_Bank|registers[2][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[15]~15_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][15] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N12
cycloneive_lcell_comb \CORE|Register_Bank|registers[3][15]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[3][15]~feeder_combout  = \CORE|write_data[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][15]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N13
dffeas \CORE|Register_Bank|registers[3][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][15] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y45_N11
dffeas \CORE|Register_Bank|registers[1][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[15]~15_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][15] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N10
cycloneive_lcell_comb \CORE|Register_Bank|Mux48~0 (
// Equation(s):
// \CORE|Register_Bank|Mux48~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[3][15]~q )) # (!\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[1][15]~q )))))

	.dataa(\CORE|Register_Bank|registers[3][15]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[1][15]~q ),
	.datad(\ROM|mem~17_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux48~0 .lut_mask = 16'hB800;
defparam \CORE|Register_Bank|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N14
cycloneive_lcell_comb \CORE|alu_in2[15]~22 (
// Equation(s):
// \CORE|alu_in2[15]~22_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux48~0_combout ) # ((\CORE|Register_Bank|registers[2][15]~q  & \CORE|Register_Bank|Mux63~2_combout ))))

	.dataa(\CORE|Control|WideOr1~0_combout ),
	.datab(\CORE|Register_Bank|registers[2][15]~q ),
	.datac(\CORE|Register_Bank|Mux63~2_combout ),
	.datad(\CORE|Register_Bank|Mux48~0_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in2[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in2[15]~22 .lut_mask = 16'hAA80;
defparam \CORE|alu_in2[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N0
cycloneive_lcell_comb \CORE|ALU|Add1~32 (
// Equation(s):
// \CORE|ALU|Add1~32_combout  = ((\CORE|alu_in1[16]~47_combout  $ (\CORE|alu_in2[16]~32_combout  $ (!\CORE|ALU|Add1~31 )))) # (GND)
// \CORE|ALU|Add1~33  = CARRY((\CORE|alu_in1[16]~47_combout  & ((\CORE|alu_in2[16]~32_combout ) # (!\CORE|ALU|Add1~31 ))) # (!\CORE|alu_in1[16]~47_combout  & (\CORE|alu_in2[16]~32_combout  & !\CORE|ALU|Add1~31 )))

	.dataa(\CORE|alu_in1[16]~47_combout ),
	.datab(\CORE|alu_in2[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~31 ),
	.combout(\CORE|ALU|Add1~32_combout ),
	.cout(\CORE|ALU|Add1~33 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~32 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N28
cycloneive_lcell_comb \CORE|write_data[16]~16 (
// Equation(s):
// \CORE|write_data[16]~16_combout  = (\CORE|Control|Decoder0~3_combout  & (((\GPIO|read_data_GPIO [16])))) # (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & ((\CORE|ALU|Add1~32_combout ))))

	.dataa(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\GPIO|read_data_GPIO [16]),
	.datad(\CORE|ALU|Add1~32_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[16]~16 .lut_mask = 16'hD1C0;
defparam \CORE|write_data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N27
dffeas \CORE|Register_Bank|registers[8][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[16]~16_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][16] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N26
cycloneive_lcell_comb \CORE|alu_in1[16]~45 (
// Equation(s):
// \CORE|alu_in1[16]~45_combout  = (!\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[8][16]~q  & \ROM|mem~25_combout ))

	.dataa(\ROM|mem~22_combout ),
	.datab(gnd),
	.datac(\CORE|Register_Bank|registers[8][16]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[16]~45_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[16]~45 .lut_mask = 16'h5000;
defparam \CORE|alu_in1[16]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N26
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][16]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][16]~feeder_combout  = \CORE|write_data[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[16]~16_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][16]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[10][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N27
dffeas \CORE|Register_Bank|registers[10][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][16] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N0
cycloneive_lcell_comb \CORE|alu_in1[16]~46 (
// Equation(s):
// \CORE|alu_in1[16]~46_combout  = (\ROM|mem~22_combout  & ((\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[10][16]~q )) # (!\ROM|mem~25_combout  & ((\CORE|Register_Bank|registers[2][16]~q )))))

	.dataa(\ROM|mem~22_combout ),
	.datab(\CORE|Register_Bank|registers[10][16]~q ),
	.datac(\CORE|Register_Bank|registers[2][16]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[16]~46 .lut_mask = 16'h88A0;
defparam \CORE|alu_in1[16]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N12
cycloneive_lcell_comb \CORE|alu_in1[16]~47 (
// Equation(s):
// \CORE|alu_in1[16]~47_combout  = (\ROM|mem~2_combout  & (((\CORE|alu_in1[16]~45_combout ) # (\CORE|alu_in1[16]~46_combout )))) # (!\ROM|mem~2_combout  & (\CORE|PC [16]))

	.dataa(\CORE|PC [16]),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|alu_in1[16]~45_combout ),
	.datad(\CORE|alu_in1[16]~46_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[16]~47 .lut_mask = 16'hEEE2;
defparam \CORE|alu_in1[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N2
cycloneive_lcell_comb \CORE|ALU|Add1~34 (
// Equation(s):
// \CORE|ALU|Add1~34_combout  = (\CORE|alu_in1[17]~44_combout  & ((\CORE|alu_in2[17]~31_combout  & (\CORE|ALU|Add1~33  & VCC)) # (!\CORE|alu_in2[17]~31_combout  & (!\CORE|ALU|Add1~33 )))) # (!\CORE|alu_in1[17]~44_combout  & ((\CORE|alu_in2[17]~31_combout  & 
// (!\CORE|ALU|Add1~33 )) # (!\CORE|alu_in2[17]~31_combout  & ((\CORE|ALU|Add1~33 ) # (GND)))))
// \CORE|ALU|Add1~35  = CARRY((\CORE|alu_in1[17]~44_combout  & (!\CORE|alu_in2[17]~31_combout  & !\CORE|ALU|Add1~33 )) # (!\CORE|alu_in1[17]~44_combout  & ((!\CORE|ALU|Add1~33 ) # (!\CORE|alu_in2[17]~31_combout ))))

	.dataa(\CORE|alu_in1[17]~44_combout ),
	.datab(\CORE|alu_in2[17]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~33 ),
	.combout(\CORE|ALU|Add1~34_combout ),
	.cout(\CORE|ALU|Add1~35 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~34 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N14
cycloneive_lcell_comb \CORE|write_data[17]~17 (
// Equation(s):
// \CORE|write_data[17]~17_combout  = (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~34_combout ))

	.dataa(\CORE|Control|Decoder0~3_combout ),
	.datab(gnd),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~34_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[17]~17 .lut_mask = 16'h0500;
defparam \CORE|write_data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N5
dffeas \CORE|Register_Bank|registers[2][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[17]~17_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][17] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N26
cycloneive_lcell_comb \CORE|Register_Bank|registers[8][17]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[8][17]~feeder_combout  = \CORE|write_data[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[17]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[8][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][17]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[8][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N27
dffeas \CORE|Register_Bank|registers[8][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][17] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y41_N1
dffeas \CORE|Register_Bank|registers[10][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[17]~17_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][17] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N0
cycloneive_lcell_comb \CORE|alu_in1[17]~42 (
// Equation(s):
// \CORE|alu_in1[17]~42_combout  = (\ROM|mem~25_combout  & ((\ROM|mem~22_combout  & ((\CORE|Register_Bank|registers[10][17]~q ))) # (!\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[8][17]~q ))))

	.dataa(\CORE|Register_Bank|registers[8][17]~q ),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[10][17]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[17]~42 .lut_mask = 16'hE200;
defparam \CORE|alu_in1[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N4
cycloneive_lcell_comb \CORE|alu_in1[17]~43 (
// Equation(s):
// \CORE|alu_in1[17]~43_combout  = (\CORE|alu_in1[17]~42_combout ) # ((\ROM|mem~22_combout  & (!\ROM|mem~25_combout  & \CORE|Register_Bank|registers[2][17]~q )))

	.dataa(\ROM|mem~22_combout ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|Register_Bank|registers[2][17]~q ),
	.datad(\CORE|alu_in1[17]~42_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[17]~43 .lut_mask = 16'hFF20;
defparam \CORE|alu_in1[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N22
cycloneive_lcell_comb \CORE|alu_in1[17]~44 (
// Equation(s):
// \CORE|alu_in1[17]~44_combout  = (\ROM|mem~2_combout  & (\CORE|alu_in1[17]~43_combout )) # (!\ROM|mem~2_combout  & ((\CORE|PC [17])))

	.dataa(gnd),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|alu_in1[17]~43_combout ),
	.datad(\CORE|PC [17]),
	.cin(gnd),
	.combout(\CORE|alu_in1[17]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[17]~44 .lut_mask = 16'hF3C0;
defparam \CORE|alu_in1[17]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N4
cycloneive_lcell_comb \CORE|ALU|Add1~36 (
// Equation(s):
// \CORE|ALU|Add1~36_combout  = ((\CORE|Register_Bank|Mux45~1_combout  $ (\CORE|alu_in1[18]~41_combout  $ (!\CORE|ALU|Add1~35 )))) # (GND)
// \CORE|ALU|Add1~37  = CARRY((\CORE|Register_Bank|Mux45~1_combout  & ((\CORE|alu_in1[18]~41_combout ) # (!\CORE|ALU|Add1~35 ))) # (!\CORE|Register_Bank|Mux45~1_combout  & (\CORE|alu_in1[18]~41_combout  & !\CORE|ALU|Add1~35 )))

	.dataa(\CORE|Register_Bank|Mux45~1_combout ),
	.datab(\CORE|alu_in1[18]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~35 ),
	.combout(\CORE|ALU|Add1~36_combout ),
	.cout(\CORE|ALU|Add1~37 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~36 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N20
cycloneive_lcell_comb \CORE|write_data[18]~31 (
// Equation(s):
// \CORE|write_data[18]~31_combout  = (!\CORE|Control|Decoder0~3_combout  & (\CORE|ALU|Add1~36_combout  & !\CORE|ALU_CONTROL|Mux0~0_combout ))

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU|Add1~36_combout ),
	.datad(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[18]~31 .lut_mask = 16'h0030;
defparam \CORE|write_data[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N16
cycloneive_lcell_comb \CORE|Register_Bank|registers[2][18]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[2][18]~feeder_combout  = \CORE|write_data[18]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[18]~31_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][18]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N17
dffeas \CORE|Register_Bank|registers[2][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][18] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N0
cycloneive_lcell_comb \CORE|Register_Bank|registers[1][18]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[1][18]~feeder_combout  = \CORE|write_data[18]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[18]~31_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][18]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N1
dffeas \CORE|Register_Bank|registers[1][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][18] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y45_N17
dffeas \CORE|Register_Bank|registers[3][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[18]~31_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][18] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N16
cycloneive_lcell_comb \CORE|Register_Bank|Mux45~0 (
// Equation(s):
// \CORE|Register_Bank|Mux45~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][18]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][18]~q ))))

	.dataa(\ROM|mem~17_combout ),
	.datab(\CORE|Register_Bank|registers[1][18]~q ),
	.datac(\CORE|Register_Bank|registers[3][18]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux45~0 .lut_mask = 16'hA088;
defparam \CORE|Register_Bank|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N18
cycloneive_lcell_comb \CORE|Register_Bank|Mux45~1 (
// Equation(s):
// \CORE|Register_Bank|Mux45~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux45~0_combout ) # ((\CORE|Register_Bank|registers[2][18]~q  & \CORE|Register_Bank|Mux63~2_combout ))))

	.dataa(\CORE|Control|WideOr1~0_combout ),
	.datab(\CORE|Register_Bank|registers[2][18]~q ),
	.datac(\CORE|Register_Bank|Mux63~2_combout ),
	.datad(\CORE|Register_Bank|Mux45~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux45~1 .lut_mask = 16'hAA80;
defparam \CORE|Register_Bank|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N6
cycloneive_lcell_comb \CORE|ALU|Add1~38 (
// Equation(s):
// \CORE|ALU|Add1~38_combout  = (\CORE|alu_in1[19]~38_combout  & ((\CORE|Register_Bank|Mux44~1_combout  & (\CORE|ALU|Add1~37  & VCC)) # (!\CORE|Register_Bank|Mux44~1_combout  & (!\CORE|ALU|Add1~37 )))) # (!\CORE|alu_in1[19]~38_combout  & 
// ((\CORE|Register_Bank|Mux44~1_combout  & (!\CORE|ALU|Add1~37 )) # (!\CORE|Register_Bank|Mux44~1_combout  & ((\CORE|ALU|Add1~37 ) # (GND)))))
// \CORE|ALU|Add1~39  = CARRY((\CORE|alu_in1[19]~38_combout  & (!\CORE|Register_Bank|Mux44~1_combout  & !\CORE|ALU|Add1~37 )) # (!\CORE|alu_in1[19]~38_combout  & ((!\CORE|ALU|Add1~37 ) # (!\CORE|Register_Bank|Mux44~1_combout ))))

	.dataa(\CORE|alu_in1[19]~38_combout ),
	.datab(\CORE|Register_Bank|Mux44~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~37 ),
	.combout(\CORE|ALU|Add1~38_combout ),
	.cout(\CORE|ALU|Add1~39 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~38 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N30
cycloneive_lcell_comb \CORE|write_data[19]~30 (
// Equation(s):
// \CORE|write_data[19]~30_combout  = (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~38_combout ))

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~38_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[19]~30 .lut_mask = 16'h0300;
defparam \CORE|write_data[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N30
cycloneive_lcell_comb \CORE|Register_Bank|registers[2][19]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[2][19]~feeder_combout  = \CORE|write_data[19]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[19]~30_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][19]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N31
dffeas \CORE|Register_Bank|registers[2][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][19] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N18
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][19]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][19]~feeder_combout  = \CORE|write_data[19]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[19]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][19]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[10][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N19
dffeas \CORE|Register_Bank|registers[10][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][19] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y41_N17
dffeas \CORE|Register_Bank|registers[8][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[19]~30_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][19] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N16
cycloneive_lcell_comb \CORE|alu_in1[19]~36 (
// Equation(s):
// \CORE|alu_in1[19]~36_combout  = (\ROM|mem~19_combout  & (\CORE|Register_Bank|registers[10][19]~q )) # (!\ROM|mem~19_combout  & ((\ROM|mem~21_combout  & (\CORE|Register_Bank|registers[10][19]~q )) # (!\ROM|mem~21_combout  & 
// ((\CORE|Register_Bank|registers[8][19]~q )))))

	.dataa(\CORE|Register_Bank|registers[10][19]~q ),
	.datab(\ROM|mem~19_combout ),
	.datac(\CORE|Register_Bank|registers[8][19]~q ),
	.datad(\ROM|mem~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[19]~36 .lut_mask = 16'hAAB8;
defparam \CORE|alu_in1[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N0
cycloneive_lcell_comb \CORE|alu_in1[19]~37 (
// Equation(s):
// \CORE|alu_in1[19]~37_combout  = (\ROM|mem~25_combout  & (((\CORE|alu_in1[19]~36_combout )))) # (!\ROM|mem~25_combout  & (\CORE|Register_Bank|registers[2][19]~q  & ((\ROM|mem~22_combout ))))

	.dataa(\CORE|Register_Bank|registers[2][19]~q ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|alu_in1[19]~36_combout ),
	.datad(\ROM|mem~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[19]~37 .lut_mask = 16'hE2C0;
defparam \CORE|alu_in1[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N2
cycloneive_lcell_comb \CORE|alu_in1[19]~38 (
// Equation(s):
// \CORE|alu_in1[19]~38_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[19]~37_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [19]))

	.dataa(gnd),
	.datab(\CORE|PC [19]),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|alu_in1[19]~37_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[19]~38 .lut_mask = 16'hFC0C;
defparam \CORE|alu_in1[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N8
cycloneive_lcell_comb \CORE|ALU|Add1~40 (
// Equation(s):
// \CORE|ALU|Add1~40_combout  = ((\CORE|alu_in1[20]~35_combout  $ (\CORE|Register_Bank|Mux43~1_combout  $ (!\CORE|ALU|Add1~39 )))) # (GND)
// \CORE|ALU|Add1~41  = CARRY((\CORE|alu_in1[20]~35_combout  & ((\CORE|Register_Bank|Mux43~1_combout ) # (!\CORE|ALU|Add1~39 ))) # (!\CORE|alu_in1[20]~35_combout  & (\CORE|Register_Bank|Mux43~1_combout  & !\CORE|ALU|Add1~39 )))

	.dataa(\CORE|alu_in1[20]~35_combout ),
	.datab(\CORE|Register_Bank|Mux43~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~39 ),
	.combout(\CORE|ALU|Add1~40_combout ),
	.cout(\CORE|ALU|Add1~41 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~40 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N30
cycloneive_lcell_comb \CORE|write_data[20]~29 (
// Equation(s):
// \CORE|write_data[20]~29_combout  = (!\CORE|ALU_CONTROL|Mux0~0_combout  & (\CORE|ALU|Add1~40_combout  & !\CORE|Control|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datac(\CORE|ALU|Add1~40_combout ),
	.datad(\CORE|Control|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[20]~29 .lut_mask = 16'h0030;
defparam \CORE|write_data[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N19
dffeas \CORE|Register_Bank|registers[2][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[20]~29_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][20] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N14
cycloneive_lcell_comb \CORE|Register_Bank|registers[8][20]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[8][20]~feeder_combout  = \CORE|write_data[20]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[20]~29_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[8][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][20]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[8][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N15
dffeas \CORE|Register_Bank|registers[8][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][20] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y44_N29
dffeas \CORE|Register_Bank|registers[10][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[20]~29_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][20] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N28
cycloneive_lcell_comb \CORE|alu_in1[20]~33 (
// Equation(s):
// \CORE|alu_in1[20]~33_combout  = (\ROM|mem~19_combout  & (((\CORE|Register_Bank|registers[10][20]~q )))) # (!\ROM|mem~19_combout  & ((\ROM|mem~21_combout  & ((\CORE|Register_Bank|registers[10][20]~q ))) # (!\ROM|mem~21_combout  & 
// (\CORE|Register_Bank|registers[8][20]~q ))))

	.dataa(\ROM|mem~19_combout ),
	.datab(\CORE|Register_Bank|registers[8][20]~q ),
	.datac(\CORE|Register_Bank|registers[10][20]~q ),
	.datad(\ROM|mem~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[20]~33 .lut_mask = 16'hF0E4;
defparam \CORE|alu_in1[20]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N18
cycloneive_lcell_comb \CORE|alu_in1[20]~34 (
// Equation(s):
// \CORE|alu_in1[20]~34_combout  = (\ROM|mem~25_combout  & (((\CORE|alu_in1[20]~33_combout )))) # (!\ROM|mem~25_combout  & (\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[2][20]~q )))

	.dataa(\ROM|mem~25_combout ),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[2][20]~q ),
	.datad(\CORE|alu_in1[20]~33_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[20]~34 .lut_mask = 16'hEA40;
defparam \CORE|alu_in1[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N20
cycloneive_lcell_comb \CORE|alu_in1[20]~35 (
// Equation(s):
// \CORE|alu_in1[20]~35_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[20]~34_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [20]))

	.dataa(gnd),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|PC [20]),
	.datad(\CORE|alu_in1[20]~34_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[20]~35 .lut_mask = 16'hFC30;
defparam \CORE|alu_in1[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N10
cycloneive_lcell_comb \CORE|ALU|Add1~42 (
// Equation(s):
// \CORE|ALU|Add1~42_combout  = (\CORE|alu_in1[21]~32_combout  & ((\CORE|Register_Bank|Mux42~1_combout  & (\CORE|ALU|Add1~41  & VCC)) # (!\CORE|Register_Bank|Mux42~1_combout  & (!\CORE|ALU|Add1~41 )))) # (!\CORE|alu_in1[21]~32_combout  & 
// ((\CORE|Register_Bank|Mux42~1_combout  & (!\CORE|ALU|Add1~41 )) # (!\CORE|Register_Bank|Mux42~1_combout  & ((\CORE|ALU|Add1~41 ) # (GND)))))
// \CORE|ALU|Add1~43  = CARRY((\CORE|alu_in1[21]~32_combout  & (!\CORE|Register_Bank|Mux42~1_combout  & !\CORE|ALU|Add1~41 )) # (!\CORE|alu_in1[21]~32_combout  & ((!\CORE|ALU|Add1~41 ) # (!\CORE|Register_Bank|Mux42~1_combout ))))

	.dataa(\CORE|alu_in1[21]~32_combout ),
	.datab(\CORE|Register_Bank|Mux42~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~41 ),
	.combout(\CORE|ALU|Add1~42_combout ),
	.cout(\CORE|ALU|Add1~43 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~42 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N8
cycloneive_lcell_comb \CORE|write_data[21]~28 (
// Equation(s):
// \CORE|write_data[21]~28_combout  = (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~42_combout ))

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~42_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[21]~28 .lut_mask = 16'h0300;
defparam \CORE|write_data[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N27
dffeas \CORE|Register_Bank|registers[2][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[21]~28_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][21] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N24
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][21]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][21]~feeder_combout  = \CORE|write_data[21]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[21]~28_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][21]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[10][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N25
dffeas \CORE|Register_Bank|registers[10][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][21] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y44_N23
dffeas \CORE|Register_Bank|registers[8][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[21]~28_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][21] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N22
cycloneive_lcell_comb \CORE|alu_in1[21]~30 (
// Equation(s):
// \CORE|alu_in1[21]~30_combout  = (\ROM|mem~19_combout  & (\CORE|Register_Bank|registers[10][21]~q )) # (!\ROM|mem~19_combout  & ((\ROM|mem~21_combout  & (\CORE|Register_Bank|registers[10][21]~q )) # (!\ROM|mem~21_combout  & 
// ((\CORE|Register_Bank|registers[8][21]~q )))))

	.dataa(\ROM|mem~19_combout ),
	.datab(\CORE|Register_Bank|registers[10][21]~q ),
	.datac(\CORE|Register_Bank|registers[8][21]~q ),
	.datad(\ROM|mem~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[21]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[21]~30 .lut_mask = 16'hCCD8;
defparam \CORE|alu_in1[21]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N26
cycloneive_lcell_comb \CORE|alu_in1[21]~31 (
// Equation(s):
// \CORE|alu_in1[21]~31_combout  = (\ROM|mem~25_combout  & (((\CORE|alu_in1[21]~30_combout )))) # (!\ROM|mem~25_combout  & (\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[2][21]~q )))

	.dataa(\ROM|mem~25_combout ),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[2][21]~q ),
	.datad(\CORE|alu_in1[21]~30_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[21]~31 .lut_mask = 16'hEA40;
defparam \CORE|alu_in1[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N28
cycloneive_lcell_comb \CORE|alu_in1[21]~32 (
// Equation(s):
// \CORE|alu_in1[21]~32_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[21]~31_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [21]))

	.dataa(gnd),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|PC [21]),
	.datad(\CORE|alu_in1[21]~31_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[21]~32 .lut_mask = 16'hFC30;
defparam \CORE|alu_in1[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N12
cycloneive_lcell_comb \CORE|ALU|Add1~44 (
// Equation(s):
// \CORE|ALU|Add1~44_combout  = ((\CORE|Register_Bank|Mux41~1_combout  $ (\CORE|alu_in1[22]~29_combout  $ (!\CORE|ALU|Add1~43 )))) # (GND)
// \CORE|ALU|Add1~45  = CARRY((\CORE|Register_Bank|Mux41~1_combout  & ((\CORE|alu_in1[22]~29_combout ) # (!\CORE|ALU|Add1~43 ))) # (!\CORE|Register_Bank|Mux41~1_combout  & (\CORE|alu_in1[22]~29_combout  & !\CORE|ALU|Add1~43 )))

	.dataa(\CORE|Register_Bank|Mux41~1_combout ),
	.datab(\CORE|alu_in1[22]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~43 ),
	.combout(\CORE|ALU|Add1~44_combout ),
	.cout(\CORE|ALU|Add1~45 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~44 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N30
cycloneive_lcell_comb \CORE|write_data[22]~27 (
// Equation(s):
// \CORE|write_data[22]~27_combout  = (!\CORE|Control|Decoder0~3_combout  & (\CORE|ALU|Add1~44_combout  & !\CORE|ALU_CONTROL|Mux0~0_combout ))

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU|Add1~44_combout ),
	.datad(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[22]~27 .lut_mask = 16'h0030;
defparam \CORE|write_data[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N11
dffeas \CORE|Register_Bank|registers[2][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[22]~27_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][22] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y45_N31
dffeas \CORE|Register_Bank|registers[1][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[22]~27_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][22] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y45_N21
dffeas \CORE|Register_Bank|registers[3][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[22]~27_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][22] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N20
cycloneive_lcell_comb \CORE|Register_Bank|Mux41~0 (
// Equation(s):
// \CORE|Register_Bank|Mux41~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][22]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][22]~q ))))

	.dataa(\CORE|Register_Bank|registers[1][22]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|registers[3][22]~q ),
	.datad(\ROM|mem~17_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux41~0 .lut_mask = 16'hE200;
defparam \CORE|Register_Bank|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N4
cycloneive_lcell_comb \CORE|Register_Bank|Mux41~1 (
// Equation(s):
// \CORE|Register_Bank|Mux41~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux41~0_combout ) # ((\CORE|Register_Bank|registers[2][22]~q  & \CORE|Register_Bank|Mux63~2_combout ))))

	.dataa(\CORE|Register_Bank|registers[2][22]~q ),
	.datab(\CORE|Register_Bank|Mux63~2_combout ),
	.datac(\CORE|Control|WideOr1~0_combout ),
	.datad(\CORE|Register_Bank|Mux41~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux41~1 .lut_mask = 16'hF080;
defparam \CORE|Register_Bank|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N14
cycloneive_lcell_comb \CORE|ALU|Add1~46 (
// Equation(s):
// \CORE|ALU|Add1~46_combout  = (\CORE|alu_in1[23]~26_combout  & ((\CORE|Register_Bank|Mux40~1_combout  & (\CORE|ALU|Add1~45  & VCC)) # (!\CORE|Register_Bank|Mux40~1_combout  & (!\CORE|ALU|Add1~45 )))) # (!\CORE|alu_in1[23]~26_combout  & 
// ((\CORE|Register_Bank|Mux40~1_combout  & (!\CORE|ALU|Add1~45 )) # (!\CORE|Register_Bank|Mux40~1_combout  & ((\CORE|ALU|Add1~45 ) # (GND)))))
// \CORE|ALU|Add1~47  = CARRY((\CORE|alu_in1[23]~26_combout  & (!\CORE|Register_Bank|Mux40~1_combout  & !\CORE|ALU|Add1~45 )) # (!\CORE|alu_in1[23]~26_combout  & ((!\CORE|ALU|Add1~45 ) # (!\CORE|Register_Bank|Mux40~1_combout ))))

	.dataa(\CORE|alu_in1[23]~26_combout ),
	.datab(\CORE|Register_Bank|Mux40~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~45 ),
	.combout(\CORE|ALU|Add1~46_combout ),
	.cout(\CORE|ALU|Add1~47 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~46 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N0
cycloneive_lcell_comb \CORE|write_data[23]~26 (
// Equation(s):
// \CORE|write_data[23]~26_combout  = (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~46_combout ))

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~46_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[23]~26 .lut_mask = 16'h0300;
defparam \CORE|write_data[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N15
dffeas \CORE|Register_Bank|registers[2][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[23]~26_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][23] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N14
cycloneive_lcell_comb \CORE|alu_in1[23]~24 (
// Equation(s):
// \CORE|alu_in1[23]~24_combout  = (\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[2][23]~q  & !\ROM|mem~25_combout ))

	.dataa(gnd),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[2][23]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[23]~24 .lut_mask = 16'h00C0;
defparam \CORE|alu_in1[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N21
dffeas \CORE|Register_Bank|registers[8][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[23]~26_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][23] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N2
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][23]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][23]~feeder_combout  = \CORE|write_data[23]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[23]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][23]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[10][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N3
dffeas \CORE|Register_Bank|registers[10][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][23] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N20
cycloneive_lcell_comb \CORE|alu_in1[23]~25 (
// Equation(s):
// \CORE|alu_in1[23]~25_combout  = (\ROM|mem~25_combout  & ((\ROM|mem~22_combout  & ((\CORE|Register_Bank|registers[10][23]~q ))) # (!\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[8][23]~q ))))

	.dataa(\ROM|mem~25_combout ),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[8][23]~q ),
	.datad(\CORE|Register_Bank|registers[10][23]~q ),
	.cin(gnd),
	.combout(\CORE|alu_in1[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[23]~25 .lut_mask = 16'hA820;
defparam \CORE|alu_in1[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N6
cycloneive_lcell_comb \CORE|alu_in1[23]~26 (
// Equation(s):
// \CORE|alu_in1[23]~26_combout  = (\ROM|mem~2_combout  & (((\CORE|alu_in1[23]~24_combout ) # (\CORE|alu_in1[23]~25_combout )))) # (!\ROM|mem~2_combout  & (\CORE|PC [23]))

	.dataa(\ROM|mem~2_combout ),
	.datab(\CORE|PC [23]),
	.datac(\CORE|alu_in1[23]~24_combout ),
	.datad(\CORE|alu_in1[23]~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[23]~26 .lut_mask = 16'hEEE4;
defparam \CORE|alu_in1[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N16
cycloneive_lcell_comb \CORE|ALU|Add1~48 (
// Equation(s):
// \CORE|ALU|Add1~48_combout  = ((\CORE|alu_in1[24]~23_combout  $ (\CORE|Register_Bank|Mux39~1_combout  $ (!\CORE|ALU|Add1~47 )))) # (GND)
// \CORE|ALU|Add1~49  = CARRY((\CORE|alu_in1[24]~23_combout  & ((\CORE|Register_Bank|Mux39~1_combout ) # (!\CORE|ALU|Add1~47 ))) # (!\CORE|alu_in1[24]~23_combout  & (\CORE|Register_Bank|Mux39~1_combout  & !\CORE|ALU|Add1~47 )))

	.dataa(\CORE|alu_in1[24]~23_combout ),
	.datab(\CORE|Register_Bank|Mux39~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~47 ),
	.combout(\CORE|ALU|Add1~48_combout ),
	.cout(\CORE|ALU|Add1~49 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~48 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N16
cycloneive_lcell_comb \CORE|write_data[24]~25 (
// Equation(s):
// \CORE|write_data[24]~25_combout  = (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~48_combout ))

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~48_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[24]~25 .lut_mask = 16'h0300;
defparam \CORE|write_data[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N3
dffeas \CORE|Register_Bank|registers[2][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[24]~25_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][24] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N0
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][24]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][24]~feeder_combout  = \CORE|write_data[24]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[24]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][24]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[10][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N1
dffeas \CORE|Register_Bank|registers[10][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][24] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y44_N19
dffeas \CORE|Register_Bank|registers[8][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[24]~25_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][24] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N18
cycloneive_lcell_comb \CORE|alu_in1[24]~21 (
// Equation(s):
// \CORE|alu_in1[24]~21_combout  = (\ROM|mem~19_combout  & (\CORE|Register_Bank|registers[10][24]~q )) # (!\ROM|mem~19_combout  & ((\ROM|mem~21_combout  & (\CORE|Register_Bank|registers[10][24]~q )) # (!\ROM|mem~21_combout  & 
// ((\CORE|Register_Bank|registers[8][24]~q )))))

	.dataa(\ROM|mem~19_combout ),
	.datab(\CORE|Register_Bank|registers[10][24]~q ),
	.datac(\CORE|Register_Bank|registers[8][24]~q ),
	.datad(\ROM|mem~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[24]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[24]~21 .lut_mask = 16'hCCD8;
defparam \CORE|alu_in1[24]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N2
cycloneive_lcell_comb \CORE|alu_in1[24]~22 (
// Equation(s):
// \CORE|alu_in1[24]~22_combout  = (\ROM|mem~25_combout  & (((\CORE|alu_in1[24]~21_combout )))) # (!\ROM|mem~25_combout  & (\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[2][24]~q )))

	.dataa(\ROM|mem~25_combout ),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[2][24]~q ),
	.datad(\CORE|alu_in1[24]~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[24]~22 .lut_mask = 16'hEA40;
defparam \CORE|alu_in1[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N10
cycloneive_lcell_comb \CORE|alu_in1[24]~23 (
// Equation(s):
// \CORE|alu_in1[24]~23_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[24]~22_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [24]))

	.dataa(gnd),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|PC [24]),
	.datad(\CORE|alu_in1[24]~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[24]~23 .lut_mask = 16'hFC30;
defparam \CORE|alu_in1[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N18
cycloneive_lcell_comb \CORE|ALU|Add1~50 (
// Equation(s):
// \CORE|ALU|Add1~50_combout  = (\CORE|alu_in1[25]~20_combout  & ((\CORE|Register_Bank|Mux38~1_combout  & (\CORE|ALU|Add1~49  & VCC)) # (!\CORE|Register_Bank|Mux38~1_combout  & (!\CORE|ALU|Add1~49 )))) # (!\CORE|alu_in1[25]~20_combout  & 
// ((\CORE|Register_Bank|Mux38~1_combout  & (!\CORE|ALU|Add1~49 )) # (!\CORE|Register_Bank|Mux38~1_combout  & ((\CORE|ALU|Add1~49 ) # (GND)))))
// \CORE|ALU|Add1~51  = CARRY((\CORE|alu_in1[25]~20_combout  & (!\CORE|Register_Bank|Mux38~1_combout  & !\CORE|ALU|Add1~49 )) # (!\CORE|alu_in1[25]~20_combout  & ((!\CORE|ALU|Add1~49 ) # (!\CORE|Register_Bank|Mux38~1_combout ))))

	.dataa(\CORE|alu_in1[25]~20_combout ),
	.datab(\CORE|Register_Bank|Mux38~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~49 ),
	.combout(\CORE|ALU|Add1~50_combout ),
	.cout(\CORE|ALU|Add1~51 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~50 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N4
cycloneive_lcell_comb \CORE|write_data[25]~24 (
// Equation(s):
// \CORE|write_data[25]~24_combout  = (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~50_combout ))

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datad(\CORE|ALU|Add1~50_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[25]~24 .lut_mask = 16'h0300;
defparam \CORE|write_data[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N25
dffeas \CORE|Register_Bank|registers[2][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[25]~24_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][25] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N12
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][25]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][25]~feeder_combout  = \CORE|write_data[25]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[25]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][25]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[10][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N13
dffeas \CORE|Register_Bank|registers[10][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][25] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y44_N3
dffeas \CORE|Register_Bank|registers[8][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[25]~24_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][25] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N2
cycloneive_lcell_comb \CORE|alu_in1[25]~18 (
// Equation(s):
// \CORE|alu_in1[25]~18_combout  = (\ROM|mem~21_combout  & (\CORE|Register_Bank|registers[10][25]~q )) # (!\ROM|mem~21_combout  & ((\ROM|mem~19_combout  & (\CORE|Register_Bank|registers[10][25]~q )) # (!\ROM|mem~19_combout  & 
// ((\CORE|Register_Bank|registers[8][25]~q )))))

	.dataa(\CORE|Register_Bank|registers[10][25]~q ),
	.datab(\ROM|mem~21_combout ),
	.datac(\CORE|Register_Bank|registers[8][25]~q ),
	.datad(\ROM|mem~19_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[25]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[25]~18 .lut_mask = 16'hAAB8;
defparam \CORE|alu_in1[25]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N24
cycloneive_lcell_comb \CORE|alu_in1[25]~19 (
// Equation(s):
// \CORE|alu_in1[25]~19_combout  = (\ROM|mem~25_combout  & (((\CORE|alu_in1[25]~18_combout )))) # (!\ROM|mem~25_combout  & (\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[2][25]~q )))

	.dataa(\ROM|mem~25_combout ),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[2][25]~q ),
	.datad(\CORE|alu_in1[25]~18_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[25]~19 .lut_mask = 16'hEA40;
defparam \CORE|alu_in1[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N22
cycloneive_lcell_comb \CORE|alu_in1[25]~20 (
// Equation(s):
// \CORE|alu_in1[25]~20_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[25]~19_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [25]))

	.dataa(gnd),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|PC [25]),
	.datad(\CORE|alu_in1[25]~19_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[25]~20 .lut_mask = 16'hFC30;
defparam \CORE|alu_in1[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N20
cycloneive_lcell_comb \CORE|ALU|Add1~52 (
// Equation(s):
// \CORE|ALU|Add1~52_combout  = ((\CORE|Register_Bank|Mux37~1_combout  $ (\CORE|alu_in1[26]~17_combout  $ (!\CORE|ALU|Add1~51 )))) # (GND)
// \CORE|ALU|Add1~53  = CARRY((\CORE|Register_Bank|Mux37~1_combout  & ((\CORE|alu_in1[26]~17_combout ) # (!\CORE|ALU|Add1~51 ))) # (!\CORE|Register_Bank|Mux37~1_combout  & (\CORE|alu_in1[26]~17_combout  & !\CORE|ALU|Add1~51 )))

	.dataa(\CORE|Register_Bank|Mux37~1_combout ),
	.datab(\CORE|alu_in1[26]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~51 ),
	.combout(\CORE|ALU|Add1~52_combout ),
	.cout(\CORE|ALU|Add1~53 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~52 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N30
cycloneive_lcell_comb \CORE|write_data[26]~23 (
// Equation(s):
// \CORE|write_data[26]~23_combout  = (!\CORE|ALU_CONTROL|Mux0~0_combout  & (\CORE|ALU|Add1~52_combout  & !\CORE|Control|Decoder0~3_combout ))

	.dataa(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datab(gnd),
	.datac(\CORE|ALU|Add1~52_combout ),
	.datad(\CORE|Control|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[26]~23 .lut_mask = 16'h0050;
defparam \CORE|write_data[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N15
dffeas \CORE|Register_Bank|registers[2][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[26]~23_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][26] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y42_N31
dffeas \CORE|Register_Bank|registers[1][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[26]~23_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][26] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y42_N15
dffeas \CORE|Register_Bank|registers[3][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[26]~23_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][26] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N28
cycloneive_lcell_comb \CORE|Register_Bank|Mux37~0 (
// Equation(s):
// \CORE|Register_Bank|Mux37~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][26]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][26]~q ))))

	.dataa(\CORE|Register_Bank|registers[1][26]~q ),
	.datab(\ROM|mem~17_combout ),
	.datac(\CORE|Register_Bank|registers[3][26]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux37~0 .lut_mask = 16'hC088;
defparam \CORE|Register_Bank|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N30
cycloneive_lcell_comb \CORE|Register_Bank|Mux37~1 (
// Equation(s):
// \CORE|Register_Bank|Mux37~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux37~0_combout ) # ((\CORE|Register_Bank|Mux63~2_combout  & \CORE|Register_Bank|registers[2][26]~q ))))

	.dataa(\CORE|Control|WideOr1~0_combout ),
	.datab(\CORE|Register_Bank|Mux63~2_combout ),
	.datac(\CORE|Register_Bank|registers[2][26]~q ),
	.datad(\CORE|Register_Bank|Mux37~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux37~1 .lut_mask = 16'hAA80;
defparam \CORE|Register_Bank|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N22
cycloneive_lcell_comb \CORE|ALU|Add1~54 (
// Equation(s):
// \CORE|ALU|Add1~54_combout  = (\CORE|alu_in1[27]~14_combout  & ((\CORE|Register_Bank|Mux36~1_combout  & (\CORE|ALU|Add1~53  & VCC)) # (!\CORE|Register_Bank|Mux36~1_combout  & (!\CORE|ALU|Add1~53 )))) # (!\CORE|alu_in1[27]~14_combout  & 
// ((\CORE|Register_Bank|Mux36~1_combout  & (!\CORE|ALU|Add1~53 )) # (!\CORE|Register_Bank|Mux36~1_combout  & ((\CORE|ALU|Add1~53 ) # (GND)))))
// \CORE|ALU|Add1~55  = CARRY((\CORE|alu_in1[27]~14_combout  & (!\CORE|Register_Bank|Mux36~1_combout  & !\CORE|ALU|Add1~53 )) # (!\CORE|alu_in1[27]~14_combout  & ((!\CORE|ALU|Add1~53 ) # (!\CORE|Register_Bank|Mux36~1_combout ))))

	.dataa(\CORE|alu_in1[27]~14_combout ),
	.datab(\CORE|Register_Bank|Mux36~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~53 ),
	.combout(\CORE|ALU|Add1~54_combout ),
	.cout(\CORE|ALU|Add1~55 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~54 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N0
cycloneive_lcell_comb \CORE|write_data[27]~22 (
// Equation(s):
// \CORE|write_data[27]~22_combout  = (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~54_combout ))

	.dataa(\CORE|Control|Decoder0~3_combout ),
	.datab(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datac(gnd),
	.datad(\CORE|ALU|Add1~54_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[27]~22 .lut_mask = 16'h1100;
defparam \CORE|write_data[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N20
cycloneive_lcell_comb \CORE|Register_Bank|registers[2][27]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[2][27]~feeder_combout  = \CORE|write_data[27]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|write_data[27]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][27]~feeder .lut_mask = 16'hF0F0;
defparam \CORE|Register_Bank|registers[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N21
dffeas \CORE|Register_Bank|registers[2][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][27] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y42_N23
dffeas \CORE|Register_Bank|registers[10][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[27]~22_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][27] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y42_N3
dffeas \CORE|Register_Bank|registers[8][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[27]~22_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][27] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N2
cycloneive_lcell_comb \CORE|alu_in1[27]~12 (
// Equation(s):
// \CORE|alu_in1[27]~12_combout  = (\ROM|mem~25_combout  & ((\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[10][27]~q )) # (!\ROM|mem~22_combout  & ((\CORE|Register_Bank|registers[8][27]~q )))))

	.dataa(\ROM|mem~25_combout ),
	.datab(\CORE|Register_Bank|registers[10][27]~q ),
	.datac(\CORE|Register_Bank|registers[8][27]~q ),
	.datad(\ROM|mem~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[27]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[27]~12 .lut_mask = 16'h88A0;
defparam \CORE|alu_in1[27]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N2
cycloneive_lcell_comb \CORE|alu_in1[27]~13 (
// Equation(s):
// \CORE|alu_in1[27]~13_combout  = (\CORE|alu_in1[27]~12_combout ) # ((\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[2][27]~q  & !\ROM|mem~25_combout )))

	.dataa(\ROM|mem~22_combout ),
	.datab(\CORE|Register_Bank|registers[2][27]~q ),
	.datac(\CORE|alu_in1[27]~12_combout ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[27]~13 .lut_mask = 16'hF0F8;
defparam \CORE|alu_in1[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N8
cycloneive_lcell_comb \CORE|alu_in1[27]~14 (
// Equation(s):
// \CORE|alu_in1[27]~14_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[27]~13_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [27]))

	.dataa(gnd),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|PC [27]),
	.datad(\CORE|alu_in1[27]~13_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[27]~14 .lut_mask = 16'hFC30;
defparam \CORE|alu_in1[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N24
cycloneive_lcell_comb \CORE|ALU|Add1~56 (
// Equation(s):
// \CORE|ALU|Add1~56_combout  = ((\CORE|alu_in1[28]~11_combout  $ (\CORE|Register_Bank|Mux35~1_combout  $ (!\CORE|ALU|Add1~55 )))) # (GND)
// \CORE|ALU|Add1~57  = CARRY((\CORE|alu_in1[28]~11_combout  & ((\CORE|Register_Bank|Mux35~1_combout ) # (!\CORE|ALU|Add1~55 ))) # (!\CORE|alu_in1[28]~11_combout  & (\CORE|Register_Bank|Mux35~1_combout  & !\CORE|ALU|Add1~55 )))

	.dataa(\CORE|alu_in1[28]~11_combout ),
	.datab(\CORE|Register_Bank|Mux35~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~55 ),
	.combout(\CORE|ALU|Add1~56_combout ),
	.cout(\CORE|ALU|Add1~57 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~56 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N22
cycloneive_lcell_comb \CORE|write_data[28]~21 (
// Equation(s):
// \CORE|write_data[28]~21_combout  = (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~56_combout ))

	.dataa(\CORE|Control|Decoder0~3_combout ),
	.datab(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datac(gnd),
	.datad(\CORE|ALU|Add1~56_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[28]~21 .lut_mask = 16'h1100;
defparam \CORE|write_data[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N4
cycloneive_lcell_comb \CORE|Register_Bank|registers[2][28]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[2][28]~feeder_combout  = \CORE|write_data[28]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[28]~21_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[2][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][28]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[2][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N5
dffeas \CORE|Register_Bank|registers[2][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][28] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N20
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][28]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][28]~feeder_combout  = \CORE|write_data[28]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[28]~21_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][28]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[10][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N21
dffeas \CORE|Register_Bank|registers[10][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][28] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y44_N27
dffeas \CORE|Register_Bank|registers[8][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[28]~21_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][28] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N26
cycloneive_lcell_comb \CORE|alu_in1[28]~9 (
// Equation(s):
// \CORE|alu_in1[28]~9_combout  = (\ROM|mem~19_combout  & (\CORE|Register_Bank|registers[10][28]~q )) # (!\ROM|mem~19_combout  & ((\ROM|mem~21_combout  & (\CORE|Register_Bank|registers[10][28]~q )) # (!\ROM|mem~21_combout  & 
// ((\CORE|Register_Bank|registers[8][28]~q )))))

	.dataa(\ROM|mem~19_combout ),
	.datab(\CORE|Register_Bank|registers[10][28]~q ),
	.datac(\CORE|Register_Bank|registers[8][28]~q ),
	.datad(\ROM|mem~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[28]~9 .lut_mask = 16'hCCD8;
defparam \CORE|alu_in1[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N0
cycloneive_lcell_comb \CORE|alu_in1[28]~10 (
// Equation(s):
// \CORE|alu_in1[28]~10_combout  = (\ROM|mem~25_combout  & (((\CORE|alu_in1[28]~9_combout )))) # (!\ROM|mem~25_combout  & (\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[2][28]~q )))

	.dataa(\ROM|mem~25_combout ),
	.datab(\ROM|mem~22_combout ),
	.datac(\CORE|Register_Bank|registers[2][28]~q ),
	.datad(\CORE|alu_in1[28]~9_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[28]~10 .lut_mask = 16'hEA40;
defparam \CORE|alu_in1[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N6
cycloneive_lcell_comb \CORE|alu_in1[28]~11 (
// Equation(s):
// \CORE|alu_in1[28]~11_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[28]~10_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [28]))

	.dataa(gnd),
	.datab(\ROM|mem~2_combout ),
	.datac(\CORE|PC [28]),
	.datad(\CORE|alu_in1[28]~10_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[28]~11 .lut_mask = 16'hFC30;
defparam \CORE|alu_in1[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N26
cycloneive_lcell_comb \CORE|ALU|Add1~58 (
// Equation(s):
// \CORE|ALU|Add1~58_combout  = (\CORE|alu_in1[29]~8_combout  & ((\CORE|Register_Bank|Mux34~1_combout  & (\CORE|ALU|Add1~57  & VCC)) # (!\CORE|Register_Bank|Mux34~1_combout  & (!\CORE|ALU|Add1~57 )))) # (!\CORE|alu_in1[29]~8_combout  & 
// ((\CORE|Register_Bank|Mux34~1_combout  & (!\CORE|ALU|Add1~57 )) # (!\CORE|Register_Bank|Mux34~1_combout  & ((\CORE|ALU|Add1~57 ) # (GND)))))
// \CORE|ALU|Add1~59  = CARRY((\CORE|alu_in1[29]~8_combout  & (!\CORE|Register_Bank|Mux34~1_combout  & !\CORE|ALU|Add1~57 )) # (!\CORE|alu_in1[29]~8_combout  & ((!\CORE|ALU|Add1~57 ) # (!\CORE|Register_Bank|Mux34~1_combout ))))

	.dataa(\CORE|alu_in1[29]~8_combout ),
	.datab(\CORE|Register_Bank|Mux34~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~57 ),
	.combout(\CORE|ALU|Add1~58_combout ),
	.cout(\CORE|ALU|Add1~59 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~58 .lut_mask = 16'h9617;
defparam \CORE|ALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N8
cycloneive_lcell_comb \CORE|write_data[29]~20 (
// Equation(s):
// \CORE|write_data[29]~20_combout  = (!\CORE|Control|Decoder0~3_combout  & (\CORE|ALU|Add1~58_combout  & !\CORE|ALU_CONTROL|Mux0~0_combout ))

	.dataa(\CORE|Control|Decoder0~3_combout ),
	.datab(gnd),
	.datac(\CORE|ALU|Add1~58_combout ),
	.datad(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[29]~20 .lut_mask = 16'h0050;
defparam \CORE|write_data[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N22
cycloneive_lcell_comb \CORE|Register_Bank|registers[2][29]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[2][29]~feeder_combout  = \CORE|write_data[29]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[29]~20_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][29]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N23
dffeas \CORE|Register_Bank|registers[2][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][29] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y42_N19
dffeas \CORE|Register_Bank|registers[10][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[29]~20_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][29] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N16
cycloneive_lcell_comb \CORE|Register_Bank|registers[8][29]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[8][29]~feeder_combout  = \CORE|write_data[29]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[29]~20_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[8][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][29]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[8][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N17
dffeas \CORE|Register_Bank|registers[8][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][29] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N26
cycloneive_lcell_comb \CORE|alu_in1[29]~6 (
// Equation(s):
// \CORE|alu_in1[29]~6_combout  = (\ROM|mem~25_combout  & ((\ROM|mem~22_combout  & (\CORE|Register_Bank|registers[10][29]~q )) # (!\ROM|mem~22_combout  & ((\CORE|Register_Bank|registers[8][29]~q )))))

	.dataa(\ROM|mem~22_combout ),
	.datab(\CORE|Register_Bank|registers[10][29]~q ),
	.datac(\CORE|Register_Bank|registers[8][29]~q ),
	.datad(\ROM|mem~25_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[29]~6 .lut_mask = 16'hD800;
defparam \CORE|alu_in1[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N16
cycloneive_lcell_comb \CORE|alu_in1[29]~7 (
// Equation(s):
// \CORE|alu_in1[29]~7_combout  = (\CORE|alu_in1[29]~6_combout ) # ((\CORE|Register_Bank|registers[2][29]~q  & (!\ROM|mem~25_combout  & \ROM|mem~22_combout )))

	.dataa(\CORE|Register_Bank|registers[2][29]~q ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|alu_in1[29]~6_combout ),
	.datad(\ROM|mem~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[29]~7 .lut_mask = 16'hF2F0;
defparam \CORE|alu_in1[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N12
cycloneive_lcell_comb \CORE|alu_in1[29]~8 (
// Equation(s):
// \CORE|alu_in1[29]~8_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[29]~7_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [29]))

	.dataa(\CORE|PC [29]),
	.datab(\ROM|mem~2_combout ),
	.datac(gnd),
	.datad(\CORE|alu_in1[29]~7_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[29]~8 .lut_mask = 16'hEE22;
defparam \CORE|alu_in1[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N28
cycloneive_lcell_comb \CORE|ALU|Add1~60 (
// Equation(s):
// \CORE|ALU|Add1~60_combout  = ((\CORE|alu_in1[30]~5_combout  $ (\CORE|Register_Bank|Mux33~1_combout  $ (!\CORE|ALU|Add1~59 )))) # (GND)
// \CORE|ALU|Add1~61  = CARRY((\CORE|alu_in1[30]~5_combout  & ((\CORE|Register_Bank|Mux33~1_combout ) # (!\CORE|ALU|Add1~59 ))) # (!\CORE|alu_in1[30]~5_combout  & (\CORE|Register_Bank|Mux33~1_combout  & !\CORE|ALU|Add1~59 )))

	.dataa(\CORE|alu_in1[30]~5_combout ),
	.datab(\CORE|Register_Bank|Mux33~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|Add1~59 ),
	.combout(\CORE|ALU|Add1~60_combout ),
	.cout(\CORE|ALU|Add1~61 ));
// synopsys translate_off
defparam \CORE|ALU|Add1~60 .lut_mask = 16'h698E;
defparam \CORE|ALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N2
cycloneive_lcell_comb \CORE|write_data[30]~19 (
// Equation(s):
// \CORE|write_data[30]~19_combout  = (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~60_combout ))

	.dataa(\CORE|Control|Decoder0~3_combout ),
	.datab(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datac(gnd),
	.datad(\CORE|ALU|Add1~60_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[30]~19 .lut_mask = 16'h1100;
defparam \CORE|write_data[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N16
cycloneive_lcell_comb \CORE|Register_Bank|registers[10][30]~feeder (
// Equation(s):
// \CORE|Register_Bank|registers[10][30]~feeder_combout  = \CORE|write_data[30]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|write_data[30]~19_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|registers[10][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][30]~feeder .lut_mask = 16'hFF00;
defparam \CORE|Register_Bank|registers[10][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N17
dffeas \CORE|Register_Bank|registers[10][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|registers[10][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[10][30] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y44_N31
dffeas \CORE|Register_Bank|registers[8][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[30]~19_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[8][30] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N30
cycloneive_lcell_comb \CORE|alu_in1[30]~3 (
// Equation(s):
// \CORE|alu_in1[30]~3_combout  = (\ROM|mem~19_combout  & (\CORE|Register_Bank|registers[10][30]~q )) # (!\ROM|mem~19_combout  & ((\ROM|mem~21_combout  & (\CORE|Register_Bank|registers[10][30]~q )) # (!\ROM|mem~21_combout  & 
// ((\CORE|Register_Bank|registers[8][30]~q )))))

	.dataa(\ROM|mem~19_combout ),
	.datab(\CORE|Register_Bank|registers[10][30]~q ),
	.datac(\CORE|Register_Bank|registers[8][30]~q ),
	.datad(\ROM|mem~21_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[30]~3 .lut_mask = 16'hCCD8;
defparam \CORE|alu_in1[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N6
cycloneive_lcell_comb \CORE|alu_in1[30]~4 (
// Equation(s):
// \CORE|alu_in1[30]~4_combout  = (\ROM|mem~25_combout  & (\CORE|alu_in1[30]~3_combout )) # (!\ROM|mem~25_combout  & (((\CORE|Register_Bank|registers[2][30]~q  & \ROM|mem~22_combout ))))

	.dataa(\CORE|alu_in1[30]~3_combout ),
	.datab(\ROM|mem~25_combout ),
	.datac(\CORE|Register_Bank|registers[2][30]~q ),
	.datad(\ROM|mem~22_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[30]~4 .lut_mask = 16'hB888;
defparam \CORE|alu_in1[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N28
cycloneive_lcell_comb \CORE|alu_in1[30]~5 (
// Equation(s):
// \CORE|alu_in1[30]~5_combout  = (\ROM|mem~2_combout  & ((\CORE|alu_in1[30]~4_combout ))) # (!\ROM|mem~2_combout  & (\CORE|PC [30]))

	.dataa(\CORE|PC [30]),
	.datab(gnd),
	.datac(\ROM|mem~2_combout ),
	.datad(\CORE|alu_in1[30]~4_combout ),
	.cin(gnd),
	.combout(\CORE|alu_in1[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|alu_in1[30]~5 .lut_mask = 16'hFA0A;
defparam \CORE|alu_in1[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N30
cycloneive_lcell_comb \CORE|ALU|Add1~62 (
// Equation(s):
// \CORE|ALU|Add1~62_combout  = \CORE|Register_Bank|Mux32~1_combout  $ (\CORE|ALU|Add1~61  $ (\CORE|alu_in1[31]~2_combout ))

	.dataa(gnd),
	.datab(\CORE|Register_Bank|Mux32~1_combout ),
	.datac(gnd),
	.datad(\CORE|alu_in1[31]~2_combout ),
	.cin(\CORE|ALU|Add1~61 ),
	.combout(\CORE|ALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|ALU|Add1~62 .lut_mask = 16'hC33C;
defparam \CORE|ALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N6
cycloneive_lcell_comb \CORE|write_data[31]~18 (
// Equation(s):
// \CORE|write_data[31]~18_combout  = (!\CORE|Control|Decoder0~3_combout  & (!\CORE|ALU_CONTROL|Mux0~0_combout  & \CORE|ALU|Add1~62_combout ))

	.dataa(\CORE|Control|Decoder0~3_combout ),
	.datab(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datac(gnd),
	.datad(\CORE|ALU|Add1~62_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[31]~18 .lut_mask = 16'h1100;
defparam \CORE|write_data[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N31
dffeas \CORE|Register_Bank|registers[2][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[31]~18_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][31] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y42_N7
dffeas \CORE|Register_Bank|registers[1][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|write_data[31]~18_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][31] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y42_N17
dffeas \CORE|Register_Bank|registers[3][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[31]~18_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][31] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N16
cycloneive_lcell_comb \CORE|Register_Bank|Mux32~0 (
// Equation(s):
// \CORE|Register_Bank|Mux32~0_combout  = (\ROM|mem~17_combout  & ((\ROM|mem~14_combout  & ((\CORE|Register_Bank|registers[3][31]~q ))) # (!\ROM|mem~14_combout  & (\CORE|Register_Bank|registers[1][31]~q ))))

	.dataa(\CORE|Register_Bank|registers[1][31]~q ),
	.datab(\ROM|mem~17_combout ),
	.datac(\CORE|Register_Bank|registers[3][31]~q ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux32~0 .lut_mask = 16'hC088;
defparam \CORE|Register_Bank|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N26
cycloneive_lcell_comb \CORE|Register_Bank|Mux32~1 (
// Equation(s):
// \CORE|Register_Bank|Mux32~1_combout  = (\CORE|Control|WideOr1~0_combout  & ((\CORE|Register_Bank|Mux32~0_combout ) # ((\CORE|Register_Bank|registers[2][31]~q  & \CORE|Register_Bank|Mux63~2_combout ))))

	.dataa(\CORE|Register_Bank|registers[2][31]~q ),
	.datab(\CORE|Register_Bank|Mux63~2_combout ),
	.datac(\CORE|Register_Bank|Mux32~0_combout ),
	.datad(\CORE|Control|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux32~1 .lut_mask = 16'hF800;
defparam \CORE|Register_Bank|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N0
cycloneive_lcell_comb \CORE|ALU|LessThan1~1 (
// Equation(s):
// \CORE|ALU|LessThan1~1_cout  = CARRY((\CORE|alu_in2[0]~30_combout  & !\CORE|alu_in1[0]~97_combout ))

	.dataa(\CORE|alu_in2[0]~30_combout ),
	.datab(\CORE|alu_in1[0]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CORE|ALU|LessThan1~1_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~1 .lut_mask = 16'h0022;
defparam \CORE|ALU|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N2
cycloneive_lcell_comb \CORE|ALU|LessThan1~3 (
// Equation(s):
// \CORE|ALU|LessThan1~3_cout  = CARRY((\CORE|alu_in2[1]~28_combout  & (\CORE|alu_in1[1]~94_combout  & !\CORE|ALU|LessThan1~1_cout )) # (!\CORE|alu_in2[1]~28_combout  & ((\CORE|alu_in1[1]~94_combout ) # (!\CORE|ALU|LessThan1~1_cout ))))

	.dataa(\CORE|alu_in2[1]~28_combout ),
	.datab(\CORE|alu_in1[1]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~1_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~3_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~3 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N4
cycloneive_lcell_comb \CORE|ALU|LessThan1~5 (
// Equation(s):
// \CORE|ALU|LessThan1~5_cout  = CARRY((\CORE|alu_in1[2]~91_combout  & (\CORE|alu_in2[2]~41_combout  & !\CORE|ALU|LessThan1~3_cout )) # (!\CORE|alu_in1[2]~91_combout  & ((\CORE|alu_in2[2]~41_combout ) # (!\CORE|ALU|LessThan1~3_cout ))))

	.dataa(\CORE|alu_in1[2]~91_combout ),
	.datab(\CORE|alu_in2[2]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~3_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~5_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~5 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N6
cycloneive_lcell_comb \CORE|ALU|LessThan1~7 (
// Equation(s):
// \CORE|ALU|LessThan1~7_cout  = CARRY((\CORE|alu_in1[3]~87_combout  & ((!\CORE|ALU|LessThan1~5_cout ) # (!\CORE|alu_in2[3]~26_combout ))) # (!\CORE|alu_in1[3]~87_combout  & (!\CORE|alu_in2[3]~26_combout  & !\CORE|ALU|LessThan1~5_cout )))

	.dataa(\CORE|alu_in1[3]~87_combout ),
	.datab(\CORE|alu_in2[3]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~5_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~7_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~7 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N8
cycloneive_lcell_comb \CORE|ALU|LessThan1~9 (
// Equation(s):
// \CORE|ALU|LessThan1~9_cout  = CARRY((\CORE|alu_in1[4]~83_combout  & (\CORE|alu_in2[4]~40_combout  & !\CORE|ALU|LessThan1~7_cout )) # (!\CORE|alu_in1[4]~83_combout  & ((\CORE|alu_in2[4]~40_combout ) # (!\CORE|ALU|LessThan1~7_cout ))))

	.dataa(\CORE|alu_in1[4]~83_combout ),
	.datab(\CORE|alu_in2[4]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~7_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~9_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~9 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N10
cycloneive_lcell_comb \CORE|ALU|LessThan1~11 (
// Equation(s):
// \CORE|ALU|LessThan1~11_cout  = CARRY((\CORE|alu_in2[5]~39_combout  & (\CORE|alu_in1[5]~80_combout  & !\CORE|ALU|LessThan1~9_cout )) # (!\CORE|alu_in2[5]~39_combout  & ((\CORE|alu_in1[5]~80_combout ) # (!\CORE|ALU|LessThan1~9_cout ))))

	.dataa(\CORE|alu_in2[5]~39_combout ),
	.datab(\CORE|alu_in1[5]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~9_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~11_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~11 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N12
cycloneive_lcell_comb \CORE|ALU|LessThan1~13 (
// Equation(s):
// \CORE|ALU|LessThan1~13_cout  = CARRY((\CORE|alu_in2[6]~38_combout  & ((!\CORE|ALU|LessThan1~11_cout ) # (!\CORE|alu_in1[6]~77_combout ))) # (!\CORE|alu_in2[6]~38_combout  & (!\CORE|alu_in1[6]~77_combout  & !\CORE|ALU|LessThan1~11_cout )))

	.dataa(\CORE|alu_in2[6]~38_combout ),
	.datab(\CORE|alu_in1[6]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~11_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~13_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~13 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N14
cycloneive_lcell_comb \CORE|ALU|LessThan1~15 (
// Equation(s):
// \CORE|ALU|LessThan1~15_cout  = CARRY((\CORE|alu_in2[7]~37_combout  & (\CORE|alu_in1[7]~74_combout  & !\CORE|ALU|LessThan1~13_cout )) # (!\CORE|alu_in2[7]~37_combout  & ((\CORE|alu_in1[7]~74_combout ) # (!\CORE|ALU|LessThan1~13_cout ))))

	.dataa(\CORE|alu_in2[7]~37_combout ),
	.datab(\CORE|alu_in1[7]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~13_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~15_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~15 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N16
cycloneive_lcell_comb \CORE|ALU|LessThan1~17 (
// Equation(s):
// \CORE|ALU|LessThan1~17_cout  = CARRY((\CORE|alu_in1[8]~72_combout  & (\CORE|alu_in2[8]~36_combout  & !\CORE|ALU|LessThan1~15_cout )) # (!\CORE|alu_in1[8]~72_combout  & ((\CORE|alu_in2[8]~36_combout ) # (!\CORE|ALU|LessThan1~15_cout ))))

	.dataa(\CORE|alu_in1[8]~72_combout ),
	.datab(\CORE|alu_in2[8]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~15_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~17_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~17 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N18
cycloneive_lcell_comb \CORE|ALU|LessThan1~19 (
// Equation(s):
// \CORE|ALU|LessThan1~19_cout  = CARRY((\CORE|alu_in2[9]~35_combout  & (\CORE|alu_in1[9]~70_combout  & !\CORE|ALU|LessThan1~17_cout )) # (!\CORE|alu_in2[9]~35_combout  & ((\CORE|alu_in1[9]~70_combout ) # (!\CORE|ALU|LessThan1~17_cout ))))

	.dataa(\CORE|alu_in2[9]~35_combout ),
	.datab(\CORE|alu_in1[9]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~17_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~19_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~19 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N20
cycloneive_lcell_comb \CORE|ALU|LessThan1~21 (
// Equation(s):
// \CORE|ALU|LessThan1~21_cout  = CARRY((\CORE|alu_in2[10]~34_combout  & ((!\CORE|ALU|LessThan1~19_cout ) # (!\CORE|alu_in1[10]~65_combout ))) # (!\CORE|alu_in2[10]~34_combout  & (!\CORE|alu_in1[10]~65_combout  & !\CORE|ALU|LessThan1~19_cout )))

	.dataa(\CORE|alu_in2[10]~34_combout ),
	.datab(\CORE|alu_in1[10]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~19_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~21_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~21 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N22
cycloneive_lcell_comb \CORE|ALU|LessThan1~23 (
// Equation(s):
// \CORE|ALU|LessThan1~23_cout  = CARRY((\CORE|alu_in2[11]~25_combout  & (\CORE|alu_in1[11]~62_combout  & !\CORE|ALU|LessThan1~21_cout )) # (!\CORE|alu_in2[11]~25_combout  & ((\CORE|alu_in1[11]~62_combout ) # (!\CORE|ALU|LessThan1~21_cout ))))

	.dataa(\CORE|alu_in2[11]~25_combout ),
	.datab(\CORE|alu_in1[11]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~21_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~23_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~23 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N24
cycloneive_lcell_comb \CORE|ALU|LessThan1~25 (
// Equation(s):
// \CORE|ALU|LessThan1~25_cout  = CARRY((\CORE|alu_in1[12]~59_combout  & (\CORE|alu_in2[12]~33_combout  & !\CORE|ALU|LessThan1~23_cout )) # (!\CORE|alu_in1[12]~59_combout  & ((\CORE|alu_in2[12]~33_combout ) # (!\CORE|ALU|LessThan1~23_cout ))))

	.dataa(\CORE|alu_in1[12]~59_combout ),
	.datab(\CORE|alu_in2[12]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~23_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~25_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~25 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N26
cycloneive_lcell_comb \CORE|ALU|LessThan1~27 (
// Equation(s):
// \CORE|ALU|LessThan1~27_cout  = CARRY((\CORE|alu_in1[13]~56_combout  & ((!\CORE|ALU|LessThan1~25_cout ) # (!\CORE|alu_in2[13]~24_combout ))) # (!\CORE|alu_in1[13]~56_combout  & (!\CORE|alu_in2[13]~24_combout  & !\CORE|ALU|LessThan1~25_cout )))

	.dataa(\CORE|alu_in1[13]~56_combout ),
	.datab(\CORE|alu_in2[13]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~25_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~27_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~27 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N28
cycloneive_lcell_comb \CORE|ALU|LessThan1~29 (
// Equation(s):
// \CORE|ALU|LessThan1~29_cout  = CARRY((\CORE|alu_in2[14]~23_combout  & ((!\CORE|ALU|LessThan1~27_cout ) # (!\CORE|alu_in1[14]~53_combout ))) # (!\CORE|alu_in2[14]~23_combout  & (!\CORE|alu_in1[14]~53_combout  & !\CORE|ALU|LessThan1~27_cout )))

	.dataa(\CORE|alu_in2[14]~23_combout ),
	.datab(\CORE|alu_in1[14]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~27_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~29_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~29 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N30
cycloneive_lcell_comb \CORE|ALU|LessThan1~31 (
// Equation(s):
// \CORE|ALU|LessThan1~31_cout  = CARRY((\CORE|alu_in2[15]~22_combout  & (\CORE|alu_in1[15]~50_combout  & !\CORE|ALU|LessThan1~29_cout )) # (!\CORE|alu_in2[15]~22_combout  & ((\CORE|alu_in1[15]~50_combout ) # (!\CORE|ALU|LessThan1~29_cout ))))

	.dataa(\CORE|alu_in2[15]~22_combout ),
	.datab(\CORE|alu_in1[15]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~29_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~31_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~31 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N0
cycloneive_lcell_comb \CORE|ALU|LessThan1~33 (
// Equation(s):
// \CORE|ALU|LessThan1~33_cout  = CARRY((\CORE|alu_in2[16]~32_combout  & ((!\CORE|ALU|LessThan1~31_cout ) # (!\CORE|alu_in1[16]~47_combout ))) # (!\CORE|alu_in2[16]~32_combout  & (!\CORE|alu_in1[16]~47_combout  & !\CORE|ALU|LessThan1~31_cout )))

	.dataa(\CORE|alu_in2[16]~32_combout ),
	.datab(\CORE|alu_in1[16]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~31_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~33_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~33 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N2
cycloneive_lcell_comb \CORE|ALU|LessThan1~35 (
// Equation(s):
// \CORE|ALU|LessThan1~35_cout  = CARRY((\CORE|alu_in2[17]~31_combout  & (\CORE|alu_in1[17]~44_combout  & !\CORE|ALU|LessThan1~33_cout )) # (!\CORE|alu_in2[17]~31_combout  & ((\CORE|alu_in1[17]~44_combout ) # (!\CORE|ALU|LessThan1~33_cout ))))

	.dataa(\CORE|alu_in2[17]~31_combout ),
	.datab(\CORE|alu_in1[17]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~33_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~35_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~35 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N4
cycloneive_lcell_comb \CORE|ALU|LessThan1~37 (
// Equation(s):
// \CORE|ALU|LessThan1~37_cout  = CARRY((\CORE|Register_Bank|Mux45~1_combout  & ((!\CORE|ALU|LessThan1~35_cout ) # (!\CORE|alu_in1[18]~41_combout ))) # (!\CORE|Register_Bank|Mux45~1_combout  & (!\CORE|alu_in1[18]~41_combout  & !\CORE|ALU|LessThan1~35_cout 
// )))

	.dataa(\CORE|Register_Bank|Mux45~1_combout ),
	.datab(\CORE|alu_in1[18]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~35_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~37_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~37 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N6
cycloneive_lcell_comb \CORE|ALU|LessThan1~39 (
// Equation(s):
// \CORE|ALU|LessThan1~39_cout  = CARRY((\CORE|alu_in1[19]~38_combout  & ((!\CORE|ALU|LessThan1~37_cout ) # (!\CORE|Register_Bank|Mux44~1_combout ))) # (!\CORE|alu_in1[19]~38_combout  & (!\CORE|Register_Bank|Mux44~1_combout  & !\CORE|ALU|LessThan1~37_cout 
// )))

	.dataa(\CORE|alu_in1[19]~38_combout ),
	.datab(\CORE|Register_Bank|Mux44~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~37_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~39_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~39 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N8
cycloneive_lcell_comb \CORE|ALU|LessThan1~41 (
// Equation(s):
// \CORE|ALU|LessThan1~41_cout  = CARRY((\CORE|alu_in1[20]~35_combout  & (\CORE|Register_Bank|Mux43~1_combout  & !\CORE|ALU|LessThan1~39_cout )) # (!\CORE|alu_in1[20]~35_combout  & ((\CORE|Register_Bank|Mux43~1_combout ) # (!\CORE|ALU|LessThan1~39_cout ))))

	.dataa(\CORE|alu_in1[20]~35_combout ),
	.datab(\CORE|Register_Bank|Mux43~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~39_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~41_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~41 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N10
cycloneive_lcell_comb \CORE|ALU|LessThan1~43 (
// Equation(s):
// \CORE|ALU|LessThan1~43_cout  = CARRY((\CORE|Register_Bank|Mux42~1_combout  & (\CORE|alu_in1[21]~32_combout  & !\CORE|ALU|LessThan1~41_cout )) # (!\CORE|Register_Bank|Mux42~1_combout  & ((\CORE|alu_in1[21]~32_combout ) # (!\CORE|ALU|LessThan1~41_cout ))))

	.dataa(\CORE|Register_Bank|Mux42~1_combout ),
	.datab(\CORE|alu_in1[21]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~41_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~43_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~43 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N12
cycloneive_lcell_comb \CORE|ALU|LessThan1~45 (
// Equation(s):
// \CORE|ALU|LessThan1~45_cout  = CARRY((\CORE|alu_in1[22]~29_combout  & (\CORE|Register_Bank|Mux41~1_combout  & !\CORE|ALU|LessThan1~43_cout )) # (!\CORE|alu_in1[22]~29_combout  & ((\CORE|Register_Bank|Mux41~1_combout ) # (!\CORE|ALU|LessThan1~43_cout ))))

	.dataa(\CORE|alu_in1[22]~29_combout ),
	.datab(\CORE|Register_Bank|Mux41~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~43_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~45_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~45 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N14
cycloneive_lcell_comb \CORE|ALU|LessThan1~47 (
// Equation(s):
// \CORE|ALU|LessThan1~47_cout  = CARRY((\CORE|Register_Bank|Mux40~1_combout  & (\CORE|alu_in1[23]~26_combout  & !\CORE|ALU|LessThan1~45_cout )) # (!\CORE|Register_Bank|Mux40~1_combout  & ((\CORE|alu_in1[23]~26_combout ) # (!\CORE|ALU|LessThan1~45_cout ))))

	.dataa(\CORE|Register_Bank|Mux40~1_combout ),
	.datab(\CORE|alu_in1[23]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~45_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~47_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~47 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N16
cycloneive_lcell_comb \CORE|ALU|LessThan1~49 (
// Equation(s):
// \CORE|ALU|LessThan1~49_cout  = CARRY((\CORE|Register_Bank|Mux39~1_combout  & ((!\CORE|ALU|LessThan1~47_cout ) # (!\CORE|alu_in1[24]~23_combout ))) # (!\CORE|Register_Bank|Mux39~1_combout  & (!\CORE|alu_in1[24]~23_combout  & !\CORE|ALU|LessThan1~47_cout 
// )))

	.dataa(\CORE|Register_Bank|Mux39~1_combout ),
	.datab(\CORE|alu_in1[24]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~47_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~49_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~49 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N18
cycloneive_lcell_comb \CORE|ALU|LessThan1~51 (
// Equation(s):
// \CORE|ALU|LessThan1~51_cout  = CARRY((\CORE|Register_Bank|Mux38~1_combout  & (\CORE|alu_in1[25]~20_combout  & !\CORE|ALU|LessThan1~49_cout )) # (!\CORE|Register_Bank|Mux38~1_combout  & ((\CORE|alu_in1[25]~20_combout ) # (!\CORE|ALU|LessThan1~49_cout ))))

	.dataa(\CORE|Register_Bank|Mux38~1_combout ),
	.datab(\CORE|alu_in1[25]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~49_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~51_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~51 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N20
cycloneive_lcell_comb \CORE|ALU|LessThan1~53 (
// Equation(s):
// \CORE|ALU|LessThan1~53_cout  = CARRY((\CORE|Register_Bank|Mux37~1_combout  & ((!\CORE|ALU|LessThan1~51_cout ) # (!\CORE|alu_in1[26]~17_combout ))) # (!\CORE|Register_Bank|Mux37~1_combout  & (!\CORE|alu_in1[26]~17_combout  & !\CORE|ALU|LessThan1~51_cout 
// )))

	.dataa(\CORE|Register_Bank|Mux37~1_combout ),
	.datab(\CORE|alu_in1[26]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~51_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~53_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~53 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N22
cycloneive_lcell_comb \CORE|ALU|LessThan1~55 (
// Equation(s):
// \CORE|ALU|LessThan1~55_cout  = CARRY((\CORE|Register_Bank|Mux36~1_combout  & (\CORE|alu_in1[27]~14_combout  & !\CORE|ALU|LessThan1~53_cout )) # (!\CORE|Register_Bank|Mux36~1_combout  & ((\CORE|alu_in1[27]~14_combout ) # (!\CORE|ALU|LessThan1~53_cout ))))

	.dataa(\CORE|Register_Bank|Mux36~1_combout ),
	.datab(\CORE|alu_in1[27]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~53_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~55_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~55 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N24
cycloneive_lcell_comb \CORE|ALU|LessThan1~57 (
// Equation(s):
// \CORE|ALU|LessThan1~57_cout  = CARRY((\CORE|alu_in1[28]~11_combout  & (\CORE|Register_Bank|Mux35~1_combout  & !\CORE|ALU|LessThan1~55_cout )) # (!\CORE|alu_in1[28]~11_combout  & ((\CORE|Register_Bank|Mux35~1_combout ) # (!\CORE|ALU|LessThan1~55_cout ))))

	.dataa(\CORE|alu_in1[28]~11_combout ),
	.datab(\CORE|Register_Bank|Mux35~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~55_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~57_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~57 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N26
cycloneive_lcell_comb \CORE|ALU|LessThan1~59 (
// Equation(s):
// \CORE|ALU|LessThan1~59_cout  = CARRY((\CORE|Register_Bank|Mux34~1_combout  & (\CORE|alu_in1[29]~8_combout  & !\CORE|ALU|LessThan1~57_cout )) # (!\CORE|Register_Bank|Mux34~1_combout  & ((\CORE|alu_in1[29]~8_combout ) # (!\CORE|ALU|LessThan1~57_cout ))))

	.dataa(\CORE|Register_Bank|Mux34~1_combout ),
	.datab(\CORE|alu_in1[29]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~57_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~59_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~59 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N28
cycloneive_lcell_comb \CORE|ALU|LessThan1~61 (
// Equation(s):
// \CORE|ALU|LessThan1~61_cout  = CARRY((\CORE|alu_in1[30]~5_combout  & (\CORE|Register_Bank|Mux33~1_combout  & !\CORE|ALU|LessThan1~59_cout )) # (!\CORE|alu_in1[30]~5_combout  & ((\CORE|Register_Bank|Mux33~1_combout ) # (!\CORE|ALU|LessThan1~59_cout ))))

	.dataa(\CORE|alu_in1[30]~5_combout ),
	.datab(\CORE|Register_Bank|Mux33~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan1~59_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan1~61_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan1~61 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N30
cycloneive_lcell_comb \CORE|ALU|LessThan1~62 (
// Equation(s):
// \CORE|ALU|LessThan1~62_combout  = (\CORE|Register_Bank|Mux32~1_combout  & (\CORE|ALU|LessThan1~61_cout  & \CORE|alu_in1[31]~2_combout )) # (!\CORE|Register_Bank|Mux32~1_combout  & ((\CORE|ALU|LessThan1~61_cout ) # (\CORE|alu_in1[31]~2_combout )))

	.dataa(gnd),
	.datab(\CORE|Register_Bank|Mux32~1_combout ),
	.datac(gnd),
	.datad(\CORE|alu_in1[31]~2_combout ),
	.cin(\CORE|ALU|LessThan1~61_cout ),
	.combout(\CORE|ALU|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|ALU|LessThan1~62 .lut_mask = 16'hF330;
defparam \CORE|ALU|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N0
cycloneive_lcell_comb \CORE|ALU|LessThan0~1 (
// Equation(s):
// \CORE|ALU|LessThan0~1_cout  = CARRY((\CORE|alu_in2[0]~30_combout  & !\CORE|alu_in1[0]~97_combout ))

	.dataa(\CORE|alu_in2[0]~30_combout ),
	.datab(\CORE|alu_in1[0]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CORE|ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~1 .lut_mask = 16'h0022;
defparam \CORE|ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N2
cycloneive_lcell_comb \CORE|ALU|LessThan0~3 (
// Equation(s):
// \CORE|ALU|LessThan0~3_cout  = CARRY((\CORE|alu_in1[1]~94_combout  & ((!\CORE|ALU|LessThan0~1_cout ) # (!\CORE|alu_in2[1]~28_combout ))) # (!\CORE|alu_in1[1]~94_combout  & (!\CORE|alu_in2[1]~28_combout  & !\CORE|ALU|LessThan0~1_cout )))

	.dataa(\CORE|alu_in1[1]~94_combout ),
	.datab(\CORE|alu_in2[1]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~3 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N4
cycloneive_lcell_comb \CORE|ALU|LessThan0~5 (
// Equation(s):
// \CORE|ALU|LessThan0~5_cout  = CARRY((\CORE|alu_in2[2]~41_combout  & ((!\CORE|ALU|LessThan0~3_cout ) # (!\CORE|alu_in1[2]~91_combout ))) # (!\CORE|alu_in2[2]~41_combout  & (!\CORE|alu_in1[2]~91_combout  & !\CORE|ALU|LessThan0~3_cout )))

	.dataa(\CORE|alu_in2[2]~41_combout ),
	.datab(\CORE|alu_in1[2]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~5 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N6
cycloneive_lcell_comb \CORE|ALU|LessThan0~7 (
// Equation(s):
// \CORE|ALU|LessThan0~7_cout  = CARRY((\CORE|alu_in1[3]~87_combout  & ((!\CORE|ALU|LessThan0~5_cout ) # (!\CORE|alu_in2[3]~26_combout ))) # (!\CORE|alu_in1[3]~87_combout  & (!\CORE|alu_in2[3]~26_combout  & !\CORE|ALU|LessThan0~5_cout )))

	.dataa(\CORE|alu_in1[3]~87_combout ),
	.datab(\CORE|alu_in2[3]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~7 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N8
cycloneive_lcell_comb \CORE|ALU|LessThan0~9 (
// Equation(s):
// \CORE|ALU|LessThan0~9_cout  = CARRY((\CORE|alu_in2[4]~40_combout  & ((!\CORE|ALU|LessThan0~7_cout ) # (!\CORE|alu_in1[4]~83_combout ))) # (!\CORE|alu_in2[4]~40_combout  & (!\CORE|alu_in1[4]~83_combout  & !\CORE|ALU|LessThan0~7_cout )))

	.dataa(\CORE|alu_in2[4]~40_combout ),
	.datab(\CORE|alu_in1[4]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~9 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N10
cycloneive_lcell_comb \CORE|ALU|LessThan0~11 (
// Equation(s):
// \CORE|ALU|LessThan0~11_cout  = CARRY((\CORE|alu_in2[5]~39_combout  & (\CORE|alu_in1[5]~80_combout  & !\CORE|ALU|LessThan0~9_cout )) # (!\CORE|alu_in2[5]~39_combout  & ((\CORE|alu_in1[5]~80_combout ) # (!\CORE|ALU|LessThan0~9_cout ))))

	.dataa(\CORE|alu_in2[5]~39_combout ),
	.datab(\CORE|alu_in1[5]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~11 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N12
cycloneive_lcell_comb \CORE|ALU|LessThan0~13 (
// Equation(s):
// \CORE|ALU|LessThan0~13_cout  = CARRY((\CORE|alu_in1[6]~77_combout  & (\CORE|alu_in2[6]~38_combout  & !\CORE|ALU|LessThan0~11_cout )) # (!\CORE|alu_in1[6]~77_combout  & ((\CORE|alu_in2[6]~38_combout ) # (!\CORE|ALU|LessThan0~11_cout ))))

	.dataa(\CORE|alu_in1[6]~77_combout ),
	.datab(\CORE|alu_in2[6]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~13 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N14
cycloneive_lcell_comb \CORE|ALU|LessThan0~15 (
// Equation(s):
// \CORE|ALU|LessThan0~15_cout  = CARRY((\CORE|alu_in1[7]~74_combout  & ((!\CORE|ALU|LessThan0~13_cout ) # (!\CORE|alu_in2[7]~37_combout ))) # (!\CORE|alu_in1[7]~74_combout  & (!\CORE|alu_in2[7]~37_combout  & !\CORE|ALU|LessThan0~13_cout )))

	.dataa(\CORE|alu_in1[7]~74_combout ),
	.datab(\CORE|alu_in2[7]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N16
cycloneive_lcell_comb \CORE|ALU|LessThan0~17 (
// Equation(s):
// \CORE|ALU|LessThan0~17_cout  = CARRY((\CORE|alu_in1[8]~72_combout  & (\CORE|alu_in2[8]~36_combout  & !\CORE|ALU|LessThan0~15_cout )) # (!\CORE|alu_in1[8]~72_combout  & ((\CORE|alu_in2[8]~36_combout ) # (!\CORE|ALU|LessThan0~15_cout ))))

	.dataa(\CORE|alu_in1[8]~72_combout ),
	.datab(\CORE|alu_in2[8]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~17 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N18
cycloneive_lcell_comb \CORE|ALU|LessThan0~19 (
// Equation(s):
// \CORE|ALU|LessThan0~19_cout  = CARRY((\CORE|alu_in1[9]~70_combout  & ((!\CORE|ALU|LessThan0~17_cout ) # (!\CORE|alu_in2[9]~35_combout ))) # (!\CORE|alu_in1[9]~70_combout  & (!\CORE|alu_in2[9]~35_combout  & !\CORE|ALU|LessThan0~17_cout )))

	.dataa(\CORE|alu_in1[9]~70_combout ),
	.datab(\CORE|alu_in2[9]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~19 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N20
cycloneive_lcell_comb \CORE|ALU|LessThan0~21 (
// Equation(s):
// \CORE|ALU|LessThan0~21_cout  = CARRY((\CORE|alu_in1[10]~65_combout  & (\CORE|alu_in2[10]~34_combout  & !\CORE|ALU|LessThan0~19_cout )) # (!\CORE|alu_in1[10]~65_combout  & ((\CORE|alu_in2[10]~34_combout ) # (!\CORE|ALU|LessThan0~19_cout ))))

	.dataa(\CORE|alu_in1[10]~65_combout ),
	.datab(\CORE|alu_in2[10]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N22
cycloneive_lcell_comb \CORE|ALU|LessThan0~23 (
// Equation(s):
// \CORE|ALU|LessThan0~23_cout  = CARRY((\CORE|alu_in2[11]~25_combout  & (\CORE|alu_in1[11]~62_combout  & !\CORE|ALU|LessThan0~21_cout )) # (!\CORE|alu_in2[11]~25_combout  & ((\CORE|alu_in1[11]~62_combout ) # (!\CORE|ALU|LessThan0~21_cout ))))

	.dataa(\CORE|alu_in2[11]~25_combout ),
	.datab(\CORE|alu_in1[11]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~23 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N24
cycloneive_lcell_comb \CORE|ALU|LessThan0~25 (
// Equation(s):
// \CORE|ALU|LessThan0~25_cout  = CARRY((\CORE|alu_in1[12]~59_combout  & (\CORE|alu_in2[12]~33_combout  & !\CORE|ALU|LessThan0~23_cout )) # (!\CORE|alu_in1[12]~59_combout  & ((\CORE|alu_in2[12]~33_combout ) # (!\CORE|ALU|LessThan0~23_cout ))))

	.dataa(\CORE|alu_in1[12]~59_combout ),
	.datab(\CORE|alu_in2[12]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~25 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N26
cycloneive_lcell_comb \CORE|ALU|LessThan0~27 (
// Equation(s):
// \CORE|ALU|LessThan0~27_cout  = CARRY((\CORE|alu_in2[13]~24_combout  & (\CORE|alu_in1[13]~56_combout  & !\CORE|ALU|LessThan0~25_cout )) # (!\CORE|alu_in2[13]~24_combout  & ((\CORE|alu_in1[13]~56_combout ) # (!\CORE|ALU|LessThan0~25_cout ))))

	.dataa(\CORE|alu_in2[13]~24_combout ),
	.datab(\CORE|alu_in1[13]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~27 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N28
cycloneive_lcell_comb \CORE|ALU|LessThan0~29 (
// Equation(s):
// \CORE|ALU|LessThan0~29_cout  = CARRY((\CORE|alu_in2[14]~23_combout  & ((!\CORE|ALU|LessThan0~27_cout ) # (!\CORE|alu_in1[14]~53_combout ))) # (!\CORE|alu_in2[14]~23_combout  & (!\CORE|alu_in1[14]~53_combout  & !\CORE|ALU|LessThan0~27_cout )))

	.dataa(\CORE|alu_in2[14]~23_combout ),
	.datab(\CORE|alu_in1[14]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~29 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N30
cycloneive_lcell_comb \CORE|ALU|LessThan0~31 (
// Equation(s):
// \CORE|ALU|LessThan0~31_cout  = CARRY((\CORE|alu_in1[15]~50_combout  & ((!\CORE|ALU|LessThan0~29_cout ) # (!\CORE|alu_in2[15]~22_combout ))) # (!\CORE|alu_in1[15]~50_combout  & (!\CORE|alu_in2[15]~22_combout  & !\CORE|ALU|LessThan0~29_cout )))

	.dataa(\CORE|alu_in1[15]~50_combout ),
	.datab(\CORE|alu_in2[15]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~31 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N0
cycloneive_lcell_comb \CORE|ALU|LessThan0~33 (
// Equation(s):
// \CORE|ALU|LessThan0~33_cout  = CARRY((\CORE|alu_in2[16]~32_combout  & ((!\CORE|ALU|LessThan0~31_cout ) # (!\CORE|alu_in1[16]~47_combout ))) # (!\CORE|alu_in2[16]~32_combout  & (!\CORE|alu_in1[16]~47_combout  & !\CORE|ALU|LessThan0~31_cout )))

	.dataa(\CORE|alu_in2[16]~32_combout ),
	.datab(\CORE|alu_in1[16]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~33 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N2
cycloneive_lcell_comb \CORE|ALU|LessThan0~35 (
// Equation(s):
// \CORE|ALU|LessThan0~35_cout  = CARRY((\CORE|alu_in2[17]~31_combout  & (\CORE|alu_in1[17]~44_combout  & !\CORE|ALU|LessThan0~33_cout )) # (!\CORE|alu_in2[17]~31_combout  & ((\CORE|alu_in1[17]~44_combout ) # (!\CORE|ALU|LessThan0~33_cout ))))

	.dataa(\CORE|alu_in2[17]~31_combout ),
	.datab(\CORE|alu_in1[17]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~35 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N4
cycloneive_lcell_comb \CORE|ALU|LessThan0~37 (
// Equation(s):
// \CORE|ALU|LessThan0~37_cout  = CARRY((\CORE|alu_in1[18]~41_combout  & (\CORE|Register_Bank|Mux45~1_combout  & !\CORE|ALU|LessThan0~35_cout )) # (!\CORE|alu_in1[18]~41_combout  & ((\CORE|Register_Bank|Mux45~1_combout ) # (!\CORE|ALU|LessThan0~35_cout ))))

	.dataa(\CORE|alu_in1[18]~41_combout ),
	.datab(\CORE|Register_Bank|Mux45~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~37 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N6
cycloneive_lcell_comb \CORE|ALU|LessThan0~39 (
// Equation(s):
// \CORE|ALU|LessThan0~39_cout  = CARRY((\CORE|Register_Bank|Mux44~1_combout  & (\CORE|alu_in1[19]~38_combout  & !\CORE|ALU|LessThan0~37_cout )) # (!\CORE|Register_Bank|Mux44~1_combout  & ((\CORE|alu_in1[19]~38_combout ) # (!\CORE|ALU|LessThan0~37_cout ))))

	.dataa(\CORE|Register_Bank|Mux44~1_combout ),
	.datab(\CORE|alu_in1[19]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~39 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N8
cycloneive_lcell_comb \CORE|ALU|LessThan0~41 (
// Equation(s):
// \CORE|ALU|LessThan0~41_cout  = CARRY((\CORE|alu_in1[20]~35_combout  & (\CORE|Register_Bank|Mux43~1_combout  & !\CORE|ALU|LessThan0~39_cout )) # (!\CORE|alu_in1[20]~35_combout  & ((\CORE|Register_Bank|Mux43~1_combout ) # (!\CORE|ALU|LessThan0~39_cout ))))

	.dataa(\CORE|alu_in1[20]~35_combout ),
	.datab(\CORE|Register_Bank|Mux43~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~41 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N10
cycloneive_lcell_comb \CORE|ALU|LessThan0~43 (
// Equation(s):
// \CORE|ALU|LessThan0~43_cout  = CARRY((\CORE|alu_in1[21]~32_combout  & ((!\CORE|ALU|LessThan0~41_cout ) # (!\CORE|Register_Bank|Mux42~1_combout ))) # (!\CORE|alu_in1[21]~32_combout  & (!\CORE|Register_Bank|Mux42~1_combout  & !\CORE|ALU|LessThan0~41_cout 
// )))

	.dataa(\CORE|alu_in1[21]~32_combout ),
	.datab(\CORE|Register_Bank|Mux42~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~43 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N12
cycloneive_lcell_comb \CORE|ALU|LessThan0~45 (
// Equation(s):
// \CORE|ALU|LessThan0~45_cout  = CARRY((\CORE|Register_Bank|Mux41~1_combout  & ((!\CORE|ALU|LessThan0~43_cout ) # (!\CORE|alu_in1[22]~29_combout ))) # (!\CORE|Register_Bank|Mux41~1_combout  & (!\CORE|alu_in1[22]~29_combout  & !\CORE|ALU|LessThan0~43_cout 
// )))

	.dataa(\CORE|Register_Bank|Mux41~1_combout ),
	.datab(\CORE|alu_in1[22]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~45 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N14
cycloneive_lcell_comb \CORE|ALU|LessThan0~47 (
// Equation(s):
// \CORE|ALU|LessThan0~47_cout  = CARRY((\CORE|alu_in1[23]~26_combout  & ((!\CORE|ALU|LessThan0~45_cout ) # (!\CORE|Register_Bank|Mux40~1_combout ))) # (!\CORE|alu_in1[23]~26_combout  & (!\CORE|Register_Bank|Mux40~1_combout  & !\CORE|ALU|LessThan0~45_cout 
// )))

	.dataa(\CORE|alu_in1[23]~26_combout ),
	.datab(\CORE|Register_Bank|Mux40~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~47 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N16
cycloneive_lcell_comb \CORE|ALU|LessThan0~49 (
// Equation(s):
// \CORE|ALU|LessThan0~49_cout  = CARRY((\CORE|alu_in1[24]~23_combout  & (\CORE|Register_Bank|Mux39~1_combout  & !\CORE|ALU|LessThan0~47_cout )) # (!\CORE|alu_in1[24]~23_combout  & ((\CORE|Register_Bank|Mux39~1_combout ) # (!\CORE|ALU|LessThan0~47_cout ))))

	.dataa(\CORE|alu_in1[24]~23_combout ),
	.datab(\CORE|Register_Bank|Mux39~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~49 .lut_mask = 16'h004D;
defparam \CORE|ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N18
cycloneive_lcell_comb \CORE|ALU|LessThan0~51 (
// Equation(s):
// \CORE|ALU|LessThan0~51_cout  = CARRY((\CORE|alu_in1[25]~20_combout  & ((!\CORE|ALU|LessThan0~49_cout ) # (!\CORE|Register_Bank|Mux38~1_combout ))) # (!\CORE|alu_in1[25]~20_combout  & (!\CORE|Register_Bank|Mux38~1_combout  & !\CORE|ALU|LessThan0~49_cout 
// )))

	.dataa(\CORE|alu_in1[25]~20_combout ),
	.datab(\CORE|Register_Bank|Mux38~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~51 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N20
cycloneive_lcell_comb \CORE|ALU|LessThan0~53 (
// Equation(s):
// \CORE|ALU|LessThan0~53_cout  = CARRY((\CORE|Register_Bank|Mux37~1_combout  & ((!\CORE|ALU|LessThan0~51_cout ) # (!\CORE|alu_in1[26]~17_combout ))) # (!\CORE|Register_Bank|Mux37~1_combout  & (!\CORE|alu_in1[26]~17_combout  & !\CORE|ALU|LessThan0~51_cout 
// )))

	.dataa(\CORE|Register_Bank|Mux37~1_combout ),
	.datab(\CORE|alu_in1[26]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~53 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N22
cycloneive_lcell_comb \CORE|ALU|LessThan0~55 (
// Equation(s):
// \CORE|ALU|LessThan0~55_cout  = CARRY((\CORE|alu_in1[27]~14_combout  & ((!\CORE|ALU|LessThan0~53_cout ) # (!\CORE|Register_Bank|Mux36~1_combout ))) # (!\CORE|alu_in1[27]~14_combout  & (!\CORE|Register_Bank|Mux36~1_combout  & !\CORE|ALU|LessThan0~53_cout 
// )))

	.dataa(\CORE|alu_in1[27]~14_combout ),
	.datab(\CORE|Register_Bank|Mux36~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~55 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N24
cycloneive_lcell_comb \CORE|ALU|LessThan0~57 (
// Equation(s):
// \CORE|ALU|LessThan0~57_cout  = CARRY((\CORE|Register_Bank|Mux35~1_combout  & ((!\CORE|ALU|LessThan0~55_cout ) # (!\CORE|alu_in1[28]~11_combout ))) # (!\CORE|Register_Bank|Mux35~1_combout  & (!\CORE|alu_in1[28]~11_combout  & !\CORE|ALU|LessThan0~55_cout 
// )))

	.dataa(\CORE|Register_Bank|Mux35~1_combout ),
	.datab(\CORE|alu_in1[28]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~57 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N26
cycloneive_lcell_comb \CORE|ALU|LessThan0~59 (
// Equation(s):
// \CORE|ALU|LessThan0~59_cout  = CARRY((\CORE|alu_in1[29]~8_combout  & ((!\CORE|ALU|LessThan0~57_cout ) # (!\CORE|Register_Bank|Mux34~1_combout ))) # (!\CORE|alu_in1[29]~8_combout  & (!\CORE|Register_Bank|Mux34~1_combout  & !\CORE|ALU|LessThan0~57_cout )))

	.dataa(\CORE|alu_in1[29]~8_combout ),
	.datab(\CORE|Register_Bank|Mux34~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~59 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N28
cycloneive_lcell_comb \CORE|ALU|LessThan0~61 (
// Equation(s):
// \CORE|ALU|LessThan0~61_cout  = CARRY((\CORE|Register_Bank|Mux33~1_combout  & ((!\CORE|ALU|LessThan0~59_cout ) # (!\CORE|alu_in1[30]~5_combout ))) # (!\CORE|Register_Bank|Mux33~1_combout  & (!\CORE|alu_in1[30]~5_combout  & !\CORE|ALU|LessThan0~59_cout )))

	.dataa(\CORE|Register_Bank|Mux33~1_combout ),
	.datab(\CORE|alu_in1[30]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CORE|ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\CORE|ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \CORE|ALU|LessThan0~61 .lut_mask = 16'h002B;
defparam \CORE|ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N30
cycloneive_lcell_comb \CORE|ALU|LessThan0~62 (
// Equation(s):
// \CORE|ALU|LessThan0~62_combout  = (\CORE|alu_in1[31]~2_combout  & (\CORE|ALU|LessThan0~61_cout  & \CORE|Register_Bank|Mux32~1_combout )) # (!\CORE|alu_in1[31]~2_combout  & ((\CORE|ALU|LessThan0~61_cout ) # (\CORE|Register_Bank|Mux32~1_combout )))

	.dataa(\CORE|alu_in1[31]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|Register_Bank|Mux32~1_combout ),
	.cin(\CORE|ALU|LessThan0~61_cout ),
	.combout(\CORE|ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|ALU|LessThan0~62 .lut_mask = 16'hF550;
defparam \CORE|ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N20
cycloneive_lcell_comb \CORE|ALU|Mux31~1 (
// Equation(s):
// \CORE|ALU|Mux31~1_combout  = (\CORE|ALU_CONTROL|Mux0~0_combout  & ((\CORE|ALU|Mux31~0_combout  & (\CORE|ALU|LessThan1~62_combout )) # (!\CORE|ALU|Mux31~0_combout  & ((\CORE|ALU|LessThan0~62_combout ))))) # (!\CORE|ALU_CONTROL|Mux0~0_combout  & 
// (\CORE|ALU|Mux31~0_combout ))

	.dataa(\CORE|ALU_CONTROL|Mux0~0_combout ),
	.datab(\CORE|ALU|Mux31~0_combout ),
	.datac(\CORE|ALU|LessThan1~62_combout ),
	.datad(\CORE|ALU|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\CORE|ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|ALU|Mux31~1 .lut_mask = 16'hE6C4;
defparam \CORE|ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N14
cycloneive_lcell_comb \CORE|write_data[0]~0 (
// Equation(s):
// \CORE|write_data[0]~0_combout  = (\CORE|Control|Decoder0~3_combout  & (\GPIO|read_data_GPIO [0])) # (!\CORE|Control|Decoder0~3_combout  & ((\CORE|ALU|Mux31~1_combout )))

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~3_combout ),
	.datac(\GPIO|read_data_GPIO [0]),
	.datad(\CORE|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CORE|write_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|write_data[0]~0 .lut_mask = 16'hF3C0;
defparam \CORE|write_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N13
dffeas \CORE|Register_Bank|registers[2][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[0]~0_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[2][0] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y44_N29
dffeas \CORE|Register_Bank|registers[3][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[0]~0_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[3][0] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y44_N23
dffeas \CORE|Register_Bank|registers[1][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CORE|write_data[0]~0_combout ),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CORE|Register_Bank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CORE|Register_Bank|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CORE|Register_Bank|registers[1][0] .is_wysiwyg = "true";
defparam \CORE|Register_Bank|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N22
cycloneive_lcell_comb \CORE|Register_Bank|Mux63~0 (
// Equation(s):
// \CORE|Register_Bank|Mux63~0_combout  = (\ROM|mem~7_combout  & ((\ROM|mem~13_combout  & (\CORE|Register_Bank|registers[3][0]~q )) # (!\ROM|mem~13_combout  & ((\CORE|Register_Bank|registers[1][0]~q ))))) # (!\ROM|mem~7_combout  & 
// (((\CORE|Register_Bank|registers[1][0]~q ))))

	.dataa(\ROM|mem~7_combout ),
	.datab(\CORE|Register_Bank|registers[3][0]~q ),
	.datac(\CORE|Register_Bank|registers[1][0]~q ),
	.datad(\ROM|mem~13_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux63~0 .lut_mask = 16'hD8F0;
defparam \CORE|Register_Bank|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N24
cycloneive_lcell_comb \CORE|Register_Bank|Mux63~1 (
// Equation(s):
// \CORE|Register_Bank|Mux63~1_combout  = (\ROM|mem~17_combout  & (((\CORE|Register_Bank|Mux63~0_combout )))) # (!\ROM|mem~17_combout  & (\CORE|Register_Bank|registers[2][0]~q  & (\ROM|mem~14_combout )))

	.dataa(\CORE|Register_Bank|registers[2][0]~q ),
	.datab(\ROM|mem~14_combout ),
	.datac(\ROM|mem~17_combout ),
	.datad(\CORE|Register_Bank|Mux63~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux63~1 .lut_mask = 16'hF808;
defparam \CORE|Register_Bank|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N24
cycloneive_lcell_comb \MemoryController|MemGPIO_out[0]~0 (
// Equation(s):
// \MemoryController|MemGPIO_out[0]~0_combout  = (\CORE|Control|Decoder0~2_combout  & \CORE|Register_Bank|Mux63~1_combout )

	.dataa(\CORE|Control|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|Register_Bank|Mux63~1_combout ),
	.cin(gnd),
	.combout(\MemoryController|MemGPIO_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryController|MemGPIO_out[0]~0 .lut_mask = 16'hAA00;
defparam \MemoryController|MemGPIO_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N16
cycloneive_lcell_comb \GPIO|LEDr[0]~feeder (
// Equation(s):
// \GPIO|LEDr[0]~feeder_combout  = \MemoryController|MemGPIO_out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[0]~0_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDr[0]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y45_N17
dffeas \GPIO|LEDr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[0] .is_wysiwyg = "true";
defparam \GPIO|LEDr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N16
cycloneive_lcell_comb \MemoryController|MemGPIO_out[1]~1 (
// Equation(s):
// \MemoryController|MemGPIO_out[1]~1_combout  = (\CORE|Register_Bank|Mux62~1_combout  & \CORE|Control|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|Register_Bank|Mux62~1_combout ),
	.datad(\CORE|Control|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\MemoryController|MemGPIO_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryController|MemGPIO_out[1]~1 .lut_mask = 16'hF000;
defparam \MemoryController|MemGPIO_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N17
dffeas \GPIO|LEDr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\MemoryController|MemGPIO_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[1] .is_wysiwyg = "true";
defparam \GPIO|LEDr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N10
cycloneive_lcell_comb \MemoryController|MemGPIO_out[2]~2 (
// Equation(s):
// \MemoryController|MemGPIO_out[2]~2_combout  = (\CORE|Register_Bank|Mux61~1_combout  & \CORE|Control|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|Register_Bank|Mux61~1_combout ),
	.datad(\CORE|Control|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\MemoryController|MemGPIO_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryController|MemGPIO_out[2]~2 .lut_mask = 16'hF000;
defparam \MemoryController|MemGPIO_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N22
cycloneive_lcell_comb \GPIO|LEDr[2]~feeder (
// Equation(s):
// \GPIO|LEDr[2]~feeder_combout  = \MemoryController|MemGPIO_out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[2]~2_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDr[2]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N23
dffeas \GPIO|LEDr[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[2] .is_wysiwyg = "true";
defparam \GPIO|LEDr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N10
cycloneive_lcell_comb \MemoryController|MemGPIO_out[3]~3 (
// Equation(s):
// \MemoryController|MemGPIO_out[3]~3_combout  = (\CORE|Register_Bank|Mux60~1_combout  & \CORE|Control|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|Register_Bank|Mux60~1_combout ),
	.datad(\CORE|Control|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\MemoryController|MemGPIO_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryController|MemGPIO_out[3]~3 .lut_mask = 16'hF000;
defparam \MemoryController|MemGPIO_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N30
cycloneive_lcell_comb \GPIO|LEDr[3]~feeder (
// Equation(s):
// \GPIO|LEDr[3]~feeder_combout  = \MemoryController|MemGPIO_out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[3]~3_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDr[3]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y45_N31
dffeas \GPIO|LEDr[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[3] .is_wysiwyg = "true";
defparam \GPIO|LEDr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N24
cycloneive_lcell_comb \MemoryController|MemGPIO_out[4]~4 (
// Equation(s):
// \MemoryController|MemGPIO_out[4]~4_combout  = (\CORE|Control|Decoder0~2_combout  & \CORE|Register_Bank|Mux59~1_combout )

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\CORE|Register_Bank|Mux59~1_combout ),
	.cin(gnd),
	.combout(\MemoryController|MemGPIO_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryController|MemGPIO_out[4]~4 .lut_mask = 16'hCC00;
defparam \MemoryController|MemGPIO_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N20
cycloneive_lcell_comb \GPIO|LEDr[4]~feeder (
// Equation(s):
// \GPIO|LEDr[4]~feeder_combout  = \MemoryController|MemGPIO_out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[4]~4_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDr[4]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N21
dffeas \GPIO|LEDr[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[4] .is_wysiwyg = "true";
defparam \GPIO|LEDr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N30
cycloneive_lcell_comb \MemoryController|MemGPIO_out[5]~5 (
// Equation(s):
// \MemoryController|MemGPIO_out[5]~5_combout  = (\CORE|Control|Decoder0~2_combout  & \CORE|Register_Bank|Mux58~1_combout )

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\CORE|Register_Bank|Mux58~1_combout ),
	.cin(gnd),
	.combout(\MemoryController|MemGPIO_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryController|MemGPIO_out[5]~5 .lut_mask = 16'hCC00;
defparam \MemoryController|MemGPIO_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N14
cycloneive_lcell_comb \GPIO|LEDr[5]~feeder (
// Equation(s):
// \GPIO|LEDr[5]~feeder_combout  = \MemoryController|MemGPIO_out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemoryController|MemGPIO_out[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\GPIO|LEDr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDr[5]~feeder .lut_mask = 16'hF0F0;
defparam \GPIO|LEDr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N15
dffeas \GPIO|LEDr[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[5] .is_wysiwyg = "true";
defparam \GPIO|LEDr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N12
cycloneive_lcell_comb \MemoryController|MemGPIO_out[6]~6 (
// Equation(s):
// \MemoryController|MemGPIO_out[6]~6_combout  = (\CORE|Register_Bank|Mux57~1_combout  & \CORE|Control|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CORE|Register_Bank|Mux57~1_combout ),
	.datad(\CORE|Control|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\MemoryController|MemGPIO_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryController|MemGPIO_out[6]~6 .lut_mask = 16'hF000;
defparam \MemoryController|MemGPIO_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N28
cycloneive_lcell_comb \GPIO|LEDr[6]~feeder (
// Equation(s):
// \GPIO|LEDr[6]~feeder_combout  = \MemoryController|MemGPIO_out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[6]~6_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDr[6]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N29
dffeas \GPIO|LEDr[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[6] .is_wysiwyg = "true";
defparam \GPIO|LEDr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N6
cycloneive_lcell_comb \MemoryController|MemGPIO_out[7]~7 (
// Equation(s):
// \MemoryController|MemGPIO_out[7]~7_combout  = (\CORE|Control|Decoder0~2_combout  & \CORE|Register_Bank|Mux56~1_combout )

	.dataa(gnd),
	.datab(\CORE|Control|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\CORE|Register_Bank|Mux56~1_combout ),
	.cin(gnd),
	.combout(\MemoryController|MemGPIO_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryController|MemGPIO_out[7]~7 .lut_mask = 16'hCC00;
defparam \MemoryController|MemGPIO_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N26
cycloneive_lcell_comb \GPIO|LEDr[7]~feeder (
// Equation(s):
// \GPIO|LEDr[7]~feeder_combout  = \MemoryController|MemGPIO_out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[7]~7_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDr[7]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N27
dffeas \GPIO|LEDr[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[7] .is_wysiwyg = "true";
defparam \GPIO|LEDr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N20
cycloneive_lcell_comb \MemoryController|MemGPIO_out[8]~8 (
// Equation(s):
// \MemoryController|MemGPIO_out[8]~8_combout  = (\CORE|Register_Bank|Mux55~1_combout  & \CORE|Control|Decoder0~2_combout )

	.dataa(\CORE|Register_Bank|Mux55~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CORE|Control|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\MemoryController|MemGPIO_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryController|MemGPIO_out[8]~8 .lut_mask = 16'hAA00;
defparam \MemoryController|MemGPIO_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N24
cycloneive_lcell_comb \GPIO|LEDr[8]~feeder (
// Equation(s):
// \GPIO|LEDr[8]~feeder_combout  = \MemoryController|MemGPIO_out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[8]~8_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDr[8]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N25
dffeas \GPIO|LEDr[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[8] .is_wysiwyg = "true";
defparam \GPIO|LEDr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y45_N13
dffeas \GPIO|LEDr[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|Mux54~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[9] .is_wysiwyg = "true";
defparam \GPIO|LEDr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N27
dffeas \GPIO|LEDr[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|Mux53~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[10] .is_wysiwyg = "true";
defparam \GPIO|LEDr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N24
cycloneive_lcell_comb \CORE|Register_Bank|Mux52~1 (
// Equation(s):
// \CORE|Register_Bank|Mux52~1_combout  = (\CORE|Register_Bank|Mux52~0_combout ) # ((\CORE|Register_Bank|registers[2][11]~q  & (!\ROM|mem~17_combout  & \ROM|mem~14_combout )))

	.dataa(\CORE|Register_Bank|registers[2][11]~q ),
	.datab(\ROM|mem~17_combout ),
	.datac(\CORE|Register_Bank|Mux52~0_combout ),
	.datad(\ROM|mem~14_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux52~1 .lut_mask = 16'hF2F0;
defparam \CORE|Register_Bank|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N25
dffeas \GPIO|LEDr[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|Mux52~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[11] .is_wysiwyg = "true";
defparam \GPIO|LEDr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N5
dffeas \GPIO|LEDr[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|Mux51~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[12] .is_wysiwyg = "true";
defparam \GPIO|LEDr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N30
cycloneive_lcell_comb \CORE|Register_Bank|Mux50~1 (
// Equation(s):
// \CORE|Register_Bank|Mux50~1_combout  = (\CORE|Register_Bank|Mux50~0_combout ) # ((\CORE|Register_Bank|registers[2][13]~q  & (\ROM|mem~14_combout  & !\ROM|mem~17_combout )))

	.dataa(\CORE|Register_Bank|registers[2][13]~q ),
	.datab(\CORE|Register_Bank|Mux50~0_combout ),
	.datac(\ROM|mem~14_combout ),
	.datad(\ROM|mem~17_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux50~1 .lut_mask = 16'hCCEC;
defparam \CORE|Register_Bank|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N31
dffeas \GPIO|LEDr[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|Mux50~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[13] .is_wysiwyg = "true";
defparam \GPIO|LEDr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N14
cycloneive_lcell_comb \CORE|Register_Bank|Mux49~1 (
// Equation(s):
// \CORE|Register_Bank|Mux49~1_combout  = (\CORE|Register_Bank|Mux49~0_combout ) # ((!\ROM|mem~17_combout  & (\ROM|mem~14_combout  & \CORE|Register_Bank|registers[2][14]~q )))

	.dataa(\ROM|mem~17_combout ),
	.datab(\ROM|mem~14_combout ),
	.datac(\CORE|Register_Bank|Mux49~0_combout ),
	.datad(\CORE|Register_Bank|registers[2][14]~q ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux49~1 .lut_mask = 16'hF4F0;
defparam \CORE|Register_Bank|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N15
dffeas \GPIO|LEDr[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|Mux49~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[14] .is_wysiwyg = "true";
defparam \GPIO|LEDr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N8
cycloneive_lcell_comb \CORE|Register_Bank|Mux48~1 (
// Equation(s):
// \CORE|Register_Bank|Mux48~1_combout  = (\CORE|Register_Bank|Mux48~0_combout ) # ((\CORE|Register_Bank|registers[2][15]~q  & (!\ROM|mem~17_combout  & \ROM|mem~14_combout )))

	.dataa(\CORE|Register_Bank|registers[2][15]~q ),
	.datab(\ROM|mem~17_combout ),
	.datac(\ROM|mem~14_combout ),
	.datad(\CORE|Register_Bank|Mux48~0_combout ),
	.cin(gnd),
	.combout(\CORE|Register_Bank|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \CORE|Register_Bank|Mux48~1 .lut_mask = 16'hFF20;
defparam \CORE|Register_Bank|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y45_N9
dffeas \GPIO|LEDr[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|Mux48~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[15] .is_wysiwyg = "true";
defparam \GPIO|LEDr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y45_N7
dffeas \GPIO|LEDr[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|Mux47~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[16] .is_wysiwyg = "true";
defparam \GPIO|LEDr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y45_N27
dffeas \GPIO|LEDr[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CORE|Register_Bank|Mux46~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDr[17] .is_wysiwyg = "true";
defparam \GPIO|LEDr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N28
cycloneive_lcell_comb \GPIO|LEDg[0]~feeder (
// Equation(s):
// \GPIO|LEDg[0]~feeder_combout  = \MemoryController|MemGPIO_out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[0]~0_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDg[0]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y45_N29
dffeas \GPIO|LEDg[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDg[0] .is_wysiwyg = "true";
defparam \GPIO|LEDg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N8
cycloneive_lcell_comb \GPIO|LEDg[1]~feeder (
// Equation(s):
// \GPIO|LEDg[1]~feeder_combout  = \MemoryController|MemGPIO_out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[1]~1_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDg[1]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N9
dffeas \GPIO|LEDg[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDg[1] .is_wysiwyg = "true";
defparam \GPIO|LEDg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N18
cycloneive_lcell_comb \GPIO|LEDg[2]~feeder (
// Equation(s):
// \GPIO|LEDg[2]~feeder_combout  = \MemoryController|MemGPIO_out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[2]~2_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDg[2]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N19
dffeas \GPIO|LEDg[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDg[2] .is_wysiwyg = "true";
defparam \GPIO|LEDg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N22
cycloneive_lcell_comb \GPIO|LEDg[3]~feeder (
// Equation(s):
// \GPIO|LEDg[3]~feeder_combout  = \MemoryController|MemGPIO_out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[3]~3_combout ),
	.cin(gnd),
	.combout(\GPIO|LEDg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|LEDg[3]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|LEDg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y45_N23
dffeas \GPIO|LEDg[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|LEDg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDg[3] .is_wysiwyg = "true";
defparam \GPIO|LEDg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y69_N25
dffeas \GPIO|LEDg[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\MemoryController|MemGPIO_out[4]~4_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDg[4] .is_wysiwyg = "true";
defparam \GPIO|LEDg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y69_N31
dffeas \GPIO|LEDg[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\MemoryController|MemGPIO_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDg[5] .is_wysiwyg = "true";
defparam \GPIO|LEDg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y69_N13
dffeas \GPIO|LEDg[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\MemoryController|MemGPIO_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDg[6] .is_wysiwyg = "true";
defparam \GPIO|LEDg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y69_N7
dffeas \GPIO|LEDg[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\MemoryController|MemGPIO_out[7]~7_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDg[7] .is_wysiwyg = "true";
defparam \GPIO|LEDg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N21
dffeas \GPIO|LEDg[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\MemoryController|MemGPIO_out[8]~8_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|LEDg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|LEDg[8] .is_wysiwyg = "true";
defparam \GPIO|LEDg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N4
cycloneive_lcell_comb \GPIO|HEX[1]~feeder (
// Equation(s):
// \GPIO|HEX[1]~feeder_combout  = \MemoryController|MemGPIO_out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[1]~1_combout ),
	.cin(gnd),
	.combout(\GPIO|HEX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|HEX[1]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|HEX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N5
dffeas \GPIO|HEX[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|HEX[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|HEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|HEX[1] .is_wysiwyg = "true";
defparam \GPIO|HEX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N26
cycloneive_lcell_comb \GPIO|HEX[3]~feeder (
// Equation(s):
// \GPIO|HEX[3]~feeder_combout  = \MemoryController|MemGPIO_out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[3]~3_combout ),
	.cin(gnd),
	.combout(\GPIO|HEX[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|HEX[3]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|HEX[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y45_N27
dffeas \GPIO|HEX[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|HEX[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|HEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|HEX[3] .is_wysiwyg = "true";
defparam \GPIO|HEX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y69_N11
dffeas \GPIO|HEX[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\MemoryController|MemGPIO_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|HEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|HEX[2] .is_wysiwyg = "true";
defparam \GPIO|HEX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N4
cycloneive_lcell_comb \GPIO|HEX[0]~feeder (
// Equation(s):
// \GPIO|HEX[0]~feeder_combout  = \MemoryController|MemGPIO_out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryController|MemGPIO_out[0]~0_combout ),
	.cin(gnd),
	.combout(\GPIO|HEX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \GPIO|HEX[0]~feeder .lut_mask = 16'hFF00;
defparam \GPIO|HEX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y45_N5
dffeas \GPIO|HEX[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GPIO|HEX[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CORE|Control|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GPIO|HEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \GPIO|HEX[0] .is_wysiwyg = "true";
defparam \GPIO|HEX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y65_N0
cycloneive_lcell_comb \Decoder|WideOr5~0 (
// Equation(s):
// \Decoder|WideOr5~0_combout  = (\GPIO|HEX [1] & ((\GPIO|HEX [0] & (\GPIO|HEX [3])) # (!\GPIO|HEX [0] & ((\GPIO|HEX [2]))))) # (!\GPIO|HEX [1] & (\GPIO|HEX [2] & (\GPIO|HEX [3] $ (\GPIO|HEX [0]))))

	.dataa(\GPIO|HEX [1]),
	.datab(\GPIO|HEX [3]),
	.datac(\GPIO|HEX [2]),
	.datad(\GPIO|HEX [0]),
	.cin(gnd),
	.combout(\Decoder|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder|WideOr5~0 .lut_mask = 16'h98E0;
defparam \Decoder|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y65_N22
cycloneive_lcell_comb \Decoder|WideOr4~0 (
// Equation(s):
// \Decoder|WideOr4~0_combout  = (\GPIO|HEX [3] & (\GPIO|HEX [2] & ((\GPIO|HEX [1]) # (!\GPIO|HEX [0])))) # (!\GPIO|HEX [3] & (\GPIO|HEX [1] & (!\GPIO|HEX [2] & !\GPIO|HEX [0])))

	.dataa(\GPIO|HEX [1]),
	.datab(\GPIO|HEX [3]),
	.datac(\GPIO|HEX [2]),
	.datad(\GPIO|HEX [0]),
	.cin(gnd),
	.combout(\Decoder|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder|WideOr4~0 .lut_mask = 16'h80C2;
defparam \Decoder|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y65_N28
cycloneive_lcell_comb \Decoder|WideOr3~0 (
// Equation(s):
// \Decoder|WideOr3~0_combout  = (\GPIO|HEX [0] & (\GPIO|HEX [1] $ (((!\GPIO|HEX [2]))))) # (!\GPIO|HEX [0] & ((\GPIO|HEX [1] & (\GPIO|HEX [3] & !\GPIO|HEX [2])) # (!\GPIO|HEX [1] & (!\GPIO|HEX [3] & \GPIO|HEX [2]))))

	.dataa(\GPIO|HEX [1]),
	.datab(\GPIO|HEX [3]),
	.datac(\GPIO|HEX [2]),
	.datad(\GPIO|HEX [0]),
	.cin(gnd),
	.combout(\Decoder|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder|WideOr3~0 .lut_mask = 16'hA518;
defparam \Decoder|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y65_N2
cycloneive_lcell_comb \Decoder|WideOr2~0 (
// Equation(s):
// \Decoder|WideOr2~0_combout  = (\GPIO|HEX [1] & (!\GPIO|HEX [3] & ((\GPIO|HEX [0])))) # (!\GPIO|HEX [1] & ((\GPIO|HEX [2] & (!\GPIO|HEX [3])) # (!\GPIO|HEX [2] & ((\GPIO|HEX [0])))))

	.dataa(\GPIO|HEX [1]),
	.datab(\GPIO|HEX [3]),
	.datac(\GPIO|HEX [2]),
	.datad(\GPIO|HEX [0]),
	.cin(gnd),
	.combout(\Decoder|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder|WideOr2~0 .lut_mask = 16'h3710;
defparam \Decoder|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y65_N24
cycloneive_lcell_comb \Decoder|WideOr1~0 (
// Equation(s):
// \Decoder|WideOr1~0_combout  = (\GPIO|HEX [1] & (!\GPIO|HEX [3] & ((\GPIO|HEX [0]) # (!\GPIO|HEX [2])))) # (!\GPIO|HEX [1] & (\GPIO|HEX [0] & (\GPIO|HEX [3] $ (!\GPIO|HEX [2]))))

	.dataa(\GPIO|HEX [1]),
	.datab(\GPIO|HEX [3]),
	.datac(\GPIO|HEX [2]),
	.datad(\GPIO|HEX [0]),
	.cin(gnd),
	.combout(\Decoder|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder|WideOr1~0 .lut_mask = 16'h6302;
defparam \Decoder|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y65_N10
cycloneive_lcell_comb \Decoder|WideOr0~0 (
// Equation(s):
// \Decoder|WideOr0~0_combout  = (\GPIO|HEX [0] & ((\GPIO|HEX [3]) # (\GPIO|HEX [1] $ (\GPIO|HEX [2])))) # (!\GPIO|HEX [0] & ((\GPIO|HEX [1]) # (\GPIO|HEX [3] $ (\GPIO|HEX [2]))))

	.dataa(\GPIO|HEX [1]),
	.datab(\GPIO|HEX [3]),
	.datac(\GPIO|HEX [2]),
	.datad(\GPIO|HEX [0]),
	.cin(gnd),
	.combout(\Decoder|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \Decoder|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y65_N12
cycloneive_lcell_comb \Decoder|WideOr6~0 (
// Equation(s):
// \Decoder|WideOr6~0_combout  = (\GPIO|HEX [3] & (\GPIO|HEX [0] & (\GPIO|HEX [1] $ (\GPIO|HEX [2])))) # (!\GPIO|HEX [3] & (!\GPIO|HEX [1] & (\GPIO|HEX [2] $ (\GPIO|HEX [0]))))

	.dataa(\GPIO|HEX [1]),
	.datab(\GPIO|HEX [3]),
	.datac(\GPIO|HEX [2]),
	.datad(\GPIO|HEX [0]),
	.cin(gnd),
	.combout(\Decoder|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder|WideOr6~0 .lut_mask = 16'h4910;
defparam \Decoder|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LEDr[0] = \LEDr[0]~output_o ;

assign LEDr[1] = \LEDr[1]~output_o ;

assign LEDr[2] = \LEDr[2]~output_o ;

assign LEDr[3] = \LEDr[3]~output_o ;

assign LEDr[4] = \LEDr[4]~output_o ;

assign LEDr[5] = \LEDr[5]~output_o ;

assign LEDr[6] = \LEDr[6]~output_o ;

assign LEDr[7] = \LEDr[7]~output_o ;

assign LEDr[8] = \LEDr[8]~output_o ;

assign LEDr[9] = \LEDr[9]~output_o ;

assign LEDr[10] = \LEDr[10]~output_o ;

assign LEDr[11] = \LEDr[11]~output_o ;

assign LEDr[12] = \LEDr[12]~output_o ;

assign LEDr[13] = \LEDr[13]~output_o ;

assign LEDr[14] = \LEDr[14]~output_o ;

assign LEDr[15] = \LEDr[15]~output_o ;

assign LEDr[16] = \LEDr[16]~output_o ;

assign LEDr[17] = \LEDr[17]~output_o ;

assign LEDg[0] = \LEDg[0]~output_o ;

assign LEDg[1] = \LEDg[1]~output_o ;

assign LEDg[2] = \LEDg[2]~output_o ;

assign LEDg[3] = \LEDg[3]~output_o ;

assign LEDg[4] = \LEDg[4]~output_o ;

assign LEDg[5] = \LEDg[5]~output_o ;

assign LEDg[6] = \LEDg[6]~output_o ;

assign LEDg[7] = \LEDg[7]~output_o ;

assign LEDg[8] = \LEDg[8]~output_o ;

assign L1 = \L1~output_o ;

assign L2 = \L2~output_o ;

assign L3 = \L3~output_o ;

assign L4 = \L4~output_o ;

assign L5 = \L5~output_o ;

assign L6 = \L6~output_o ;

assign L0 = \L0~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
