# Reading D:/Intel_quartus/modelsim_ase/tcl/vsim/pref.tcl
# do TWS_Verilog_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Intel_quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/eYSIP/Repository/TWS_Verilog {D:/eYSIP/Repository/TWS_Verilog/TWS_Behavioral.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:01 on May 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/eYSIP/Repository/TWS_Verilog" D:/eYSIP/Repository/TWS_Verilog/TWS_Behavioral.v 
# -- Compiling module TWS_Behavioral
# 
# Top level modules:
# 	TWS_Behavioral
# End time: 18:05:01 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/eYSIP/Repository/TWS_Verilog {D:/eYSIP/Repository/TWS_Verilog/TWS_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:01 on May 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/eYSIP/Repository/TWS_Verilog" D:/eYSIP/Repository/TWS_Verilog/TWS_tb.v 
# -- Compiling module TWS_tb
# 
# Top level modules:
# 	TWS_tb
# End time: 18:05:01 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TWS_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TWS_tb 
# Start time: 18:05:03 on May 26,2020
# Loading work.TWS_tb
# Loading work.TWS_Behavioral
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 18:05:13 on May 26,2020, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
