{
    "bd_design_name": "axi_pcie_mig",
    "bitstream_export_dir": "/home/build/compiler/tests_spec_accel/ACCEL/503.postencil",
    "bitstream_filename": "bitstream.bit",
    "c2h_channels": "1",
    "design_dir": "/home/build/compiler/tests_spec_accel/ACCEL/503.postencil",
    "enable_autoconnect": "1",
    "enable_axi_block_ram": "0",
    "enable_axi_ethernet_lite": "0",
    "enable_axi_iic": "0",
    "enable_axi_intc": "1",
    "enable_axi_perf_monitor": "0",
    "enable_axi_timer": "1",
    "enable_custom_ip": "1",
    "enable_gpio": "1",
    "enable_gui": "0",
    "enable_ila": "0",
    "enable_microblaze": "0",
    "enable_mig": "1",
    "enable_pcie": "1",
    "enable_pr_controller": "0",
    "enable_second_ddr_dimm": "0",
    "enable_system_management": "1",
    "enable_usb_uart": "1",
    "enable_usb_uart_lite": "0",
    "fpga_id": "0",
    "h2c_channels": "1",
    "infrastructure_type": "dma",
    "json_filename": "bitstream.json",
    "num_cpu_cores": "4",
    "only_build_bd": "0",
    "pcie_lane_width": "16",
    "platform_name": "vcu118",
    "proj_name_long": "pcieDMA",
    "proj_name_short": "orka",
    "vendor": "Xilinx"
}
