[AHDL]
Type=Synthesis
Handle=135670
Project=d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\CombinationLock.adf
[Settings]
dsn=d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock
Tool_status=done
[Results]
Warnings=7
Errors=0
Break=0
