// Seed: 3299766848
module module_0 ();
  logic [1 : -1  &  ~ $realtime] id_1;
  assign id_1[-1'b0] = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd16
) (
    input  wand id_0,
    output tri1 id_1,
    input  tri  _id_2
);
  wire [id_2 : 1 'b0] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output logic id_3
);
  wire id_5;
  module_0 modCall_1 ();
  assign id_3 = id_1;
  initial id_3 = 1'b0;
endmodule
