// Seed: 3161340120
module module_0;
  assign id_1 = id_1;
  if (1'b0) always_latch id_2 = -1;
  localparam id_3 = -1;
  tri1 id_4;
  if (id_3) parameter id_5 = "";
  else assign id_1 = 1'b0;
  assign module_1.id_19 = 0;
  wire id_6, id_7, id_8, id_9;
  wire id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input tri id_2,
    input tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    output wire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply0 void id_14#(.id_25(-1)),
    output supply1 id_15,
    output tri0 id_16,
    output wire id_17,
    input wire void id_18,
    input wor id_19,
    input wand id_20,
    input supply0 id_21,
    input wand id_22,
    input tri id_23
);
  id_26 :
  assert property (@(-1) id_7) id_1 <= 1;
  assign id_1 = 1'b0;
  logic [7:0] id_27, id_28, id_29;
  final disable id_30;
  module_0 modCall_1 ();
endmodule
