# Mixed-Signal-Based-SoC-on-FPGA
### Installing sandpiper
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/1.%20Installing%20Sandpiper.png)
### Repo contents for implementing the RISCV Core
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/2.%20Repo%20contents%20for%20implementing%20the%20RISCV%20Core.png)
### Conversion of .tlv to .v file
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/3.%20Conversion%20of%20tlv%20to%20v%20file.png)
### rvmyth.v generated
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/4.%20rvmyth.v%20generated.png)
### Compiling the RISCV core with iverilog
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/5.%20Compiling%20the%20RISCV%20core%20with%20iverilog.png)
### Generating the wave dump file
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/6.%20Generating%20the%20wave%20dump%20file.png)
### Wave dump generated (.vsd file)
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/7.%20Wavedump%20Generated.png)
### Viewing the Signals in GTKWAVE
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/8.%20Viewing%20the%20signals%20in%20gtkwave.png)
### RTL simulation in GTKWAVE
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/9.%20RTL%20Simulation%20in%20gtkwave.png)
### Output signal in Decimal form
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/10.%20Data%20in%20decimal%20format.png)
### Output signal in Hexadecimal form
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/11.%20Data%20in%20Hex%20format.png)
### Output signal in Analog form
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/12.%20Data%20in%20Analog.png)
### RTL Simulation in Vivado
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/13.%20RTL%20Simulation%20in%20Vivado.png)
### Visualizing the Output wave in Analog Form
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/14.%20Visualizing%20in%20Analog.png)
### Timing Failure during Implementation
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/15.%20Timing%20Failure%20during%20Implementation.png)
### Failure due to false path
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/16.%20Failure%20due%20to%20false%20path.png)
### Fix Applied
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/17.%20Fix%20Applied.png)
### Implementation Successful
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/18.%20Implementation%20Successful.png)
### Implemented Design
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/19.%20Implemented%20Design.png)
### Bitstream Generated Successfully
![Image](https://github.com/ppattanaik/Mixed-Signal-Based-SoC-on-FPGA/blob/main/20.%20Bitstream%20Generated%20Successfully.png)
### Programming the FPGA
Due to Unavailability of Zedboard, this implemention has not been performed.

## Acknowledgement
1. Kunal Ghosh - Founder, VSD
2. Shivani Shah - Course Instructor
