<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AD9361: sw/platform_xilinx/dac_core.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AD9361
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_42ffe0294267fc7b3d40e3c54c831ef7.html">platform_xilinx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dac_core.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dac__core_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef DAC_CORE_API_H_</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define DAC_CORE_API_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/***************************** Include Files **********************************/</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ad9361_8h.html">ad9361.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/********************** Macros and Constants Definitions **********************/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define DAC_REG_VERSION                 0x0000</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define DAC_VERSION(x)                  (((x) &amp; 0xffffffff) &lt;&lt; 0)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define VERSION_IS(x,y,z)               ((x) &lt;&lt; 16 | (y) &lt;&lt; 8 | (z))</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define DAC_REG_ID                              0x0004</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define DAC_ID(x)                               (((x) &amp; 0xffffffff) &lt;&lt; 0)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define DAC_REG_SCRATCH                 0x0008</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define DAC_SCRATCH(x)                  (((x) &amp; 0xffffffff) &lt;&lt; 0)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define PCORE_VERSION_MAJOR(version)    (version &gt;&gt; 16)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define DAC_REG_RSTN                    0x0040</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define DAC_RSTN                                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define DAC_MMCM_RSTN                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define DAC_REG_RATECNTRL               0x004C</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define DAC_RATE(x)                             (((x) &amp; 0xFF) &lt;&lt; 0)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DAC_TO_RATE(x)                  (((x) &gt;&gt; 0) &amp; 0xFF)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DAC_REG_CNTRL_1                 0x0044</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define DAC_ENABLE                              (1 &lt;&lt; 0) </span><span class="comment">/* v7.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define DAC_SYNC                                (1 &lt;&lt; 0) </span><span class="comment">/* v8.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define DAC_REG_CNTRL_2                 0x0048</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DAC_PAR_TYPE                    (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DAC_PAR_ENB                             (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define DAC_R1_MODE                             (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define DAC_DATA_FORMAT                 (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DAC_DATA_SEL(x)                 (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* v7.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define DAC_TO_DATA_SEL(x)              (((x) &gt;&gt; 0) &amp; 0xF) </span><span class="comment">/* v7.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DAC_REG_VDMA_FRMCNT             0x0084</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DAC_VDMA_FRMCNT(x)              (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define DAC_TO_VDMA_FRMCNT(x)   (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define DAC_REG_VDMA_STATUS             0x0088</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DAC_VDMA_OVF                    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DAC_VDMA_UNF                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">enum</span> dds_data_select {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        DATA_SEL_DDS,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        DATA_SEL_SED,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        DATA_SEL_DMA,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        DATA_SEL_ZERO,  <span class="comment">/* OUTPUT 0 */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        DATA_SEL_PN7,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        DATA_SEL_PN15,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        DATA_SEL_PN23,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        DATA_SEL_PN31,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        DATA_SEL_LB,    <span class="comment">/* loopback data (ADC) */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        DATA_SEL_PNXX,  <span class="comment">/* (Device specific) */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;};</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define DAC_REG_CHAN_CNTRL_1_IIOCHAN(x) (0x0400 + ((x) &gt;&gt; 1) * 0x40 + ((x) &amp; 1) * 0x8)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DAC_DDS_SCALE(x)                                (((x) &amp; 0xFFFF) &lt;&lt; 0)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DAC_TO_DDS_SCALE(x)                             (((x) &gt;&gt; 0) &amp; 0xFFFF)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define DAC_REG_CHAN_CNTRL_2_IIOCHAN(x) (0x0404 + ((x) &gt;&gt; 1) * 0x40 + ((x) &amp; 1) * 0x8)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define DAC_DDS_INIT(x)                                 (((x) &amp; 0xFFFF) &lt;&lt; 16)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DAC_TO_DDS_INIT(x)                              (((x) &gt;&gt; 16) &amp; 0xFFFF)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define DAC_DDS_INCR(x)                                 (((x) &amp; 0xFFFF) &lt;&lt; 0)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DAC_TO_DDS_INCR(x)                              (((x) &gt;&gt; 0) &amp; 0xFFFF)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DDS_CHAN_TX1_I_F1       0</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DDS_CHAN_TX1_I_F2       1</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define DDS_CHAN_TX1_Q_F1       2</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define DDS_CHAN_TX1_Q_F2       3</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define DDS_CHAN_TX2_I_F1       4</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DDS_CHAN_TX2_I_F2       5</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DDS_CHAN_TX2_Q_F1       6</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DDS_CHAN_TX2_Q_F2       7</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_IRQ_MASK                   0x80</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_IRQ_PENDING                0x84</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_IRQ_SOURCE                 0x88</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_CTRL                               0x400</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_TRANSFER_ID                0x404</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_START_TRANSFER             0x408</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_FLAGS                              0x40c</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_DEST_ADDRESS               0x410</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_SRC_ADDRESS                0x414</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_X_LENGTH                   0x418</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_Y_LENGTH                   0x41c</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_DEST_STRIDE                0x420</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_SRC_STRIDE                 0x424</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_TRANSFER_DONE              0x428</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_ACTIVE_TRANSFER_ID 0x42c</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_STATUS                             0x430</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_CURRENT_DEST_ADDR  0x434</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_CURRENT_SRC_ADDR   0x438</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_DBG0                               0x43c</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_DBG1                               0x440</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define AXI_DMAC_CTRL_ENABLE                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define AXI_DMAC_CTRL_PAUSE                             (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define AXI_DMAC_IRQ_SOT                                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define AXI_DMAC_IRQ_EOT                                (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structdds__state.html">  148</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdds__state.html">dds_state</a></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;{</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        uint32_t                                cached_freq[8];</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        uint32_t                                cached_phase[8];</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        int32_t                                 cached_scale[8];</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keyword">enum</span> dds_data_select    cached_datasel[8];</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        uint32_t                                *dac_clk;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        uint32_t                                pcore_version;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        uint32_t                                num_buf_channels;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordtype">bool</span>                                    enable;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keywordtype">bool</span>                                    rx2tx2;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;};</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define DAC_REG_CHAN_CNTRL_6(c)         (0x0414 + (c) * 0x40)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define DAC_IQCOR_ENB                           (1 &lt;&lt; 2) </span><span class="comment">/* v8.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define DAC_REG_CHAN_CNTRL_7(c)         (0x0418 + (c) * 0x40) </span><span class="comment">/* v8.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define DAC_DAC_DDS_SEL(x)                      (((x) &amp; 0xF) &lt;&lt; 0)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define DAC_TO_DAC_DDS_SEL(x)           (((x) &gt;&gt; 0) &amp; 0xF)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DAC_REG_CHAN_CNTRL_8(c)         (0x041C + (c) * 0x40) </span><span class="comment">/* v8.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define DAC_IQCOR_COEFF_1(x)            (((x) &amp; 0xFFFF) &lt;&lt; 16)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define DAC_TO_IQCOR_COEFF_1(x)         (((x) &gt;&gt; 16) &amp; 0xFFFF)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define DAC_IQCOR_COEFF_2(x)            (((x) &amp; 0xFFFF) &lt;&lt; 0)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define DAC_TO_IQCOR_COEFF_2(x)         (((x) &gt;&gt; 0) &amp; 0xFFFF)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/************************ Functions Declarations ******************************/</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keywordtype">void</span> <a class="code" href="dac__core_8h.html#a1ff62fcc1e627d80c55294800e1819ed">dac_init</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint8_t data_sel, uint8_t config_dma);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keywordtype">void</span> <a class="code" href="dac__core_8h.html#a095b24833422e4adf1f7457680fda8a9">dds_set_frequency</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t chan, uint32_t freq);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keywordtype">void</span> <a class="code" href="dac__core_8h.html#aef070a766355b552736ebc11e37ac846">dds_get_frequency</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t chan, uint32_t *freq);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="keywordtype">void</span> <a class="code" href="dac__core_8h.html#a74d8eeccd15ef3c3f3c88798eb619663">dds_set_phase</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t chan, uint32_t phase);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keywordtype">void</span> <a class="code" href="dac__core_8h.html#a5161272a3c0b4f810f549a5ac6f8eadf">dds_get_phase</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t chan, uint32_t *phase);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keywordtype">void</span> <a class="code" href="dac__core_8h.html#a11c853c39930d3c380eacdafaa39c671">dds_set_scale</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t chan, int32_t scale_micro_units);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="keywordtype">void</span> <a class="code" href="dac__core_8h.html#a2f05b0ed47ddd8bceaae8a0ace477cac">dds_get_scale</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t chan, int32_t *scale_micro_units);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keywordtype">void</span> <a class="code" href="dac__core_8h.html#ae8364ba0c31865def828e5465405c93b">dds_update</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;int32_t <a class="code" href="dac__core_8h.html#ad86d8b7b526fe4713dfed0a5e69313e4">dac_datasel</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, int32_t chan, <span class="keyword">enum</span> dds_data_select sel);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keywordtype">void</span> <a class="code" href="dac__core_8h.html#a9433bace95729c44568fab0fd63b360c">dac_get_datasel</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, int32_t chan, <span class="keyword">enum</span> dds_data_select *sel);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;int32_t <a class="code" href="dac__core_8h.html#adaffabc5ddc45a1fbced1736c4015841">dds_set_calib_scale</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                                        uint32_t chan,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                                        int32_t val,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                                        int32_t val2);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;int32_t <a class="code" href="dac__core_8h.html#ab6e5a6875ae994c055f8a87bc2c60cdd">dds_get_calib_scale</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                                        uint32_t chan,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                                        int32_t *val,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                                        int32_t *val2);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;int32_t <a class="code" href="dac__core_8h.html#ac2fc54b47914a902dbe68cdea9085f8d">dds_set_calib_phase</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                                        uint32_t chan,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                                        int32_t val,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                                        int32_t val2);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;int32_t <a class="code" href="dac__core_8h.html#ae735f60502ef0220fd7ef55384c40ffc">dds_get_calib_phase</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                                        uint32_t chan,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                                        int32_t *val,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                                        int32_t *val2);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="dac__core_8h_html_a2f05b0ed47ddd8bceaae8a0ace477cac"><div class="ttname"><a href="dac__core_8h.html#a2f05b0ed47ddd8bceaae8a0ace477cac">dds_get_scale</a></div><div class="ttdeci">void dds_get_scale(struct ad9361_rf_phy *phy, uint32_t chan, int32_t *scale_micro_units)</div><div class="ttdoc">dds_get_phase </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00439">dac_core.c:439</a></div></div>
<div class="ttc" id="dac__core_8h_html_ad86d8b7b526fe4713dfed0a5e69313e4"><div class="ttname"><a href="dac__core_8h.html#ad86d8b7b526fe4713dfed0a5e69313e4">dac_datasel</a></div><div class="ttdeci">int32_t dac_datasel(struct ad9361_rf_phy *phy, int32_t chan, enum dds_data_select sel)</div><div class="ttdoc">dac_datasel </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00462">dac_core.c:462</a></div></div>
<div class="ttc" id="dac__core_8h_html_adaffabc5ddc45a1fbced1736c4015841"><div class="ttname"><a href="dac__core_8h.html#adaffabc5ddc45a1fbced1736c4015841">dds_set_calib_scale</a></div><div class="ttdeci">int32_t dds_set_calib_scale(struct ad9361_rf_phy *phy, uint32_t chan, int32_t val, int32_t val2)</div><div class="ttdoc">dds_set_calib_scale </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00639">dac_core.c:639</a></div></div>
<div class="ttc" id="dac__core_8h_html_a1ff62fcc1e627d80c55294800e1819ed"><div class="ttname"><a href="dac__core_8h.html#a1ff62fcc1e627d80c55294800e1819ed">dac_init</a></div><div class="ttdeci">void dac_init(struct ad9361_rf_phy *phy, uint8_t data_sel, uint8_t config_dma)</div><div class="ttdoc">dac_init </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00180">dac_core.c:180</a></div></div>
<div class="ttc" id="dac__core_8h_html_ae735f60502ef0220fd7ef55384c40ffc"><div class="ttname"><a href="dac__core_8h.html#ae735f60502ef0220fd7ef55384c40ffc">dds_get_calib_phase</a></div><div class="ttdeci">int32_t dds_get_calib_phase(struct ad9361_rf_phy *phy, uint32_t chan, int32_t *val, int32_t *val2)</div><div class="ttdoc">dds_get_calib_phase </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00672">dac_core.c:672</a></div></div>
<div class="ttc" id="dac__core_8h_html_a9433bace95729c44568fab0fd63b360c"><div class="ttname"><a href="dac__core_8h.html#a9433bace95729c44568fab0fd63b360c">dac_get_datasel</a></div><div class="ttdeci">void dac_get_datasel(struct ad9361_rf_phy *phy, int32_t chan, enum dds_data_select *sel)</div><div class="ttdoc">dac_get_datasel </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00502">dac_core.c:502</a></div></div>
<div class="ttc" id="dac__core_8h_html_a74d8eeccd15ef3c3f3c88798eb619663"><div class="ttname"><a href="dac__core_8h.html#a74d8eeccd15ef3c3f3c88798eb619663">dds_set_phase</a></div><div class="ttdeci">void dds_set_phase(struct ad9361_rf_phy *phy, uint32_t chan, uint32_t phase)</div><div class="ttdoc">dds_set_phase </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00347">dac_core.c:347</a></div></div>
<div class="ttc" id="dac__core_8h_html_ac2fc54b47914a902dbe68cdea9085f8d"><div class="ttname"><a href="dac__core_8h.html#ac2fc54b47914a902dbe68cdea9085f8d">dds_set_calib_phase</a></div><div class="ttdeci">int32_t dds_set_calib_phase(struct ad9361_rf_phy *phy, uint32_t chan, int32_t val, int32_t val2)</div><div class="ttdoc">dds_set_calib_phase </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00661">dac_core.c:661</a></div></div>
<div class="ttc" id="dac__core_8h_html_ae8364ba0c31865def828e5465405c93b"><div class="ttname"><a href="dac__core_8h.html#ae8364ba0c31865def828e5465405c93b">dds_update</a></div><div class="ttdeci">void dds_update(struct ad9361_rf_phy *phy)</div><div class="ttdoc">dds_update </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00447">dac_core.c:447</a></div></div>
<div class="ttc" id="dac__core_8h_html_a5161272a3c0b4f810f549a5ac6f8eadf"><div class="ttname"><a href="dac__core_8h.html#a5161272a3c0b4f810f549a5ac6f8eadf">dds_get_phase</a></div><div class="ttdeci">void dds_get_phase(struct ad9361_rf_phy *phy, uint32_t chan, uint32_t *phase)</div><div class="ttdoc">dds_get_phase </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00366">dac_core.c:366</a></div></div>
<div class="ttc" id="dac__core_8h_html_a11c853c39930d3c380eacdafaa39c671"><div class="ttname"><a href="dac__core_8h.html#a11c853c39930d3c380eacdafaa39c671">dds_set_scale</a></div><div class="ttdeci">void dds_set_scale(struct ad9361_rf_phy *phy, uint32_t chan, int32_t scale_micro_units)</div><div class="ttdoc">dds_set_phase </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00374">dac_core.c:374</a></div></div>
<div class="ttc" id="dac__core_8h_html_a095b24833422e4adf1f7457680fda8a9"><div class="ttname"><a href="dac__core_8h.html#a095b24833422e4adf1f7457680fda8a9">dds_set_frequency</a></div><div class="ttdeci">void dds_set_frequency(struct ad9361_rf_phy *phy, uint32_t chan, uint32_t freq)</div><div class="ttdoc">dds_set_frequency </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00320">dac_core.c:320</a></div></div>
<div class="ttc" id="dac__core_8h_html_aef070a766355b552736ebc11e37ac846"><div class="ttname"><a href="dac__core_8h.html#aef070a766355b552736ebc11e37ac846">dds_get_frequency</a></div><div class="ttdeci">void dds_get_frequency(struct ad9361_rf_phy *phy, uint32_t chan, uint32_t *freq)</div><div class="ttdoc">dds_get_frequency </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00339">dac_core.c:339</a></div></div>
<div class="ttc" id="structdds__state_html"><div class="ttname"><a href="structdds__state.html">dds_state</a></div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8h_source.html#l00148">dac_core.h:148</a></div></div>
<div class="ttc" id="dac__core_8h_html_ab6e5a6875ae994c055f8a87bc2c60cdd"><div class="ttname"><a href="dac__core_8h.html#ab6e5a6875ae994c055f8a87bc2c60cdd">dds_get_calib_scale</a></div><div class="ttdeci">int32_t dds_get_calib_scale(struct ad9361_rf_phy *phy, uint32_t chan, int32_t *val, int32_t *val2)</div><div class="ttdoc">dds_get_calib_scale </div><div class="ttdef"><b>Definition:</b> <a href="dac__core_8c_source.html#l00650">dac_core.c:650</a></div></div>
<div class="ttc" id="structad9361__rf__phy_html"><div class="ttname"><a href="structad9361__rf__phy.html">ad9361_rf_phy</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03309">ad9361.h:3309</a></div></div>
<div class="ttc" id="ad9361_8h_html"><div class="ttname"><a href="ad9361_8h.html">ad9361.h</a></div><div class="ttdoc">Header file of AD9361 Driver. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 8 2017 14:39:55 for AD9361 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
