#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cf9440 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cd5160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1d1f730 .functor NOT 1, L_0x1d32470, C4<0>, C4<0>, C4<0>;
L_0x1d32250 .functor XOR 5, L_0x1d32110, L_0x1d321b0, C4<00000>, C4<00000>;
L_0x1d32360 .functor XOR 5, L_0x1d32250, L_0x1d322c0, C4<00000>, C4<00000>;
v0x1d1eab0_0 .net *"_ivl_10", 4 0, L_0x1d322c0;  1 drivers
v0x1d1ebb0_0 .net *"_ivl_12", 4 0, L_0x1d32360;  1 drivers
v0x1d1ec90_0 .net *"_ivl_2", 4 0, L_0x1d32070;  1 drivers
v0x1d1ed50_0 .net *"_ivl_4", 4 0, L_0x1d32110;  1 drivers
v0x1d1ee30_0 .net *"_ivl_6", 4 0, L_0x1d321b0;  1 drivers
v0x1d1ef60_0 .net *"_ivl_8", 4 0, L_0x1d32250;  1 drivers
v0x1d1f040_0 .var "clk", 0 0;
v0x1d1f0e0_0 .var/2u "stats1", 159 0;
v0x1d1f1a0_0 .var/2u "strobe", 0 0;
v0x1d1f2f0_0 .net "sum_dut", 4 0, L_0x1d31e30;  1 drivers
v0x1d1f3b0_0 .net "sum_ref", 4 0, L_0x1d1faa0;  1 drivers
v0x1d1f450_0 .net "tb_match", 0 0, L_0x1d32470;  1 drivers
v0x1d1f4f0_0 .net "tb_mismatch", 0 0, L_0x1d1f730;  1 drivers
v0x1d1f5b0_0 .net "x", 3 0, v0x1d1ae20_0;  1 drivers
v0x1d1f670_0 .net "y", 3 0, v0x1d1aee0_0;  1 drivers
L_0x1d32070 .concat [ 5 0 0 0], L_0x1d1faa0;
L_0x1d32110 .concat [ 5 0 0 0], L_0x1d1faa0;
L_0x1d321b0 .concat [ 5 0 0 0], L_0x1d31e30;
L_0x1d322c0 .concat [ 5 0 0 0], L_0x1d1faa0;
L_0x1d32470 .cmp/eeq 5, L_0x1d32070, L_0x1d32360;
S_0x1cded10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1cd5160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1ce4fa0_0 .net *"_ivl_0", 4 0, L_0x1d1f7c0;  1 drivers
L_0x7f66cdefc018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce2730_0 .net *"_ivl_3", 0 0, L_0x7f66cdefc018;  1 drivers
v0x1cdfe40_0 .net *"_ivl_4", 4 0, L_0x1d1f920;  1 drivers
L_0x7f66cdefc060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d1a6d0_0 .net *"_ivl_7", 0 0, L_0x7f66cdefc060;  1 drivers
v0x1d1a7b0_0 .net "sum", 4 0, L_0x1d1faa0;  alias, 1 drivers
v0x1d1a8e0_0 .net "x", 3 0, v0x1d1ae20_0;  alias, 1 drivers
v0x1d1a9c0_0 .net "y", 3 0, v0x1d1aee0_0;  alias, 1 drivers
L_0x1d1f7c0 .concat [ 4 1 0 0], v0x1d1ae20_0, L_0x7f66cdefc018;
L_0x1d1f920 .concat [ 4 1 0 0], v0x1d1aee0_0, L_0x7f66cdefc060;
L_0x1d1faa0 .arith/sum 5, L_0x1d1f7c0, L_0x1d1f920;
S_0x1d1ab20 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1cd5160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1d1ad40_0 .net "clk", 0 0, v0x1d1f040_0;  1 drivers
v0x1d1ae20_0 .var "x", 3 0;
v0x1d1aee0_0 .var "y", 3 0;
E_0x1ce8650/0 .event negedge, v0x1d1ad40_0;
E_0x1ce8650/1 .event posedge, v0x1d1ad40_0;
E_0x1ce8650 .event/or E_0x1ce8650/0, E_0x1ce8650/1;
S_0x1d1afc0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1cd5160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x7f66cdefc0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d1e180_0 .net/2s *"_ivl_4", 31 0, L_0x7f66cdefc0a8;  1 drivers
v0x1d1e280_0 .net "c1", 0 0, L_0x1d20100;  1 drivers
v0x1d1e340_0 .net "c2", 0 0, L_0x1d30a20;  1 drivers
v0x1d1e430_0 .net "c3", 0 0, L_0x1d31200;  1 drivers
v0x1d1e520_0 .net "sum", 4 0, L_0x1d31e30;  alias, 1 drivers
v0x1d1e610_0 .net "x", 3 0, v0x1d1ae20_0;  alias, 1 drivers
v0x1d1e720_0 .net "y", 3 0, v0x1d1aee0_0;  alias, 1 drivers
L_0x1d20210 .part v0x1d1ae20_0, 0, 1;
L_0x1d20340 .part v0x1d1aee0_0, 0, 1;
L_0x1d30480 .part L_0x7f66cdefc0a8, 0, 1;
L_0x1d30b30 .part v0x1d1ae20_0, 1, 1;
L_0x1d30c90 .part v0x1d1aee0_0, 1, 1;
L_0x1d31310 .part v0x1d1ae20_0, 2, 1;
L_0x1d31480 .part v0x1d1aee0_0, 2, 1;
L_0x1d31b00 .part v0x1d1ae20_0, 3, 1;
L_0x1d31c80 .part v0x1d1aee0_0, 3, 1;
LS_0x1d31e30_0_0 .concat8 [ 1 1 1 1], L_0x1d1fc50, L_0x1d30620, L_0x1d30e30, L_0x1d31620;
LS_0x1d31e30_0_4 .concat8 [ 1 0 0 0], L_0x1d319f0;
L_0x1d31e30 .concat8 [ 4 1 0 0], LS_0x1d31e30_0_0, LS_0x1d31e30_0_4;
S_0x1d1b1a0 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0x1d1afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d1fb40 .functor XOR 1, L_0x1d20210, L_0x1d20340, C4<0>, C4<0>;
L_0x1d1fc50 .functor XOR 1, L_0x1d1fb40, L_0x1d30480, C4<0>, C4<0>;
L_0x1d1fd10 .functor AND 1, L_0x1d20210, L_0x1d20340, C4<1>, C4<1>;
L_0x1d1fe50 .functor AND 1, L_0x1d20340, L_0x1d30480, C4<1>, C4<1>;
L_0x1d1ff40 .functor OR 1, L_0x1d1fd10, L_0x1d1fe50, C4<0>, C4<0>;
L_0x1d20050 .functor AND 1, L_0x1d20210, L_0x1d30480, C4<1>, C4<1>;
L_0x1d20100 .functor OR 1, L_0x1d1ff40, L_0x1d20050, C4<0>, C4<0>;
v0x1d1b430_0 .net *"_ivl_0", 0 0, L_0x1d1fb40;  1 drivers
v0x1d1b530_0 .net *"_ivl_10", 0 0, L_0x1d20050;  1 drivers
v0x1d1b610_0 .net *"_ivl_4", 0 0, L_0x1d1fd10;  1 drivers
v0x1d1b700_0 .net *"_ivl_6", 0 0, L_0x1d1fe50;  1 drivers
v0x1d1b7e0_0 .net *"_ivl_8", 0 0, L_0x1d1ff40;  1 drivers
v0x1d1b910_0 .net "a", 0 0, L_0x1d20210;  1 drivers
v0x1d1b9d0_0 .net "b", 0 0, L_0x1d20340;  1 drivers
v0x1d1ba90_0 .net "cin", 0 0, L_0x1d30480;  1 drivers
v0x1d1bb50_0 .net "cout", 0 0, L_0x1d20100;  alias, 1 drivers
v0x1d1bc10_0 .net "sum", 0 0, L_0x1d1fc50;  1 drivers
S_0x1d1bd70 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0x1d1afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d305b0 .functor XOR 1, L_0x1d30b30, L_0x1d30c90, C4<0>, C4<0>;
L_0x1d30620 .functor XOR 1, L_0x1d305b0, L_0x1d20100, C4<0>, C4<0>;
L_0x1d30750 .functor AND 1, L_0x1d30b30, L_0x1d30c90, C4<1>, C4<1>;
L_0x1d307c0 .functor AND 1, L_0x1d30c90, L_0x1d20100, C4<1>, C4<1>;
L_0x1d30860 .functor OR 1, L_0x1d30750, L_0x1d307c0, C4<0>, C4<0>;
L_0x1d30970 .functor AND 1, L_0x1d30b30, L_0x1d20100, C4<1>, C4<1>;
L_0x1d30a20 .functor OR 1, L_0x1d30860, L_0x1d30970, C4<0>, C4<0>;
v0x1d1bfd0_0 .net *"_ivl_0", 0 0, L_0x1d305b0;  1 drivers
v0x1d1c0b0_0 .net *"_ivl_10", 0 0, L_0x1d30970;  1 drivers
v0x1d1c190_0 .net *"_ivl_4", 0 0, L_0x1d30750;  1 drivers
v0x1d1c280_0 .net *"_ivl_6", 0 0, L_0x1d307c0;  1 drivers
v0x1d1c360_0 .net *"_ivl_8", 0 0, L_0x1d30860;  1 drivers
v0x1d1c490_0 .net "a", 0 0, L_0x1d30b30;  1 drivers
v0x1d1c550_0 .net "b", 0 0, L_0x1d30c90;  1 drivers
v0x1d1c610_0 .net "cin", 0 0, L_0x1d20100;  alias, 1 drivers
v0x1d1c6b0_0 .net "cout", 0 0, L_0x1d30a20;  alias, 1 drivers
v0x1d1c7e0_0 .net "sum", 0 0, L_0x1d30620;  1 drivers
S_0x1d1c970 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0x1d1afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d30dc0 .functor XOR 1, L_0x1d31310, L_0x1d31480, C4<0>, C4<0>;
L_0x1d30e30 .functor XOR 1, L_0x1d30dc0, L_0x1d30a20, C4<0>, C4<0>;
L_0x1d30f30 .functor AND 1, L_0x1d31310, L_0x1d31480, C4<1>, C4<1>;
L_0x1d30fa0 .functor AND 1, L_0x1d31480, L_0x1d30a20, C4<1>, C4<1>;
L_0x1d31040 .functor OR 1, L_0x1d30f30, L_0x1d30fa0, C4<0>, C4<0>;
L_0x1d31150 .functor AND 1, L_0x1d31310, L_0x1d30a20, C4<1>, C4<1>;
L_0x1d31200 .functor OR 1, L_0x1d31040, L_0x1d31150, C4<0>, C4<0>;
v0x1d1cbe0_0 .net *"_ivl_0", 0 0, L_0x1d30dc0;  1 drivers
v0x1d1ccc0_0 .net *"_ivl_10", 0 0, L_0x1d31150;  1 drivers
v0x1d1cda0_0 .net *"_ivl_4", 0 0, L_0x1d30f30;  1 drivers
v0x1d1ce90_0 .net *"_ivl_6", 0 0, L_0x1d30fa0;  1 drivers
v0x1d1cf70_0 .net *"_ivl_8", 0 0, L_0x1d31040;  1 drivers
v0x1d1d0a0_0 .net "a", 0 0, L_0x1d31310;  1 drivers
v0x1d1d160_0 .net "b", 0 0, L_0x1d31480;  1 drivers
v0x1d1d220_0 .net "cin", 0 0, L_0x1d30a20;  alias, 1 drivers
v0x1d1d2c0_0 .net "cout", 0 0, L_0x1d31200;  alias, 1 drivers
v0x1d1d3f0_0 .net "sum", 0 0, L_0x1d30e30;  1 drivers
S_0x1d1d580 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0x1d1afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d315b0 .functor XOR 1, L_0x1d31b00, L_0x1d31c80, C4<0>, C4<0>;
L_0x1d31620 .functor XOR 1, L_0x1d315b0, L_0x1d31200, C4<0>, C4<0>;
L_0x1d31720 .functor AND 1, L_0x1d31b00, L_0x1d31c80, C4<1>, C4<1>;
L_0x1d31790 .functor AND 1, L_0x1d31c80, L_0x1d31200, C4<1>, C4<1>;
L_0x1d31830 .functor OR 1, L_0x1d31720, L_0x1d31790, C4<0>, C4<0>;
L_0x1d31940 .functor AND 1, L_0x1d31b00, L_0x1d31200, C4<1>, C4<1>;
L_0x1d319f0 .functor OR 1, L_0x1d31830, L_0x1d31940, C4<0>, C4<0>;
v0x1d1d7c0_0 .net *"_ivl_0", 0 0, L_0x1d315b0;  1 drivers
v0x1d1d8c0_0 .net *"_ivl_10", 0 0, L_0x1d31940;  1 drivers
v0x1d1d9a0_0 .net *"_ivl_4", 0 0, L_0x1d31720;  1 drivers
v0x1d1da90_0 .net *"_ivl_6", 0 0, L_0x1d31790;  1 drivers
v0x1d1db70_0 .net *"_ivl_8", 0 0, L_0x1d31830;  1 drivers
v0x1d1dca0_0 .net "a", 0 0, L_0x1d31b00;  1 drivers
v0x1d1dd60_0 .net "b", 0 0, L_0x1d31c80;  1 drivers
v0x1d1de20_0 .net "cin", 0 0, L_0x1d31200;  alias, 1 drivers
v0x1d1dec0_0 .net "cout", 0 0, L_0x1d319f0;  1 drivers
v0x1d1dff0_0 .net "sum", 0 0, L_0x1d31620;  1 drivers
S_0x1d1e8b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1cd5160;
 .timescale -12 -12;
E_0x1ce8b00 .event anyedge, v0x1d1f1a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d1f1a0_0;
    %nor/r;
    %assign/vec4 v0x1d1f1a0_0, 0;
    %wait E_0x1ce8b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d1ab20;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ce8650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1d1aee0_0, 0;
    %assign/vec4 v0x1d1ae20_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1cd5160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d1f040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d1f1a0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1cd5160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d1f040_0;
    %inv;
    %store/vec4 v0x1d1f040_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1cd5160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d1ad40_0, v0x1d1f4f0_0, v0x1d1f5b0_0, v0x1d1f670_0, v0x1d1f3b0_0, v0x1d1f2f0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1cd5160;
T_5 ;
    %load/vec4 v0x1d1f0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1d1f0e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d1f0e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1d1f0e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d1f0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d1f0e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d1f0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1cd5160;
T_6 ;
    %wait E_0x1ce8650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d1f0e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1f0e0_0, 4, 32;
    %load/vec4 v0x1d1f450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1d1f0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1f0e0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d1f0e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1f0e0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1d1f3b0_0;
    %load/vec4 v0x1d1f3b0_0;
    %load/vec4 v0x1d1f2f0_0;
    %xor;
    %load/vec4 v0x1d1f3b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1d1f0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1f0e0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1d1f0e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1f0e0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/m2014_q4j/iter0/response0/top_module.sv";
