Timing Analyzer report for Placar
Wed May 04 12:27:10 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clock'
 12. Setup: 'clockDivider:divisorDeClock|counter[25]'
 13. Hold: 'clock'
 14. Hold: 'clockDivider:divisorDeClock|counter[25]'
 15. Setup Transfers
 16. Hold Transfers
 17. Report TCCS
 18. Report RSKM
 19. Unconstrained Paths Summary
 20. Clock Status Summary
 21. Unconstrained Output Ports
 22. Unconstrained Output Ports
 23. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Placar                                              ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                           ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; Clock Name                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                     ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; clock                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                   ;
; clockDivider:divisorDeClock|counter[25] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDivider:divisorDeClock|counter[25] } ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Fmax Summary                                                                  ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 179.6 MHz  ; 179.6 MHz       ; clock                                   ;      ;
; 184.54 MHz ; 184.54 MHz      ; clockDivider:divisorDeClock|counter[25] ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Setup Summary                                                    ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock                                   ; -4.568 ; -99.080       ;
; clockDivider:divisorDeClock|counter[25] ; -4.419 ; -25.171       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Hold Summary                                                     ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock                                   ; -1.607 ; -1.607        ;
; clockDivider:divisorDeClock|counter[25] ; 1.899  ; 0.000         ;
+-----------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------------+
; Minimum Pulse Width Summary                                      ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock                                   ; -2.289 ; -2.289        ;
; clockDivider:divisorDeClock|counter[25] ; 0.234  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clock'                                                                                                                                                   ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.568 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.235      ;
; -4.568 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.235      ;
; -4.568 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.235      ;
; -4.568 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.235      ;
; -4.568 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.235      ;
; -4.555 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[25] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.222      ;
; -4.555 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.222      ;
; -4.555 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.222      ;
; -4.446 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.113      ;
; -4.446 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.113      ;
; -4.446 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.113      ;
; -4.446 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.113      ;
; -4.446 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.113      ;
; -4.433 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[25] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.100      ;
; -4.433 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.100      ;
; -4.433 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.100      ;
; -4.401 ; clockDivider:divisorDeClock|counter[1]  ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.068      ;
; -4.401 ; clockDivider:divisorDeClock|counter[1]  ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.068      ;
; -4.401 ; clockDivider:divisorDeClock|counter[1]  ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.068      ;
; -4.401 ; clockDivider:divisorDeClock|counter[1]  ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.068      ;
; -4.401 ; clockDivider:divisorDeClock|counter[1]  ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.068      ;
; -4.388 ; clockDivider:divisorDeClock|counter[1]  ; clockDivider:divisorDeClock|counter[25] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.055      ;
; -4.388 ; clockDivider:divisorDeClock|counter[1]  ; clockDivider:divisorDeClock|counter[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.055      ;
; -4.388 ; clockDivider:divisorDeClock|counter[1]  ; clockDivider:divisorDeClock|counter[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 5.055      ;
; -4.311 ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.978      ;
; -4.311 ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.978      ;
; -4.311 ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.978      ;
; -4.311 ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.978      ;
; -4.311 ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.978      ;
; -4.298 ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[25] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.965      ;
; -4.298 ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.965      ;
; -4.298 ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.965      ;
; -4.249 ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.916      ;
; -4.236 ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[25] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.903      ;
; -4.236 ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.903      ;
; -4.236 ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.903      ;
; -4.190 ; clockDivider:divisorDeClock|counter[6]  ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.857      ;
; -4.190 ; clockDivider:divisorDeClock|counter[6]  ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.857      ;
; -4.190 ; clockDivider:divisorDeClock|counter[6]  ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.857      ;
; -4.190 ; clockDivider:divisorDeClock|counter[6]  ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.857      ;
; -4.190 ; clockDivider:divisorDeClock|counter[6]  ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.857      ;
; -4.177 ; clockDivider:divisorDeClock|counter[6]  ; clockDivider:divisorDeClock|counter[25] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.844      ;
; -4.177 ; clockDivider:divisorDeClock|counter[6]  ; clockDivider:divisorDeClock|counter[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.844      ;
; -4.177 ; clockDivider:divisorDeClock|counter[6]  ; clockDivider:divisorDeClock|counter[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.844      ;
; -4.091 ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.758      ;
; -4.091 ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.758      ;
; -4.091 ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.758      ;
; -4.091 ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.758      ;
; -4.091 ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.758      ;
; -4.078 ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[25] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.745      ;
; -4.078 ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.745      ;
; -4.078 ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.745      ;
; -3.973 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[12] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[11] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[10] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[8]  ; clock        ; clock       ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.640      ;
; -3.961 ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.628      ;
; -3.961 ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.628      ;
; -3.961 ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.628      ;
; -3.961 ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.628      ;
; -3.961 ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.628      ;
; -3.960 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[14] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[13] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[25] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.627      ;
; -3.948 ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[25] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.615      ;
; -3.948 ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.615      ;
; -3.948 ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.615      ;
; -3.930 ; clockDivider:divisorDeClock|counter[7]  ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.597      ;
; -3.930 ; clockDivider:divisorDeClock|counter[7]  ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.597      ;
; -3.930 ; clockDivider:divisorDeClock|counter[7]  ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.597      ;
; -3.930 ; clockDivider:divisorDeClock|counter[7]  ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.597      ;
; -3.930 ; clockDivider:divisorDeClock|counter[7]  ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.597      ;
; -3.917 ; clockDivider:divisorDeClock|counter[7]  ; clockDivider:divisorDeClock|counter[25] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.584      ;
; -3.917 ; clockDivider:divisorDeClock|counter[7]  ; clockDivider:divisorDeClock|counter[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.584      ;
; -3.917 ; clockDivider:divisorDeClock|counter[7]  ; clockDivider:divisorDeClock|counter[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.584      ;
; -3.851 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[12] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[11] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[10] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[8]  ; clock        ; clock       ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clockDivider:divisorDeClock|counter[14] ; clockDivider:divisorDeClock|counter[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clockDivider:divisorDeClock|counter[14] ; clockDivider:divisorDeClock|counter[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clockDivider:divisorDeClock|counter[14] ; clockDivider:divisorDeClock|counter[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clockDivider:divisorDeClock|counter[14] ; clockDivider:divisorDeClock|counter[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clockDivider:divisorDeClock|counter[14] ; clockDivider:divisorDeClock|counter[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.518      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clockDivider:divisorDeClock|counter[25]'                                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.419 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|counter[2] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 5.086      ;
; -4.418 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|counter[1] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 5.085      ;
; -4.416 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|counter[3] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 5.083      ;
; -4.415 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|counter[4] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 5.082      ;
; -4.346 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|counter[2] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 5.013      ;
; -4.345 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|counter[1] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 5.012      ;
; -4.343 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|counter[3] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 5.010      ;
; -4.342 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|counter[4] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 5.009      ;
; -4.088 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|counter[2] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.755      ;
; -4.062 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|counter[1] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.729      ;
; -4.060 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|counter[3] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.727      ;
; -4.059 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|counter[4] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.726      ;
; -4.035 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|counter[2] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.702      ;
; -4.034 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.701      ;
; -4.034 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|counter[1] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.701      ;
; -4.032 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|counter[3] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.699      ;
; -4.031 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|counter[4] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.698      ;
; -3.973 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|counter[2] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.640      ;
; -3.972 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|counter[1] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.639      ;
; -3.970 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|counter[3] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.637      ;
; -3.969 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|counter[4] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.636      ;
; -3.961 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.628      ;
; -3.678 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.345      ;
; -3.650 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.317      ;
; -3.588 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.255      ;
; -3.469 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|counter[0] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 4.136      ;
; -3.096 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|counter[0] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 3.763      ;
; -2.412 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|counter[0] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 3.079      ;
; -2.225 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|counter[0] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 2.892      ;
; -2.085 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|counter[0] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 2.752      ;
; -1.453 ; cronometroRegressivo:Cronometro|nBuzzer    ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 1.000        ; 0.000      ; 2.120      ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clock'                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.607 ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; clock       ; 0.000        ; 3.348      ; 2.338      ;
; -1.107 ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; clock       ; -0.500       ; 3.348      ; 2.338      ;
; 2.108  ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[5]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.329      ;
; 2.116  ; clockDivider:divisorDeClock|counter[18] ; clockDivider:divisorDeClock|counter[18] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[8]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; clockDivider:divisorDeClock|counter[15] ; clockDivider:divisorDeClock|counter[15] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; clockDivider:divisorDeClock|counter[20] ; clockDivider:divisorDeClock|counter[20] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; clockDivider:divisorDeClock|counter[19] ; clockDivider:divisorDeClock|counter[19] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; clockDivider:divisorDeClock|counter[7]  ; clockDivider:divisorDeClock|counter[7]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[0]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.338      ;
; 2.126  ; clockDivider:divisorDeClock|counter[17] ; clockDivider:divisorDeClock|counter[17] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; clockDivider:divisorDeClock|counter[10] ; clockDivider:divisorDeClock|counter[10] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; clockDivider:divisorDeClock|counter[9]  ; clockDivider:divisorDeClock|counter[9]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.347      ;
; 2.212  ; clockDivider:divisorDeClock|counter[21] ; clockDivider:divisorDeClock|counter[21] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.433      ;
; 2.221  ; clockDivider:divisorDeClock|counter[16] ; clockDivider:divisorDeClock|counter[16] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; clockDivider:divisorDeClock|counter[11] ; clockDivider:divisorDeClock|counter[11] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; clockDivider:divisorDeClock|counter[6]  ; clockDivider:divisorDeClock|counter[6]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; clockDivider:divisorDeClock|counter[1]  ; clockDivider:divisorDeClock|counter[1]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.442      ;
; 2.230  ; clockDivider:divisorDeClock|counter[23] ; clockDivider:divisorDeClock|counter[23] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.451      ;
; 2.230  ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[13] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.451      ;
; 2.230  ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[3]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.451      ;
; 2.231  ; clockDivider:divisorDeClock|counter[24] ; clockDivider:divisorDeClock|counter[24] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.452      ;
; 2.231  ; clockDivider:divisorDeClock|counter[22] ; clockDivider:divisorDeClock|counter[22] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.452      ;
; 2.231  ; clockDivider:divisorDeClock|counter[14] ; clockDivider:divisorDeClock|counter[14] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.452      ;
; 2.231  ; clockDivider:divisorDeClock|counter[12] ; clockDivider:divisorDeClock|counter[12] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.452      ;
; 2.231  ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[4]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.452      ;
; 2.231  ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[2]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 2.452      ;
; 2.940  ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[6]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.161      ;
; 2.948  ; clockDivider:divisorDeClock|counter[18] ; clockDivider:divisorDeClock|counter[19] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.169      ;
; 2.948  ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[9]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.169      ;
; 2.949  ; clockDivider:divisorDeClock|counter[15] ; clockDivider:divisorDeClock|counter[16] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.170      ;
; 2.949  ; clockDivider:divisorDeClock|counter[20] ; clockDivider:divisorDeClock|counter[21] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.170      ;
; 2.949  ; clockDivider:divisorDeClock|counter[19] ; clockDivider:divisorDeClock|counter[20] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.170      ;
; 2.949  ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[1]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.170      ;
; 2.958  ; clockDivider:divisorDeClock|counter[10] ; clockDivider:divisorDeClock|counter[11] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.179      ;
; 2.958  ; clockDivider:divisorDeClock|counter[9]  ; clockDivider:divisorDeClock|counter[10] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.179      ;
; 3.051  ; clockDivider:divisorDeClock|counter[5]  ; clockDivider:divisorDeClock|counter[7]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.272      ;
; 3.059  ; clockDivider:divisorDeClock|counter[18] ; clockDivider:divisorDeClock|counter[20] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.280      ;
; 3.059  ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[10] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.280      ;
; 3.060  ; clockDivider:divisorDeClock|counter[15] ; clockDivider:divisorDeClock|counter[17] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.281      ;
; 3.060  ; clockDivider:divisorDeClock|counter[20] ; clockDivider:divisorDeClock|counter[22] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.281      ;
; 3.060  ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[2]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.281      ;
; 3.060  ; clockDivider:divisorDeClock|counter[19] ; clockDivider:divisorDeClock|counter[21] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.281      ;
; 3.069  ; clockDivider:divisorDeClock|counter[10] ; clockDivider:divisorDeClock|counter[12] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.290      ;
; 3.069  ; clockDivider:divisorDeClock|counter[9]  ; clockDivider:divisorDeClock|counter[11] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.290      ;
; 3.152  ; clockDivider:divisorDeClock|counter[21] ; clockDivider:divisorDeClock|counter[22] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.373      ;
; 3.161  ; clockDivider:divisorDeClock|counter[6]  ; clockDivider:divisorDeClock|counter[7]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.382      ;
; 3.161  ; clockDivider:divisorDeClock|counter[16] ; clockDivider:divisorDeClock|counter[17] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.382      ;
; 3.161  ; clockDivider:divisorDeClock|counter[1]  ; clockDivider:divisorDeClock|counter[2]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.382      ;
; 3.161  ; clockDivider:divisorDeClock|counter[11] ; clockDivider:divisorDeClock|counter[12] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.382      ;
; 3.170  ; clockDivider:divisorDeClock|counter[23] ; clockDivider:divisorDeClock|counter[24] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.391      ;
; 3.170  ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[14] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.391      ;
; 3.170  ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[4]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.391      ;
; 3.170  ; clockDivider:divisorDeClock|counter[18] ; clockDivider:divisorDeClock|counter[21] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.391      ;
; 3.170  ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[11] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.391      ;
; 3.171  ; clockDivider:divisorDeClock|counter[24] ; clockDivider:divisorDeClock|counter[25] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.392      ;
; 3.171  ; clockDivider:divisorDeClock|counter[14] ; clockDivider:divisorDeClock|counter[15] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.392      ;
; 3.171  ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[5]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.392      ;
; 3.171  ; clockDivider:divisorDeClock|counter[19] ; clockDivider:divisorDeClock|counter[22] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.392      ;
; 3.180  ; clockDivider:divisorDeClock|counter[9]  ; clockDivider:divisorDeClock|counter[12] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.401      ;
; 3.281  ; clockDivider:divisorDeClock|counter[23] ; clockDivider:divisorDeClock|counter[25] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.502      ;
; 3.281  ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[15] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.502      ;
; 3.281  ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[5]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.502      ;
; 3.281  ; clockDivider:divisorDeClock|counter[18] ; clockDivider:divisorDeClock|counter[22] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.502      ;
; 3.281  ; clockDivider:divisorDeClock|counter[8]  ; clockDivider:divisorDeClock|counter[12] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.502      ;
; 3.282  ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[6]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.503      ;
; 3.282  ; clockDivider:divisorDeClock|counter[14] ; clockDivider:divisorDeClock|counter[16] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.503      ;
; 3.392  ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[6]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.613      ;
; 3.392  ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[16] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.613      ;
; 3.393  ; clockDivider:divisorDeClock|counter[4]  ; clockDivider:divisorDeClock|counter[7]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.614      ;
; 3.393  ; clockDivider:divisorDeClock|counter[14] ; clockDivider:divisorDeClock|counter[17] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.614      ;
; 3.492  ; clockDivider:divisorDeClock|counter[22] ; clockDivider:divisorDeClock|counter[25] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[12] ; clockDivider:divisorDeClock|counter[17] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[22] ; clockDivider:divisorDeClock|counter[24] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[12] ; clockDivider:divisorDeClock|counter[16] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[22] ; clockDivider:divisorDeClock|counter[23] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[12] ; clockDivider:divisorDeClock|counter[15] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[12] ; clockDivider:divisorDeClock|counter[14] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[12] ; clockDivider:divisorDeClock|counter[13] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[7]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[6]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[5]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[4]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.492  ; clockDivider:divisorDeClock|counter[2]  ; clockDivider:divisorDeClock|counter[3]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.713      ;
; 3.503  ; clockDivider:divisorDeClock|counter[3]  ; clockDivider:divisorDeClock|counter[7]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.724      ;
; 3.503  ; clockDivider:divisorDeClock|counter[13] ; clockDivider:divisorDeClock|counter[17] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.724      ;
; 3.529  ; clockDivider:divisorDeClock|counter[20] ; clockDivider:divisorDeClock|counter[25] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.750      ;
; 3.529  ; clockDivider:divisorDeClock|counter[20] ; clockDivider:divisorDeClock|counter[24] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.750      ;
; 3.529  ; clockDivider:divisorDeClock|counter[20] ; clockDivider:divisorDeClock|counter[23] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.750      ;
; 3.529  ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[7]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.750      ;
; 3.529  ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[6]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.750      ;
; 3.529  ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[5]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.750      ;
; 3.529  ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[4]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.750      ;
; 3.529  ; clockDivider:divisorDeClock|counter[0]  ; clockDivider:divisorDeClock|counter[3]  ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.750      ;
; 3.538  ; clockDivider:divisorDeClock|counter[10] ; clockDivider:divisorDeClock|counter[17] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.759      ;
; 3.538  ; clockDivider:divisorDeClock|counter[10] ; clockDivider:divisorDeClock|counter[16] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.759      ;
; 3.538  ; clockDivider:divisorDeClock|counter[10] ; clockDivider:divisorDeClock|counter[15] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.759      ;
; 3.538  ; clockDivider:divisorDeClock|counter[10] ; clockDivider:divisorDeClock|counter[14] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.759      ;
; 3.538  ; clockDivider:divisorDeClock|counter[10] ; clockDivider:divisorDeClock|counter[13] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.759      ;
; 3.621  ; clockDivider:divisorDeClock|counter[21] ; clockDivider:divisorDeClock|counter[25] ; clock                                   ; clock       ; 0.000        ; 0.000      ; 3.842      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clockDivider:divisorDeClock|counter[25]'                                                                                                                                                                              ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.899 ; cronometroRegressivo:Cronometro|nBuzzer    ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 2.120      ;
; 2.531 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|counter[0] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 2.752      ;
; 2.671 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|counter[0] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 2.892      ;
; 2.858 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|counter[0] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 3.079      ;
; 2.992 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|counter[4] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 3.213      ;
; 3.269 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|counter[3] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 3.490      ;
; 3.527 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|counter[1] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 3.748      ;
; 3.542 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|counter[0] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 3.763      ;
; 3.596 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|counter[2] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 3.817      ;
; 3.915 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|counter[0] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.136      ;
; 3.932 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|counter[3] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.153      ;
; 4.034 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.255      ;
; 4.043 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|counter[3] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.264      ;
; 4.051 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|counter[4] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.272      ;
; 4.096 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.317      ;
; 4.124 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.345      ;
; 4.140 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|counter[4] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.361      ;
; 4.147 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|counter[3] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.368      ;
; 4.162 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|counter[4] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.383      ;
; 4.266 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|counter[4] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.487      ;
; 4.327 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|counter[1] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.548      ;
; 4.403 ; cronometroRegressivo:Cronometro|counter[1] ; cronometroRegressivo:Cronometro|counter[2] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.624      ;
; 4.407 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.628      ;
; 4.418 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|counter[1] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.639      ;
; 4.419 ; cronometroRegressivo:Cronometro|counter[3] ; cronometroRegressivo:Cronometro|counter[2] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.640      ;
; 4.480 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|nBuzzer    ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.701      ;
; 4.507 ; cronometroRegressivo:Cronometro|counter[0] ; cronometroRegressivo:Cronometro|counter[2] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 4.728      ;
; 4.791 ; cronometroRegressivo:Cronometro|counter[2] ; cronometroRegressivo:Cronometro|counter[1] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 5.012      ;
; 4.862 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|counter[3] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 5.083      ;
; 4.864 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|counter[1] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 5.085      ;
; 4.865 ; cronometroRegressivo:Cronometro|counter[4] ; cronometroRegressivo:Cronometro|counter[2] ; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0.000        ; 0.000      ; 5.086      ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock                                   ; clock                                   ; 610      ; 0        ; 0        ; 0        ;
; clockDivider:divisorDeClock|counter[25] ; clock                                   ; 1        ; 1        ; 0        ; 0        ;
; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0        ; 0        ; 0        ; 55       ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock                                   ; clock                                   ; 610      ; 0        ; 0        ; 0        ;
; clockDivider:divisorDeClock|counter[25] ; clock                                   ; 1        ; 1        ; 0        ; 0        ;
; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; 0        ; 0        ; 0        ; 55       ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                   ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; Target                                  ; Clock                                   ; Type ; Status      ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; clock                                   ; clock                                   ; Base ; Constrained ;
; clockDivider:divisorDeClock|counter[25] ; clockDivider:divisorDeClock|counter[25] ; Base ; Constrained ;
+-----------------------------------------+-----------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; buzzer            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; escolhaDisplay[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; escolhaDisplay[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; buzzer            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; escolhaDisplay[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; escolhaDisplay[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 04 12:27:09 2022
Info: Command: quartus_sta Placar -c Placar
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Placar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clockDivider:divisorDeClock|counter[25] clockDivider:divisorDeClock|counter[25]
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.568
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.568             -99.080 clock 
    Info (332119):    -4.419             -25.171 clockDivider:divisorDeClock|counter[25] 
Info (332146): Worst-case hold slack is -1.607
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.607              -1.607 clock 
    Info (332119):     1.899               0.000 clockDivider:divisorDeClock|counter[25] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clock 
    Info (332119):     0.234               0.000 clockDivider:divisorDeClock|counter[25] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4670 megabytes
    Info: Processing ended: Wed May 04 12:27:10 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


