#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 26 16:47:09 2024
# Process ID: 2728
# Current directory: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12208 C:\Users\Lucifer\Downloads\RISC_V_MAC_Processor\RISC_V_MAC_Processor.xpr
# Log file: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/vivado.log
# Journal file: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.xpr
INFO: [Project 1-313] Project file moved from 'E:/FYP Project/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 899.492 ; gain = 144.438
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'DESKTOP-5JN5J4V' and cannot be killed from host 'Lucifer-Morning-Star'

exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 17:55:02 2024...
DL 9-2994] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
WARNING: [HDL 9-2994] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
WARNING: [HDL 9-2994] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
WARNING: [HDL 9-2994] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
WARNING: [HDL 9-2994] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Clock_slowed [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ALU()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ALU_Decoder()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Adder()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Main_Decoder()' found in library 'xil_defaultlib'
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v
	(Active) Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Data_Memory()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decode_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v
Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'MUX_2_by_1()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mux_3_by_1()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'execute_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 22 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Program_Counter()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PC_Adder()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Instruction_Memory()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fetch_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 8 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 8 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'memory_cycle()' found in library 'xil_defaultlib'
Duplicate found at line 5 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 5 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'writeback_cycle()' found in library 'xil_defaultlib'
Duplicate found at line 16 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 16 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Clock_slowed()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'hazard_unit()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v
[Tue Mar 26 16:48:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 914.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multplex_Reg_Disp
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/xsim.dir/Pipelined_Top_Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 26 16:49:52 2024...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 914.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipelined_Top_Testbench_behav -key {Behavioral:sim_1:Functional:Pipelined_Top_Testbench} -tclbatch {Pipelined_Top_Testbench.tcl} -view {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg
source Pipelined_Top_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1011.531 ; gain = 96.621
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipelined_Top_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1011.531 ; gain = 96.621
run 300
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.262 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1172.262 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1172.262 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multplex_Reg_Disp
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.262 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.262 ; gain = 0.000
run 300
save_wave_config {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [HDL 9-2994] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
WARNING: [HDL 9-2994] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
WARNING: [HDL 9-2994] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
WARNING: [HDL 9-2994] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
WARNING: [HDL 9-2994] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Clock_slowed [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ALU()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ALU_Decoder()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Adder()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Main_Decoder()' found in library 'xil_defaultlib'
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v
	(Active) Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Data_Memory()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decode_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v
Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'MUX_2_by_1()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mux_3_by_1()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'execute_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 22 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Program_Counter()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PC_Adder()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Instruction_Memory()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fetch_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 8 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 8 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'memory_cycle()' found in library 'xil_defaultlib'
Duplicate found at line 5 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 5 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'writeback_cycle()' found in library 'xil_defaultlib'
Duplicate found at line 16 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 16 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Clock_slowed()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'hazard_unit()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v
[Tue Mar 26 17:55:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/runme.log
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Pipeline_top' is not ideal for floorplanning, since the cellview 'Data_Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1394.746 ; gain = 222.484
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar 26 18:00:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/runme.log
[Tue Mar 26 18:00:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C6B6A
set_property PROGRAM.FILE {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/Pipeline_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/Pipeline_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar 26 18:10:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/runme.log
[Tue Mar 26 18:10:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2536.547 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_clock
Compiling module xil_defaultlib.Multplex_Reg_Disp
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2536.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipelined_Top_Testbench_behav -key {Behavioral:sim_1:Functional:Pipelined_Top_Testbench} -tclbatch {Pipelined_Top_Testbench.tcl} -view {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg
source Pipelined_Top_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.812 ; gain = 9.266
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipelined_Top_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2545.812 ; gain = 9.266
run 400
run 400
save_wave_config {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_clock
Compiling module xil_defaultlib.Multplex_Reg_Disp
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipelined_Top_Testbench_behav -key {Behavioral:sim_1:Functional:Pipelined_Top_Testbench} -tclbatch {Pipelined_Top_Testbench.tcl} -view {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg
source Pipelined_Top_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipelined_Top_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2575.500 ; gain = 0.000
run 400
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_clock
Compiling module xil_defaultlib.Multplex_Reg_Disp
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2575.500 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2575.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_clock
Compiling module xil_defaultlib.Multplex_Reg_Disp
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2575.500 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.500 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/Pipeline_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/Pipeline_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar 26 18:21:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/runme.log
[Tue Mar 26 18:21:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/Pipeline_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar 26 19:33:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/runme.log
[Tue Mar 26 19:33:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_clock
Compiling module xil_defaultlib.Multplex_Reg_Disp
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipelined_Top_Testbench_behav -key {Behavioral:sim_1:Functional:Pipelined_Top_Testbench} -tclbatch {Pipelined_Top_Testbench.tcl} -view {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg
source Pipelined_Top_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipelined_Top_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2575.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_clock
Compiling module xil_defaultlib.Multplex_Reg_Disp
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2575.500 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2575.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_clock
Compiling module xil_defaultlib.Multplex_Reg_Disp
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2575.500 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2575.500 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2575.500 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/Pipeline_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
close_hw
save_wave_config {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port Data_Mem_display_reg on this module [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:9]
ERROR: [VRFC 10-2063] Module <Multplex_Reg_Disp> not found while processing module instance <displaying_ALU> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:73]
ERROR: [VRFC 10-2063] Module <fetch_cycle> not found while processing module instance <Fetch> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:87]
ERROR: [VRFC 10-2063] Module <decode_cycle> not found while processing module instance <Decode> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:102]
ERROR: [VRFC 10-2063] Module <execute_cycle> not found while processing module instance <Execute> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
ERROR: [VRFC 10-2063] Module <memory_cycle> not found while processing module instance <Memory> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
ERROR: [VRFC 10-2063] Module <writeback_cycle> not found while processing module instance <WriteBack> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:201]
ERROR: [VRFC 10-2063] Module <hazard_unit> not found while processing module instance <hazard_unit> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:212]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2575.500 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multplex_Reg_Disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port Data_Mem_display_reg on this module [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:9]
ERROR: [VRFC 10-2063] Module <Multplex_Reg_Disp> not found while processing module instance <displaying_ALU> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:73]
ERROR: [VRFC 10-2063] Module <fetch_cycle> not found while processing module instance <Fetch> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:87]
ERROR: [VRFC 10-2063] Module <decode_cycle> not found while processing module instance <Decode> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:102]
ERROR: [VRFC 10-2063] Module <execute_cycle> not found while processing module instance <Execute> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
ERROR: [VRFC 10-2063] Module <memory_cycle> not found while processing module instance <Memory> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
ERROR: [VRFC 10-2063] Module <writeback_cycle> not found while processing module instance <WriteBack> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:201]
ERROR: [VRFC 10-2063] Module <hazard_unit> not found while processing module instance <hazard_unit> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:212]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2575.500 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port Data_Mem_display_reg on this module [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:9]
ERROR: [VRFC 10-2063] Module <fetch_cycle> not found while processing module instance <Fetch> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:87]
ERROR: [VRFC 10-2063] Module <decode_cycle> not found while processing module instance <Decode> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:102]
ERROR: [VRFC 10-2063] Module <execute_cycle> not found while processing module instance <Execute> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
ERROR: [VRFC 10-2063] Module <memory_cycle> not found while processing module instance <Memory> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
ERROR: [VRFC 10-2063] Module <writeback_cycle> not found while processing module instance <WriteBack> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:201]
ERROR: [VRFC 10-2063] Module <hazard_unit> not found while processing module instance <hazard_unit> [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:212]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2575.500 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipelined_Top_Testbench_behav -key {Behavioral:sim_1:Functional:Pipelined_Top_Testbench} -tclbatch {Pipelined_Top_Testbench.tcl} -view {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg
source Pipelined_Top_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2575.500 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipelined_Top_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 2575.500 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1

launch_runs synth_1 -jobs 12
WARNING: [HDL 9-2994] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
WARNING: [HDL 9-2994] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
WARNING: [HDL 9-2994] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
WARNING: [HDL 9-2994] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
WARNING: [HDL 9-2994] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Clock_slowed [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ALU()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ALU_Decoder()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Adder()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Main_Decoder()' found in library 'xil_defaultlib'
Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v
	(Active) Duplicate found at line 24 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Data_Memory()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decode_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v
Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'MUX_2_by_1()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mux_3_by_1()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'execute_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 22 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Program_Counter()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PC_Adder()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Instruction_Memory()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fetch_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 8 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 8 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'memory_cycle()' found in library 'xil_defaultlib'
Duplicate found at line 5 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 5 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'writeback_cycle()' found in library 'xil_defaultlib'
Duplicate found at line 16 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 16 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Clock_slowed()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'hazard_unit()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 3 of file C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v
[Tue Mar 26 19:47:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/runme.log
run 300
run 300
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2650.523 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2650.523 ; gain = 0.000
run 300
run 300
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2650.523 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2650.523 ; gain = 0.000
run 600
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2650.523 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2650.523 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2650.523 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2650.523 ; gain = 0.000
run 400
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2650.523 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2650.523 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2650.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2650.523 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2650.523 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 2650.523 ; gain = 0.000
run 300
run 100
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2693.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2693.164 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2693.164 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2693.164 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2693.164 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.164 ; gain = 0.000
run 100
run 100
run 100
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2693.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2693.164 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2693.164 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2693.164 ; gain = 0.000
run 300
save_wave_config {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port temp [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2693.164 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2693.164 ; gain = 0.000
run 300
run 300
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Mar 26 21:36:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/runme.log
[Tue Mar 26 21:36:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Mar 26 21:40:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/runme.log
[Tue Mar 26 21:40:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Pipeline_top
WARNING: [Synth 8-2490] overwriting previous definition of module ALU_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module Main_Decoder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Program_Counter [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module PC_Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Instruction_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Adder [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module fetch_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
WARNING: [Synth 8-2490] overwriting previous definition of module decode_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Mux_3_by_1 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module execute_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module Data_Memory [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module memory_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
WARNING: [Synth 8-2490] overwriting previous definition of module writeback_cycle [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Writeback_Cycle.v:16]
WARNING: [Synth 8-2490] overwriting previous definition of module Clock_slowed [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module hazard_unit [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_unit.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.984 ; gain = 7.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Pipeline_top' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:29]
INFO: [Synth 8-6157] synthesizing module 'debouncer_clock' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v:23]
	Parameter c_DEBOUNCE_LIMIT bound to: 250000 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v:34]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_clock' (1#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multplex_Reg_Disp' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Multplex_Reg_Disp' (2#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch_cycle' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_by_1' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_by_1' (3#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (5#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [Synth 8-3848] Net Memory[1023] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1022] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1021] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1020] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1019] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1018] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1017] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1016] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1015] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1014] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1013] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1012] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1011] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1010] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1009] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1008] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1007] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1006] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1005] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1004] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1003] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1002] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1001] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1000] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[999] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[998] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[997] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[996] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[995] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[994] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[993] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[992] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[991] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[990] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[989] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[988] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[987] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[986] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[985] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[984] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[983] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[982] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[981] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[980] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[979] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[978] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[977] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[976] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[975] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[974] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[973] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[972] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[971] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[970] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[969] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[968] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[967] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[966] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[965] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[964] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[963] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[962] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[961] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[960] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[959] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[958] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[957] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[956] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[955] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[954] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[953] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[952] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[951] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[950] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[949] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[948] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[947] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[946] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[945] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[944] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[943] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[942] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[941] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[940] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[939] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[938] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[937] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[936] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[935] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[934] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[933] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[932] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[931] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[930] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[929] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[928] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[927] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[926] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[925] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[924] in module/entity Instruction_Memory does not have driver. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (6#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_cycle' (7#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
WARNING: [Synth 8-689] width (1) of port connection 'temp' does not match port width (32) of module 'fetch_cycle' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
INFO: [Synth 8-6157] synthesizing module 'decode_cycle' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit_Top' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:26]
INFO: [Synth 8-6157] synthesizing module 'Main_Decoder' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
	Parameter I_op_basic bound to: 7'b0010011 
	Parameter I_lw_op bound to: 7'b0000011 
	Parameter R_op_basic bound to: 7'b0110011 
	Parameter S_sw_op bound to: 7'b0100011 
	Parameter B_op_basic bound to: 7'b1100011 
	Parameter MAC_OPCODE bound to: 7'b1110111 
INFO: [Synth 8-6155] done synthesizing module 'Main_Decoder' (8#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
	Parameter I_op_basic bound to: 7'b0010011 
	Parameter R_op_basic bound to: 7'b0110011 
	Parameter B_op_basic bound to: 7'b1100011 
	Parameter ECALL bound to: 7'b1110011 
	Parameter MAC_OP bound to: 7'b1110111 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (9#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'MAC_Decoder' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MAC_Decoder' (10#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit_Top' (11#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:26]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (12#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (13#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode_cycle' (14#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'execute_cycle' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [Synth 8-6157] synthesizing module 'Mux_3_by_1' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_3_by_1' (15#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (16#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [Synth 8-350] instance 'branch_adder' of module 'Adder' requires 4 connections, but only 3 given [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:98]
WARNING: [Synth 8-6104] Input port 'MACControl_M' has an internal driver [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:159]
WARNING: [Synth 8-6104] Input port 'MACDM_M' has an internal driver [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:160]
WARNING: [Synth 8-5788] Register MACControl_E_r_reg in module execute_cycle is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:124]
WARNING: [Synth 8-5788] Register MACDM_E_r_reg in module execute_cycle is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:125]
INFO: [Synth 8-6155] done synthesizing module 'execute_cycle' (17#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [Synth 8-6157] synthesizing module 'memory_cycle' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
	Parameter total_mem_reg bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (18#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'A_11' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'A_12' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'A_13' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'A_14' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'A_15' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'A_21' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'A_22' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'A_23' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'A_24' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'A_25' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'A_31' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [Synth 8-689] width (32) of port connection 'A_32' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [Synth 8-689] width (32) of port connection 'A_33' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [Synth 8-689] width (32) of port connection 'A_34' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [Synth 8-689] width (32) of port connection 'A_35' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [Synth 8-689] width (32) of port connection 'A_41' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'A_42' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'A_43' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'A_44' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'A_45' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'A_51' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'A_52' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'A_53' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'A_54' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'A_55' does not match port width (13) of module 'Data_Memory' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
INFO: [Synth 8-6157] synthesizing module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_MAC' (19#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_11' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_12' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_13' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_14' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_15' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_21' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_22' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_23' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_24' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_25' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_31' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_32' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_33' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_34' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_35' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_41' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_42' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_43' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_44' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_45' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_51' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_52' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_53' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_54' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_55' does not match port width (13) of module 'Matrix_MAC' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
INFO: [Synth 8-6155] done synthesizing module 'memory_cycle' (20#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [Synth 8-6157] synthesizing module 'writeback_cycle' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Writeback_Cycle.v:16]
INFO: [Synth 8-6155] done synthesizing module 'writeback_cycle' (21#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Writeback_Cycle.v:16]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (22#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_top' (23#1) [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:29]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port clk
WARNING: [Synth 8-3331] design hazard_unit has unconnected port rst
WARNING: [Synth 8-3331] design hazard_unit has unconnected port BranchE
WARNING: [Synth 8-3331] design hazard_unit has unconnected port ResultSrcM
WARNING: [Synth 8-3331] design hazard_unit has unconnected port RegWriteE
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port clk
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port rst
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[31]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[30]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[29]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[28]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[27]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[26]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[25]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[24]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[23]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[22]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[21]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[20]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[19]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[18]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[17]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[16]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[15]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[14]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[13]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[12]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[11]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[10]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[9]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[8]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[7]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[6]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[5]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[4]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[3]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[2]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[1]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[0]
WARNING: [Synth 8-3331] design Matrix_MAC has unconnected port clk
WARNING: [Synth 8-3331] design Data_Memory has unconnected port clk
WARNING: [Synth 8-3331] design Data_Memory has unconnected port rst
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[19]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[18]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[17]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[16]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[15]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[14]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[13]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[12]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[6]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[5]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[4]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[3]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[2]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[1]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[0]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[31]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[30]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[29]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[28]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[27]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[26]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[25]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[24]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[23]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[22]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[21]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[20]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[19]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[18]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[17]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[16]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[15]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[14]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[13]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[12]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[1]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2906.859 ; gain = 213.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Execute:MACControl_M[3] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Execute:MACControl_M[2] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Execute:MACControl_M[1] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Execute:MACControl_M[0] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Execute:MACDM_M[1] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Execute:MACDM_M[0] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACControl_M[3] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACControl_M[2] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACControl_M[1] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACControl_M[0] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACDM_M[1] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACDM_M[0] to constant 0 [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.895 ; gain = 213.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.895 ; gain = 213.730
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'Data_Mem_display_reg'. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Data_Mem_display_reg'. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3141.145 ; gain = 447.980
52 Infos, 279 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3141.145 ; gain = 447.980
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_light_display]]
place_ports clk_light_display K15
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Mar 26 21:49:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/runme.log
close_design
report_timing_summary
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Pipeline_top' is not ideal for floorplanning, since the cellview 'Data_Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'Data_Mem_display_reg'. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Data_Mem_display_reg'. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3141.145 ; gain = 0.000
report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 26 21:50:14 2024
| Host         : Lucifer-Morning-Star running 64-bit major release  (build 9200)
| Command      : report_timing_summary
| Design       : Pipeline_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/MemWriteE_r_reg/Q (HIGH)

 There are 7392 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[0]_rep__62/Q (HIGH)

 There are 5920 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[0]_rep__63/Q (HIGH)

 There are 3104 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[0]_rep__64/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[10]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[11]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[12]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[13]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[14]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[15]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[16]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[17]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[18]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[19]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[1]_rep__62/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[20]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[21]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[22]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[23]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[24]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[25]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[26]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[27]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[28]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[2]/Q (HIGH)

 There are 8544 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[2]_rep__30/Q (HIGH)

 There are 4512 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[2]_rep__31/Q (HIGH)

 There are 3328 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[2]_rep__32/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[30]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[3]/Q (HIGH)

 There are 9760 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[3]_rep__6/Q (HIGH)

 There are 3296 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[3]_rep__7/Q (HIGH)

 There are 3296 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[3]_rep__8/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[4]/Q (HIGH)

 There are 11552 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[4]_rep__0/Q (HIGH)

 There are 4832 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[4]_rep__1/Q (HIGH)

 There are 10272 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[5]_rep__0/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[5]_rep__1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[6]/Q (HIGH)

 There are 11808 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[6]_rep/Q (HIGH)

 There are 4544 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[6]_rep__0/Q (HIGH)

 There are 6016 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[7]/Q (HIGH)

 There are 7552 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[7]_rep/Q (HIGH)

 There are 2848 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[7]_rep__0/Q (HIGH)

 There are 2080 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[8]/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[8]_rep/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[8]_rep__0/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[8]_rep__1/Q (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[8]_rep__2/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[9]/Q (HIGH)

 There are 869 register/latch pins with no clock driven by root clock pin: debouncer_clock/r_State_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18820 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.016      -18.704                     19                   55        0.213        0.000                      0                   55        0.845        0.000                       0                    38  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_100mhz  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz         -1.016      -18.704                     19                   55        0.213        0.000                      0                   55        0.845        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           19  Failing Endpoints,  Worst Slack       -1.016ns,  Total Violation      -18.704ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.016ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            debouncer_clock/r_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_100mhz rise@3.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.897ns (27.356%)  route 2.382ns (72.644%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 5.704 - 3.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.965    debouncer_clock/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  debouncer_clock/r_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  debouncer_clock/r_Count_reg[12]/Q
                         net (fo=3, unplaced)         0.983     4.426    debouncer_clock/r_Count_reg[12]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.721 f  debouncer_clock/r_Count[0]_i_3/O
                         net (fo=1, unplaced)         0.732     5.453    debouncer_clock/r_Count[0]_i_3_n_10
                         LUT5 (Prop_lut5_I2_O)        0.124     5.577 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, unplaced)        0.667     6.244    debouncer_clock/p_0_in__14
                         FDRE                                         r  debouncer_clock/r_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     3.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     5.174    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     5.265 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     5.704    debouncer_clock/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  debouncer_clock/r_Count_reg[0]/C
                         clock pessimism              0.116     5.820    
                         clock uncertainty           -0.035     5.784    
                         FDRE (Setup_fdre_C_R)       -0.557     5.227    debouncer_clock/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                 -1.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 displaying_ALU/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            displaying_ALU/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.262ns (55.568%)  route 0.209ns (44.432%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.728    displaying_ALU/clk_100mhz_IBUF_BUFG
                         FDCE                                         r  displaying_ALU/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 f  displaying_ALU/count_reg[0]/Q
                         net (fo=1, unplaced)         0.209     1.085    displaying_ALU/count_reg_n_10_[0]
                         LUT1 (Prop_lut1_I0_O)        0.045     1.130 r  displaying_ALU/count[0]_i_2/O
                         net (fo=1, unplaced)         0.000     1.130    displaying_ALU/count[0]_i_2_n_10
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.200 r  displaying_ALU/count_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.200    displaying_ALU/count_reg[0]_i_1_n_17
                         FDCE                                         r  displaying_ALU/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.082    displaying_ALU/clk_100mhz_IBUF_BUFG
                         FDCE                                         r  displaying_ALU/count_reg[0]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    displaying_ALU/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.000       0.845                clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.500       1.000                debouncer_clock/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000                debouncer_clock/r_Count_reg[0]/C



report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3141.145 ; gain = 0.000
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Pipeline_top' is not ideal for floorplanning, since the cellview 'Data_Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.145 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3141.145 ; gain = 0.000
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3289.148 ; gain = 148.004
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Mar 26 21:55:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/runme.log
[Tue Mar 26 21:55:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4C6B6A
set_property PROGRAM.FILE {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/Pipeline_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/impl_1/Pipeline_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4C6B6A
close_hw
close_hw: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3373.844 ; gain = 0.000
