#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 14 22:33:29 2023
# Process ID: 828
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 880
WARNING: [Synth 8-6901] identifier 'change_audio' is used before its declaration [/home/fpga/hdl/top_level.sv:868]
WARNING: [Synth 8-6901] identifier 'pcm_index' is used before its declaration [/home/fpga/hdl/top_level.sv:877]
WARNING: [Synth 8-6901] identifier 'change_audio' is used before its declaration [/home/fpga/hdl/top_level.sv:928]
WARNING: [Synth 8-6901] identifier 'change_audio' is used before its declaration [/home/fpga/hdl/top_level.sv:952]
WARNING: [Synth 8-6901] identifier 'btn1_counter' is used before its declaration [/home/fpga/hdl/top_level.sv:1034]
WARNING: [Synth 8-6901] identifier 'alarm1' is used before its declaration [/home/fpga/hdl/top_level.sv:1061]
WARNING: [Synth 8-6901] identifier 'alarm1' is used before its declaration [/home/fpga/hdl/top_level.sv:1061]
WARNING: [Synth 8-6901] identifier 'alarm2' is used before its declaration [/home/fpga/hdl/top_level.sv:1063]
WARNING: [Synth 8-6901] identifier 'alarm2' is used before its declaration [/home/fpga/hdl/top_level.sv:1063]
WARNING: [Synth 8-6901] identifier 'alarm3' is used before its declaration [/home/fpga/hdl/top_level.sv:1065]
WARNING: [Synth 8-6901] identifier 'alarm3' is used before its declaration [/home/fpga/hdl/top_level.sv:1065]
WARNING: [Synth 8-6901] identifier 'alarm4' is used before its declaration [/home/fpga/hdl/top_level.sv:1067]
WARNING: [Synth 8-6901] identifier 'alarm4' is used before its declaration [/home/fpga/hdl/top_level.sv:1067]
WARNING: [Synth 8-6901] identifier 'both_buttons_counter' is used before its declaration [/home/fpga/hdl/top_level.sv:1108]
WARNING: [Synth 8-6901] identifier 'both_buttons_counter' is used before its declaration [/home/fpga/hdl/top_level.sv:1109]
ERROR: [Synth 8-2716] syntax error near ';' [/home/fpga/hdl/bin2bcd.sv:2]
INFO: [Synth 8-9084] Verilog file '/home/fpga/hdl/bin2bcd.sv' ignored due to errors
Failed to read verilog '/home/fpga/hdl/bin2bcd.sv'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 15 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 22:33:43 2023...
