[firtool] Running fir parser
[firtool] -- Done in 0.015 sec
[firtool] Running "firrtl.circuit(firrtl-lower-annotations{disable-annotation-classless=false disable-annotation-unknown=true},firrtl.module(firrtl-drop-names{preserve-values=named},cse),firrtl-inject-dut-hier,firrtl.module(firrtl-lower-chirrtl),firrtl-infer-widths,firrtl-mem-to-reg-of-vec{ignore-read-enable-mem=false repl-seq-mem=false},firrtl-infer-resets,firrtl-dft,firrtl-lower-types{flatten-mem=false preserve-aggregate=1d-vec preserve-public-types=true},firrtl.module(firrtl-expand-whens,firrtl-sfc-compat),firrtl-inliner,firrtl.module(firrtl-randomize-register-init),firrtl-check-comb-cycles{print-simple-cycle=true},firrtl.module(canonicalize{  max-iterations=10 region-simplify=false top-down=true},firrtl-infer-rw),firrtl-prefix-modules,firrtl-imconstprop,firrtl-add-seqmem-ports,firrtl-emit-metadata{repl-seq-mem=false repl-seq-mem-circuit= repl-seq-mem-file=},firrtl-extract-instances,firrtl-grand-central,firrtl-grand-central-taps,firrtl-grand-central-signal-mappings{file=},symbol-dce,firrtl-blackbox-reader{input-prefix=/nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress},firrtl.module(firrtl-drop-names{preserve-values=named},canonicalize{  max-iterations=10 region-simplify=false top-down=true}),firrtl-imdeadcodeelim,firrtl-emit-omir{file=},firrtl-resolve-traces{file=},firrtl-lower-xmr)"
[firtool]   Running "firrtl-lower-annotations{disable-annotation-classless=false disable-annotation-unknown=true}"
[firtool]   -- Done in 0.003 sec
[firtool]   Running "firrtl.module(firrtl-drop-names{preserve-values=named},cse)"
[firtool]   -- Done in 0.008 sec
[firtool]   Running "firrtl-inject-dut-hier"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl.module(firrtl-lower-chirrtl)"
[firtool]   -- Done in 0.005 sec
[firtool]   Running "firrtl-infer-widths"
[firtool]   -- Done in 0.010 sec
[firtool]   Running "firrtl-mem-to-reg-of-vec{ignore-read-enable-mem=false repl-seq-mem=false}"
[firtool]   -- Done in 0.003 sec
[firtool]   Running "firrtl-infer-resets"
[firtool]   -- Done in 0.020 sec
[firtool]   Running "firrtl-dft"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-lower-types{flatten-mem=false preserve-aggregate=1d-vec preserve-public-types=true}"
[firtool]   -- Done in 0.050 sec
[firtool]   Running "firrtl.module(firrtl-expand-whens,firrtl-sfc-compat)"
[firtool]   -- Done in 0.034 sec
[firtool]   Running "firrtl-inliner"
[firtool]   -- Done in 0.014 sec
[firtool]   Running "firrtl.module(firrtl-randomize-register-init)"
[firtool]   -- Done in 0.015 sec
[firtool]   Running "firrtl-check-comb-cycles{print-simple-cycle=true}"
[firtool]   -- Done in 0.009 sec
[firtool]   Running "firrtl.module(canonicalize{  max-iterations=10 region-simplify=false top-down=true},firrtl-infer-rw)"
[firtool]   -- Done in 0.056 sec
[firtool]   Running "firrtl-prefix-modules"
[firtool]   -- Done in 0.003 sec
[firtool]   Running "firrtl-imconstprop"
[firtool]   -- Done in 0.033 sec
[firtool]   Running "firrtl-add-seqmem-ports"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-emit-metadata{repl-seq-mem=false repl-seq-mem-circuit= repl-seq-mem-file=}"
[firtool]   -- Done in 0.009 sec
[firtool]   Running "firrtl-extract-instances"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-grand-central"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-grand-central-taps"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-grand-central-signal-mappings{file=}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "symbol-dce"
[firtool]   -- Done in 0.012 sec
[firtool]   Running "firrtl-blackbox-reader{input-prefix=/nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress}"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl.module(firrtl-drop-names{preserve-values=named},canonicalize{  max-iterations=10 region-simplify=false top-down=true})"
[firtool]   -- Done in 0.027 sec
[firtool]   Running "firrtl-imdeadcodeelim"
[firtool]   -- Done in 0.013 sec
[firtool]   Running "firrtl-emit-omir{file=}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-resolve-traces{file=}"
[firtool]   -- Done in 0.002 sec
[firtool]   Running "firrtl-lower-xmr"
[firtool]   -- Done in 0.009 sec
[firtool] -- Done in 0.339 sec
[firtool] Running "lower-firrtl-to-hw{emit-chisel-asserts-as-sva=false strip-mux-pragmas=false warn-on-unprocessed-annotations=false}"
[firtool] -- Done in 0.035 sec
[firtool] Running "hw.module(cse,canonicalize{  max-iterations=10 region-simplify=false top-down=true},cse,lower-seq-firrtl-to-sv)"
[firtool] -- Done in 0.089 sec
[firtool] Running "hw-memory-sim{ignore-read-enable-mem=false repl-seq-mem=false strip-mux-pragmas=false}"
[firtool] -- Done in 0.008 sec
[firtool] Running "hw.module(cse,canonicalize{  max-iterations=10 region-simplify=false top-down=true},cse,hw-cleanup)"
[firtool] -- Done in 0.051 sec
[firtool] Running "hw.module(hw-legalize-modules,prettify-verilog)"
[firtool] -- Done in 0.009 sec
[firtool] Running "strip-debuginfo-with-pred{drop-suffix=}"
[firtool] -- Done in 0.009 sec
[firtool] Running "export-verilog"
[firtool]   Running "hw.module(prepare-for-emission)"
[firtool]   -- Done in 0.020 sec
[firtool] -- Done in 0.053 sec
===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.6080 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.0153 (  2.2%)    0.0153 (  2.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.0124 (  1.8%)    0.0124 (  2.0%)    Parse modules
    0.0027 (  0.4%)    0.0027 (  0.4%)    Verify circuit
    0.3383 ( 49.3%)    0.3383 ( 55.6%)  'firrtl.circuit' Pipeline
    0.0027 (  0.4%)    0.0027 (  0.4%)    LowerFIRRTLAnnotations
    0.0079 (  1.1%)    0.0079 (  1.3%)    'firrtl.module' Pipeline
    0.0034 (  0.5%)    0.0034 (  0.6%)      DropName
    0.0044 (  0.6%)    0.0044 (  0.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0042 (  0.6%)    0.0042 (  0.7%)    'firrtl.module' Pipeline
    0.0042 (  0.6%)    0.0042 (  0.7%)      LowerCHIRRTLPass
    0.0096 (  1.4%)    0.0096 (  1.6%)    InferWidths
    0.0034 (  0.5%)    0.0034 (  0.6%)    MemToRegOfVec
    0.0198 (  2.9%)    0.0198 (  3.3%)    InferResets
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.1%)    0.0005 (  0.1%)    WireDFT
    0.0502 (  7.3%)    0.0502 (  8.3%)    LowerFIRRTLTypes
    0.0313 (  4.6%)    0.0313 (  5.1%)    'firrtl.module' Pipeline
    0.0208 (  3.0%)    0.0208 (  3.4%)      ExpandWhens
    0.0104 (  1.5%)    0.0104 (  1.7%)      SFCCompat
    0.0143 (  2.1%)    0.0143 (  2.4%)    Inliner
    0.0124 (  1.8%)    0.0124 (  2.0%)    'firrtl.module' Pipeline
    0.0124 (  1.8%)    0.0124 (  2.0%)      RandomizeRegisterInit
    0.0088 (  1.3%)    0.0088 (  1.4%)    CheckCombCycles
    0.0009 (  0.1%)    0.0009 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0536 (  7.8%)    0.0536 (  8.8%)    'firrtl.module' Pipeline
    0.0449 (  6.5%)    0.0449 (  7.4%)      Canonicalizer
    0.0087 (  1.3%)    0.0087 (  1.4%)      InferReadWrite
    0.0029 (  0.4%)    0.0029 (  0.5%)    PrefixModules
    0.0009 (  0.1%)    0.0009 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0326 (  4.8%)    0.0326 (  5.4%)    IMConstProp
    0.0008 (  0.1%)    0.0008 (  0.1%)    AddSeqMemPorts
    0.0008 (  0.1%)    0.0008 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0089 (  1.3%)    0.0089 (  1.5%)    CreateSiFiveMetadata
    0.0003 (  0.0%)    0.0003 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0008 (  0.1%)    0.0008 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0121 (  1.8%)    0.0121 (  2.0%)    SymbolDCE
    0.0008 (  0.1%)    0.0008 (  0.1%)    BlackBoxReader
    0.0008 (  0.1%)    0.0008 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0250 (  3.6%)    0.0250 (  4.1%)    'firrtl.module' Pipeline
    0.0072 (  1.0%)    0.0072 (  1.2%)      DropName
    0.0178 (  2.6%)    0.0178 (  2.9%)      Canonicalizer
    0.0135 (  2.0%)    0.0135 (  2.2%)    IMDeadCodeElim
    0.0008 (  0.1%)    0.0008 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0016 (  0.2%)    0.0016 (  0.3%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0088 (  1.3%)    0.0088 (  1.4%)    LowerXMR
    0.0010 (  0.1%)    0.0010 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0351 (  5.1%)    0.0351 (  5.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0007 (  0.1%)    0.0007 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0875 ( 12.8%)    0.0875 ( 14.4%)  'hw.module' Pipeline
    0.0137 (  2.0%)    0.0137 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0476 (  6.9%)    0.0476 (  7.8%)    Canonicalizer
    0.0088 (  1.3%)    0.0088 (  1.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0174 (  2.5%)    0.0174 (  2.9%)    LowerSeqFIRRTLToSV
    0.0081 (  1.2%)    0.0081 (  1.3%)  HWMemSimImpl
    0.0516 (  7.5%)    0.0495 (  8.1%)  'hw.module' Pipeline
    0.0170 (  2.5%)    0.0161 (  2.7%)    CSE
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) DominanceInfo
    0.0213 (  3.1%)    0.0206 (  3.4%)    Canonicalizer
    0.0075 (  1.1%)    0.0071 (  1.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0056 (  0.8%)    0.0056 (  0.9%)    HWCleanup
    0.0078 (  1.1%)    0.0076 (  1.2%)  'hw.module' Pipeline
    0.0006 (  0.1%)    0.0006 (  0.1%)    HWLegalizeModules
    0.0072 (  1.0%)    0.0070 (  1.2%)    PrettifyVerilog
    0.0086 (  1.3%)    0.0086 (  1.4%)  StripDebugInfoWithPred
    0.0525 (  7.7%)    0.0525 (  8.6%)  ExportVerilog
    0.0382 (  5.6%)    0.0196 (  3.2%)  'builtin.module' Pipeline
    0.0186 (  2.7%)    0.0178 (  2.9%)    'hw.module' Pipeline
    0.0186 (  2.7%)    0.0177 (  2.9%)      PrepareForEmission
   -0.0187 ( -2.7%)   -0.0187 ( -3.1%)  Rest
    0.6860 (100.0%)    0.6080 (100.0%)  Total
	Command being timed: "firtool /nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress/Rob.fir -o /nix/store/rfz8xg71wnncp5iydcs4inl9q65hwrrm-test-outputs/Rob/Rob.sv -mlir-timing -verbose-pass-executions"
	User time (seconds): 0.60
	System time (seconds): 0.01
	Percent of CPU this job got: 100%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.61
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 96408
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 11377
	Voluntary context switches: 298
	Involuntary context switches: 208
	Swaps: 0
	File system inputs: 0
	File system outputs: 2488
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
