// Seed: 1417241038
module module_0 #(
    parameter id_5 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4;
  wire _id_5;
  wire [id_5 : -1 'b0] id_6;
endmodule
module module_1 #(
    parameter id_9 = 32'd76
) (
    input wor id_0,
    input tri id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    output supply1 id_6,
    output uwire id_7
    , id_14,
    output wor id_8,
    output uwire _id_9,
    input wire id_10,
    input tri id_11,
    output tri id_12
);
  logic [1 : id_9] id_15;
  wire id_16;
  module_0 modCall_1 (
      id_14,
      id_16,
      id_15,
      id_14
  );
  parameter id_17 = 1;
  wire id_18;
endmodule
