Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 12:52:58 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   225 |
|    Minimum number of control sets                        |   225 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   225 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   199 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             284 |           99 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             612 |          127 |
| Yes          | No                    | No                     |            5831 |         1261 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+--------------------+------------------+----------------+
| Clock Signal |              Enable Signal             |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm6/fsm6_write_en                     |                    |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                     |                    |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                     |                    |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                     |                    |                2 |              2 |
|  clk         | fsm16/fsm16_write_en                   |                    |                2 |              2 |
|  clk         | fsm5/fsm5_write_en                     |                    |                1 |              2 |
|  clk         | fsm10/out[1]_i_1__16_n_0               |                    |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                     |                    |                1 |              2 |
|  clk         | fsm13/fsm13_write_en                   |                    |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                     |                    |                1 |              2 |
|  clk         | fsm12/fsm12_write_en                   |                    |                2 |              2 |
|  clk         | fsm9/out[1]_i_1__18_n_0                |                    |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                     |                    |                1 |              2 |
|  clk         | fsm15/out[2]_i_1__6_n_0                |                    |                2 |              3 |
|  clk         | fsm1/fsm1_write_en                     |                    |                1 |              3 |
|  clk         | fsm17/fsm17_write_en                   |                    |                1 |              3 |
|  clk         | fsm/out[2]_i_1__15_n_0                 |                    |                2 |              3 |
|  clk         | fsm18/fsm18_write_en                   |                    |                1 |              3 |
|  clk         | fsm14/fsm14_write_en                   |                    |                1 |              3 |
|  clk         | fsm11/out[2]_i_1__11_n_0               |                    |                1 |              3 |
|  clk         | fsm18/done_reg[0]                      |                    |                1 |              4 |
|  clk         | fsm18/E[0]                             |                    |                1 |              4 |
|  clk         | fsm2/E[0]                              |                    |                2 |              4 |
|  clk         | fsm16/E[0]                             |                    |                3 |              4 |
|  clk         | fsm14/E[0]                             |                    |                1 |              4 |
|  clk         | fsm0/E[0]                              |                    |                2 |              4 |
|  clk         | j0/out_reg[0]_79                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_78                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_77                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_73                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_76                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_8                        |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_80                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_81                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_82                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_83                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_84                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_85                       |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_86                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_87                       |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_88                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_51                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_59                       |                    |               21 |             32 |
|  clk         | j0/out_reg[0]_58                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_57                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_56                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_55                       |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_54                       |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_53                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_52                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_6                        |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_50                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_5                        |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_49                       |                    |               22 |             32 |
|  clk         | j0/out_reg[0]_48                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_47                       |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_46                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_45                       |                    |               21 |             32 |
|  clk         | j0/out_reg[0]_31                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_67                       |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_74                       |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_44                       |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_72                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_71                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_70                       |                    |               23 |             32 |
|  clk         | j0/out_reg[0]_7                        |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_69                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_68                       |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_75                       |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_66                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_65                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_64                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_63                       |                    |               23 |             32 |
|  clk         | j0/out_reg[0]_62                       |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_61                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_60                       |                    |               26 |             32 |
|  clk         | cond_computed5/out_reg[2]_5            |                    |               20 |             32 |
|  clk         | cond_computed2/x1_write_en             |                    |                2 |             32 |
|  clk         | cond_computed5/mem                     |                    |               23 |             32 |
|  clk         | cond_computed5/out_reg[2]              |                    |               21 |             32 |
|  clk         | cond_computed5/out_reg[2]_1            |                    |               23 |             32 |
|  clk         | cond_computed5/out_reg[2]_10           |                    |               24 |             32 |
|  clk         | cond_computed5/out_reg[2]_11           |                    |               22 |             32 |
|  clk         | cond_computed5/out_reg[2]_12           |                    |               24 |             32 |
|  clk         | cond_computed5/out_reg[2]_13           |                    |               23 |             32 |
|  clk         | cond_computed5/out_reg[2]_14           |                    |               26 |             32 |
|  clk         | cond_computed5/out_reg[2]_15           |                    |               22 |             32 |
|  clk         | cond_computed5/out_reg[2]_3            |                    |               22 |             32 |
|  clk         | cond_computed5/out_reg[2]_4            |                    |               22 |             32 |
|  clk         | cond_computed1/x0_write_en             |                    |                2 |             32 |
|  clk         | cond_computed5/out_reg[2]_6            |                    |               19 |             32 |
|  clk         | cond_computed5/out_reg[2]_7            |                    |               23 |             32 |
|  clk         | cond_computed5/out_reg[2]_8            |                    |               25 |             32 |
|  clk         | cond_computed5/out_reg[2]_9            |                    |               23 |             32 |
|  clk         | tmp_sh_read0_0/tmp_sh_read0_0_write_en |                    |               12 |             32 |
|  clk         | x_int_read0_0/x_int_read0_0_write_en   |                    |                6 |             32 |
|  clk         | x_sh_read0_0/x_sh_read0_0_write_en     |                    |               11 |             32 |
|  clk         | y_i_10/y_i_10_write_en                 |                    |                9 |             32 |
|  clk         | y_int_read0_0/y_int_read0_0_write_en   |                    |               19 |             32 |
|  clk         | y_sh_read0_0/y_sh_read0_0_write_en     |                    |               12 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en        |                    |                8 |             32 |
|  clk         | par_done_reg18/beta__0_write_en        |                    |               13 |             32 |
|  clk         | j0/out_reg[0]_9                        |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_90                       |                    |               30 |             32 |
|  clk         | j0/out_reg[0]_91                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_92                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_93                       |                    |               30 |             32 |
|  clk         | j0/out_reg[0]_94                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_95                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_96                       |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_97                       |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_98                       |                    |               31 |             32 |
|  clk         | j0/out_reg[0]_99                       |                    |               28 |             32 |
|  clk         | par_done_reg17/alpha__0_write_en       |                    |               10 |             32 |
|  clk         | j0/out_reg[0]_89                       |                    |               27 |             32 |
|  clk         | par_done_reg28/x_read0_0_00_write_en   |                    |               10 |             32 |
|  clk         | par_done_reg29/x_read0_1_00_write_en   |                    |                9 |             32 |
|  clk         | par_done_reg30/x_read0_0_10_write_en   |                    |               12 |             32 |
|  clk         | par_done_reg31/x_read0_1_10_write_en   |                    |               10 |             32 |
|  clk         | par_done_reg40/x_read1_0_00_write_en   |                    |                8 |             32 |
|  clk         | par_done_reg41/x_read1_1_00_write_en   |                    |               10 |             32 |
|  clk         | par_done_reg42/x_read1_0_10_write_en   |                    |               10 |             32 |
|  clk         | par_done_reg43/x_read1_1_10_write_en   |                    |               10 |             32 |
|  clk         | par_done_reg49/tmp0_write_en           |                    |                2 |             32 |
|  clk         | par_done_reg52/y_i_00_write_en         |                    |               15 |             32 |
|  clk         | par_done_reg9/B_int_read0_0_write_en   |                    |               12 |             32 |
|  clk         | fsm6/t1_1_10_write_en                  |                    |                6 |             32 |
|  clk         | fsm11/B_read0_1_00_write_en            |                    |               32 |             32 |
|  clk         | fsm11/B_read0_1_10_write_en            |                    |               32 |             32 |
|  clk         | fsm13/y1_write_en                      |                    |                2 |             32 |
|  clk         | fsm14/tmp_read0_00_write_en            |                    |               10 |             32 |
|  clk         | fsm14/tmp_read0_10_write_en            |                    |                9 |             32 |
|  clk         | fsm15/E[0]                             |                    |               20 |             32 |
|  clk         | fsm15/out_reg[0]_12[0]                 |                    |               24 |             32 |
|  clk         | fsm3/t1_0_00_write_en                  |                    |                7 |             32 |
|  clk         | fsm4/t1_1_00_write_en                  |                    |                6 |             32 |
|  clk         | fsm5/t1_0_10_write_en                  |                    |                9 |             32 |
|  clk         | fsm11/B_read0_0_10_write_en            |                    |               32 |             32 |
|  clk         | fsm7/t2_0_00_write_en                  |                    |                6 |             32 |
|  clk         | fsm8/t2_1_00_write_en                  |                    |               11 |             32 |
|  clk         | fsm9/t2_0_10_write_en                  |                    |                6 |             32 |
|  clk         | j0/mem                                 |                    |               26 |             32 |
|  clk         | j0/mem_0                               |                    |               26 |             32 |
|  clk         | j0/mem_1                               |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_0                        |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_1                        |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_10                       |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_100                      |                    |               29 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en        |                    |                8 |             32 |
|  clk         | y0/y0_write_en                         |                    |                2 |             32 |
|  clk         | tmp1/tmp1_write_en                     |                    |                2 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en        |                    |               10 |             32 |
|  clk         | mult_pipe10/bin_read10_0_write_en      |                    |                8 |             32 |
|  clk         | mult_pipe11/bin_read11_0_write_en      |                    |               12 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en        |                    |               10 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en        |                    |                7 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en        |                    |                7 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en        |                    |                7 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en        |                    |                7 |             32 |
|  clk         | j0/out_reg[0]_42                       |                    |               28 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en        |                    |                9 |             32 |
|  clk         | mult_pipe9/bin_read9_0_write_en        |                    |                7 |             32 |
|  clk         | fsm/A_int_read0_0_write_en             |                    |               12 |             32 |
|  clk         | fsm1/tmp_int_read0_0_write_en          |                    |               12 |             32 |
|  clk         | fsm10/t2_1_10_write_en                 |                    |                8 |             32 |
|  clk         | fsm11/A_read0_0_00_write_en            |                    |               32 |             32 |
|  clk         | fsm11/A_read0_0_10_write_en            |                    |               32 |             32 |
|  clk         | fsm11/A_read0_1_00_write_en            |                    |               32 |             32 |
|  clk         | fsm11/A_read0_1_10_write_en            |                    |               32 |             32 |
|  clk         | fsm11/B_read0_0_00_write_en            |                    |               32 |             32 |
|  clk         | j0/out_reg[0]_34                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_24                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_25                       |                    |               23 |             32 |
|  clk         | j0/out_reg[0]_26                       |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_27                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_28                       |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_29                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_3                        |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_30                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_32                       |                    |               30 |             32 |
|  clk         | j0/out_reg[0]_33                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_102                      |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_35                       |                    |               30 |             32 |
|  clk         | j0/out_reg[0]_36                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_37                       |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_38                       |                    |               30 |             32 |
|  clk         | j0/out_reg[0]_39                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_4                        |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_40                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_41                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_43                       |                    |               30 |             32 |
|  clk         | j0/out_reg[0]_22                       |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_101                      |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_103                      |                    |               31 |             32 |
|  clk         | j0/out_reg[0]_104                      |                    |               31 |             32 |
|  clk         | j0/out_reg[0]_105                      |                    |               30 |             32 |
|  clk         | j0/out_reg[0]_106                      |                    |               31 |             32 |
|  clk         | j0/out_reg[0]_107                      |                    |               30 |             32 |
|  clk         | j0/out_reg[0]_108                      |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_11                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_12                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_13                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_15                       |                    |               26 |             32 |
|  clk         | j0/out_reg[0]_14                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_16                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_17                       |                    |               24 |             32 |
|  clk         | j0/out_reg[0]_18                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_19                       |                    |               27 |             32 |
|  clk         | j0/out_reg[0]_2                        |                    |               28 |             32 |
|  clk         | j0/out_reg[0]_20                       |                    |               25 |             32 |
|  clk         | j0/out_reg[0]_21                       |                    |               29 |             32 |
|  clk         | j0/out_reg[0]_23                       |                    |               26 |             32 |
|  clk         |                                        | mult_pipe1/p_0_in  |               10 |             51 |
|  clk         |                                        | mult_pipe10/p_0_in |               12 |             51 |
|  clk         |                                        | mult_pipe11/p_0_in |               15 |             51 |
|  clk         |                                        | mult_pipe2/p_0_in  |               12 |             51 |
|  clk         |                                        | mult_pipe3/p_0_in  |                8 |             51 |
|  clk         |                                        | mult_pipe4/p_0_in  |                9 |             51 |
|  clk         |                                        | mult_pipe5/p_0_in  |                9 |             51 |
|  clk         |                                        | mult_pipe6/p_0_in  |               10 |             51 |
|  clk         |                                        | mult_pipe7/p_0_in  |                9 |             51 |
|  clk         |                                        | mult_pipe8/p_0_in  |               11 |             51 |
|  clk         |                                        | mult_pipe9/p_0_in  |               12 |             51 |
|  clk         |                                        | mult_pipe0/p_0_in  |               11 |             51 |
|  clk         |                                        |                    |               99 |            284 |
+--------------+----------------------------------------+--------------------+------------------+----------------+


