Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.1 (lin64) Build 3557992 Fri Jun  3 09:56:20 MDT 2022
| Date         : Tue Aug  2 16:30:25 2022
| Host         : WD-SN850 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file ./results/timing.rpt
| Design       : neso_top
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.315        0.000                      0                92158        0.018        0.000                      0                92142        0.687        0.000                       0                 76490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk100                                                                                      {0.000 5.000}        10.000          100.000         
  clk100_arty_clock_wiz_1                                                                   {0.000 5.000}        10.000          100.000         
  clk400_arty_clock_wiz_1                                                                   {0.000 1.667}        3.333           300.000         
  clkfbout_arty_clock_wiz_1                                                                 {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk100_arty_clock_wiz_1                                                                         4.126        0.000                      0                 1217        0.036        0.000                      0                 1217        3.750        0.000                       0                   897  
  clk400_arty_clock_wiz_1                                                                         0.392        0.000                      0                89696        0.018        0.000                      0                89696        0.687        0.000                       0                 75106  
  clkfbout_arty_clock_wiz_1                                                                                                                                                                                                                   7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.909        0.000                      0                  928        0.018        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk400_arty_clock_wiz_1                                                                     clk100_arty_clock_wiz_1                                                                           0.336        0.000                      0                   32        0.140        0.000                      0                   32  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk100_arty_clock_wiz_1                                                                          31.553        0.000                      0                    8                                                                        
clk100_arty_clock_wiz_1                                                                     clk400_arty_clock_wiz_1                                                                           0.315        0.000                      0                   64        0.021        0.000                      0                   64  
clk100_arty_clock_wiz_1                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.662        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk100_arty_clock_wiz_1                                                                     clk100_arty_clock_wiz_1                                                                           7.207        0.000                      0                  105        0.346        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.337        0.000                      0                  100        0.157        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_arty_clock_wiz_1
  To Clock:  clk100_arty_clock_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_arty_clock_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_arty_clock_wiz_1 rise@10.000ns - clk100_arty_clock_wiz_1 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.419ns (7.677%)  route 5.039ns (92.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.332     1.332 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.565    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.506 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.786    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.690 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         1.622    -1.068    vio_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X39Y108        FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.649 r  vio_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=64, routed)          5.039     4.390    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]_0[0]
    SLICE_X59Y21         FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                     10.000    10.000 r  
    F4                                                0.000    10.000 r  clkin100 (IN)
                         net (fo=0)                   0.000    10.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.269    11.269 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.431    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.107 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.747    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.838 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         1.662     8.500    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X59Y21         FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[23]/C
                         clock pessimism              0.472     8.972    
                         clock uncertainty           -0.077     8.895    
    SLICE_X59Y21         FDRE (Setup_fdre_C_CE)      -0.380     8.515    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[23]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  4.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vio_inst/inst/U_XSDB_SLAVE/reg_test_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio_inst/inst/U_XSDB_SLAVE/reg_do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_arty_clock_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_arty_clock_wiz_1 rise@0.000ns - clk100_arty_clock_wiz_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.195%)  route 0.217ns (53.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.530 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.031    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         0.563    -0.442    vio_inst/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y100        FDRE                                         r  vio_inst/inst/U_XSDB_SLAVE/reg_test_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.301 r  vio_inst/inst/U_XSDB_SLAVE/reg_test_reg[14]/Q
                         net (fo=1, routed)           0.217    -0.084    vio_inst/inst/U_XSDB_SLAVE/reg_test[14]
    SLICE_X43Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.039 r  vio_inst/inst/U_XSDB_SLAVE/reg_do[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    vio_inst/inst/U_XSDB_SLAVE/reg_do[14]
    SLICE_X43Y99         FDRE                                         r  vio_inst/inst/U_XSDB_SLAVE/reg_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.736     0.736 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.217    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -1.947 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.403    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.374 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         0.839    -0.535    vio_inst/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y99         FDRE                                         r  vio_inst/inst/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism              0.369    -0.166    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.091    -0.075    vio_inst/inst/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_arty_clock_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock_wiz_inst/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk400_arty_clock_wiz_1
  To Clock:  clk400_arty_clock_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 gen_code_label[10].heater_inst/lfsr_check_inst/datain_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk400_arty_clock_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            gen_code_label[10].heater_inst/lfsr_check_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk400_arty_clock_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk400_arty_clock_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk400_arty_clock_wiz_1 rise@3.333ns - clk400_arty_clock_wiz_1 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 1.454ns (52.216%)  route 1.331ns (47.784%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 1.767 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk400_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.332     1.332 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.565    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.506 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.786    clock_wiz_inst/inst/clk400_arty_clock_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.690 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=75104, routed)       1.733    -0.957    gen_code_label[10].heater_inst/lfsr_check_inst/clk
    SLICE_X87Y97         FDRE                                         r  gen_code_label[10].heater_inst/lfsr_check_inst/datain_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  gen_code_label[10].heater_inst/lfsr_check_inst/datain_q_reg[2]/Q
                         net (fo=2, routed)           1.331     0.830    gen_code_label[10].heater_inst/lfsr_check_inst/datain_q[2]
    SLICE_X86Y104        LUT6 (Prop_lut6_I2_O)        0.124     0.954 r  gen_code_label[10].heater_inst/lfsr_check_inst/compare0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.954    gen_code_label[10].heater_inst/lfsr_check_inst/compare0_carry_i_4_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.486 r  gen_code_label[10].heater_inst/lfsr_check_inst/compare0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.486    gen_code_label[10].heater_inst/lfsr_check_inst/compare0_carry_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.600 r  gen_code_label[10].heater_inst/lfsr_check_inst/compare0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.600    gen_code_label[10].heater_inst/lfsr_check_inst/compare0_carry__0_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.828 r  gen_code_label[10].heater_inst/lfsr_check_inst/compare0_carry__1/CO[2]
                         net (fo=1, routed)           0.000     1.828    gen_code_label[10].heater_inst/lfsr_check_inst/p_0_in__0
    SLICE_X86Y106        FDRE                                         r  gen_code_label[10].heater_inst/lfsr_check_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk400_arty_clock_wiz_1 rise edge)
                                                      3.333     3.333 r  
    F4                                                0.000     3.333 r  clkin100 (IN)
                         net (fo=0)                   0.000     3.333    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.269     4.603 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.765    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.559 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     0.080    clock_wiz_inst/inst/clk400_arty_clock_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.171 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=75104, routed)       1.596     1.767    gen_code_label[10].heater_inst/lfsr_check_inst/clk
    SLICE_X86Y106        FDRE                                         r  gen_code_label[10].heater_inst/lfsr_check_inst/compare_reg/C
                         clock pessimism              0.472     2.239    
                         clock uncertainty           -0.065     2.174    
    SLICE_X86Y106        FDRE (Setup_fdre_C_D)        0.046     2.220    gen_code_label[10].heater_inst/lfsr_check_inst/compare_reg
  -------------------------------------------------------------------
                         required time                          2.220    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 gen_code_label[5].heater_inst/gen_reg[7].gen_ff[21].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk400_arty_clock_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            gen_code_label[5].heater_inst/gen_reg[8].gen_ff[21].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk400_arty_clock_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk400_arty_clock_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk400_arty_clock_wiz_1 rise@0.000ns - clk400_arty_clock_wiz_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.462%)  route 0.190ns (50.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk400_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.530 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.031    clock_wiz_inst/inst/clk400_arty_clock_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=75104, routed)       0.623    -0.382    gen_code_label[5].heater_inst/clk
    SLICE_X55Y18         FDRE                                         r  gen_code_label[5].heater_inst/gen_reg[7].gen_ff[21].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.241 r  gen_code_label[5].heater_inst/gen_reg[7].gen_ff[21].FDRE_inst/Q
                         net (fo=1, routed)           0.190    -0.051    gen_code_label[5].heater_inst/ff_dout[7]_21
    SLICE_X51Y16         LUT1 (Prop_lut1_I0_O)        0.045    -0.006 r  gen_code_label[5].heater_inst/gen_reg[8].gen_ff[21].LUT1_inst/O
                         net (fo=1, routed)           0.000    -0.006    gen_code_label[5].heater_inst/lut_dout[7]_21
    SLICE_X51Y16         FDRE                                         r  gen_code_label[5].heater_inst/gen_reg[8].gen_ff[21].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk400_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.736     0.736 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.217    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -1.947 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.403    clock_wiz_inst/inst/clk400_arty_clock_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.374 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=75104, routed)       0.898    -0.476    gen_code_label[5].heater_inst/clk
    SLICE_X51Y16         FDRE                                         r  gen_code_label[5].heater_inst/gen_reg[8].gen_ff[21].FDRE_inst/C
                         clock pessimism              0.361    -0.116    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.092    -0.024    gen_code_label[5].heater_inst/gen_reg[8].gen_ff[21].FDRE_inst
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk400_arty_clock_wiz_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         3.333       0.757      RAMB36_X2Y1      gen_code_label[0].heater_inst/gen_bram[1].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         1.667       0.687      SLICE_X50Y6      gen_code_label[0].heater_inst/gen_srl[1].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.667       0.687      SLICE_X50Y6      gen_code_label[0].heater_inst/gen_srl[1].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_arty_clock_wiz_1
  To Clock:  clkfbout_arty_clock_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_arty_clock_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clock_wiz_inst/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_wiz_inst/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 2.069ns (29.113%)  route 5.038ns (70.887%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.419     4.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.885     5.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y88         LUT4 (Prop_lut4_I1_O)        0.324     6.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.958     7.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.332     7.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.194     9.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I1_O)        0.150     9.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.001    10.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X50Y91         LUT3 (Prop_lut3_I1_O)        0.332    10.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.378    36.646    
                         clock uncertainty           -0.035    36.610    
    SLICE_X50Y91         FDRE (Setup_fdre_C_D)        0.077    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 25.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.428%)  route 0.181ns (58.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.181     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[4]
    SLICE_X48Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X48Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism             -0.124     1.633    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.018     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk400_arty_clock_wiz_1
  To Clock:  clk100_arty_clock_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 gen_code_label[25].heater_inst/lfsr_check_inst/error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk400_arty_clock_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            heater_error_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_arty_clock_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_arty_clock_wiz_1 rise@10.000ns - clk400_arty_clock_wiz_1 rise@6.667ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.847%)  route 2.099ns (82.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.056ns = ( 5.611 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk400_arty_clock_wiz_1 rise edge)
                                                      6.667     6.667 r  
    F4                                                0.000     6.667 r  clkin100 (IN)
                         net (fo=0)                   0.000     6.667    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.332     7.998 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.232    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.161 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.881    clock_wiz_inst/inst/clk400_arty_clock_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.977 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=75104, routed)       1.634     5.611    gen_code_label[25].heater_inst/lfsr_check_inst/clk
    SLICE_X44Y92         FDRE                                         r  gen_code_label[25].heater_inst/lfsr_check_inst/error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     6.067 r  gen_code_label[25].heater_inst/lfsr_check_inst/error_reg/Q
                         net (fo=2, routed)           2.099     8.166    heater_error[25]
    SLICE_X43Y92         FDRE                                         r  heater_error_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                     10.000    10.000 r  
    F4                                                0.000    10.000 r  clkin100 (IN)
                         net (fo=0)                   0.000    10.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.269    11.269 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.431    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.107 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.747    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.838 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         1.514     8.352    clk100
    SLICE_X43Y92         FDRE                                         r  heater_error_q_reg[25]/C
                         clock pessimism              0.387     8.739    
                         clock uncertainty           -0.197     8.542    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)       -0.040     8.502    heater_error_q_reg[25]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  0.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gen_code_label[14].heater_inst/lfsr_check_inst/error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk400_arty_clock_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            heater_error_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_arty_clock_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_arty_clock_wiz_1 rise@0.000ns - clk400_arty_clock_wiz_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.419%)  route 0.517ns (78.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk400_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.530 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.031    clock_wiz_inst/inst/clk400_arty_clock_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=75104, routed)       0.632    -0.373    gen_code_label[14].heater_inst/lfsr_check_inst/clk
    SLICE_X41Y38         FDRE                                         r  gen_code_label[14].heater_inst/lfsr_check_inst/error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.232 r  gen_code_label[14].heater_inst/lfsr_check_inst/error_reg/Q
                         net (fo=2, routed)           0.517     0.286    heater_error__0[14]
    SLICE_X36Y62         FDRE                                         r  heater_error_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.736     0.736 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.217    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -1.947 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.403    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.374 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         0.837    -0.537    clk100
    SLICE_X36Y62         FDRE                                         r  heater_error_q_reg[14]/C
                         clock pessimism              0.417    -0.120    
                         clock uncertainty            0.197     0.076    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.070     0.146    heater_error_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk100_arty_clock_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       31.553ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_arty_clock_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.585%)  route 0.758ns (64.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.758     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X43Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                 31.553    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_arty_clock_wiz_1
  To Clock:  clk400_arty_clock_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 heater_err_clear_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[8].heater_inst/err_clear_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk400_arty_clock_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk400_arty_clock_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk400_arty_clock_wiz_1 rise@3.333ns - clk100_arty_clock_wiz_1 rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.419ns (17.387%)  route 1.991ns (82.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 1.687 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.332     1.332 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.565    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.506 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.786    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.690 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         1.625    -1.065    clk100
    SLICE_X41Y78         FDRE                                         r  heater_err_clear_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.646 r  heater_err_clear_q_reg[8]/Q
                         net (fo=1, routed)           1.991     1.345    gen_code_label[8].heater_inst/err_clear
    SLICE_X36Y61         FDRE                                         r  gen_code_label[8].heater_inst/err_clear_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk400_arty_clock_wiz_1 rise edge)
                                                      3.333     3.333 r  
    F4                                                0.000     3.333 r  clkin100 (IN)
                         net (fo=0)                   0.000     3.333    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.269     4.603 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.765    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.559 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     0.080    clock_wiz_inst/inst/clk400_arty_clock_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.171 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=75104, routed)       1.516     1.687    gen_code_label[8].heater_inst/clk
    SLICE_X36Y61         FDRE                                         r  gen_code_label[8].heater_inst/err_clear_q_reg/C
                         clock pessimism              0.387     2.074    
                         clock uncertainty           -0.197     1.878    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)       -0.218     1.660    gen_code_label[8].heater_inst/err_clear_q_reg
  -------------------------------------------------------------------
                         required time                          1.660    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  0.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[5].heater_inst/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk400_arty_clock_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk400_arty_clock_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk400_arty_clock_wiz_1 rise@0.000ns - clk100_arty_clock_wiz_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.795%)  route 0.508ns (73.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.530 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.031    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.439    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X36Y64         FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.298 f  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[5]/Q
                         net (fo=1, routed)           0.508     0.210    gen_code_label[5].heater_inst/enable
    SLICE_X29Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.255 r  gen_code_label[5].heater_inst/reset_i_1/O
                         net (fo=1, routed)           0.000     0.255    gen_code_label[5].heater_inst/reset_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  gen_code_label[5].heater_inst/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk400_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.736     0.736 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.217    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -1.947 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.403    clock_wiz_inst/inst/clk400_arty_clock_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.374 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=75104, routed)       0.903    -0.471    gen_code_label[5].heater_inst/clk
    SLICE_X29Y30         FDRE                                         r  gen_code_label[5].heater_inst/reset_reg/C
                         clock pessimism              0.417    -0.054    
                         clock uncertainty            0.197     0.142    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.092     0.234    gen_code_label[5].heater_inst/reset_reg
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_arty_clock_wiz_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.662ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.423%)  route 0.644ns (60.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.644     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X48Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y102        FDCE (Setup_fdce_C_D)       -0.275     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  8.662    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100_arty_clock_wiz_1
  To Clock:  clk100_arty_clock_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_arty_clock_wiz_1 rise@10.000ns - clk100_arty_clock_wiz_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.456ns (20.083%)  route 1.815ns (79.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.332     1.332 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.565    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.506 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.786    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.690 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         1.625    -1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.815     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                     10.000    10.000 r  
    F4                                                0.000    10.000 r  clkin100 (IN)
                         net (fo=0)                   0.000    10.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.269    11.269 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.431    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.107 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.747    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.838 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         1.505     8.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.552     8.894    
                         clock uncertainty           -0.077     8.817    
    SLICE_X31Y102        FDCE (Recov_fdce_C_CLR)     -0.405     8.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                  7.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk100_arty_clock_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_arty_clock_wiz_1 rise@0.000ns - clk100_arty_clock_wiz_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.530 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.031    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         0.562    -0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X43Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_arty_clock_wiz_1 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.736     0.736 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.217    clock_wiz_inst/inst/clk_in1_arty_clock_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -1.947 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.403    clock_wiz_inst/inst/clk100_arty_clock_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.374 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=895, routed)         0.831    -0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X43Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.115    -0.427    
    SLICE_X43Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.337ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.890ns (21.241%)  route 3.300ns (78.759%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 36.277 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     4.189 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.838     5.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.621     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124     5.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.216     7.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y94         LUT1 (Prop_lut1_I0_O)        0.124     7.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     7.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.516    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.361    36.638    
                         clock uncertainty           -0.035    36.602    
    SLICE_X39Y97         FDCE (Recov_fdce_C_CLR)     -0.405    36.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.197    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 28.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.722%)  route 0.189ns (57.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.502 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.124     1.629    
    SLICE_X51Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.157    





