/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [28:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  reg [6:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [13:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [10:0] celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire [9:0] celloutsig_0_59z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [8:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  reg [4:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [61:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [14:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = celloutsig_0_8z ? celloutsig_0_24z : celloutsig_0_36z[5];
  assign celloutsig_0_19z = celloutsig_0_6z[5] ? celloutsig_0_3z : celloutsig_0_4z;
  assign celloutsig_0_8z = ~(celloutsig_0_3z | celloutsig_0_7z[2]);
  assign celloutsig_0_31z = ~((celloutsig_0_25z | celloutsig_0_22z) & (celloutsig_0_24z | celloutsig_0_12z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z[0] | celloutsig_0_1z[2]) & (celloutsig_0_0z[2] | in_data[33]));
  assign celloutsig_1_4z = celloutsig_1_1z | ~(celloutsig_1_3z);
  assign celloutsig_1_5z = celloutsig_1_3z | ~(celloutsig_1_4z);
  assign celloutsig_0_30z = celloutsig_0_0z[3] | ~(celloutsig_0_3z);
  assign celloutsig_0_6z = { celloutsig_0_1z[6:3], celloutsig_0_2z } / { 1'h1, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[117:114], celloutsig_1_0z } >= in_data[180:172];
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z } >= { celloutsig_1_0z[3:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[124:117] && { in_data[139:133], celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_9z[9:1], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z } && { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_17z } && { celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_37z = ! { celloutsig_0_5z[7], celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_17z = ! { in_data[59:46], celloutsig_0_7z };
  assign celloutsig_0_29z = ! { celloutsig_0_9z[7:5], celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_15z = celloutsig_0_10z & ~(celloutsig_0_8z);
  assign celloutsig_0_23z = celloutsig_0_4z & ~(celloutsig_0_0z[3]);
  assign celloutsig_0_25z = celloutsig_0_0z[4] & ~(celloutsig_0_7z[1]);
  assign celloutsig_0_0z = in_data[5:0] % { 1'h1, in_data[43:39] };
  assign celloutsig_0_5z = { in_data[79:78], celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[4:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_0z[3:0], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z } % { 1'h1, in_data[165], celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_1z[0], celloutsig_0_6z } % { 1'h1, in_data[16:15], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_8z[4:3], celloutsig_1_7z } % { 1'h1, celloutsig_1_2z[2], celloutsig_1_5z };
  assign celloutsig_1_2z = - { in_data[122:115], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_13z = - { celloutsig_0_5z[5:3], celloutsig_0_10z };
  assign celloutsig_0_27z = - { celloutsig_0_16z[24:12], celloutsig_0_8z };
  assign celloutsig_0_11z = | in_data[81:75];
  assign celloutsig_1_16z = | celloutsig_1_12z[8:3];
  assign celloutsig_0_34z = ~^ { celloutsig_0_27z[12:3], celloutsig_0_14z };
  assign celloutsig_0_61z = ^ { celloutsig_0_59z, celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_37z };
  assign celloutsig_1_11z = ^ { celloutsig_1_8z[4:2], celloutsig_1_10z };
  assign celloutsig_0_51z = { celloutsig_0_26z, celloutsig_0_1z } << { celloutsig_0_27z[8:7], celloutsig_0_6z };
  assign celloutsig_1_6z = { celloutsig_1_2z[5:3], celloutsig_1_1z } << in_data[183:180];
  assign celloutsig_1_13z = { in_data[138:101], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_7z } <<< in_data[185:124];
  assign celloutsig_0_36z = { celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_3z } >>> celloutsig_0_0z;
  assign celloutsig_1_10z = { celloutsig_1_6z[1], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z } >>> in_data[181:176];
  assign celloutsig_1_12z = { celloutsig_1_0z[3:2], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_10z } >>> { in_data[166:159], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_12z[6:1], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_15z } >>> { celloutsig_1_13z[4:0], celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_2z[6:3], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z } >>> { in_data[119], celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_20z = celloutsig_0_0z[5:1] >>> celloutsig_0_9z[4:0];
  assign celloutsig_0_7z = { in_data[87:86], celloutsig_0_3z } - celloutsig_0_1z[4:2];
  assign celloutsig_0_26z = { celloutsig_0_0z[5:3], celloutsig_0_23z } - { celloutsig_0_1z[2:0], celloutsig_0_24z };
  assign celloutsig_0_59z = celloutsig_0_51z[9:0] ~^ celloutsig_0_51z[10:1];
  assign celloutsig_0_3z = ~((celloutsig_0_0z[4] & celloutsig_0_2z[0]) | celloutsig_0_0z[5]);
  assign celloutsig_0_10z = ~((celloutsig_0_3z & celloutsig_0_5z[4]) | in_data[63]);
  assign celloutsig_0_14z = ~((celloutsig_0_3z & celloutsig_0_2z[2]) | celloutsig_0_13z[0]);
  assign celloutsig_0_22z = ~((celloutsig_0_17z & celloutsig_0_17z) | celloutsig_0_17z);
  always_latch
    if (!clkin_data[128]) celloutsig_1_0z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[129:125];
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_1z = in_data[94:88];
  always_latch
    if (!clkin_data[96]) celloutsig_0_16z = 29'h00000000;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_6z[3:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_2z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = celloutsig_0_0z[4:0];
  assign celloutsig_0_54z = ~((celloutsig_0_50z & celloutsig_0_14z) | (celloutsig_0_37z & celloutsig_0_5z[3]));
  assign celloutsig_0_62z = ~((celloutsig_0_54z & celloutsig_0_11z) | (celloutsig_0_20z[3] & celloutsig_0_29z));
  assign celloutsig_1_15z = ~((celloutsig_1_12z[9] & celloutsig_1_12z[3]) | (celloutsig_1_9z[0] & celloutsig_1_8z[3]));
  assign { out_data[142:128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
