# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do skeleton_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:47 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:40:47 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/program_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:47 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/program_counter.v 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:40:47 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/fulladder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:47 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/fulladder.v 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 14:40:47 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:47 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 14:40:47 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/dffe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:47 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/dffe.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 14:40:47 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:47 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:40:47 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/skeleton.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:47 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/skeleton.v 
# -- Compiling module skeleton
# 
# Top level modules:
# 	skeleton
# End time: 14:40:47 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:48 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:40:48 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:48 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 14:40:48 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/pc_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:48 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/pc_adder.v 
# -- Compiling module pc_adder
# 
# Top level modules:
# 	pc_adder
# End time: 14:40:48 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/sign_extension.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:48 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/sign_extension.v 
# -- Compiling module sign_extension
# 
# Top level modules:
# 	sign_extension
# End time: 14:40:48 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/mux_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:48 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/mux_32bit.v 
# -- Compiling module mux_32bit
# 
# Top level modules:
# 	mux_32bit
# End time: 14:40:48 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/extend_clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:48 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/extend_clock.v 
# -- Compiling module extend_clock
# 
# Top level modules:
# 	extend_clock
# End time: 14:40:48 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/invert_clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:48 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/invert_clock.v 
# -- Compiling module invert_clock
# 
# Top level modules:
# 	invert_clock
# End time: 14:40:48 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/initalize.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:48 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/initalize.v 
# -- Compiling module initalize
# 
# Top level modules:
# 	initalize
# End time: 14:40:48 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/initalize_12.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:49 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/initalize_12.v 
# -- Compiling module initalize_12
# 
# Top level modules:
# 	initalize_12
# End time: 14:40:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/initalize_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:49 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/initalize_32.v 
# -- Compiling module initalize_32
# 
# Top level modules:
# 	initalize_32
# End time: 14:40:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/is_ne.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:49 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/is_ne.v 
# -- Compiling module is_ne
# 
# Top level modules:
# 	is_ne
# End time: 14:40:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/check_two.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:49 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/check_two.v 
# -- Compiling module check_two
# 
# Top level modules:
# 	check_two
# End time: 14:40:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/check_overflow.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:49 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/check_overflow.v 
# -- Compiling module check_overflow
# 
# Top level modules:
# 	check_overflow
# End time: 14:40:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/mux_5bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:49 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/mux_5bit.v 
# -- Compiling module mux_5bit
# 
# Top level modules:
# 	mux_5bit
# End time: 14:40:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/processor_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:49 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/processor_tb.v 
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 14:40:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" processor_tb 
# Start time: 14:40:49 on Nov 08,2022
# Loading work.processor_tb
# Loading work.skeleton
# Loading work.extend_clock
# Loading work.invert_clock
# Loading work.imem
# Loading altera_mf_ver.altsyncram
# Loading work.dmem
# Loading work.regfile
# Loading work.processor
# Loading work.is_ne
# Loading work.check_two
# Loading work.program_counter
# Loading work.pc_adder
# Loading work.fulladder
# Loading work.mux_5bit
# Loading work.initalize
# Loading work.sign_extension
# Loading work.alu
# Loading work.check_overflow
# Loading work.mux_32bit
# Loading work.initalize_12
# Loading work.initalize_32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.dffe_ref
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ka266  Hostname: VCM-28338  ProcessID: 3364
#           Attempting to use alternate WLF file "./wlft811ana".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft811ana
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation for skeleton >>
# *Checking nop.
# *Checking addi $1, $0, 5
# *IMP 1st instruction on main_data_writeReg read xxxxxxxx.
# *Checking addi $2, $0, 3
# *IMP 1st instruction on main_data_writeReg read 00000003.
# *Checking add  $3, $1, $2
# **Error on main_data_writeReg read 00000003 but expected 00000008.
# *Checking sub $4, $1, $2
# **Error on main_data_writeReg read fffffffd but expected 00000002.
# *Checking and $5, $0, $1
# *Checking and $6, $1, $2
# **Error on main_data_writeReg read 00000000 but expected 00000001.
# *Checking or $7, $0, $2
# *Checking sll $8, $1, 2
# **Error on main_data_writeReg read 00000000 but expected 00000014.
# *Checking sra $9, $3, 1
# **Error on main_data_writeReg read 00000001 but expected 00000004.
# *Checking and addi $10, $0, 345
# *Checking addi $11, $0, 567
# *Checking sw $10, 1($0)
# *Checking sw $11, 2($0)
# *Checking lw $12, 1($0)
# *Checking lw $13, 2($0)
# *Checking end
# *Checking end
#                  890 << End  Simulation Skeleton>>
# ** Note: $stop    : C:/Users/ka266/Documents/Project4/processor_tb.v(909)
#    Time: 890 ns  Iteration: 2  Instance: /processor_tb
# Break in Module processor_tb at C:/Users/ka266/Documents/Project4/processor_tb.v line 909
