--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s250e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
v_1_o<1>    |    8.099(R)|clk_i_BUFGP       |   0.000|
v_1_o<3>    |    8.661(R)|clk_i_BUFGP       |   0.000|
v_2d_o<0>   |    8.923(R)|clk_i_BUFGP       |   0.000|
v_2d_o<1>   |    8.545(R)|clk_i_BUFGP       |   0.000|
v_2d_o<2>   |    8.967(R)|clk_i_BUFGP       |   0.000|
v_2d_o<3>   |    8.530(R)|clk_i_BUFGP       |   0.000|
v_2d_o<4>   |    9.893(R)|clk_i_BUFGP       |   0.000|
v_2d_o<5>   |    9.282(R)|clk_i_BUFGP       |   0.000|
v_2d_o<6>   |    7.659(R)|clk_i_BUFGP       |   0.000|
v_2d_o<7>   |   11.944(R)|clk_i_BUFGP       |   0.000|
v_2d_o<8>   |    7.662(R)|clk_i_BUFGP       |   0.000|
v_2d_o<9>   |    7.876(R)|clk_i_BUFGP       |   0.000|
v_2d_o<10>  |    7.716(R)|clk_i_BUFGP       |   0.000|
v_2d_o<11>  |    7.972(R)|clk_i_BUFGP       |   0.000|
v_2d_o<12>  |    7.131(R)|clk_i_BUFGP       |   0.000|
v_2d_o<13>  |    7.901(R)|clk_i_BUFGP       |   0.000|
v_2d_o<14>  |    8.533(R)|clk_i_BUFGP       |   0.000|
v_2d_o<15>  |    8.529(R)|clk_i_BUFGP       |   0.000|
v_2i_o<0>   |    8.819(R)|clk_i_BUFGP       |   0.000|
v_2i_o<1>   |    7.643(R)|clk_i_BUFGP       |   0.000|
v_2i_o<2>   |    8.127(R)|clk_i_BUFGP       |   0.000|
v_2i_o<3>   |    7.857(R)|clk_i_BUFGP       |   0.000|
v_2i_o<4>   |    8.462(R)|clk_i_BUFGP       |   0.000|
v_2i_o<5>   |    8.693(R)|clk_i_BUFGP       |   0.000|
v_2i_o<6>   |    9.162(R)|clk_i_BUFGP       |   0.000|
v_2i_o<7>   |    8.732(R)|clk_i_BUFGP       |   0.000|
v_2i_o<8>   |    8.517(R)|clk_i_BUFGP       |   0.000|
v_2i_o<9>   |    8.209(R)|clk_i_BUFGP       |   0.000|
v_2i_o<10>  |    8.263(R)|clk_i_BUFGP       |   0.000|
v_2i_o<11>  |    8.727(R)|clk_i_BUFGP       |   0.000|
v_2i_o<12>  |    8.640(R)|clk_i_BUFGP       |   0.000|
v_2i_o<13>  |    8.339(R)|clk_i_BUFGP       |   0.000|
v_2i_o<14>  |    8.399(R)|clk_i_BUFGP       |   0.000|
v_2i_o<15>  |    8.248(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   11.309|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 08 16:42:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



