// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/09/2020 15:10:17"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cunit (
	cword,
	k,
	inst,
	clk,
	rst);
output 	[30:0] cword;
output 	[63:0] k;
input 	[31:0] inst;
input 	clk;
input 	rst;

// Design Ports Information
// cword[0]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[2]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[3]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[4]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[5]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[6]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[8]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[9]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[10]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[11]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[12]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[13]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[14]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[16]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[17]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[18]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[19]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[20]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[21]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[22]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[23]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[24]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[25]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[26]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[27]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[28]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[29]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cword[30]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[0]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[1]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[2]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[3]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[4]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[6]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[7]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[8]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[9]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[10]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[11]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[12]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[13]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[14]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[15]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[16]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[17]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[18]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[19]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[20]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[21]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[22]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[23]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[24]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[25]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[26]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[27]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[28]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[29]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[30]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[31]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[32]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[33]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[34]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[35]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[36]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[37]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[38]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[39]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[40]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[41]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[42]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[43]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[44]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[45]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[46]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[47]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[48]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[49]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[50]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[51]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[52]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[53]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[54]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[55]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[56]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[57]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[58]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[59]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[60]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[61]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[62]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// k[63]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[30]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[31]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[26]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[22]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[23]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[27]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[21]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[25]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[28]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[29]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[24]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[16]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[17]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[18]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[19]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[20]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[5]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[8]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[3]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[9]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[10]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[11]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[12]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[13]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[14]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[15]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \cword[0]~output_o ;
wire \cword[1]~output_o ;
wire \cword[2]~output_o ;
wire \cword[3]~output_o ;
wire \cword[4]~output_o ;
wire \cword[5]~output_o ;
wire \cword[6]~output_o ;
wire \cword[7]~output_o ;
wire \cword[8]~output_o ;
wire \cword[9]~output_o ;
wire \cword[10]~output_o ;
wire \cword[11]~output_o ;
wire \cword[12]~output_o ;
wire \cword[13]~output_o ;
wire \cword[14]~output_o ;
wire \cword[15]~output_o ;
wire \cword[16]~output_o ;
wire \cword[17]~output_o ;
wire \cword[18]~output_o ;
wire \cword[19]~output_o ;
wire \cword[20]~output_o ;
wire \cword[21]~output_o ;
wire \cword[22]~output_o ;
wire \cword[23]~output_o ;
wire \cword[24]~output_o ;
wire \cword[25]~output_o ;
wire \cword[26]~output_o ;
wire \cword[27]~output_o ;
wire \cword[28]~output_o ;
wire \cword[29]~output_o ;
wire \cword[30]~output_o ;
wire \k[0]~output_o ;
wire \k[1]~output_o ;
wire \k[2]~output_o ;
wire \k[3]~output_o ;
wire \k[4]~output_o ;
wire \k[5]~output_o ;
wire \k[6]~output_o ;
wire \k[7]~output_o ;
wire \k[8]~output_o ;
wire \k[9]~output_o ;
wire \k[10]~output_o ;
wire \k[11]~output_o ;
wire \k[12]~output_o ;
wire \k[13]~output_o ;
wire \k[14]~output_o ;
wire \k[15]~output_o ;
wire \k[16]~output_o ;
wire \k[17]~output_o ;
wire \k[18]~output_o ;
wire \k[19]~output_o ;
wire \k[20]~output_o ;
wire \k[21]~output_o ;
wire \k[22]~output_o ;
wire \k[23]~output_o ;
wire \k[24]~output_o ;
wire \k[25]~output_o ;
wire \k[26]~output_o ;
wire \k[27]~output_o ;
wire \k[28]~output_o ;
wire \k[29]~output_o ;
wire \k[30]~output_o ;
wire \k[31]~output_o ;
wire \k[32]~output_o ;
wire \k[33]~output_o ;
wire \k[34]~output_o ;
wire \k[35]~output_o ;
wire \k[36]~output_o ;
wire \k[37]~output_o ;
wire \k[38]~output_o ;
wire \k[39]~output_o ;
wire \k[40]~output_o ;
wire \k[41]~output_o ;
wire \k[42]~output_o ;
wire \k[43]~output_o ;
wire \k[44]~output_o ;
wire \k[45]~output_o ;
wire \k[46]~output_o ;
wire \k[47]~output_o ;
wire \k[48]~output_o ;
wire \k[49]~output_o ;
wire \k[50]~output_o ;
wire \k[51]~output_o ;
wire \k[52]~output_o ;
wire \k[53]~output_o ;
wire \k[54]~output_o ;
wire \k[55]~output_o ;
wire \k[56]~output_o ;
wire \k[57]~output_o ;
wire \k[58]~output_o ;
wire \k[59]~output_o ;
wire \k[60]~output_o ;
wire \k[61]~output_o ;
wire \k[62]~output_o ;
wire \k[63]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst[30]~input_o ;
wire \inst[25]~input_o ;
wire \inst[26]~input_o ;
wire \inst[22]~input_o ;
wire \inst[31]~input_o ;
wire \inst[23]~input_o ;
wire \Equal0~0_combout ;
wire \inst[27]~input_o ;
wire \inst[28]~input_o ;
wire \Equal21~0_combout ;
wire \inst[21]~input_o ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \inst[24]~input_o ;
wire \Selector40~7_combout ;
wire \inst[29]~input_o ;
wire \Selector40~3_combout ;
wire \Equal13~2_combout ;
wire \Equal26~0_combout ;
wire \Equal19~0_combout ;
wire \Equal22~0_combout ;
wire \Equal3~0_combout ;
wire \WideNor1~0_combout ;
wire \Selector40~4_combout ;
wire \Selector40~2_combout ;
wire \Selector40~5_combout ;
wire \Equal5~0_combout ;
wire \Equal5~1_combout ;
wire \Equal4~0_combout ;
wire \Equal5~2_combout ;
wire \Equal7~2_combout ;
wire \WideNor0~1_combout ;
wire \Equal16~0_combout ;
wire \Equal16~1_combout ;
wire \WideNor0~0_combout ;
wire \Equal8~0_combout ;
wire \WideOr13~0_combout ;
wire \WideNor0~2_combout ;
wire \Equal18~0_combout ;
wire \Equal25~0_combout ;
wire \Equal18~1_combout ;
wire \WideNor0~combout ;
wire \Selector40~6_combout ;
wire \cword[0]~reg0_q ;
wire \cword~17_combout ;
wire \cword[1]~4_combout ;
wire \cword[1]~reg0_q ;
wire \cword[2]~18_combout ;
wire \cword[2]~reg0_q ;
wire \cword[3]~19_combout ;
wire \cword[3]~reg0_q ;
wire \cword~5_combout ;
wire \cword~6_combout ;
wire \cword[5]~reg0_q ;
wire \cword~7_combout ;
wire \cword[6]~reg0_q ;
wire \cword~8_combout ;
wire \cword[7]~reg0_q ;
wire \Equal20~0_combout ;
wire \Equal1~0_combout ;
wire \Selector38~0_combout ;
wire \Selector38~1_combout ;
wire \cword[9]~reg0_q ;
wire \Equal13~3_combout ;
wire \Selector37~0_combout ;
wire \Selector37~1_combout ;
wire \Selector37~2_combout ;
wire \Equal24~0_combout ;
wire \Selector37~3_combout ;
wire \Selector37~4_combout ;
wire \cword[11]~reg0_q ;
wire \Selector36~5_combout ;
wire \Selector36~4_combout ;
wire \Selector36~7_combout ;
wire \Selector36~2_combout ;
wire \Selector36~3_combout ;
wire \Selector36~6_combout ;
wire \cword[12]~reg0_q ;
wire \cword~9_combout ;
wire \cword[13]~reg0_q ;
wire \cword~10_combout ;
wire \cword[14]~reg0_q ;
wire \cword~11_combout ;
wire \cword[15]~reg0_q ;
wire \inst[16]~input_o ;
wire \cword[16]~reg0feeder_combout ;
wire \cword[16]~reg0_q ;
wire \inst[17]~input_o ;
wire \cword[17]~reg0feeder_combout ;
wire \cword[17]~reg0_q ;
wire \inst[18]~input_o ;
wire \cword[18]~reg0feeder_combout ;
wire \cword[18]~reg0_q ;
wire \inst[19]~input_o ;
wire \cword[19]~reg0feeder_combout ;
wire \cword[19]~reg0_q ;
wire \inst[20]~input_o ;
wire \cword[20]~reg0feeder_combout ;
wire \cword[20]~reg0_q ;
wire \inst[0]~input_o ;
wire \inst[5]~input_o ;
wire \cword~12_combout ;
wire \cword[21]~reg0_q ;
wire \inst[1]~input_o ;
wire \inst[6]~input_o ;
wire \cword~13_combout ;
wire \cword[22]~reg0_q ;
wire \inst[2]~input_o ;
wire \inst[7]~input_o ;
wire \cword~14_combout ;
wire \cword[23]~reg0_q ;
wire \inst[3]~input_o ;
wire \inst[8]~input_o ;
wire \cword~15_combout ;
wire \cword[24]~reg0_q ;
wire \inst[4]~input_o ;
wire \inst[9]~input_o ;
wire \cword~16_combout ;
wire \cword[25]~reg0_q ;
wire \cword[26]~reg0feeder_combout ;
wire \cword[26]~reg0_q ;
wire \cword[27]~reg0feeder_combout ;
wire \cword[27]~reg0_q ;
wire \cword[28]~reg0feeder_combout ;
wire \cword[28]~reg0_q ;
wire \cword[29]~reg0feeder_combout ;
wire \cword[29]~reg0_q ;
wire \cword[30]~reg0feeder_combout ;
wire \cword[30]~reg0_q ;
wire \inst[10]~input_o ;
wire \k[0]~reg0feeder_combout ;
wire \k~0_combout ;
wire \k[0]~reg0_q ;
wire \inst[11]~input_o ;
wire \k[1]~reg0feeder_combout ;
wire \k[1]~reg0_q ;
wire \inst[12]~input_o ;
wire \k[2]~reg0feeder_combout ;
wire \k[2]~reg0_q ;
wire \inst[13]~input_o ;
wire \k[3]~reg0feeder_combout ;
wire \k[3]~reg0_q ;
wire \inst[14]~input_o ;
wire \k[4]~reg0feeder_combout ;
wire \k[4]~reg0_q ;
wire \inst[15]~input_o ;
wire \k[5]~reg0feeder_combout ;
wire \k[5]~reg0_q ;
wire \k[6]~reg0feeder_combout ;
wire \k[6]~reg0_q ;
wire \k[7]~reg0feeder_combout ;
wire \k[7]~reg0_q ;
wire \k[8]~reg0feeder_combout ;
wire \k[8]~reg0_q ;
wire \k[9]~reg0feeder_combout ;
wire \k[9]~reg0_q ;
wire \k[10]~reg0feeder_combout ;
wire \k[10]~reg0_q ;
wire \k[11]~reg0_q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \cword[0]~output (
	.i(\cword[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[0]~output .bus_hold = "false";
defparam \cword[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \cword[1]~output (
	.i(\cword[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[1]~output .bus_hold = "false";
defparam \cword[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N16
fiftyfivenm_io_obuf \cword[2]~output (
	.i(\cword[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[2]~output .bus_hold = "false";
defparam \cword[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \cword[3]~output (
	.i(\cword[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[3]~output .bus_hold = "false";
defparam \cword[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \cword[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[4]~output .bus_hold = "false";
defparam \cword[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N2
fiftyfivenm_io_obuf \cword[5]~output (
	.i(\cword[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[5]~output .bus_hold = "false";
defparam \cword[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \cword[6]~output (
	.i(\cword[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[6]~output .bus_hold = "false";
defparam \cword[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \cword[7]~output (
	.i(\cword[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[7]~output .bus_hold = "false";
defparam \cword[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N9
fiftyfivenm_io_obuf \cword[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[8]~output .bus_hold = "false";
defparam \cword[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \cword[9]~output (
	.i(\cword[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[9]~output .bus_hold = "false";
defparam \cword[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \cword[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[10]~output .bus_hold = "false";
defparam \cword[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \cword[11]~output (
	.i(\cword[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[11]~output .bus_hold = "false";
defparam \cword[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \cword[12]~output (
	.i(\cword[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[12]~output .bus_hold = "false";
defparam \cword[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \cword[13]~output (
	.i(\cword[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[13]~output .bus_hold = "false";
defparam \cword[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \cword[14]~output (
	.i(\cword[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[14]~output .bus_hold = "false";
defparam \cword[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \cword[15]~output (
	.i(\cword[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[15]~output .bus_hold = "false";
defparam \cword[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \cword[16]~output (
	.i(\cword[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[16]~output .bus_hold = "false";
defparam \cword[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \cword[17]~output (
	.i(\cword[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[17]~output .bus_hold = "false";
defparam \cword[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \cword[18]~output (
	.i(\cword[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[18]~output .bus_hold = "false";
defparam \cword[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \cword[19]~output (
	.i(\cword[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[19]~output .bus_hold = "false";
defparam \cword[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \cword[20]~output (
	.i(\cword[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[20]~output .bus_hold = "false";
defparam \cword[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \cword[21]~output (
	.i(\cword[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[21]~output .bus_hold = "false";
defparam \cword[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \cword[22]~output (
	.i(\cword[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[22]~output .bus_hold = "false";
defparam \cword[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \cword[23]~output (
	.i(\cword[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[23]~output .bus_hold = "false";
defparam \cword[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \cword[24]~output (
	.i(\cword[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[24]~output .bus_hold = "false";
defparam \cword[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \cword[25]~output (
	.i(\cword[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[25]~output .bus_hold = "false";
defparam \cword[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \cword[26]~output (
	.i(\cword[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[26]~output .bus_hold = "false";
defparam \cword[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \cword[27]~output (
	.i(\cword[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[27]~output .bus_hold = "false";
defparam \cword[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \cword[28]~output (
	.i(\cword[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[28]~output .bus_hold = "false";
defparam \cword[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \cword[29]~output (
	.i(\cword[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[29]~output .bus_hold = "false";
defparam \cword[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \cword[30]~output (
	.i(\cword[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cword[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \cword[30]~output .bus_hold = "false";
defparam \cword[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N23
fiftyfivenm_io_obuf \k[0]~output (
	.i(\k[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[0]~output .bus_hold = "false";
defparam \k[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \k[1]~output (
	.i(\k[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[1]~output .bus_hold = "false";
defparam \k[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \k[2]~output (
	.i(\k[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[2]~output .bus_hold = "false";
defparam \k[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \k[3]~output (
	.i(\k[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[3]~output .bus_hold = "false";
defparam \k[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \k[4]~output (
	.i(\k[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[4]~output .bus_hold = "false";
defparam \k[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \k[5]~output (
	.i(\k[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[5]~output .bus_hold = "false";
defparam \k[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \k[6]~output (
	.i(\k[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[6]~output .bus_hold = "false";
defparam \k[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \k[7]~output (
	.i(\k[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[7]~output .bus_hold = "false";
defparam \k[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N2
fiftyfivenm_io_obuf \k[8]~output (
	.i(\k[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[8]~output .bus_hold = "false";
defparam \k[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \k[9]~output (
	.i(\k[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[9]~output .bus_hold = "false";
defparam \k[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N16
fiftyfivenm_io_obuf \k[10]~output (
	.i(\k[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[10]~output .bus_hold = "false";
defparam \k[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \k[11]~output (
	.i(\k[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[11]~output .bus_hold = "false";
defparam \k[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \k[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[12]~output .bus_hold = "false";
defparam \k[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
fiftyfivenm_io_obuf \k[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[13]~output .bus_hold = "false";
defparam \k[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
fiftyfivenm_io_obuf \k[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[14]~output .bus_hold = "false";
defparam \k[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N30
fiftyfivenm_io_obuf \k[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[15]~output .bus_hold = "false";
defparam \k[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N16
fiftyfivenm_io_obuf \k[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[16]~output .bus_hold = "false";
defparam \k[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \k[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[17]~output .bus_hold = "false";
defparam \k[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \k[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[18]~output .bus_hold = "false";
defparam \k[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
fiftyfivenm_io_obuf \k[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[19]~output .bus_hold = "false";
defparam \k[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \k[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[20]~output .bus_hold = "false";
defparam \k[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \k[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[21]~output .bus_hold = "false";
defparam \k[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \k[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[22]~output .bus_hold = "false";
defparam \k[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \k[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[23]~output .bus_hold = "false";
defparam \k[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \k[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[24]~output .bus_hold = "false";
defparam \k[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N16
fiftyfivenm_io_obuf \k[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[25]~output .bus_hold = "false";
defparam \k[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \k[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[26]~output .bus_hold = "false";
defparam \k[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
fiftyfivenm_io_obuf \k[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[27]~output .bus_hold = "false";
defparam \k[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \k[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[28]~output .bus_hold = "false";
defparam \k[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \k[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[29]~output .bus_hold = "false";
defparam \k[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \k[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[30]~output .bus_hold = "false";
defparam \k[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \k[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[31]~output .bus_hold = "false";
defparam \k[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
fiftyfivenm_io_obuf \k[32]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[32]~output .bus_hold = "false";
defparam \k[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N23
fiftyfivenm_io_obuf \k[33]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[33]~output .bus_hold = "false";
defparam \k[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \k[34]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[34]~output .bus_hold = "false";
defparam \k[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \k[35]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[35]~output .bus_hold = "false";
defparam \k[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N16
fiftyfivenm_io_obuf \k[36]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[36]~output .bus_hold = "false";
defparam \k[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \k[37]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[37]~output .bus_hold = "false";
defparam \k[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
fiftyfivenm_io_obuf \k[38]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[38]~output .bus_hold = "false";
defparam \k[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \k[39]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[39]~output .bus_hold = "false";
defparam \k[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \k[40]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[40]~output .bus_hold = "false";
defparam \k[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \k[41]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[41]~output .bus_hold = "false";
defparam \k[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \k[42]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[42]~output .bus_hold = "false";
defparam \k[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \k[43]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[43]~output .bus_hold = "false";
defparam \k[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \k[44]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[44]~output .bus_hold = "false";
defparam \k[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \k[45]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[45]~output .bus_hold = "false";
defparam \k[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \k[46]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[46]~output .bus_hold = "false";
defparam \k[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \k[47]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[47]~output .bus_hold = "false";
defparam \k[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \k[48]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[48]~output .bus_hold = "false";
defparam \k[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \k[49]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[49]~output .bus_hold = "false";
defparam \k[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
fiftyfivenm_io_obuf \k[50]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[50]~output .bus_hold = "false";
defparam \k[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \k[51]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[51]~output .bus_hold = "false";
defparam \k[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \k[52]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[52]~output .bus_hold = "false";
defparam \k[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \k[53]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[53]~output .bus_hold = "false";
defparam \k[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
fiftyfivenm_io_obuf \k[54]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[54]~output .bus_hold = "false";
defparam \k[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \k[55]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[55]~output .bus_hold = "false";
defparam \k[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \k[56]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[56]~output .bus_hold = "false";
defparam \k[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N16
fiftyfivenm_io_obuf \k[57]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[57]~output .bus_hold = "false";
defparam \k[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \k[58]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[58]~output .bus_hold = "false";
defparam \k[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \k[59]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[59]~output .bus_hold = "false";
defparam \k[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
fiftyfivenm_io_obuf \k[60]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[60]~output .bus_hold = "false";
defparam \k[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \k[61]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[61]~output .bus_hold = "false";
defparam \k[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \k[62]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[62]~output .bus_hold = "false";
defparam \k[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \k[63]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[63]~output .bus_hold = "false";
defparam \k[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N22
fiftyfivenm_io_ibuf \inst[30]~input (
	.i(inst[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[30]~input_o ));
// synopsys translate_off
defparam \inst[30]~input .bus_hold = "false";
defparam \inst[30]~input .listen_to_nsleep_signal = "false";
defparam \inst[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N1
fiftyfivenm_io_ibuf \inst[25]~input (
	.i(inst[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[25]~input_o ));
// synopsys translate_off
defparam \inst[25]~input .bus_hold = "false";
defparam \inst[25]~input .listen_to_nsleep_signal = "false";
defparam \inst[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y43_N15
fiftyfivenm_io_ibuf \inst[26]~input (
	.i(inst[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[26]~input_o ));
// synopsys translate_off
defparam \inst[26]~input .bus_hold = "false";
defparam \inst[26]~input .listen_to_nsleep_signal = "false";
defparam \inst[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y45_N8
fiftyfivenm_io_ibuf \inst[22]~input (
	.i(inst[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[22]~input_o ));
// synopsys translate_off
defparam \inst[22]~input .bus_hold = "false";
defparam \inst[22]~input .listen_to_nsleep_signal = "false";
defparam \inst[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y43_N22
fiftyfivenm_io_ibuf \inst[31]~input (
	.i(inst[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[31]~input_o ));
// synopsys translate_off
defparam \inst[31]~input .bus_hold = "false";
defparam \inst[31]~input .listen_to_nsleep_signal = "false";
defparam \inst[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y43_N1
fiftyfivenm_io_ibuf \inst[23]~input (
	.i(inst[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[23]~input_o ));
// synopsys translate_off
defparam \inst[23]~input .bus_hold = "false";
defparam \inst[23]~input .listen_to_nsleep_signal = "false";
defparam \inst[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N10
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\inst[26]~input_o  & (!\inst[22]~input_o  & (\inst[31]~input_o  & !\inst[23]~input_o )))

	.dataa(\inst[26]~input_o ),
	.datab(\inst[22]~input_o ),
	.datac(\inst[31]~input_o ),
	.datad(\inst[23]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0010;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N15
fiftyfivenm_io_ibuf \inst[27]~input (
	.i(inst[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[27]~input_o ));
// synopsys translate_off
defparam \inst[27]~input .bus_hold = "false";
defparam \inst[27]~input .listen_to_nsleep_signal = "false";
defparam \inst[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N22
fiftyfivenm_io_ibuf \inst[28]~input (
	.i(inst[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[28]~input_o ));
// synopsys translate_off
defparam \inst[28]~input .bus_hold = "false";
defparam \inst[28]~input .listen_to_nsleep_signal = "false";
defparam \inst[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N18
fiftyfivenm_lcell_comb \Equal21~0 (
// Equation(s):
// \Equal21~0_combout  = (\Equal0~0_combout  & (!\inst[27]~input_o  & \inst[28]~input_o ))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst[27]~input_o ),
	.datad(\inst[28]~input_o ),
	.cin(gnd),
	.combout(\Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal21~0 .lut_mask = 16'h0A00;
defparam \Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N15
fiftyfivenm_io_ibuf \inst[21]~input (
	.i(inst[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[21]~input_o ));
// synopsys translate_off
defparam \inst[21]~input .bus_hold = "false";
defparam \inst[21]~input .listen_to_nsleep_signal = "false";
defparam \inst[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N10
fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\inst[21]~input_o  & \inst[27]~input_o )

	.dataa(gnd),
	.datab(\inst[21]~input_o ),
	.datac(\inst[27]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h3030;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N12
fiftyfivenm_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Equal0~0_combout  & (!\inst[28]~input_o  & (\inst[25]~input_o  & \Equal0~1_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\inst[28]~input_o ),
	.datac(\inst[25]~input_o ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h2000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N8
fiftyfivenm_io_ibuf \inst[24]~input (
	.i(inst[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[24]~input_o ));
// synopsys translate_off
defparam \inst[24]~input .bus_hold = "false";
defparam \inst[24]~input .listen_to_nsleep_signal = "false";
defparam \inst[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N20
fiftyfivenm_lcell_comb \Selector40~7 (
// Equation(s):
// \Selector40~7_combout  = (\Equal21~0_combout  & (((\Equal0~2_combout  & \inst[24]~input_o )) # (!\inst[25]~input_o ))) # (!\Equal21~0_combout  & (((\Equal0~2_combout ))))

	.dataa(\inst[25]~input_o ),
	.datab(\Equal21~0_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\inst[24]~input_o ),
	.cin(gnd),
	.combout(\Selector40~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~7 .lut_mask = 16'hF474;
defparam \Selector40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \inst[29]~input (
	.i(inst[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[29]~input_o ));
// synopsys translate_off
defparam \inst[29]~input .bus_hold = "false";
defparam \inst[29]~input .listen_to_nsleep_signal = "false";
defparam \inst[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N12
fiftyfivenm_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = (\inst[30]~input_o ) # (((!\inst[24]~input_o ) # (!\inst[29]~input_o )) # (!\Selector40~7_combout ))

	.dataa(\inst[30]~input_o ),
	.datab(\Selector40~7_combout ),
	.datac(\inst[29]~input_o ),
	.datad(\inst[24]~input_o ),
	.cin(gnd),
	.combout(\Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~3 .lut_mask = 16'hBFFF;
defparam \Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N14
fiftyfivenm_lcell_comb \Equal13~2 (
// Equation(s):
// \Equal13~2_combout  = (\inst[29]~input_o  & !\inst[24]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst[29]~input_o ),
	.datad(\inst[24]~input_o ),
	.cin(gnd),
	.combout(\Equal13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal13~2 .lut_mask = 16'h00F0;
defparam \Equal13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N2
fiftyfivenm_lcell_comb \Equal26~0 (
// Equation(s):
// \Equal26~0_combout  = (\inst[25]~input_o  & (\Equal21~0_combout  & (\Equal13~2_combout  & \inst[30]~input_o )))

	.dataa(\inst[25]~input_o ),
	.datab(\Equal21~0_combout ),
	.datac(\Equal13~2_combout ),
	.datad(\inst[30]~input_o ),
	.cin(gnd),
	.combout(\Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal26~0 .lut_mask = 16'h8000;
defparam \Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N26
fiftyfivenm_lcell_comb \Equal19~0 (
// Equation(s):
// \Equal19~0_combout  = (\inst[24]~input_o  & !\inst[25]~input_o )

	.dataa(\inst[24]~input_o ),
	.datab(gnd),
	.datac(\inst[25]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal19~0 .lut_mask = 16'h0A0A;
defparam \Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N4
fiftyfivenm_lcell_comb \Equal22~0 (
// Equation(s):
// \Equal22~0_combout  = (\Equal19~0_combout  & (\Equal21~0_combout  & (\inst[29]~input_o  & \inst[30]~input_o )))

	.dataa(\Equal19~0_combout ),
	.datab(\Equal21~0_combout ),
	.datac(\inst[29]~input_o ),
	.datad(\inst[30]~input_o ),
	.cin(gnd),
	.combout(\Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal22~0 .lut_mask = 16'h8000;
defparam \Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N22
fiftyfivenm_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (\inst[30]~input_o  & (\Equal0~2_combout  & (\inst[29]~input_o  & \inst[24]~input_o )))

	.dataa(\inst[30]~input_o ),
	.datab(\Equal0~2_combout ),
	.datac(\inst[29]~input_o ),
	.datad(\inst[24]~input_o ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h8000;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N28
fiftyfivenm_lcell_comb \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (\Equal21~0_combout  & (\inst[24]~input_o  $ (\inst[25]~input_o )))

	.dataa(\inst[24]~input_o ),
	.datab(\Equal21~0_combout ),
	.datac(\inst[25]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = 16'h4848;
defparam \WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N4
fiftyfivenm_lcell_comb \Selector40~4 (
// Equation(s):
// \Selector40~4_combout  = (!\Equal22~0_combout  & ((\WideNor1~0_combout ) # (!\Equal3~0_combout )))

	.dataa(\Equal22~0_combout ),
	.datab(gnd),
	.datac(\Equal3~0_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Selector40~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~4 .lut_mask = 16'h5505;
defparam \Selector40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N28
fiftyfivenm_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = (\inst[30]~input_o  & (\Equal13~2_combout  & (\Equal0~2_combout  & !\WideNor1~0_combout )))

	.dataa(\inst[30]~input_o ),
	.datab(\Equal13~2_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~2 .lut_mask = 16'h0080;
defparam \Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N30
fiftyfivenm_lcell_comb \Selector40~5 (
// Equation(s):
// \Selector40~5_combout  = ((\Equal26~0_combout ) # ((\Selector40~2_combout ) # (!\Selector40~4_combout ))) # (!\Selector40~3_combout )

	.dataa(\Selector40~3_combout ),
	.datab(\Equal26~0_combout ),
	.datac(\Selector40~4_combout ),
	.datad(\Selector40~2_combout ),
	.cin(gnd),
	.combout(\Selector40~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~5 .lut_mask = 16'hFFDF;
defparam \Selector40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N12
fiftyfivenm_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!\inst[23]~input_o  & !\inst[26]~input_o )

	.dataa(\inst[23]~input_o ),
	.datab(gnd),
	.datac(\inst[26]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0505;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N14
fiftyfivenm_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (\inst[31]~input_o  & (\inst[22]~input_o  & (\inst[30]~input_o  & \Equal5~0_combout )))

	.dataa(\inst[31]~input_o ),
	.datab(\inst[22]~input_o ),
	.datac(\inst[30]~input_o ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h8000;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N14
fiftyfivenm_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (\Equal13~2_combout  & (\inst[28]~input_o  & (!\inst[25]~input_o  & \Equal0~1_combout )))

	.dataa(\Equal13~2_combout ),
	.datab(\inst[28]~input_o ),
	.datac(\inst[25]~input_o ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0800;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N6
fiftyfivenm_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (\Equal5~1_combout  & \Equal4~0_combout )

	.dataa(gnd),
	.datab(\Equal5~1_combout ),
	.datac(\Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = 16'hC0C0;
defparam \Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N18
fiftyfivenm_lcell_comb \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = (!\inst[23]~input_o  & (\Equal4~0_combout  & (!\inst[26]~input_o  & \inst[22]~input_o )))

	.dataa(\inst[23]~input_o ),
	.datab(\Equal4~0_combout ),
	.datac(\inst[26]~input_o ),
	.datad(\inst[22]~input_o ),
	.cin(gnd),
	.combout(\Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~2 .lut_mask = 16'h0400;
defparam \Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N4
fiftyfivenm_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ((\inst[31]~input_o  & \inst[30]~input_o )) # (!\Equal7~2_combout )

	.dataa(\inst[31]~input_o ),
	.datab(\Equal7~2_combout ),
	.datac(\inst[30]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~1 .lut_mask = 16'hB3B3;
defparam \WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N2
fiftyfivenm_lcell_comb \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = (!\inst[29]~input_o  & (!\inst[27]~input_o  & \inst[28]~input_o ))

	.dataa(\inst[29]~input_o ),
	.datab(\inst[27]~input_o ),
	.datac(gnd),
	.datad(\inst[28]~input_o ),
	.cin(gnd),
	.combout(\Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal16~0 .lut_mask = 16'h1100;
defparam \Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N24
fiftyfivenm_lcell_comb \Equal16~1 (
// Equation(s):
// \Equal16~1_combout  = (\Equal5~1_combout  & (\inst[25]~input_o  & (\inst[24]~input_o  & \Equal16~0_combout )))

	.dataa(\Equal5~1_combout ),
	.datab(\inst[25]~input_o ),
	.datac(\inst[24]~input_o ),
	.datad(\Equal16~0_combout ),
	.cin(gnd),
	.combout(\Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal16~1 .lut_mask = 16'h8000;
defparam \Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N16
fiftyfivenm_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = (!\Equal16~1_combout  & !\Equal0~2_combout )

	.dataa(gnd),
	.datab(\Equal16~1_combout ),
	.datac(gnd),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~0 .lut_mask = 16'h0033;
defparam \WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N22
fiftyfivenm_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (\Equal5~0_combout  & (\Equal4~0_combout  & (!\inst[31]~input_o  & !\inst[22]~input_o )))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal4~0_combout ),
	.datac(\inst[31]~input_o ),
	.datad(\inst[22]~input_o ),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h0008;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N28
fiftyfivenm_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (!\Equal8~0_combout  & ((!\Equal0~0_combout ) # (!\Equal4~0_combout )))

	.dataa(\Equal8~0_combout ),
	.datab(gnd),
	.datac(\Equal4~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = 16'h0555;
defparam \WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N0
fiftyfivenm_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = (!\Equal5~2_combout  & (\WideNor0~1_combout  & (\WideNor0~0_combout  & \WideOr13~0_combout )))

	.dataa(\Equal5~2_combout ),
	.datab(\WideNor0~1_combout ),
	.datac(\WideNor0~0_combout ),
	.datad(\WideOr13~0_combout ),
	.cin(gnd),
	.combout(\WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~2 .lut_mask = 16'h4000;
defparam \WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N26
fiftyfivenm_lcell_comb \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = (\inst[23]~input_o ) # ((\inst[21]~input_o ) # ((\inst[22]~input_o ) # (!\inst[31]~input_o )))

	.dataa(\inst[23]~input_o ),
	.datab(\inst[21]~input_o ),
	.datac(\inst[31]~input_o ),
	.datad(\inst[22]~input_o ),
	.cin(gnd),
	.combout(\Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~0 .lut_mask = 16'hFFEF;
defparam \Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N20
fiftyfivenm_lcell_comb \Equal25~0 (
// Equation(s):
// \Equal25~0_combout  = (!\inst[24]~input_o  & (\inst[25]~input_o  & \Equal16~0_combout ))

	.dataa(\inst[24]~input_o ),
	.datab(\inst[25]~input_o ),
	.datac(gnd),
	.datad(\Equal16~0_combout ),
	.cin(gnd),
	.combout(\Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal25~0 .lut_mask = 16'h4400;
defparam \Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N8
fiftyfivenm_lcell_comb \Equal18~1 (
// Equation(s):
// \Equal18~1_combout  = (\Equal18~0_combout ) # (((!\Equal25~0_combout ) # (!\inst[26]~input_o )) # (!\inst[30]~input_o ))

	.dataa(\Equal18~0_combout ),
	.datab(\inst[30]~input_o ),
	.datac(\inst[26]~input_o ),
	.datad(\Equal25~0_combout ),
	.cin(gnd),
	.combout(\Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~1 .lut_mask = 16'hBFFF;
defparam \Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N20
fiftyfivenm_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = (!\Equal18~1_combout ) # (!\WideNor0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WideNor0~2_combout ),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam WideNor0.lut_mask = 16'h0FFF;
defparam WideNor0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N8
fiftyfivenm_lcell_comb \Selector40~6 (
// Equation(s):
// \Selector40~6_combout  = (\Selector40~5_combout ) # ((!\WideNor0~combout  & (\cword[0]~reg0_q  & !\WideNor1~0_combout )))

	.dataa(\Selector40~5_combout ),
	.datab(\WideNor0~combout ),
	.datac(\cword[0]~reg0_q ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Selector40~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~6 .lut_mask = 16'hAABA;
defparam \Selector40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N9
dffeas \cword[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector40~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[0]~reg0 .is_wysiwyg = "true";
defparam \cword[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N24
fiftyfivenm_lcell_comb \cword~17 (
// Equation(s):
// \cword~17_combout  = (\WideNor1~0_combout ) # ((!\Equal8~0_combout  & ((!\Equal0~0_combout ) # (!\Equal4~0_combout ))))

	.dataa(\WideNor1~0_combout ),
	.datab(\Equal4~0_combout ),
	.datac(\Equal8~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\cword~17_combout ),
	.cout());
// synopsys translate_off
defparam \cword~17 .lut_mask = 16'hABAF;
defparam \cword~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N18
fiftyfivenm_lcell_comb \cword[1]~4 (
// Equation(s):
// \cword[1]~4_combout  = ((\WideNor1~0_combout ) # (!\Equal18~1_combout )) # (!\WideNor0~2_combout )

	.dataa(gnd),
	.datab(\WideNor0~2_combout ),
	.datac(\Equal18~1_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cword[1]~4 .lut_mask = 16'hFF3F;
defparam \cword[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y50_N25
dffeas \cword[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[1]~reg0 .is_wysiwyg = "true";
defparam \cword[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N8
fiftyfivenm_lcell_comb \cword[2]~18 (
// Equation(s):
// \cword[2]~18_combout  = !\cword~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cword~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cword[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cword[2]~18 .lut_mask = 16'h0F0F;
defparam \cword[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N9
dffeas \cword[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[2]~reg0 .is_wysiwyg = "true";
defparam \cword[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N30
fiftyfivenm_lcell_comb \cword[3]~19 (
// Equation(s):
// \cword[3]~19_combout  = !\cword~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cword~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cword[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cword[3]~19 .lut_mask = 16'h0F0F;
defparam \cword[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N31
dffeas \cword[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[3]~reg0 .is_wysiwyg = "true";
defparam \cword[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N2
fiftyfivenm_lcell_comb \cword~5 (
// Equation(s):
// \cword~5_combout  = (\Equal5~2_combout ) # ((\Equal7~2_combout  & ((!\inst[30]~input_o ) # (!\inst[31]~input_o ))))

	.dataa(\inst[31]~input_o ),
	.datab(\Equal7~2_combout ),
	.datac(\inst[30]~input_o ),
	.datad(\Equal5~2_combout ),
	.cin(gnd),
	.combout(\cword~5_combout ),
	.cout());
// synopsys translate_off
defparam \cword~5 .lut_mask = 16'hFF4C;
defparam \cword~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N30
fiftyfivenm_lcell_comb \cword~6 (
// Equation(s):
// \cword~6_combout  = (!\WideNor1~0_combout  & ((\cword~5_combout ) # ((!\WideNor0~combout  & \cword[5]~reg0_q ))))

	.dataa(\WideNor1~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(\cword[5]~reg0_q ),
	.datad(\cword~5_combout ),
	.cin(gnd),
	.combout(\cword~6_combout ),
	.cout());
// synopsys translate_off
defparam \cword~6 .lut_mask = 16'h5510;
defparam \cword~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y50_N31
dffeas \cword[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[5]~reg0 .is_wysiwyg = "true";
defparam \cword[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N20
fiftyfivenm_lcell_comb \cword~7 (
// Equation(s):
// \cword~7_combout  = ((\WideNor1~0_combout ) # ((!\WideNor0~combout  & \cword[6]~reg0_q ))) # (!\WideNor0~0_combout )

	.dataa(\WideNor0~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(\cword[6]~reg0_q ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword~7_combout ),
	.cout());
// synopsys translate_off
defparam \cword~7 .lut_mask = 16'hFF75;
defparam \cword~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y50_N21
dffeas \cword[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[6]~reg0 .is_wysiwyg = "true";
defparam \cword[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N28
fiftyfivenm_lcell_comb \cword~8 (
// Equation(s):
// \cword~8_combout  = (\WideNor1~0_combout ) # ((\Equal18~1_combout  & (\WideNor0~2_combout  & \cword[7]~reg0_q )))

	.dataa(\Equal18~1_combout ),
	.datab(\WideNor0~2_combout ),
	.datac(\cword[7]~reg0_q ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword~8_combout ),
	.cout());
// synopsys translate_off
defparam \cword~8 .lut_mask = 16'hFF80;
defparam \cword~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N29
dffeas \cword[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[7]~reg0 .is_wysiwyg = "true";
defparam \cword[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N30
fiftyfivenm_lcell_comb \Equal20~0 (
// Equation(s):
// \Equal20~0_combout  = (\Equal19~0_combout  & (\Equal16~0_combout  & (\Equal0~0_combout  & \inst[30]~input_o )))

	.dataa(\Equal19~0_combout ),
	.datab(\Equal16~0_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\inst[30]~input_o ),
	.cin(gnd),
	.combout(\Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal20~0 .lut_mask = 16'h8000;
defparam \Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N24
fiftyfivenm_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\inst[30]~input_o  & (\Equal0~2_combout  & (!\inst[29]~input_o  & \inst[24]~input_o )))

	.dataa(\inst[30]~input_o ),
	.datab(\Equal0~2_combout ),
	.datac(\inst[29]~input_o ),
	.datad(\inst[24]~input_o ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0800;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N18
fiftyfivenm_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (!\Equal20~0_combout  & (\Selector40~4_combout  & ((\WideNor1~0_combout ) # (!\Equal1~0_combout ))))

	.dataa(\Equal20~0_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\Selector40~4_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'h5010;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N14
fiftyfivenm_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ((!\WideNor0~combout  & (\cword[9]~reg0_q  & !\WideNor1~0_combout ))) # (!\Selector38~0_combout )

	.dataa(\Selector38~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(\cword[9]~reg0_q ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~1 .lut_mask = 16'h5575;
defparam \Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N15
dffeas \cword[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector38~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[9]~reg0 .is_wysiwyg = "true";
defparam \cword[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N26
fiftyfivenm_lcell_comb \Equal13~3 (
// Equation(s):
// \Equal13~3_combout  = (!\inst[30]~input_o  & (\Equal0~2_combout  & (\inst[29]~input_o  & !\inst[24]~input_o )))

	.dataa(\inst[30]~input_o ),
	.datab(\Equal0~2_combout ),
	.datac(\inst[29]~input_o ),
	.datad(\inst[24]~input_o ),
	.cin(gnd),
	.combout(\Equal13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal13~3 .lut_mask = 16'h0040;
defparam \Equal13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N10
fiftyfivenm_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (!\WideNor1~0_combout  & ((\Equal13~3_combout ) # ((\Equal16~1_combout  & !\inst[21]~input_o ))))

	.dataa(\Equal16~1_combout ),
	.datab(\Equal13~3_combout ),
	.datac(\inst[21]~input_o ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'h00CE;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N16
fiftyfivenm_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = (!\inst[29]~input_o  & (!\WideNor1~0_combout  & (\Equal0~2_combout  & !\inst[24]~input_o )))

	.dataa(\inst[29]~input_o ),
	.datab(\WideNor1~0_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\inst[24]~input_o ),
	.cin(gnd),
	.combout(\Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~1 .lut_mask = 16'h0010;
defparam \Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N22
fiftyfivenm_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ((!\Selector37~1_combout  & ((!\Equal25~0_combout ) # (!\Equal0~0_combout )))) # (!\inst[30]~input_o )

	.dataa(\Equal0~0_combout ),
	.datab(\Equal25~0_combout ),
	.datac(\Selector37~1_combout ),
	.datad(\inst[30]~input_o ),
	.cin(gnd),
	.combout(\Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~2 .lut_mask = 16'h07FF;
defparam \Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N0
fiftyfivenm_lcell_comb \Equal24~0 (
// Equation(s):
// \Equal24~0_combout  = (!\inst[24]~input_o  & (\inst[25]~input_o  & (\inst[29]~input_o  & !\inst[30]~input_o )))

	.dataa(\inst[24]~input_o ),
	.datab(\inst[25]~input_o ),
	.datac(\inst[29]~input_o ),
	.datad(\inst[30]~input_o ),
	.cin(gnd),
	.combout(\Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal24~0 .lut_mask = 16'h0040;
defparam \Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N6
fiftyfivenm_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = (\Selector37~0_combout ) # (((\Equal24~0_combout  & \Equal21~0_combout )) # (!\Selector37~2_combout ))

	.dataa(\Selector37~0_combout ),
	.datab(\Selector37~2_combout ),
	.datac(\Equal24~0_combout ),
	.datad(\Equal21~0_combout ),
	.cin(gnd),
	.combout(\Selector37~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~3 .lut_mask = 16'hFBBB;
defparam \Selector37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N0
fiftyfivenm_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = (\Selector37~3_combout ) # ((!\WideNor0~combout  & (\cword[11]~reg0_q  & !\WideNor1~0_combout )))

	.dataa(\Selector37~3_combout ),
	.datab(\WideNor0~combout ),
	.datac(\cword[11]~reg0_q ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Selector37~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~4 .lut_mask = 16'hAABA;
defparam \Selector37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N1
dffeas \cword[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector37~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[11]~reg0 .is_wysiwyg = "true";
defparam \cword[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N10
fiftyfivenm_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ((!\Selector37~2_combout ) # (!\Selector38~0_combout )) # (!\Selector40~3_combout )

	.dataa(\Selector40~3_combout ),
	.datab(\Selector38~0_combout ),
	.datac(gnd),
	.datad(\Selector37~2_combout ),
	.cin(gnd),
	.combout(\Selector36~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~5 .lut_mask = 16'h77FF;
defparam \Selector36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N4
fiftyfivenm_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = (\WideNor0~2_combout  & (\Equal18~1_combout  & !\WideNor1~0_combout ))

	.dataa(gnd),
	.datab(\WideNor0~2_combout ),
	.datac(\Equal18~1_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Selector36~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~4 .lut_mask = 16'h00C0;
defparam \Selector36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N6
fiftyfivenm_lcell_comb \Selector36~7 (
// Equation(s):
// \Selector36~7_combout  = (\Equal0~0_combout  & (!\inst[25]~input_o  & (\inst[24]~input_o  & \Equal16~0_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\inst[25]~input_o ),
	.datac(\inst[24]~input_o ),
	.datad(\Equal16~0_combout ),
	.cin(gnd),
	.combout(\Selector36~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~7 .lut_mask = 16'h2000;
defparam \Selector36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N8
fiftyfivenm_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = (\inst[24]~input_o  & (!\inst[29]~input_o  & \Equal0~2_combout ))

	.dataa(\inst[24]~input_o ),
	.datab(gnd),
	.datac(\inst[29]~input_o ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~2 .lut_mask = 16'h0A00;
defparam \Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N0
fiftyfivenm_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = (!\inst[30]~input_o  & ((\Selector36~7_combout ) # ((!\WideNor1~0_combout  & \Selector36~2_combout ))))

	.dataa(\Selector36~7_combout ),
	.datab(\WideNor1~0_combout ),
	.datac(\Selector36~2_combout ),
	.datad(\inst[30]~input_o ),
	.cin(gnd),
	.combout(\Selector36~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~3 .lut_mask = 16'h00BA;
defparam \Selector36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N8
fiftyfivenm_lcell_comb \Selector36~6 (
// Equation(s):
// \Selector36~6_combout  = (\Selector36~5_combout ) # ((\Selector36~3_combout ) # ((\Selector36~4_combout  & \cword[12]~reg0_q )))

	.dataa(\Selector36~5_combout ),
	.datab(\Selector36~4_combout ),
	.datac(\cword[12]~reg0_q ),
	.datad(\Selector36~3_combout ),
	.cin(gnd),
	.combout(\Selector36~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~6 .lut_mask = 16'hFFEA;
defparam \Selector36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y50_N9
dffeas \cword[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector36~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[12]~reg0 .is_wysiwyg = "true";
defparam \cword[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N30
fiftyfivenm_lcell_comb \cword~9 (
// Equation(s):
// \cword~9_combout  = (!\WideNor1~0_combout  & ((\Equal16~1_combout ) # ((!\WideNor0~combout  & \cword[13]~reg0_q ))))

	.dataa(\Equal16~1_combout ),
	.datab(\WideNor0~combout ),
	.datac(\cword[13]~reg0_q ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword~9_combout ),
	.cout());
// synopsys translate_off
defparam \cword~9 .lut_mask = 16'h00BA;
defparam \cword~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N31
dffeas \cword[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[13]~reg0 .is_wysiwyg = "true";
defparam \cword[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N26
fiftyfivenm_lcell_comb \cword~10 (
// Equation(s):
// \cword~10_combout  = ((\WideNor1~0_combout ) # ((\Equal18~1_combout  & \cword[14]~reg0_q ))) # (!\WideNor0~2_combout )

	.dataa(\Equal18~1_combout ),
	.datab(\WideNor0~2_combout ),
	.datac(\cword[14]~reg0_q ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword~10_combout ),
	.cout());
// synopsys translate_off
defparam \cword~10 .lut_mask = 16'hFFB3;
defparam \cword~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N27
dffeas \cword[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[14]~reg0 .is_wysiwyg = "true";
defparam \cword[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N8
fiftyfivenm_lcell_comb \cword~11 (
// Equation(s):
// \cword~11_combout  = (!\WideNor1~0_combout  & (((\WideNor0~2_combout  & \cword[15]~reg0_q )) # (!\Equal18~1_combout )))

	.dataa(\Equal18~1_combout ),
	.datab(\WideNor0~2_combout ),
	.datac(\cword[15]~reg0_q ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword~11_combout ),
	.cout());
// synopsys translate_off
defparam \cword~11 .lut_mask = 16'h00D5;
defparam \cword~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N9
dffeas \cword[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[15]~reg0 .is_wysiwyg = "true";
defparam \cword[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N22
fiftyfivenm_io_ibuf \inst[16]~input (
	.i(inst[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[16]~input_o ));
// synopsys translate_off
defparam \inst[16]~input .bus_hold = "false";
defparam \inst[16]~input .listen_to_nsleep_signal = "false";
defparam \inst[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N24
fiftyfivenm_lcell_comb \cword[16]~reg0feeder (
// Equation(s):
// \cword[16]~reg0feeder_combout  = \inst[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[16]~input_o ),
	.cin(gnd),
	.combout(\cword[16]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cword[16]~reg0feeder .lut_mask = 16'hFF00;
defparam \cword[16]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N25
dffeas \cword[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[16]~reg0 .is_wysiwyg = "true";
defparam \cword[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N1
fiftyfivenm_io_ibuf \inst[17]~input (
	.i(inst[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[17]~input_o ));
// synopsys translate_off
defparam \inst[17]~input .bus_hold = "false";
defparam \inst[17]~input .listen_to_nsleep_signal = "false";
defparam \inst[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N14
fiftyfivenm_lcell_comb \cword[17]~reg0feeder (
// Equation(s):
// \cword[17]~reg0feeder_combout  = \inst[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cword[17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cword[17]~reg0feeder .lut_mask = 16'hF0F0;
defparam \cword[17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N15
dffeas \cword[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[17]~reg0 .is_wysiwyg = "true";
defparam \cword[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N23
fiftyfivenm_io_ibuf \inst[18]~input (
	.i(inst[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[18]~input_o ));
// synopsys translate_off
defparam \inst[18]~input .bus_hold = "false";
defparam \inst[18]~input .listen_to_nsleep_signal = "false";
defparam \inst[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N0
fiftyfivenm_lcell_comb \cword[18]~reg0feeder (
// Equation(s):
// \cword[18]~reg0feeder_combout  = \inst[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst[18]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cword[18]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cword[18]~reg0feeder .lut_mask = 16'hF0F0;
defparam \cword[18]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N1
dffeas \cword[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[18]~reg0 .is_wysiwyg = "true";
defparam \cword[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N1
fiftyfivenm_io_ibuf \inst[19]~input (
	.i(inst[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[19]~input_o ));
// synopsys translate_off
defparam \inst[19]~input .bus_hold = "false";
defparam \inst[19]~input .listen_to_nsleep_signal = "false";
defparam \inst[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N6
fiftyfivenm_lcell_comb \cword[19]~reg0feeder (
// Equation(s):
// \cword[19]~reg0feeder_combout  = \inst[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[19]~input_o ),
	.cin(gnd),
	.combout(\cword[19]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cword[19]~reg0feeder .lut_mask = 16'hFF00;
defparam \cword[19]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N7
dffeas \cword[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[19]~reg0 .is_wysiwyg = "true";
defparam \cword[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N15
fiftyfivenm_io_ibuf \inst[20]~input (
	.i(inst[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[20]~input_o ));
// synopsys translate_off
defparam \inst[20]~input .bus_hold = "false";
defparam \inst[20]~input .listen_to_nsleep_signal = "false";
defparam \inst[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N12
fiftyfivenm_lcell_comb \cword[20]~reg0feeder (
// Equation(s):
// \cword[20]~reg0feeder_combout  = \inst[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[20]~input_o ),
	.cin(gnd),
	.combout(\cword[20]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cword[20]~reg0feeder .lut_mask = 16'hFF00;
defparam \cword[20]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N13
dffeas \cword[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[20]~reg0 .is_wysiwyg = "true";
defparam \cword[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N22
fiftyfivenm_io_ibuf \inst[0]~input (
	.i(inst[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[0]~input_o ));
// synopsys translate_off
defparam \inst[0]~input .bus_hold = "false";
defparam \inst[0]~input .listen_to_nsleep_signal = "false";
defparam \inst[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N1
fiftyfivenm_io_ibuf \inst[5]~input (
	.i(inst[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[5]~input_o ));
// synopsys translate_off
defparam \inst[5]~input .bus_hold = "false";
defparam \inst[5]~input .listen_to_nsleep_signal = "false";
defparam \inst[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N6
fiftyfivenm_lcell_comb \cword~12 (
// Equation(s):
// \cword~12_combout  = (\Equal18~1_combout  & (((\inst[5]~input_o )))) # (!\Equal18~1_combout  & ((\WideNor1~0_combout  & ((\inst[5]~input_o ))) # (!\WideNor1~0_combout  & (\inst[0]~input_o ))))

	.dataa(\inst[0]~input_o ),
	.datab(\inst[5]~input_o ),
	.datac(\Equal18~1_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword~12_combout ),
	.cout());
// synopsys translate_off
defparam \cword~12 .lut_mask = 16'hCCCA;
defparam \cword~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N7
dffeas \cword[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[21]~reg0 .is_wysiwyg = "true";
defparam \cword[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N29
fiftyfivenm_io_ibuf \inst[1]~input (
	.i(inst[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[1]~input_o ));
// synopsys translate_off
defparam \inst[1]~input .bus_hold = "false";
defparam \inst[1]~input .listen_to_nsleep_signal = "false";
defparam \inst[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N22
fiftyfivenm_io_ibuf \inst[6]~input (
	.i(inst[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[6]~input_o ));
// synopsys translate_off
defparam \inst[6]~input .bus_hold = "false";
defparam \inst[6]~input .listen_to_nsleep_signal = "false";
defparam \inst[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N12
fiftyfivenm_lcell_comb \cword~13 (
// Equation(s):
// \cword~13_combout  = (\Equal18~1_combout  & (((\inst[6]~input_o )))) # (!\Equal18~1_combout  & ((\WideNor1~0_combout  & ((\inst[6]~input_o ))) # (!\WideNor1~0_combout  & (\inst[1]~input_o ))))

	.dataa(\inst[1]~input_o ),
	.datab(\inst[6]~input_o ),
	.datac(\Equal18~1_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword~13_combout ),
	.cout());
// synopsys translate_off
defparam \cword~13 .lut_mask = 16'hCCCA;
defparam \cword~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N13
dffeas \cword[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[22]~reg0 .is_wysiwyg = "true";
defparam \cword[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N8
fiftyfivenm_io_ibuf \inst[2]~input (
	.i(inst[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[2]~input_o ));
// synopsys translate_off
defparam \inst[2]~input .bus_hold = "false";
defparam \inst[2]~input .listen_to_nsleep_signal = "false";
defparam \inst[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N22
fiftyfivenm_io_ibuf \inst[7]~input (
	.i(inst[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[7]~input_o ));
// synopsys translate_off
defparam \inst[7]~input .bus_hold = "false";
defparam \inst[7]~input .listen_to_nsleep_signal = "false";
defparam \inst[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N30
fiftyfivenm_lcell_comb \cword~14 (
// Equation(s):
// \cword~14_combout  = (\Equal18~1_combout  & (((\inst[7]~input_o )))) # (!\Equal18~1_combout  & ((\WideNor1~0_combout  & ((\inst[7]~input_o ))) # (!\WideNor1~0_combout  & (\inst[2]~input_o ))))

	.dataa(\inst[2]~input_o ),
	.datab(\inst[7]~input_o ),
	.datac(\Equal18~1_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword~14_combout ),
	.cout());
// synopsys translate_off
defparam \cword~14 .lut_mask = 16'hCCCA;
defparam \cword~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N31
dffeas \cword[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[23]~reg0 .is_wysiwyg = "true";
defparam \cword[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N15
fiftyfivenm_io_ibuf \inst[3]~input (
	.i(inst[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[3]~input_o ));
// synopsys translate_off
defparam \inst[3]~input .bus_hold = "false";
defparam \inst[3]~input .listen_to_nsleep_signal = "false";
defparam \inst[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \inst[8]~input (
	.i(inst[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[8]~input_o ));
// synopsys translate_off
defparam \inst[8]~input .bus_hold = "false";
defparam \inst[8]~input .listen_to_nsleep_signal = "false";
defparam \inst[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N20
fiftyfivenm_lcell_comb \cword~15 (
// Equation(s):
// \cword~15_combout  = (\Equal18~1_combout  & (((\inst[8]~input_o )))) # (!\Equal18~1_combout  & ((\WideNor1~0_combout  & ((\inst[8]~input_o ))) # (!\WideNor1~0_combout  & (\inst[3]~input_o ))))

	.dataa(\inst[3]~input_o ),
	.datab(\inst[8]~input_o ),
	.datac(\Equal18~1_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword~15_combout ),
	.cout());
// synopsys translate_off
defparam \cword~15 .lut_mask = 16'hCCCA;
defparam \cword~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N21
dffeas \cword[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[24]~reg0 .is_wysiwyg = "true";
defparam \cword[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N29
fiftyfivenm_io_ibuf \inst[4]~input (
	.i(inst[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[4]~input_o ));
// synopsys translate_off
defparam \inst[4]~input .bus_hold = "false";
defparam \inst[4]~input .listen_to_nsleep_signal = "false";
defparam \inst[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N15
fiftyfivenm_io_ibuf \inst[9]~input (
	.i(inst[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[9]~input_o ));
// synopsys translate_off
defparam \inst[9]~input .bus_hold = "false";
defparam \inst[9]~input .listen_to_nsleep_signal = "false";
defparam \inst[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N14
fiftyfivenm_lcell_comb \cword~16 (
// Equation(s):
// \cword~16_combout  = (\Equal18~1_combout  & (((\inst[9]~input_o )))) # (!\Equal18~1_combout  & ((\WideNor1~0_combout  & ((\inst[9]~input_o ))) # (!\WideNor1~0_combout  & (\inst[4]~input_o ))))

	.dataa(\inst[4]~input_o ),
	.datab(\inst[9]~input_o ),
	.datac(\Equal18~1_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\cword~16_combout ),
	.cout());
// synopsys translate_off
defparam \cword~16 .lut_mask = 16'hCCCA;
defparam \cword~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N15
dffeas \cword[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[25]~reg0 .is_wysiwyg = "true";
defparam \cword[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N24
fiftyfivenm_lcell_comb \cword[26]~reg0feeder (
// Equation(s):
// \cword[26]~reg0feeder_combout  = \inst[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cword[26]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cword[26]~reg0feeder .lut_mask = 16'hF0F0;
defparam \cword[26]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N25
dffeas \cword[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[26]~reg0 .is_wysiwyg = "true";
defparam \cword[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N10
fiftyfivenm_lcell_comb \cword[27]~reg0feeder (
// Equation(s):
// \cword[27]~reg0feeder_combout  = \inst[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cword[27]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cword[27]~reg0feeder .lut_mask = 16'hF0F0;
defparam \cword[27]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N11
dffeas \cword[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[27]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[27]~reg0 .is_wysiwyg = "true";
defparam \cword[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N0
fiftyfivenm_lcell_comb \cword[28]~reg0feeder (
// Equation(s):
// \cword[28]~reg0feeder_combout  = \inst[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cword[28]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cword[28]~reg0feeder .lut_mask = 16'hF0F0;
defparam \cword[28]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N1
dffeas \cword[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[28]~reg0 .is_wysiwyg = "true";
defparam \cword[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N22
fiftyfivenm_lcell_comb \cword[29]~reg0feeder (
// Equation(s):
// \cword[29]~reg0feeder_combout  = \inst[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cword[29]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cword[29]~reg0feeder .lut_mask = 16'hF0F0;
defparam \cword[29]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N23
dffeas \cword[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[29]~reg0 .is_wysiwyg = "true";
defparam \cword[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N16
fiftyfivenm_lcell_comb \cword[30]~reg0feeder (
// Equation(s):
// \cword[30]~reg0feeder_combout  = \inst[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[4]~input_o ),
	.cin(gnd),
	.combout(\cword[30]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cword[30]~reg0feeder .lut_mask = 16'hFF00;
defparam \cword[30]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N17
dffeas \cword[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cword[30]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cword[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cword[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cword[30]~reg0 .is_wysiwyg = "true";
defparam \cword[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N22
fiftyfivenm_io_ibuf \inst[10]~input (
	.i(inst[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[10]~input_o ));
// synopsys translate_off
defparam \inst[10]~input .bus_hold = "false";
defparam \inst[10]~input .listen_to_nsleep_signal = "false";
defparam \inst[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N30
fiftyfivenm_lcell_comb \k[0]~reg0feeder (
// Equation(s):
// \k[0]~reg0feeder_combout  = \inst[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[10]~input_o ),
	.cin(gnd),
	.combout(\k[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \k[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N16
fiftyfivenm_lcell_comb \k~0 (
// Equation(s):
// \k~0_combout  = (\Equal5~2_combout ) # (((\WideNor1~0_combout ) # (!\WideOr13~0_combout )) # (!\WideNor0~1_combout ))

	.dataa(\Equal5~2_combout ),
	.datab(\WideNor0~1_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideOr13~0_combout ),
	.cin(gnd),
	.combout(\k~0_combout ),
	.cout());
// synopsys translate_off
defparam \k~0 .lut_mask = 16'hFBFF;
defparam \k~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N31
dffeas \k[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[0]~reg0 .is_wysiwyg = "true";
defparam \k[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N8
fiftyfivenm_io_ibuf \inst[11]~input (
	.i(inst[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[11]~input_o ));
// synopsys translate_off
defparam \inst[11]~input .bus_hold = "false";
defparam \inst[11]~input .listen_to_nsleep_signal = "false";
defparam \inst[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N4
fiftyfivenm_lcell_comb \k[1]~reg0feeder (
// Equation(s):
// \k[1]~reg0feeder_combout  = \inst[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[11]~input_o ),
	.cin(gnd),
	.combout(\k[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \k[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N5
dffeas \k[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[1]~reg0 .is_wysiwyg = "true";
defparam \k[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N15
fiftyfivenm_io_ibuf \inst[12]~input (
	.i(inst[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[12]~input_o ));
// synopsys translate_off
defparam \inst[12]~input .bus_hold = "false";
defparam \inst[12]~input .listen_to_nsleep_signal = "false";
defparam \inst[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N2
fiftyfivenm_lcell_comb \k[2]~reg0feeder (
// Equation(s):
// \k[2]~reg0feeder_combout  = \inst[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[12]~input_o ),
	.cin(gnd),
	.combout(\k[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \k[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N3
dffeas \k[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[2]~reg0 .is_wysiwyg = "true";
defparam \k[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N8
fiftyfivenm_io_ibuf \inst[13]~input (
	.i(inst[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[13]~input_o ));
// synopsys translate_off
defparam \inst[13]~input .bus_hold = "false";
defparam \inst[13]~input .listen_to_nsleep_signal = "false";
defparam \inst[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N8
fiftyfivenm_lcell_comb \k[3]~reg0feeder (
// Equation(s):
// \k[3]~reg0feeder_combout  = \inst[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[13]~input_o ),
	.cin(gnd),
	.combout(\k[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \k[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N9
dffeas \k[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[3]~reg0 .is_wysiwyg = "true";
defparam \k[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N1
fiftyfivenm_io_ibuf \inst[14]~input (
	.i(inst[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[14]~input_o ));
// synopsys translate_off
defparam \inst[14]~input .bus_hold = "false";
defparam \inst[14]~input .listen_to_nsleep_signal = "false";
defparam \inst[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N26
fiftyfivenm_lcell_comb \k[4]~reg0feeder (
// Equation(s):
// \k[4]~reg0feeder_combout  = \inst[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[14]~input_o ),
	.cin(gnd),
	.combout(\k[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \k[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N27
dffeas \k[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[4]~reg0 .is_wysiwyg = "true";
defparam \k[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N8
fiftyfivenm_io_ibuf \inst[15]~input (
	.i(inst[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inst[15]~input_o ));
// synopsys translate_off
defparam \inst[15]~input .bus_hold = "false";
defparam \inst[15]~input .listen_to_nsleep_signal = "false";
defparam \inst[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N16
fiftyfivenm_lcell_comb \k[5]~reg0feeder (
// Equation(s):
// \k[5]~reg0feeder_combout  = \inst[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\k[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[5]~reg0feeder .lut_mask = 16'hF0F0;
defparam \k[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N17
dffeas \k[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[5]~reg0 .is_wysiwyg = "true";
defparam \k[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N10
fiftyfivenm_lcell_comb \k[6]~reg0feeder (
// Equation(s):
// \k[6]~reg0feeder_combout  = \inst[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[16]~input_o ),
	.cin(gnd),
	.combout(\k[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \k[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N11
dffeas \k[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[6]~reg0 .is_wysiwyg = "true";
defparam \k[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N28
fiftyfivenm_lcell_comb \k[7]~reg0feeder (
// Equation(s):
// \k[7]~reg0feeder_combout  = \inst[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\k[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[7]~reg0feeder .lut_mask = 16'hF0F0;
defparam \k[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N29
dffeas \k[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[7]~reg0 .is_wysiwyg = "true";
defparam \k[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N22
fiftyfivenm_lcell_comb \k[8]~reg0feeder (
// Equation(s):
// \k[8]~reg0feeder_combout  = \inst[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst[18]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\k[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[8]~reg0feeder .lut_mask = 16'hF0F0;
defparam \k[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N23
dffeas \k[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[8]~reg0 .is_wysiwyg = "true";
defparam \k[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N20
fiftyfivenm_lcell_comb \k[9]~reg0feeder (
// Equation(s):
// \k[9]~reg0feeder_combout  = \inst[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[19]~input_o ),
	.cin(gnd),
	.combout(\k[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \k[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N21
dffeas \k[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[9]~reg0 .is_wysiwyg = "true";
defparam \k[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N18
fiftyfivenm_lcell_comb \k[10]~reg0feeder (
// Equation(s):
// \k[10]~reg0feeder_combout  = \inst[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst[20]~input_o ),
	.cin(gnd),
	.combout(\k[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \k[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \k[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N19
dffeas \k[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\k[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[10]~reg0 .is_wysiwyg = "true";
defparam \k[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y50_N17
dffeas \k[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\k~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k[11]~reg0 .is_wysiwyg = "true";
defparam \k[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign cword[0] = \cword[0]~output_o ;

assign cword[1] = \cword[1]~output_o ;

assign cword[2] = \cword[2]~output_o ;

assign cword[3] = \cword[3]~output_o ;

assign cword[4] = \cword[4]~output_o ;

assign cword[5] = \cword[5]~output_o ;

assign cword[6] = \cword[6]~output_o ;

assign cword[7] = \cword[7]~output_o ;

assign cword[8] = \cword[8]~output_o ;

assign cword[9] = \cword[9]~output_o ;

assign cword[10] = \cword[10]~output_o ;

assign cword[11] = \cword[11]~output_o ;

assign cword[12] = \cword[12]~output_o ;

assign cword[13] = \cword[13]~output_o ;

assign cword[14] = \cword[14]~output_o ;

assign cword[15] = \cword[15]~output_o ;

assign cword[16] = \cword[16]~output_o ;

assign cword[17] = \cword[17]~output_o ;

assign cword[18] = \cword[18]~output_o ;

assign cword[19] = \cword[19]~output_o ;

assign cword[20] = \cword[20]~output_o ;

assign cword[21] = \cword[21]~output_o ;

assign cword[22] = \cword[22]~output_o ;

assign cword[23] = \cword[23]~output_o ;

assign cword[24] = \cword[24]~output_o ;

assign cword[25] = \cword[25]~output_o ;

assign cword[26] = \cword[26]~output_o ;

assign cword[27] = \cword[27]~output_o ;

assign cword[28] = \cword[28]~output_o ;

assign cword[29] = \cword[29]~output_o ;

assign cword[30] = \cword[30]~output_o ;

assign k[0] = \k[0]~output_o ;

assign k[1] = \k[1]~output_o ;

assign k[2] = \k[2]~output_o ;

assign k[3] = \k[3]~output_o ;

assign k[4] = \k[4]~output_o ;

assign k[5] = \k[5]~output_o ;

assign k[6] = \k[6]~output_o ;

assign k[7] = \k[7]~output_o ;

assign k[8] = \k[8]~output_o ;

assign k[9] = \k[9]~output_o ;

assign k[10] = \k[10]~output_o ;

assign k[11] = \k[11]~output_o ;

assign k[12] = \k[12]~output_o ;

assign k[13] = \k[13]~output_o ;

assign k[14] = \k[14]~output_o ;

assign k[15] = \k[15]~output_o ;

assign k[16] = \k[16]~output_o ;

assign k[17] = \k[17]~output_o ;

assign k[18] = \k[18]~output_o ;

assign k[19] = \k[19]~output_o ;

assign k[20] = \k[20]~output_o ;

assign k[21] = \k[21]~output_o ;

assign k[22] = \k[22]~output_o ;

assign k[23] = \k[23]~output_o ;

assign k[24] = \k[24]~output_o ;

assign k[25] = \k[25]~output_o ;

assign k[26] = \k[26]~output_o ;

assign k[27] = \k[27]~output_o ;

assign k[28] = \k[28]~output_o ;

assign k[29] = \k[29]~output_o ;

assign k[30] = \k[30]~output_o ;

assign k[31] = \k[31]~output_o ;

assign k[32] = \k[32]~output_o ;

assign k[33] = \k[33]~output_o ;

assign k[34] = \k[34]~output_o ;

assign k[35] = \k[35]~output_o ;

assign k[36] = \k[36]~output_o ;

assign k[37] = \k[37]~output_o ;

assign k[38] = \k[38]~output_o ;

assign k[39] = \k[39]~output_o ;

assign k[40] = \k[40]~output_o ;

assign k[41] = \k[41]~output_o ;

assign k[42] = \k[42]~output_o ;

assign k[43] = \k[43]~output_o ;

assign k[44] = \k[44]~output_o ;

assign k[45] = \k[45]~output_o ;

assign k[46] = \k[46]~output_o ;

assign k[47] = \k[47]~output_o ;

assign k[48] = \k[48]~output_o ;

assign k[49] = \k[49]~output_o ;

assign k[50] = \k[50]~output_o ;

assign k[51] = \k[51]~output_o ;

assign k[52] = \k[52]~output_o ;

assign k[53] = \k[53]~output_o ;

assign k[54] = \k[54]~output_o ;

assign k[55] = \k[55]~output_o ;

assign k[56] = \k[56]~output_o ;

assign k[57] = \k[57]~output_o ;

assign k[58] = \k[58]~output_o ;

assign k[59] = \k[59]~output_o ;

assign k[60] = \k[60]~output_o ;

assign k[61] = \k[61]~output_o ;

assign k[62] = \k[62]~output_o ;

assign k[63] = \k[63]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
