Determining the location of the ModelSim executable...

Using: /home/tiago/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off GateDemo -c GateDemo --vector_source="/home/tiago/Desktop/LSD/aula1/TESTE2/Waveform.vwf" --testbench_file="/home/tiago/Desktop/LSD/aula1/TESTE2/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Tue Feb 20 10:45:23 2024Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off GateDemo -c GateDemo --vector_source=/home/tiago/Desktop/LSD/aula1/TESTE2/Waveform.vwf --testbench_file=/home/tiago/Desktop/LSD/aula1/TESTE2/simulation/qsim/Waveform.vwf.vtInfo (119006): Selected device EP4CE115F29C7 for design "GateDemo"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/tiago/Desktop/LSD/aula1/TESTE2/simulation/qsim/" GateDemo -c GateDemo

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Tue Feb 20 10:45:24 2024Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/tiago/Desktop/LSD/aula1/TESTE2/simulation/qsim/ GateDemo -c GateDemoInfo (119006): Selected device EP4CE115F29C7 for design "GateDemo"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file GateDemo.vo in folder "/home/tiago/Desktop/LSD/aula1/TESTE2/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 606 megabytes    Info: Processing ended: Tue Feb 20 10:45:25 2024    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:00
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/tiago/Desktop/LSD/aula1/TESTE2/simulation/qsim/GateDemo.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/tiago/intelFPGA_lite/22.1std/questa_fse/linux_x86_64//vsim -c -do GateDemo.do

Reading pref.tcl
# 2021.2
# do GateDemo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:25 on Feb 20,2024
# vlog -work work GateDemo.vo 
# -- Compiling module GateDemo
# 
# Top level modules:# 	GateDemo# End time: 10:45:25 on Feb 20,2024, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:25 on Feb 20,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module GateDemo_vlg_vec_tst
# 
# Top level modules:# 	GateDemo_vlg_vec_tst# End time: 10:45:25 on Feb 20,2024, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.GateDemo_vlg_vec_tst # Start time: 10:45:25 on Feb 20,2024# ** Note: (vsim-3813) Design is being optimized due to module recompilation...# //  Questa Intel Starter FPGA Edition-64# //  Version 2021.2 linux_x86_64 Apr 14 2021# //# //  Copyright 1991-2021 Mentor Graphics Corporation# //  All Rights Reserved.# //# //  QuestaSim and its associated documentation contain trade# //  secrets and commercial or financial information that are the property of# //  Mentor Graphics Corporation and are privileged, confidential,# //  and exempt from disclosure under the Freedom of Information Act,# //  5 U.S.C. Section 552. Furthermore, this information# //  is prohibited from disclosure under the Trade Secrets Act,# //  18 U.S.C. Section 1905.# //
# Loading work.GateDemo_vlg_vec_tst(fast)# Loading work.GateDemo(fast)# Loading cycloneive_ver.cycloneive_io_obuf(fast)# Loading cycloneive_ver.cycloneive_io_ibuf(fast)# Loading cycloneive_ver.cycloneive_lcell_comb(fast)
# after#26
# ** Note: $finish    : Waveform.vwf.vt(45)#    Time: 1 us  Iteration: 0  Instance: /GateDemo_vlg_vec_tst
# End time: 10:45:26 on Feb 20,2024, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/tiago/Desktop/LSD/aula1/TESTE2/Waveform.vwf...

Reading /home/tiago/Desktop/LSD/aula1/TESTE2/simulation/qsim/GateDemo.msim.vcd...

Processing channel transitions... 

Warning: LEDR - signal not found in VCD.

Writing the resulting VWF to /home/tiago/Desktop/LSD/aula1/TESTE2/simulation/qsim/GateDemo_20240220104526.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.