Design: m2s010_som
Fam: SmartFusion2
Die: PA4M6000
Pkg: fcs325
Debug: 0
ProbePoint: Net=CommsFPGA_CCC_0_LOCK Inst=CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP Pin=LOCK Type=CCC PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_GPIO_28_SW_RESET Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MMUART0_RXD_MGPIO28B_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_POWER_ON_RESET_N Inst=m2s010_som_sb_0/SYSRESET_POR/INST_SYSRESET_IP Pin=POWER_ON_RESET_N Type=G4C PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PRDATA[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PRDATA[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNIN8PL[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PRDATA[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PRDATA[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNIPAPL[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PRDATA[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PRDATA[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNIKDO5[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PRDATA[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNILEO5[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PRDATA[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNIMFO5[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PREADY Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_iAPB3_READY_RNISCGS[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0_CAMERA_NODE Inst=CommsFPGA_top_0/ID_RES_DECODE_PROC_un4_id_res Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0_INT Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_INT_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=DEBOUNCE_OUT_net_0[0] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_out_RNI2SVK Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PADDR[0] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[0] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PADDR[1] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[1] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PADDR[2] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[2] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PADDR[3] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[3] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PADDR[4] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[4] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PADDR[5] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[5] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PADDR[6] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[6] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PADDR[7] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[7] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[12] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[13] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[13] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[14] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ADDR[15] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PWRITE Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_WRITE Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PENABLE Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_ENABLE Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PSELx Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_SEL Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PWDATA[0] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_WDATA[0] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PWDATA[1] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_WDATA[1] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PWDATA[2] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_WDATA[2] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PWDATA[3] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_WDATA[3] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PWDATA[4] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_WDATA[4] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PWDATA[5] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_WDATA[5] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PWDATA[6] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_WDATA[6] Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PWDATA[7] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=F_HM0_WDATA[7] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[0] Inst=CoreAPB3_0/u_mux_p_to_b3/PRDATA[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[1] Inst=CoreAPB3_0/u_mux_p_to_b3/PRDATA[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[2] Inst=CoreAPB3_0/u_mux_p_to_b3/PRDATA[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[3] Inst=CoreAPB3_0/u_mux_p_to_b3/PRDATA[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[4] Inst=CoreAPB3_0/u_mux_p_to_b3/PRDATA[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[5] Inst=CoreAPB3_0/u_mux_p_to_b3/PRDATA[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[6] Inst=CoreAPB3_0/u_mux_p_to_b3/PRDATA[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[7] Inst=CoreAPB3_0/u_mux_p_to_b3/PRDATA[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CoreAPB3_0_APBmslave0_PSELx Inst=CoreAPB3_0/iPSELS_raw[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=DEBOUNCE_OUT_1_c Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_out_RNI4KPJ Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=DEBOUNCE_OUT_2_c Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_out_RNI6CJI Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=DRVR_EN_c Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_Enable Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=GPIO_11_M2F_c Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI1_SDI_MGPIO11A_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=GPIO_21_M2F_c Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MMUART0_RI_MGPIO21B_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=GPIO_22_M2F_c Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MMUART0_DCD_MGPIO22B_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=GPIO_24_M2F_c Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MMUART1_TXD_MGPIO24B_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=GPIO_5_M2F_c Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI0_SDI_MGPIO5A_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=GPIO_8_M2F_c Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI0_SS1_MGPIO8A_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=MAC_MII_MDC_c Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDCF Type=MSS PkgPin= Port=
ProbePoint: Net=MAC_MII_TXD_c[0] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=TXDF[0] Type=MSS PkgPin= Port=
ProbePoint: Net=MAC_MII_TXD_c[1] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=TXDF[1] Type=MSS PkgPin= Port=
ProbePoint: Net=MAC_MII_TXD_c[2] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=TXDF[2] Type=MSS PkgPin= Port=
ProbePoint: Net=MAC_MII_TXD_c[3] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=TXDF[3] Type=MSS PkgPin= Port=
ProbePoint: Net=MAC_MII_TX_EN_c Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=TX_ENF Type=MSS PkgPin= Port=
ProbePoint: Net=MANCH_OUT_N_c Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_MANCHESTER_OUT_RNILS0D Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=MANCH_OUT_P_c Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_MANCHESTER_OUT Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=MMUART_0_TXD_M2F_c Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MMUART0_TXD_MGPIO27B_H2F_A Type=MSS PkgPin= Port=
ProbePoint: Net=SPI_1_DO_CAM_c Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI1_SDO_MGPIO12A_H2F_A Type=MSS PkgPin= Port=
ProbePoint: Net=CoreAPB3_0/iPSELS_raw_1[0] Inst=CoreAPB3_0/iPSELS_raw_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0_MAC_MII_MDO Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDOF Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0_MAC_MII_MDO_EN Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDOENF Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/SPI_1_SS0_MX_Y Inst=m2s010_som_sb_0/SPI_1_SS0_MX/U0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/SPI_1_DI Inst=m2s010_som_sb_0/SPI_1_DI_MX/U0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0_SPI_1_CLK_M2F Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI1_CLK_OUT Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0_SPI_1_SS0_M2F_OE Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI1_SS0_MGPIO13A_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0_SPI_1_SS0_M2F Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI1_SS0_MGPIO13A_H2F_A Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/FAB_CCC_LOCK Inst=m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP Pin=LOCK Type=CCC PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PADDR[2] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PADDR[3] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PADDR[4] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PADDR[5] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PADDR[6] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PADDR[7] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PADDR[8] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PADDR[9] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PADDR[10] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[7] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[7] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[8] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[8] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[9] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[9] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[10] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[10] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[12] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[12] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[13] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[13] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[15] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[15] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[2] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[2] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[3] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[3] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[4] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[4] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[5] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[5] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[6] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PADDR[6] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[0] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[1] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[2] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[3] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[4] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[5] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[6] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[7] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[8] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[9] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[10] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[11] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[12] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[13] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[14] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWDATA[15] Inst=m2s010_som_sb_0/CORECONFIGP_0/pwdata[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[0] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[0] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[1] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[1] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[2] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[2] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[3] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[3] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[4] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[4] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[5] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[5] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[6] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[6] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[7] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[7] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[8] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[8] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[9] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[9] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[10] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[10] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[11] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[11] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[12] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[12] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[13] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[13] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[14] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[14] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[15] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[15] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[16] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWDATA[16] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[14] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[15] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[16] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[18] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[0] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[1] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[2] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[3] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[4] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[5] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[6] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[7] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[8] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[9] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[10] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[11] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[12] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[13] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[0] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[0] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[1] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[1] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[2] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[2] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[3] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[3] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[4] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[4] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[5] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[5] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[6] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[6] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[7] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[7] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[8] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[8] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[9] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[9] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[10] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[10] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[11] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[11] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[12] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[12] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[13] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[13] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[14] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[14] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PRDATA[15] Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PRDATA[15] Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_CONFIG1_DONE Inst=m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_CONFIG2_DONE Inst=m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PWRITE Inst=m2s010_som_sb_0/CORECONFIGP_0/pwrite Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PWRITE Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/INIT_DONE Inst=m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PENABLE Inst=m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PSELx Inst=m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PENABLE Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=PER2_FABRIC_PSEL Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PSLVERR Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PSLVERR Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0_MDDR_APBmslave_PREADY Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=MDDR_FABRIC_PREADY Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_TMP_0_MSS_RESET_N_M2F Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=FPGA_RESET_N Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/GPIO_1_M2F Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=I2C1_SCL_MGPIO1A_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0_GPIO_1_M2F_OE Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=I2C1_SCL_MGPIO1A_H2F_A Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0_GPIO_6_M2F Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI0_SDO_MGPIO6A_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0_GPIO_6_M2F_OE Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI0_SDO_MGPIO6A_H2F_A Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0_GPIO_7_M2F Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI0_SS0_MGPIO7A_H2F_B Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0_GPIO_7_M2F_OE Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=SPI0_SS0_MGPIO7A_H2F_A Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=CLK_CONFIG_APB Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/CONFIG_PRESET_N Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP Pin=CONFIG_PRESET_N Type=MSS PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/CoreAPB3_0_APBmslave0_PREADY_i_m_i_0 Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_0 Inst=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_0 Inst=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[0] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[0] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/mss_ready_state Inst=m2s010_som_sb_0/CORERESETP_0/mss_ready_state Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base Inst=m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base Inst=m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/ddr_settled Inst=m2s010_som_sb_0/CORERESETP_0/ddr_settled Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/un14_count_ddr Inst=m2s010_som_sb_0/CORERESETP_0/un14_count_ddr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_enable Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_enable Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa Inst=m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa Inst=m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/mss_ready_select Inst=m2s010_som_sb_0/CORERESETP_0/mss_ready_select Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base Inst=m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state[0] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state[6] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state[5] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state[4] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[2] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state[3] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state[2] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state[1] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3[6] Inst=m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_i_0_i Inst=m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1 Inst=m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int Inst=m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 Inst=m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/release_sdif3_core_q1 Inst=m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/release_sdif3_core Inst=m2s010_som_sb_0/CORERESETP_0/release_sdif0_core Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 Inst=m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 Inst=m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 Inst=m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 Inst=m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base Inst=m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 Inst=m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/release_sdif3_core_clk_base Inst=m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base Inst=m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 Inst=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base Inst=m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 Inst=m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base Inst=m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 Inst=m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 Inst=m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[1] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[1] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[2] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[2] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[3] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[3] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[4] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[4] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[5] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[5] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[6] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[6] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[7] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[7] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[8] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[8] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[9] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[9] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[10] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[10] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[11] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[11] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[12] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[12] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr[13] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13] Inst=m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 Inst=m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base Inst=m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 Inst=m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 Inst=m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 Inst=m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/state_d[2] Inst=m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/paddr[12] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/paddr[13] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/paddr[15] Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel Inst=m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel Inst=m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[14] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/state[1] Inst=m2s010_som_sb_0/CORECONFIGP_0/state[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[15] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO[15] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[16] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO[16] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO[17] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9] Inst=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[0] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[1] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[2] Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[3] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[4] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[5] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[6] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[7] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[8] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[9] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[10] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[11] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[12] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata[13] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0 Inst=m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/pslverr Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/state[0] Inst=m2s010_som_sb_0/CORECONFIGP_0/state[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/state_ns[0] Inst=m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/state_ns[1] Inst=m2s010_som_sb_0/CORECONFIGP_0/state_ns_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/psel Inst=m2s010_som_sb_0/CORECONFIGP_0/psel Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/state_d_i_0[2] Inst=m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 Inst=m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 Inst=m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 Inst=m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/un1_N_3_mux_0 Inst=m2s010_som_sb_0/CORECONFIGP_0/paddr_RNIEI071[13] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata_m8_e Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_m8_e Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/m3_0 Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/g1_0 Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO_0[15] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[11] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[6] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[12] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[7] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[4] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[3] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[14] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[13] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[8] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[9] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_0[10] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel Inst=m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m_1[1] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_1[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg_m[1] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/g0_1_1 Inst=m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO_0[16] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1 Inst=m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel Inst=m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2_m_2 Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_m8_i_a3_0_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa_a0 Inst=m2s010_som_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa_a0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_tz[5] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_tz[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata_N_6 Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_m8_i_a3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/prdata_N_7 Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_m8_i_a3_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORECONFIGP_0/control_reg_1_m[1] Inst=m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT Inst=m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB Pin=CLKOUT Type=OSC_RC50MHZ_FAB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/start_tx_FIFO Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/internal_loopback Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/external_loopback Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TX_PreAmble Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_PreAmble Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TX_FIFO_wr_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_iTX_FIFO_wr_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_rd_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_iRX_FIFO_rd_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TX_FIFO_RST Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/rx_FIFO_rst_reg Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_OVERFLOW Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_overflow_r Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_UNDERRUN Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_underflow_r Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TX_FIFO_OVERFLOW Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_overflow_r Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TX_FIFO_UNDERRUN Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_underflow_r Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/rx_CRC_error Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_CRC_error Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type1_reg[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low1_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type1_reg[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low1_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type1_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low1_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type1_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low1_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type1_reg[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low1_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type1_reg[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low1_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type1_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low1_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type1_reg[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low1_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type1_reg[8] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high1_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type1_reg[9] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high1_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type2_reg[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low2_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type2_reg[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low2_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type2_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low2_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type2_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low2_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type2_reg[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low2_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type2_reg[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low2_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type2_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low2_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type2_reg[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low2_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type2_reg[8] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high2_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type2_reg[9] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high2_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type3_reg[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low3_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type3_reg[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low3_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type3_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low3_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type3_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low3_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type3_reg[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low3_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type3_reg[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low3_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type3_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low3_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type3_reg[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low3_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type3_reg[8] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high3_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type3_reg[9] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high3_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type4_reg[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low4_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type4_reg[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low4_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type4_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low4_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type4_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low4_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type4_reg[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low4_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type4_reg[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low4_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type4_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low4_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type4_reg[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low4_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type4_reg[8] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high4_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/consumer_type4_reg[9] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high4_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/tx_packet_complt Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_complt Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TX_collision_detect Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_collision_detect Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TX_FIFO_Full Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_full_r Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TX_FIFO_Empty Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_empty_r Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_Full Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_full_r Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_Empty Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_empty_r Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN_pipe[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d3[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN_pipe[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d3[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN_pipe[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d3[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN_pipe[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d3[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN_pipe[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d3[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN_pipe[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d3[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN_pipe[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d3[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN_pipe[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d3[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN_pipe[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_LowByte_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_RST Inst=CommsFPGA_top_0/RX_FIFO_RST Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/byte_clk_en Inst=CommsFPGA_top_0/byte_clk_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/manches_in_dly[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_imanches_in_dly[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/manches_in_dly[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_imanches_in_dly[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_s2p_data[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_s2p_data[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_s2p_data[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_s2p_data[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_s2p_data[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_s2p_data[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_s2p_data[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DIN[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_s2p_data[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/tx_col_detect_en Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_tx_col_detect_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_EarlyTerm Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_iRX_EarlyTerm Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/ClkDivider[0] Inst=CommsFPGA_top_0/ClkDivider[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/SYNC2_APB3_CLK_PROC.RX_FIFO_RST_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_SYNC2_APB3_CLK_PROC_RX_FIFO_RST_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC.byte_clk_en_1 Inst=CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC_byte_clk_en_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/ClkDivider[1] Inst=CommsFPGA_top_0/ClkDivider[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/ClkDivider[2] Inst=CommsFPGA_top_0/ClkDivider[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr[0] Inst=CommsFPGA_top_0/long_reset_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr_3[0] Inst=CommsFPGA_top_0/long_reset_cntr_3[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr_3[1] Inst=CommsFPGA_top_0/long_reset_cntr_3[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr_3[2] Inst=CommsFPGA_top_0/long_reset_cntr_3[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr_3[3] Inst=CommsFPGA_top_0/long_reset_cntr_3[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr_3[4] Inst=CommsFPGA_top_0/long_reset_cntr_3[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr_3[5] Inst=CommsFPGA_top_0/long_reset_cntr_3[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_16 Inst=CommsFPGA_top_0/ClkDivider_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_17 Inst=CommsFPGA_top_0/ClkDivider_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.clk1x_enable Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_clk1x_enable Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.rx_packet_end_all Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_irx_packet_end_all Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.sampler_clk1x_en Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_isampler_clk1x_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.irx_center_sample Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_irx_center_sample Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.idle_line Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.packet_avail Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.irx_packet_end Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_irx_packet_end Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_rx_fifo_din_d3[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_rx_fifo_din_d3[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_rx_fifo_din_d3[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_rx_fifo_din_d3[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_rx_fifo_din_d3[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_rx_fifo_din_d3[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_rx_fifo_din_d3[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_rx_fifo_din_d3[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_rx_fifo_din_d3[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_rx_fifo_din_d3[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_rx_fifo_din_d3[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_rx_fifo_din_d3[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_rx_fifo_din_d3[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_rx_fifo_din_d3[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_rx_fifo_din_d3[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_rx_fifo_din_d3[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_iRX_EarlyTerm_1_sqmuxa_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_iRX_EarlyTerm_1_sqmuxa_1_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un56_sm_advance_i[10] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un56_sm_advance_i_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un56_sm_advance_i[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un56_sm_advance_i_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un56_sm_advance_i[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un56_sm_advance_i_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un56_sm_advance_i[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un56_sm_advance_i_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un56_sm_advance_i[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un56_sm_advance_i_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un56_sm_advance_i[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un56_sm_advance_i_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un56_sm_advance_i[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un56_sm_advance_i_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un56_sm_advance_i[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un56_sm_advance_i_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un56_sm_advance_i[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un56_sm_advance_i_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un65_sm_advance_i[10] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un65_sm_advance_i_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un65_sm_advance_i[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un65_sm_advance_i_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un65_sm_advance_i[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un65_sm_advance_i_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un65_sm_advance_i[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un65_sm_advance_i_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un65_sm_advance_i[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un65_sm_advance_i_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un65_sm_advance_i[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un65_sm_advance_i_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un65_sm_advance_i[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un65_sm_advance_i_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un65_sm_advance_i[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un65_sm_advance_i_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un65_sm_advance_i[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un65_sm_advance_i_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[10] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[11] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[12] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[13] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[14] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc[15] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_hold_collision Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_InProcess_d1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_InProcess_d1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.iRX_FIFO_wr_en Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_iRX_FIFO_wr_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_end_rst Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_end_rst Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_gen Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_gen Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_HighByte_en Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_HighByte_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_HOLD_COL_PROC_un1_tx_collision_detect Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.SM_advancebit_cntr[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_SM_advancebit_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.SM_advancebit_cntr[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_SM_advancebit_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.SM_advancebit_cntr[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_SM_advancebit_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.bit_cntr[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_bit_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.bit_cntr[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_bit_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.bit_cntr[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_bit_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.SM_advance_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_SM_advance_i Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_complt_1_sqmuxa Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_complt_1_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d1[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d1[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d1[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d1[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d1[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d1[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d1[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d1[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[10] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[11] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[12] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[13] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[14] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[15] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d2[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d2[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d2[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d2[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d2[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d2[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d2[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d2[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d2[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d2[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d2[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d2[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d2[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d2[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din_d2[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_fifo_din_d2[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[10] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un1_sampler_clk1x_en Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_data_store[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_InProcess Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_InProcess Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un58_sm_advance_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un58_sm_advance_i_0_I_33_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_104 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_bit_cntr_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_105 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_bit_cntr_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_109 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_SM_advancebit_cntr_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_110 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_SM_advancebit_cntr_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_a3_0_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_220_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_a2_i_o2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntre Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_iRX_EarlyTerm_0_sqmuxa_0_0_o2_RNIRAAC2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.consumer_type_12[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_consumer_type_12_1_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.consumer_type_12[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_consumer_type_12_1[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.consumer_type_12[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_consumer_type_12_1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.consumer_type_12[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m53_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.consumer_type_12[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_consumer_type_12_1_0[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.consumer_type_12[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_consumer_type_12_1[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un67_sm_advance_i_cry_10 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un67_sm_advance_i_cry_10_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_CRC_GEN_INST.lfsr_q_0_sqmuxa Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q_0_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_CRC_GEN_INST.lfsr_c[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_CRC_GEN_INST.lfsr_c[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_CRC_GEN_INST.lfsr_c[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_CRC_GEN_INST.lfsr_c[15] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2[15] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_CRC_GEN_INST.lfsr_c[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_CRC_GEN_INST.lfsr_c[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_mask Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.RX_EarlyTerm_s Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_RX_EarlyTerm_s Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_SM.clk1x_enable_6 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_SM_clk1x_enable_6_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE_ns[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE_ns[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE_ns[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE_ns[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_SM.irx_packet_end_all_4 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_SM_irx_packet_end_all_4_0_a4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE_ns[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE_ns_i_a4_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE_ns[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE_ns_a4[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.manches_Transition_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_un4_clk1x_enable Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.decoder_Transition_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_un10_clk1x_enable Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.un1_manches_in[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_un1_manches_in[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clock_adjust Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_clock_adjust Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clkdiv[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_clkdiv[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clkdiv[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_clkdiv[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clkdiv[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_clkdiv[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.manches_ShiftReg[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_manches_ShiftReg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.decoder_ShiftReg[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_decoder_ShiftReg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.decoder_Transition_d[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_decoder_Transition_d[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.manches_Transition Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_manches_Transition Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.NRZ_DATA_PROC.iNRZ_data_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_NRZ_DATA_PROC_iNRZ_data_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_CENTER_SAMPLE_PROC.un16_irx_center_sample Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_CENTER_SAMPLE_PROC_un16_irx_center_sample Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clkdiv[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_clkdiv[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.decoder_Transition_d[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_decoder_Transition_d[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.decoder_Transition_d[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_decoder_Transition_d[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.decoder_Transition Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_decoder_Transition Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.SAMPLE_CLK1X_EN_PROC.isampler_clk1x_en_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.iNRZ_data Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_iNRZ_data Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.N_59 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_un1_clkdiv_1_SUM[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.N_60 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_un1_clkdiv_1_SUM[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.N_61 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_un1_clkdiv_1_SUM[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.N_62 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_un1_clkdiv_1_SUM[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_0_sqmuxa Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr_0_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.p2s_data[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_p2s_data[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.p2s_data[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_p2s_data[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.p2s_data[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_p2s_data[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.p2s_data[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_p2s_data[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.p2s_data[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_p2s_data[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.p2s_data[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_p2s_data[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.p2s_data[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_p2s_data[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.p2s_data[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_p2s_data[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.byte_clk_en_d[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_byte_clk_en_d[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_DataEn Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_DataEn Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_PostAmble Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_iTX_PostAmble Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_gen Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_crc_gen Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_byte1_en Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_byte2_en Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_crc_byte2_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[9] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[10] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[11] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[12] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[13] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[14] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_crc_data[15] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.byte_clk_en_d[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_byte_clk_en_d[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_DataEn_d1 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_DataEn_d1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_PostAmble_d1 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_PostAmble_d1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.MAN_OUT_DATA_PROC.MANCHESTER_OUT_5 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_MAN_OUT_DATA_PROC_MANCHESTER_OUT_5_iv_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.un1_RX_FIFO_wr_en_d Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_un1_RX_FIFO_wr_en_d Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_wr_en_d[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC.un10_reset Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_SYNCH_PROC_un10_reset Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_DIN_d1[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_DIN_d1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_DIN_d1[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_DIN_d1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_DIN_d1[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_DIN_d1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_DIN_d1[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_DIN_d1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_DIN_d1[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_DIN_d1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_DIN_d1[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_DIN_d1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_DIN_d1[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_DIN_d1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_DIN_d1[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_DIN_d1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_syncCompare[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_syncCompare[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_syncCompare[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_syncCompare[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_syncCompare[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_syncCompare[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_syncCompare[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_syncCompare[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_wr_en_d[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_wr_en_d[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_wr_en_d[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_wr_en_d[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_wr_en_d[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_wr_en_d[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_RX_FIFO_wr_en_d[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_sync2RX[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_sync2RX[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_sync2RX[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_sync2RX[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_sync2RX[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_sync2RX[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_sync2RX[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DOUT_d2_sync2RX[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.N_59 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_tx_col_detect_en_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.COLLISION_DETECT_PROC.tx_collision_detect2 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_0_sqmuxa Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_q_0_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_idle_line Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.PostAmble_cntr[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PostAmble_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.PreAmble_cntr[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PreAmble_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.PreAmble_cntr[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PreAmble_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[9] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[10] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[11] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[9] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[10] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[11] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.PostAmble_cntr[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PostAmble_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.start_tx_FIFO_s Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_start_tx_FIFO_s Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_idle_line_s Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_idle_line_s Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_FIFO_rd_en Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_iTX_FIFO_rd_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.tx_preamble_pat_en Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.PostAmble_cntr[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PostAmble_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.PreAmble_cntr[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PreAmble_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.PreAmble_cntr[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PreAmble_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[9] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[10] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_9_RNI9L188_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.iTX_FIFO_rd_en_5 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_iTX_FIFO_rd_en_5_iv Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr_a_4[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr_a_4[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr_a_4[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr_a_4[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr_a_4[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr_a_4[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr_a_4[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr_a_4[9] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr_a_4[10] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_DataEn_1_m Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m52_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.N_285 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un3[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.N_286 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un3[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr_0_sqmuxa Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr_0_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWE Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwe_0_a3_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_int[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP Pin=A_DOUT[0] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_int[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP Pin=A_DOUT[1] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_int[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP Pin=A_DOUT[0] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_int[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP Pin=A_DOUT[1] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_int[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP Pin=A_DOUT[0] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_int[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP Pin=A_DOUT[1] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_int[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP Pin=A_DOUT[0] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_int[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP Pin=A_DOUT[1] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_int[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP Pin=A_DOUT[0] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RE_d1 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RE_d1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.REN_d1 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_REN_d1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.re_pulse_d1 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_re_pulse_d1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_r[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RDATA_r[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_r[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RDATA_r[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_r[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RDATA_r[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_r[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RDATA_r[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_r[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RDATA_r[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_r[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RDATA_r[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_r[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RDATA_r[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_r[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RDATA_r[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.RDATA_r[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_RDATA_r[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.re_pulse Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_re_pulse Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.re_set Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_re_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_sync[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_sync[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_i_o2[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_i_o2[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_i_o2[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_i_o2[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_bin_sync2[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_bin_sync2[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_bin_sync2[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_bin_sync2[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_gray_2[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_gray_2[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_gray_2[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_gray_2[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memwaddr_r_3[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r_3[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memwaddr_r_3[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r_3[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memwaddr_r_3[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r_3[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memwaddr_r_3[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r_3[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memwaddr_r_3[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r_3[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memwaddr_r_3[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r_3[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memwaddr_r_3[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r_3[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memraddr_r_3[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r_3[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memraddr_r_3[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r_3[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memraddr_r_3[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r_3[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memraddr_r_3[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r_3[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memraddr_r_3[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r_3[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memraddr_r_3[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r_3[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.memraddr_r_3[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r_3[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.empty_r_3 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_empty_r_3_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.fulli Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_fulli_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.un6_fifo_memre Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m55 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.un9_fifo_memre Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m54 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWE Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwe_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRE Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m15 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_int[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP Pin=A_DOUT[0] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_int[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP Pin=A_DOUT[1] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_int[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP Pin=A_DOUT[2] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_int[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP Pin=A_DOUT[3] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_int[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP Pin=A_DOUT[4] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_int[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP Pin=A_DOUT[5] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_int[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP Pin=A_DOUT[6] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_int[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RW1_UI_ram_wrapper_1_L1_asyncnonpipe_FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP Pin=A_DOUT[7] Type=SRAM PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RE_d1 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RE_d1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.REN_d1 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_REN_d1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.re_pulse_d1 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_re_pulse_d1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_r[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RDATA_r[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_r[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RDATA_r[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_r[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RDATA_r[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_r[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RDATA_r[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_r[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RDATA_r[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_r[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RDATA_r[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_r[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RDATA_r[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RDATA_r[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_RDATA_r[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.re_pulse Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_re_pulse Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.re_set Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_re_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_sync[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_out_xhdl1[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_sync[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_out_xhdl1[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_i_o2[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_i_o2[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_0_a2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_i_o2[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_i_o2[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_bin_sync2[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_bin_sync2[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_bin_sync2[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_bin_sync2[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_gray_2[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_gray_2[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_gray_2[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_gray_2[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.L1.un2_re_p Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m56 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.L1.empty_r_3 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_L1_empty_r_3_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_doubleSync.sync_int[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_doubleSync_sync_int[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.un2_apb3_addr_13 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m59 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.write_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_write_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.i_int_mask_reg[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_i_int_mask_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.i_int_mask_reg[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_i_int_mask_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.i_int_mask_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_i_int_mask_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.i_int_mask_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_i_int_mask_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.i_int_mask_reg[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_i_int_mask_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.i_int_mask_reg[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_i_int_mask_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.i_int_mask_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_i_int_mask_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.i_int_mask_reg[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_i_int_mask_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.write_scratch_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_write_scratch_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.iAPB3_READY[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_iAPB3_READY_RNIRBGS[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.read_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_read_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.up_EOP_sync[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_up_EOP_sync[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.control_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.up_EOP_sync[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_up_EOP_sync[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.up_EOP_sync[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_up_EOP_sync[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.up_EOP Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_up_EOP Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.address_low4_reg_en_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_address_low4_reg_en_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.control_reg[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.control_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.control_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.int_mask_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_int_mask_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_int_mask_reg_en_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un13_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un17_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un21_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high2_reg_en_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un25_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low2_reg_en_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un29_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un33_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un37_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un41_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m30_i_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.un13_int_mask_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_int_mask_reg_en_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.READ_FIFO_ENABLE_PROC.un45_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_iRX_FIFO_rd_en_RNO_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high1_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high1_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.un13_address_high1_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_high1_reg_en_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high2_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high2_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high3_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high3_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high4_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high4_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_low1_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low1_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_low2_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low2_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_low3_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low3_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_low4_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low4_reg_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high1_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high1_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high1_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high1_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high1_reg[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high1_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high1_reg[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high1_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high1_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high1_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high1_reg[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high1_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.PROCESSOR_EOP_READ_PROC.un53_apb3_addr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_up_EOP_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.scratch_pad_reg[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_scratch_pad_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.scratch_pad_reg[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_scratch_pad_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.scratch_pad_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_scratch_pad_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.scratch_pad_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_scratch_pad_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.scratch_pad_reg[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_scratch_pad_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.scratch_pad_reg[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_scratch_pad_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.scratch_pad_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_scratch_pad_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.scratch_pad_reg[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_scratch_pad_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.un13_address_low1_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_low1_reg_en_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth_status Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth_status Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high2_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high2_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high2_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high2_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high2_reg[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high2_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high2_reg[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high2_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high2_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high2_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high2_reg[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high2_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high3_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high3_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high3_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high3_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high3_reg[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high3_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high3_reg[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high3_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high3_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high3_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high3_reg[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high3_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high4_reg[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high4_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high4_reg[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high4_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high4_reg[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high4_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high4_reg[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high4_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high4_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high4_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.address_high4_reg[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_high4_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.un13_address_high2_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_high2_reg_en_0_a2_2_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.un13_address_low2_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_low2_reg_en_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.un13_address_high3_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_high3_reg_en_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.un13_address_low3_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_low3_reg_en_0_a2_1_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.un13_address_high4_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_high4_reg_en_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.un13_address_low4_reg_en Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_low4_reg_en_0_a2_3_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_d[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_d[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_d[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_d[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_d[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_d[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_d[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_d[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_int Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_int_RNIVCC21 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_packet_avail_int Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs_RNIMDFR Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_FIFO_UNDERRUN_int Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_FIFO_UNDERRUN_int_RNI3VFN Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_FIFO_OVERFLOW_int Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_FIFO_OVERFLOW_int_RNI6PKG Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_FIFO_UNDERRUN_int Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_rx_FIFO_UNDERRUN_int_RNI1J1U Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_FIFO_OVERFLOW_int Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_rx_FIFO_OVERFLOW_int_RNI4D6N Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_CRC_error_int Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_rx_CRC_error_int_RNI5IBF Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_int Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_col_detect_int_RNI53OT Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_toClk16x Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un5_int_reg_clr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_TX_PACKET_COMPLETE_INTR_un5_int_reg_clr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.RX_PACKET_AVAILABLE_INTR.un9_int_reg_clr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_RX_PACKET_AVAILABLE_INTR_un9_int_reg_clr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_FIFO_UNDERRUN_INTR.un13_int_reg_clr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_TX_FIFO_UNDERRUN_INTR_un13_int_reg_clr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_FIFO_OVERFLOW_INTR.un17_int_reg_clr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_TX_FIFO_OVERFLOW_INTR_un17_int_reg_clr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.RX_FIFO_UNDERRUN_INTR.un21_int_reg_clr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_RX_FIFO_UNDERRUN_INTR_un21_int_reg_clr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.RX_FIFO_OVERFLOW_INTR.un25_int_reg_clr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_RX_FIFO_OVERFLOW_INTR_un25_int_reg_clr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.RX_CRC_ERROR_INTR.un29_int_reg_clr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_RX_CRC_ERROR_INTR_un29_int_reg_clr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.COLLISION_DETECTION_INTR.un33_int_reg_clr Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_COLLISION_DETECTION_INTR_un33_int_reg_clr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.control_reg_112 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg_en_RNI71R7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_ns[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[0] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un1_debounce_cntr Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_DEBOUNCE_PROC_un1_debounce_cntr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr_4[0] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr_4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[0] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.DEBOUNCE_PROC.un1_debounce_cntr Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_DEBOUNCE_PROC_un1_debounce_cntr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr_4[0] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr_4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[0] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.DEBOUNCE_PROC.un1_debounce_cntr Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_DEBOUNCE_PROC_un1_debounce_cntr Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_4[0] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr_4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.un1_control_reg_en_2_i_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg_RNO[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_78 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_10 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m35_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_135 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m16_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_14 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m2_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_L1_empty_r_3_0_a3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_183 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_SM_advance_i_0_sqmuxa_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_107 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m2_ns[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_323 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m2_ns[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.fulli Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_fulli_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_467 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_RNI8UCA4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_220 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_consumer_type_12_i_i[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_358 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_i_a2_i_o2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_360 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_FIFO_wr_en_i_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_364 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_read_reg_en_RNIT8JH1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_399 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_un2_re_p_i_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_408 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_409 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_410 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_411 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_412 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_413 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_414 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_523 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_441 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_un1_we_p_i_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_336_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2_0_x2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_337_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2_0_x2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_338_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2_2_x2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.CLOCK_ADJUST_PROC.un16_clk1x_enable Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_CLOCK_ADJUST_PROC_un16_clk1x_enable Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.consumer_type_12[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_consumer_type_12_1[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.control_reg_3[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_control_reg_3[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ns[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m60_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.consumer_type_12[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_consumer_type_12_1[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_187 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m51_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[9] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c[15] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2[15] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_ReadFIFO_WR_STATE_15 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_ReadFIFO_WR_STATE_15_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_1_sqmuxa_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_1_sqmuxa_1_0_a3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.SM_ADVANCE_PROC.un2_packet_avail Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_SM_ADVANCE_PROC_un2_packet_avail Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WRITE_PROC.un5_packet_avail Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WRITE_PROC_un5_packet_avail Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_569 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_CRC_error_0_sqmuxa_0_213_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC.un12_manches_in_dly Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_IDLE_LINE_DETECT_PROC_un12_manches_in_dly Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC.idle_line15 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_un11_manches_in_dly Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_270 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_i_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_221 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_o3[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_239 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_i_a3[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.N_97 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE_ns_a3_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_SM.un1_rx_fifo_din Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_SM_un1_rx_fifo_din_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.N_85 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_SM_clk1x_enable_6_0_o4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_505 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_ReadFIFO_WR_STATE_14_0_i_o2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_359 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_iRX_EarlyTerm_0_sqmuxa_0_0_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_225 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_i_o3[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_255_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_a3_0_1[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_439 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_ReadFIFO_WR_STATE_15_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m2[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m0[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m2[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m0[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m2[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m0[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_212 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_Q_i_m2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_208 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_Q_i_m2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_207 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_Q_i_m2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_89_i Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_CRC_GEN_INST_lfsr_c_0_a2_1_0_x2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TX_FIFO_DOUT[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_Q[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TX_FIFO_DOUT[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_Q[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_211 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_Q_i_m2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_210 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_Q_i_m2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_209 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_Q_i_m2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_234 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m53_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m2[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m2[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m2[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m2[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m2[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m0[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m0[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m0[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m0[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC.p2s_data_8_m0[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_PARALLEL_2_SERIAL_PROC_p2s_data_8_m0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_535 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m30_i_a2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_105 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_Q_i_m2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_309 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_i_m2_ns[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DOUT[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_Q[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.N_513 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_ns[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_106 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_up_EOP_RNO_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC.un33_apb3_addr_2 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_sn_m4_0_a3_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_109 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_8[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_70_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_77 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_1[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_63_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_6[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.int_reg[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_i_int_mask_reg_RNIQP5U[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_59_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m58_ns Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un30_sm_advance_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un29_sm_advance_i_NE Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_279 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_PostAmble_cntr_9_i_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DOUT[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_Q[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_100 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m2_e Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_102 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m3_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_483 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m30_i_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_322 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m4_0_ns[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_321 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m4_ns[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_307 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_Q_i_m2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_308 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_i_m2_ns[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_508 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_5_i_m2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.N_523 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_ns[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DOUT[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_Q[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RX_FIFO_DOUT[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_Q[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.N_508 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_ns[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.N_511 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_ns[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.N_518 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_ns[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.N_521 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_ns[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_35_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m34 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_18_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m17 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_142 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m10_e Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_533 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m30_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_553 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_low4_reg_en_0_a2_3_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_551 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg_RNO_1[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_562 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_low3_reg_en_0_a2_1_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_482 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_MAN_OUT_DATA_PROC_MANCHESTER_OUT_5_iv_0_0_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_487 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_MAN_OUT_DATA_PROC_MANCHESTER_OUT_5_iv_0_0_m2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_396 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_MAN_OUT_DATA_PROC_MANCHESTER_OUT_5_iv_0_0_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_363 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_1_RNO_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_362 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_0_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_474 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_RNI9AAT[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_481 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_ReadFIFO_WR_STATE_15_0_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_49_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_address_low4_reg_RNI08VH[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_322_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un35_sm_advance_i_4_0_x2_0_x2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un29_sm_advance_i_7 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un29_sm_advance_i_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_323_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un32_sm_advance_i_4_0_x2_0_x2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_291_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2_1_0_x2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_143 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_556 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_low2_reg_en_0_a2_0_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_233 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un1_byte_clk_en_inv_2_i_a2_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_230 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un1_byte_clk_en_inv_2_i_a2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_240 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr_0_i_o4[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_15 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr_0_i_o4_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_231 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un1_byte_clk_en_inv_2_i_a2_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_156 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un1_PreAmble_cntr_1_i_o3[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.iRX_EarlyTerm_0_sqmuxa Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_iRX_EarlyTerm_0_sqmuxa_0_a3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_429 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_RNIFOAC1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.sample_or Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_mask_RNO_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_85 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_88 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_3[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_89 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_127 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_1[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_112 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_9[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.N_469 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_5[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.N_466 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.N_474 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_6[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un1_txen_early_cntr Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m15_e Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_162 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m35_i_o3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_171 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un1_PreAmble_cntr_1_i_a2_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_140 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un1_PreAmble_cntr_1_i_o3_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_242 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr_0_i_o4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_13 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr_0_i_o4[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.un1_clkdiv_1.CO0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_un1_clkdiv_1_CO0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_314 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_5_i_m2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_313 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_6_i_m2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_477 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_13_i_o2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_485 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_consumer_type_12_1_0_o2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_478 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_N_148_i_i_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_537 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m98_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_546 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m8_0_a2_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_590 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_consumer_type_12_1_0_a2_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_12 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_fulli_0_a3_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_340_i_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_c_0_a2_i_x2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1836 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_0_1_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un26_tx_byte_cntr_a_4_cry_9 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_un26_tx_byte_cntr_a_4_cry_9_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1848 Inst=CommsFPGA_top_0/un4_long_reset_cntr_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1849 Inst=CommsFPGA_top_0/un4_long_reset_cntr_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1850 Inst=CommsFPGA_top_0/un4_long_reset_cntr_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1851 Inst=CommsFPGA_top_0/un4_long_reset_cntr_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1852 Inst=CommsFPGA_top_0/un4_long_reset_cntr_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1853 Inst=CommsFPGA_top_0/un4_long_reset_cntr_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1854 Inst=CommsFPGA_top_0/un4_long_reset_cntr_s_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr[1] Inst=CommsFPGA_top_0/long_reset_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr[2] Inst=CommsFPGA_top_0/long_reset_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr[3] Inst=CommsFPGA_top_0/long_reset_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr[4] Inst=CommsFPGA_top_0/long_reset_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr[5] Inst=CommsFPGA_top_0/long_reset_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr[6] Inst=CommsFPGA_top_0/long_reset_cntr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_cntr[7] Inst=CommsFPGA_top_0/long_reset_cntr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un56_sm_advance_i_cry_9 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un56_sm_advance_i_cry_9_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un65_sm_advance_i_cry_9 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un65_sm_advance_i_cry_9_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_10 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_11 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_12 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rdiff_bus[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_s_13 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1880 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1881 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1882 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1883 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1884 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1885 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1886 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1887 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1888 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1889 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_10 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1890 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_cry_11 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1891 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memwaddr_r_s_12 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1895 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1896 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1897 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1898 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1899 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1900 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1901 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1902 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1903 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1904 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_10 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1905 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_cry_11 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1906 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_un2_memraddr_r_s_12 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_10 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_11 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_12 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wdiff_bus[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_s_13 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_10 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rdiff_bus[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_s_11 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_10 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wdiff_bus[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_s_11 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1954 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1955 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1956 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1957 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1958 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1959 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1960 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1961 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1962 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1963 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_10 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1964 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_11 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1965 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_12 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1966 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_13 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1967 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_cry_14 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1968 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_un3_debounce_cntr_1_s_15 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[1] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[2] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[3] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[4] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr_RNIHRCG[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[5] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[6] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr_RNIJTCG[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[7] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[8] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr_RNILVCG[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[9] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr_RNIM0DG[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[10] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[11] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[12] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[13] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[14] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr_RNI2LAG[14] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntr[15] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr_RNI3MAG[15] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1972 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1973 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1974 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1975 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1976 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1977 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1978 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1979 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1980 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1981 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_10 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1982 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_11 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1983 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_12 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1984 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_13 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1985 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_cry_14 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1986 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_un3_debounce_cntr_1_s_15 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[1] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[2] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[3] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[4] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr_RNIFV4R[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[5] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[6] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr_RNIH15R[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[7] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[8] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr_RNIJ35R[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[9] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr_RNIK45R[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[10] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[11] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[12] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[13] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[14] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr_RNI0OCJ[14] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntr[15] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr_RNI1PCJ[15] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1990 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1991 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1992 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1993 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1994 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1995 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1996 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_7 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1997 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_8 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1998 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_9 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1999 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_10 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_2000 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_11 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_2001 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_12 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_2002 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_13 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_2003 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_cry_14 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_2004 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_un3_debounce_cntr_1_s_15 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[1] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[2] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[3] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[4] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr_RNID3TL[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[5] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[6] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr_RNIF5TL[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[7] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[8] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr_RNIH7TL[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[9] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr_RNII8TL[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[10] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[11] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[12] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[13] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[14] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr_RNIUQEM[14] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[15] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr_RNIVREM[15] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_1836_tz Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_1_RNO_2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un40_sm_advance_i_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un40_sm_advance_i_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un40_sm_advance_i_2 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un40_sm_advance_i_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a3_0[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_i_a3_0_1[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_grayToBinConv.bin_N_3_0_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_i_o2_RNI93TB2[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_grayToBinConv.bin_N_4_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_i_o2_RNI72K22[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.un15_tx_byte_cntr Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_RNIGMI63[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.SM_ADVANCE_PROC.un8_rst Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WRITE_PROC_un15_rst_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[6] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[7] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[8] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[9] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[10] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[10] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[10] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[11] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_s[11] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_s[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_lm[11] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_byte_cntr_lm_0[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth_s[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth_cry[0] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth_s[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth_s[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth_s[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth_s[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth_s[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth_s[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_packet_depth_s[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth_s[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMRADDR[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memraddr_r_s[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memraddr_r_s[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.fifo_MEMWADDR[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.memwaddr_r_s[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_memwaddr_r_s[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[0] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.rptr_s[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rptr_s[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[1] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[2] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[3] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[4] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[5] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[6] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[7] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[8] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[9] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[10] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.wptr_s[11] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wptr_s[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_cry[12] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.rptr_s[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rptr_s[13] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[1] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[2] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[3] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[4] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[5] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[6] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[7] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[8] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[9] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[10] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[11] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[12] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_cry[12] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.wptr_s[13] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wptr_s[13] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr_s[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr_RNIC4902[0] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr_s[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr_RNI10V13[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr_s[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr_RNINSK34[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr_s[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr_RNIEQA55[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr_s[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr_RNIK5HU5[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr_s[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr_RNIRHNN6[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr_s[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_idle_line_cntr_RNO[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[0] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[9] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[10] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr_s[11] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_s[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[0] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNI8QP43[0] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[1] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNI386P4[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[2] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNIVMID6[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[3] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNIS6V18[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[4] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNIQNBM9[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[5] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNIP9OAB[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[6] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNIPS4VC[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[7] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNIQGHJE[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNIS5U7G[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[9] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNIVRASH[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[10] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNIABMFJ[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr_s[11] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_txen_early_cntr_RNO[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_s[0] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr_RNI7TH54[0] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_s[1] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr_RNIQCBJ6[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_s[2] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr_RNIET419[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_s[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr_RNI3FUEB[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_s[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr_RNIP1OSD[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_s[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_idle_line_cntr_RNO[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_PACKET_DEPTH_STATUS_PROC.un1_RX_packet_depthlto7_3 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_PACKET_DEPTH_STATUS_PROC_un1_RX_packet_depthlto7_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_PACKET_DEPTH_STATUS_PROC.un1_RX_packet_depthlto7_4 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_PACKET_DEPTH_STATUS_PROC_un1_RX_packet_depthlto7_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.INT_0_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_INT_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.INT_0_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_INT_0_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.INT_0_2 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_INT_0_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.INT_0_3 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_INT_0_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.m30_i_2 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_RNII8592 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.m94_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_read_reg_en_RNI9P2C1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC.un12_manches_in_dly_4 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_IDLE_LINE_DETECT_PROC_un12_manches_in_dly_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC.un5_manches_in_dly_3 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_SM.clk1x_enable_6_0_a4_0_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_SM_clk1x_enable_6_0_a4_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_grayToBinConv.bin_m5_4 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_m5_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_grayToBinConv.bin_m5_5 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_m5_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_grayToBinConv.bin_m2_0_2 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_m2_0_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_grayToBinConv.bin_m5_4 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_m5_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_grayToBinConv.bin_m5_5 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_m5_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_1 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_2 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_3 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ns_8_0_.m15_e_6 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m15_e_6 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ns_8_0_.m15_e_7 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m15_e_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ns_8_0_.m15_e_8 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__m15_e_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_4 Inst=CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_5 Inst=CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.un1_byte_clk_en_inv_2_i_a2_1_4 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un1_byte_clk_en_inv_2_i_a2_1_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.un1_byte_clk_en_inv_2_i_a2_1_5 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un1_byte_clk_en_inv_2_i_a2_1_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Wr_corefifo_grayToBinConv.bin_m3_1 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_m3_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_SM.un1_rx_fifo_din_0_a2_4 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_SM_un1_rx_fifo_din_0_a2_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_SM.un1_rx_fifo_din_0_a2_5 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_SM_un1_rx_fifo_din_0_a2_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.un10_we_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_un10_we_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.un10_we_i_7 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_un10_we_i_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.un10_we_i_8 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_un10_we_i_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.un10_we_i_9 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_un10_we_i_9 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.un10_re_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_un10_re_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.un10_re_i_7 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_un10_re_i_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.un10_re_i_8 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_un10_re_i_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.un10_re_i_9 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_un10_re_i_9 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.DEBOUNCE_PROC.un1_debounce_cntr_8 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_DEBOUNCE_PROC_un1_debounce_cntr_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.DEBOUNCE_PROC.un1_debounce_cntr_9 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_DEBOUNCE_PROC_un1_debounce_cntr_9 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.DEBOUNCE_PROC.un1_debounce_cntr_10 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_DEBOUNCE_PROC_un1_debounce_cntr_10 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.DEBOUNCE_PROC.un1_debounce_cntr_11 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_DEBOUNCE_PROC_un1_debounce_cntr_11 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.DEBOUNCE_PROC.un1_debounce_cntr_8 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_DEBOUNCE_PROC_un1_debounce_cntr_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.DEBOUNCE_PROC.un1_debounce_cntr_9 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_DEBOUNCE_PROC_un1_debounce_cntr_9 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.DEBOUNCE_PROC.un1_debounce_cntr_10 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_DEBOUNCE_PROC_un1_debounce_cntr_10 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.DEBOUNCE_PROC.un1_debounce_cntr_11 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_DEBOUNCE_PROC_un1_debounce_cntr_11 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un1_debounce_cntr_8 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_DEBOUNCE_PROC_un1_debounce_cntr_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un1_debounce_cntr_9 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_DEBOUNCE_PROC_un1_debounce_cntr_9 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un1_debounce_cntr_10 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_DEBOUNCE_PROC_un1_debounce_cntr_10 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un1_debounce_cntr_11 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_DEBOUNCE_PROC_un1_debounce_cntr_11 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un38_sm_advance_i_NE_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un38_sm_advance_i_NE_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un38_sm_advance_i_NE_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un38_sm_advance_i_NE_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un38_sm_advance_i_NE_3 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un38_sm_advance_i_NE_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un38_sm_advance_i_NE_4 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un38_sm_advance_i_NE_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un38_sm_advance_i_NE_6 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un38_sm_advance_i_NE_6 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un38_sm_advance_i_NE_7 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un38_sm_advance_i_NE_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un35_sm_advance_i_NE_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un35_sm_advance_i_NE_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un35_sm_advance_i_NE_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un35_sm_advance_i_NE_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un35_sm_advance_i_NE_3 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un35_sm_advance_i_NE_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un35_sm_advance_i_NE_4 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un35_sm_advance_i_NE_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un35_sm_advance_i_NE_6 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un35_sm_advance_i_NE_6 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un35_sm_advance_i_NE_7 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un35_sm_advance_i_NE_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un32_sm_advance_i_NE_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un32_sm_advance_i_NE_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un32_sm_advance_i_NE_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un32_sm_advance_i_NE_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un32_sm_advance_i_NE_3 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un32_sm_advance_i_NE_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un32_sm_advance_i_NE_4 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un32_sm_advance_i_NE_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un32_sm_advance_i_NE_6 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un32_sm_advance_i_NE_6 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un32_sm_advance_i_NE_7 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un32_sm_advance_i_NE_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un29_sm_advance_i_NE_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un29_sm_advance_i_NE_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un29_sm_advance_i_NE_2 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un29_sm_advance_i_NE_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un29_sm_advance_i_NE_3 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un29_sm_advance_i_NE_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un29_sm_advance_i_NE_4 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un29_sm_advance_i_NE_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un29_sm_advance_i_NE_5 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un29_sm_advance_i_NE_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.un1_m1_e_5 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_RNIENF21[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.un1_m1_e_6 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_RNIMK121[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.un1_m1_e_7 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_RNICA121[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.fulli_0_a3_0_3 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_fulli_0_a3_0_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_4_0_a2_1_0[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_a2_1_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_4_0_a2_2_0[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_a2_2_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.fulli_0_a2_6 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_fulli_0_a2_6 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.fulli_0_a2_7 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_fulli_0_a2_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.fulli_0_a2_8 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_fulli_0_a2_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.empty_r_3_0_a2_1 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_empty_r_3_0_a2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.empty_r_3_0_a2_3 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_empty_r_3_0_a2_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.empty_r_3_0_a2_7 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_empty_r_3_0_a2_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.empty_r_3_0_a2_9 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_empty_r_3_0_a2_9 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.L1.empty_r_3_0_a2_11 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_L1_empty_r_3_0_a2_11 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.L1.empty_r_3_0_a2_1 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_L1_empty_r_3_0_a2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.L1.empty_r_3_0_a2_5 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_L1_empty_r_3_0_a2_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.L1.empty_r_3_0_a2_7 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_L1_empty_r_3_0_a2_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.L1.empty_r_3_0_a2_9 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_L1_empty_r_3_0_a2_9 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0_0[4] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_0_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.un1_control_reg_en_2_i_0_0_a2_0_2 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_control_reg_RNO_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.REG_WRITE_PROC.un13_address_low4_reg_en_0_a2_3_a2_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_REG_WRITE_PROC_un13_address_low4_reg_en_0_a2_3_a2_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a3_d_0_0[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_i_a3_d_0_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a3_d_0_1[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_i_a3_d_0_1[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.fulli_0_a3_3 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_fulli_0_a3_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.REGISTER_CLEAR_INST.un1_write_reg_en_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_REGISTER_CLEAR_INST_un1_write_reg_en_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_4_0_0_0[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_0_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.m20_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_up_EOP_RNO_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.Rd_corefifo_grayToBinConv.bin_out_xhdl1_0_a2_0[0] Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_0_a2_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.m23_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_up_EOP_RNO_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr_r[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr_r[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr_r[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_2 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_cntr_r[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.RX_EarlyTerm_s_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_RX_EarlyTerm_s_r Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/ClkDivider_i_0[0] Inst=CommsFPGA_top_0/ClkDivider_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_235_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_mask_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_484_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_empty_r_RNICRGK Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.N_416_i_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_up_EOP_sync_RNIK7OB[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/rx_packet_complt Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_complt Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_283_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_REN_d1_RNIFMG21 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_ns[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_125_i_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_ns[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Wr_corefifo_grayToBinConv.bin_N_6_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Wr_corefifo_grayToBinConv_bin_out_xhdl1_i_o2_RNI8GT93[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.Rd_corefifo_grayToBinConv.bin_N_6_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_Rd_corefifo_grayToBinConv_bin_out_xhdl1_i_o2_RNITTDK3[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_i_i_0 Inst=CommsFPGA_top_0/BIT_CLK_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_i_0 Inst=CommsFPGA_top_0/long_reset_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_203_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_RNO[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_209_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_557_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_irx_packet_end_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_228_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_end_rst_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_466_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_453_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_ReadFIFO_WR_STATE_14_0_i_o2_0_RNI8DQL1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_464_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_452_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_463_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_o3_RNIT1C11[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_282_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_consumer_type_RNO[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_449_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_LowByte_en_RNI5JE31 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_461_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_460_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_459_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_458_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_457_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_456_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_455_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_454_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_packet_length_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_450_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_HighByte_en_RNIPMVL Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_42_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_bit_cntr_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_34_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_SM_advancebit_cntr_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM.un67_sm_advance_i_axb_11_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_SM_un67_sm_advance_i_axb_11_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_339_i_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_RX_CRC_GEN_INST_lfsr_q_RNO[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.N_76_i_0 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_AFE_RX_STATE_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_188_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__N_188_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ns_8_0_.N_74_mux_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_ns_8_0__N_74_mux_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_i_0[8] Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_Enable_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_217_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_DataEn_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_52_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.un1_N_3_mux_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un1_byte_clk_en_inv_2_i_a2_2_RNIDN5R4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_139_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PreAmble_cntr_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_19_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PreAmble_cntr_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_21_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PreAmble_cntr_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_23_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PreAmble_cntr_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_254_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PostAmble_cntr_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_255_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PostAmble_cntr_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_256_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_PostAmble_cntr_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_175_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length_RNO[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_176_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length_RNO[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_177_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length_RNO[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_178_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length_RNO[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_179_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length_RNO[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_180_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length_RNO[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_181_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_182_i_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_packet_length_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_334_i_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_re_set_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMRADDR_i_0[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memraddr_r_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.fifo_MEMWADDR_i_0[0] Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_memwaddr_r_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_465_i_0 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_overflow_r_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.RX_PACKET_DEPTH_STATUS_PROC.un1_RX_packet_depth_i_0 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RX_packet_depth_status_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.iAPB3_READY_i_0[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_iRX_FIFO_rd_en_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3872 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_i_m2_am[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3873 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_i_m2_bm[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3874 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_am[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3875 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_bm[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3876 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_4[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3877 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_5[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3878 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m4_am[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3879 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m4_bm[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3880 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_i_m2_am[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3881 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_i_m2_bm[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3882 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_am[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3883 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_bm[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3884 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_am[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3885 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_bm[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3886 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_am[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3887 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_bm[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3888 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_am[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3889 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_bm[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3890 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_am[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3891 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_bm[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3892 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_4[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3893 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_5[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3894 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3895 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_3[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3896 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m4_0_am[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3897 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m4_0_bm[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3898 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_6[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_3899 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_7[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.m58_ns_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_m58_ns_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.m87_1_2 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_8[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_4_0_m2_1_1_1[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_1_RNO_1[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_4_0_m2_0_1_1[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_RNO_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_m4_0_bm_1_1[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m4_0_bm_1_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_m4_0_am_1[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m4_0_am_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_m4_0_am_1_0[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m4_0_am_1_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a3_d_0_1_1[5] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_i_a3_d_0_1_1[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.m69_bm_1_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_7[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.MAN_OUT_DATA_PROC.MANCHESTER_OUT_5_iv_0_0_1 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_MAN_OUT_DATA_PROC_MANCHESTER_OUT_5_iv_0_0_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.m114_bm_1_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_10[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_11_bm_1_1[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_bm_1_1[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_11_bm_1_1[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_bm_1_1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_10_bm_1_1[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_bm_1_1[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_10_bm_1_1[2] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_bm_1_1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_11_bm_1_1[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_bm_1_1[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_11_i_m2_bm_1_1[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_11_i_m2_bm_1_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_m4_bm_1_1[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_i_m4_bm_1_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.m76_bm_1_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1_RNO_9[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_10_bm_1_1[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_bm_1_1[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_10_i_m2_bm_1_1[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_10_i_m2_bm_1_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM.iTX_FIFO_rd_en_5_iv_1 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_SM_iTX_FIFO_rd_en_5_iv_1_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.fulli_0_1 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_fulli_0_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST.TRANSMIT_SM.un1_N_3_mux_i_1_0 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_un1_byte_clk_en_inv_2_i_a2_3_RNIM7U54 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_a3_0_1_1[3] Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WR_STATE_ns_a3_0_1_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_2_4_0_0_1[4] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_2_4_0_0_1[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_ReadFIFO_WR_STATE_15_0_a2_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_un1_ReadFIFO_WR_STATE_15_0_a2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4656 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_rdiff_bus_cry_0 Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4672 Inst=CommsFPGA_top_0/FIFOS_INST_RECEIVE_FIFO_FIFO_8Kx9_0_L31_U_corefifo_async_wdiff_bus_cry_0 Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4686 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_rdiff_bus_cry_0 Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4700 Inst=CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_wdiff_bus_cry_0 Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4709 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_MANCHESTER_DECODER_ADAPTER_INST_RX_IDLE_LINE_DETECTOR_IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3_RNILEON1 Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4724 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_STATE_RNIEDDG1[7] Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4739 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_tx_byte_cntr_cry_cy[0] Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4749 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_TX_IDLE_LINE_DETECTOR_IDLE_LINE_DETECT_PROC_un12_manches_in_dly_RNILEHJ Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4765 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_start_bit_mask_RNO_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4766 Inst=CommsFPGA_top_0/N_364_rs Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4767 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_un2_apb3_addr_13_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_1rs[5] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4768 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_0_sqmuxa_rs Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_read_reg_en_RNIPVNP2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4769 Inst=CommsFPGA_top_0/N_364_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/APB3_RDATArs[3] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/APB3_RDATArs[1] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_468_i Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_read_reg_en_RNIPVNP2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_1rs[7] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.APB3_RDATA_1rs[6] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_APB3_RDATA_1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un2_rst_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_HOLD_COL_PROC_un2_rst Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WRITE_PROC.un15_rst_i Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_ReadFIFO_WRITE_PROC_un15_rst Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_100_0_i_0_i Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_N_100_0_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4770 Inst=CommsFPGA_top_0/N_548_i_0_rs Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4771 Inst=CommsFPGA_top_0/rx_CRC_error_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_CRC_error_intrs Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_rx_CRC_error_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4772 Inst=CommsFPGA_top_0/N_548_i_0_rs_0 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4773 Inst=CommsFPGA_top_0/TX_collision_detect_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_intrs Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_col_detect_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4774 Inst=CommsFPGA_top_0/N_528_i_0_rs Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_528_i_0_i Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_col_detect_int_RNI3V742 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4775 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_toClk16x_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_intrs Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_packet_complt_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4776 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.RX_PACKET_AVAILABLE_INTR.un15_apb3_reset_i Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_RX_PACKET_AVAILABLE_INTR_un15_apb3_reset Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4777 Inst=CommsFPGA_top_0/rx_packet_complt_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_packet_avail_intrs Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_rx_packet_avail_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4778 Inst=CommsFPGA_top_0/N_548_i_0_rs_1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4779 Inst=CommsFPGA_top_0/TX_FIFO_UNDERRUN_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_FIFO_UNDERRUN_intrs Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_FIFO_UNDERRUN_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4780 Inst=CommsFPGA_top_0/N_548_i_0_rs_2 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4781 Inst=CommsFPGA_top_0/TX_FIFO_OVERFLOW_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_FIFO_OVERFLOW_intrs Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_tx_FIFO_OVERFLOW_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4782 Inst=CommsFPGA_top_0/N_548_i_0_rs_3 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4783 Inst=CommsFPGA_top_0/RX_FIFO_UNDERRUN_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_FIFO_UNDERRUN_intrs Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_rx_FIFO_UNDERRUN_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4784 Inst=CommsFPGA_top_0/N_548_i_0_rs_4 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4785 Inst=CommsFPGA_top_0/RX_FIFO_OVERFLOW_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_FIFO_OVERFLOW_intrs Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_INTERRUPT_INST_rx_FIFO_OVERFLOW_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4786 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_READY_DELAY_PROC_un5_apb3_rst_rs Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_i Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_READY_DELAY_PROC_un5_apb3_rst_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4787 Inst=CommsFPGA_top_0/long_reset_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/APB3_READYrs Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_iAPB3_READY[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST.iAPB3_READYrs[0] Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_iAPB3_READY[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_427_i_0_i Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_N_427_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4788 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_DEBOUNCE_PROC_un3_debounce_in_rs Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_i Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_DEBOUNCE_PROC_un3_debounce_in_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4789 Inst=CommsFPGA_top_0/N_548_i_0_set Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntrrs[6] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntrrs[4] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/DEBOUNCE_OUTrs[2] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_out Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntrrs[8] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntrrs[15] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntrrs[14] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.debounce_cntrrs[9] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_2_INST_debounce_cntr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_527_i_0_i Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_N_527_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4790 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_DEBOUNCE_PROC_un3_debounce_in_rs Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.DEBOUNCE_PROC.un3_debounce_in_i Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_DEBOUNCE_PROC_un3_debounce_in_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntrrs[6] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntrrs[4] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/DEBOUNCE_OUTrs[1] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_out Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntrrs[8] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntrrs[15] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntrrs[14] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.debounce_cntrrs[9] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_1_INST_debounce_cntr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_444_i_0_i Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_N_444_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4791 Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_DEBOUNCE_PROC_un3_debounce_in_rs Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.DEBOUNCE_PROC.un3_debounce_in_i Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_DEBOUNCE_PROC_un3_debounce_in_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntrrs[6] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntrrs[4] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/DEBOUNCE_OUTrs[0] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_out Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntrrs[8] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntrrs[15] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntrrs[14] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntrrs[9] Inst=CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST_DEBOUNCE_0_INST_debounce_cntr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4792 Inst=CommsFPGA_top_0/BIT_CLK Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4793 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4794 Inst=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4795 Inst=CommsFPGA_top_0/FIFOS_INST_N_542_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4796 Inst=CommsFPGA_top_0/long_reset Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4797 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4798 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4799 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_reset Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4800 Inst=CommsFPGA_top_0/bd_reset Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4801 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_N_90_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/N_4802 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_AFE_RX_STATE_MACHINE_START_BIT_COUNTER_PROC_un3_reset Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=CFG0_GND_INST_NET Inst=CFG0_GND_INST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1_YR Inst=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL1_INST/U0_RGB1_YR Inst=CommsFPGA_CCC_0/GL1_INST/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_YR Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB0_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB1_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB2_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB2 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB3_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB3 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB4_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB4 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB5_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB5 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB6_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB6 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB7_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB7 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB8_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB8 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB9_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB9 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB10_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB10 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB11_rgbr_net_1 Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_RGB1_RGB11 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_2_RNIQP62/U0_RGB1_YR Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_2_RNIQP62/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_RNI94I9/U0_RGB1_YR Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_RNI94I9/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_RNI94I9/U0_RGB1_RGB0_rgbr_net_1 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_RNI94I9/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_RNI94I9/U0_RGB1_RGB1_rgbr_net_1 Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_RNI94I9/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_YR Inst=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB0_rgbr_net_1 Inst=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB0_rgbl_net_1 Inst=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB0 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB1_rgbr_net_1 Inst=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB2_rgbr_net_1 Inst=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB2 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB3_rgbr_net_1 Inst=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB3 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB4_rgbr_net_1 Inst=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_RGB1_RGB4 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_YR Inst=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_RGB0_rgbr_net_1 Inst=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_RGB1_rgbr_net_1 Inst=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_RGB2_rgbr_net_1 Inst=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_RGB2 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_RGB3_rgbr_net_1 Inst=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_RGB3 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_RGB4_rgbr_net_1 Inst=CommsFPGA_top_0/long_reset_RNIIEU8/U0_RGB1_RGB4 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_YR Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB0_rgbr_net_1 Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB1_rgbr_net_1 Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB2_rgbr_net_1 Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB2 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_YR Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1_rgbl_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB2 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB9 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB10 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1 Inst=CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB11 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_reset_RNINRA8/U0_RGB1_YR Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_reset_RNINRA8/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_reset_RNINRA8/U0_RGB1_RGB0_rgbr_net_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_reset_RNINRA8/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_reset_RNINRA8/U0_RGB1_RGB1_rgbr_net_1 Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_reset_RNINRA8/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/I_442/U0_RGB1_YR Inst=CommsFPGA_top_0/I_442/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/I_442/U0_RGB1_RGB0_rgbr_net_1 Inst=CommsFPGA_top_0/I_442/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/I_442/U0_RGB1_RGB1_rgbr_net_1 Inst=CommsFPGA_top_0/I_442/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/I_442/U0_RGB1_RGB2_rgbr_net_1 Inst=CommsFPGA_top_0/I_442/U0_RGB1_RGB2 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/I_442/U0_RGB1_RGB3_rgbr_net_1 Inst=CommsFPGA_top_0/I_442/U0_RGB1_RGB3 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/I_442/U0_RGB1_RGB4_rgbr_net_1 Inst=CommsFPGA_top_0/I_442/U0_RGB1_RGB4 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/I_442/U0_RGB1_RGB5_rgbr_net_1 Inst=CommsFPGA_top_0/I_442/U0_RGB1_RGB5 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/I_442/U0_RGB1_RGB6_rgbr_net_1 Inst=CommsFPGA_top_0/I_442/U0_RGB1_RGB6 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/I_442/U0_RGB1_RGB7_rgbr_net_1 Inst=CommsFPGA_top_0/I_442/U0_RGB1_RGB7 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_YR Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB0_rgbr_net_1 Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB1_rgbr_net_1 Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB2_rgbr_net_1 Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB2 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13_rgbr_net_1 Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR Inst=m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_YR Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB0_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB1_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB2_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB2 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB3_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB3 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB4_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB4 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB5_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB5 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB6_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB6 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB7_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB7 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB8_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB8 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB9_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB9 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB10_rgbr_net_1 Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_RGB1_RGB10 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1_YR Inst=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_YWn_GEast Inst=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_reset_RNINRA8/U0_YWn_GEast Inst=CommsFPGA_top_0/MANCHESTER_DECODER_INST_ReadFIFO_Write_SM_PROC_rx_crc_reset_RNINRA8/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_YWn_GEast Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast Inst=m2s010_som_sb_0/CCC_0/GL0_INST/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_RNI94I9/U0_YWn_GEast Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_RNI94I9/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast Inst=CommsFPGA_CCC_0/GL0_INST/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_2_RNIQP62/U0_YWn_GEast Inst=CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TX_COLLISION_DETECTOR_INST_TX_FIFO_DELAY_PROC_un7_reset_2_RNIQP62/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0_YWn_GEast Inst=CommsFPGA_top_0/FIFOS_INST_irx_fifo_rst_RNIGA5A/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0_YWn_GEast Inst=CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIHTT4/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_YWn_GEast Inst=m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/I_442/U0_YWn_GEast Inst=CommsFPGA_top_0/I_442/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/long_reset_RNIIEU8/U0_YWn_GEast Inst=CommsFPGA_top_0/long_reset_RNIIEU8/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast Inst=CommsFPGA_CCC_0/GL1_INST/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast Inst=m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0_YWn_GEast Inst=CommsFPGA_top_0/PROCESSOR_INTERFACE_INST_RESET_i_0_a2_RNI7424/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_YWn_GEast Inst=m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0 Pin=YEn Type=GB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[4]_CFG1C_TEST_net Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[4]_CFG1C_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[4]_CFG1C_TEST_net0 Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[4]_CFG1C_TEST0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[4]_CFG1C_TEST_net1 Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[4]_CFG1C_TEST1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[4]_CFG1C_TEST_net2 Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[4]_CFG1C_TEST2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST_net Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST_net0 Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST_net1 Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST_net2 Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[8]_CFG1D_TEST_net Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[8]_CFG1D_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[8]_CFG1D_TEST_net0 Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[8]_CFG1D_TEST0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[3]_CFG1D_TEST_net Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[3]_CFG1D_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[3]_CFG1D_TEST_net0 Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[3]_CFG1D_TEST0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[5]_CFG1D_TEST_net Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[5]_CFG1D_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[5]_CFG1D_TEST_net0 Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[5]_CFG1D_TEST0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[9]_CFG1D_TEST_net Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[9]_CFG1D_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[9]_CFG1C_TEST_net Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[9]_CFG1C_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[6]_CFG1D_TEST_net Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[6]_CFG1D_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[6]_CFG1C_TEST_net Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[6]_CFG1C_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_start_tx_FIFO_s_CFG1C_TEST_net Inst=mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_start_tx_FIFO_s_CFG1C_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_start_tx_FIFO_s_CFG1C_TEST_net0 Inst=mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_start_tx_FIFO_s_CFG1C_TEST0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_start_tx_FIFO_s_CFG1A_TEST_net Inst=mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST_TRANSMIT_SM_start_tx_FIFO_s_CFG1A_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[0]_CFG1D_TEST_net Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[0]_CFG1D_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[0]_CFG1D_TEST_net0 Inst=mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[0]_CFG1D_TEST0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[0]_CFG1D_TEST0_CFG1C_TEST_net Inst=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[0]_CFG1D_TEST0_CFG1C_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[0]_CFG1D_TEST0_CFG1D_TEST_net Inst=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[0]_CFG1D_TEST0_CFG1D_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[6]_CFG1C_TEST_CFG1D_TEST_net Inst=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[6]_CFG1C_TEST_CFG1D_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST2_CFG1C_TEST_net Inst=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST2_CFG1C_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST2_CFG1B_TEST_net Inst=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[7]_CFG1C_TEST2_CFG1B_TEST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[3]_CFG1D_TEST0_CFG1D_TEST_net Inst=mdr_mdr_CommsFPGA_top_0/FIFOS_INST_TRANSMIT_FIFO_FIFO_2Kx8_0_L31_U_corefifo_async_Wr_corefifo_doubleSync_sync_int[3]_CFG1D_TEST0_CFG1D_TEST Pin=Y Type=COMB PkgPin= Port=
PkgPin: Id=2 Name=F18 Port=MAC_MII_MDC Status=2
PkgPin: Id=3 Name=H21 Port= Status=2
PkgPin: Id=4 Name=H20 Port= Status=2
PkgPin: Id=6 Name=C20 Port= Status=2
PkgPin: Id=7 Name=B21 Port= Status=2
PkgPin: Id=8 Name=C21 Port= Status=2
PkgPin: Id=18 Name=E18 Port= Status=2
PkgPin: Id=19 Name=E20 Port= Status=2
PkgPin: Id=20 Name=E21 Port= Status=2
PkgPin: Id=21 Name=F19 Port= Status=2
PkgPin: Id=22 Name=F20 Port=MAC_MII_TX_EN Status=2
PkgPin: Id=23 Name=G18 Port=MAC_MII_TXD<0> Status=2
PkgPin: Id=24 Name=H17 Port=MAC_MII_TXD<1> Status=2
PkgPin: Id=25 Name=G20 Port=MAC_MII_TXD<2> Status=2
PkgPin: Id=26 Name=G21 Port=MAC_MII_TXD<3> Status=2
PkgPin: Id=28 Name=J17 Port= Status=2
PkgPin: Id=29 Name=J20 Port= Status=2
PkgPin: Id=30 Name=J21 Port= Status=2
PkgPin: Id=31 Name=L15 Port= Status=2
PkgPin: Id=32 Name=K15 Port= Status=2
PkgPin: Id=33 Name=L21 Port= Status=2
PkgPin: Id=34 Name=K21 Port= Status=2
PkgPin: Id=35 Name=N21 Port= Status=2
PkgPin: Id=36 Name=N20 Port=Data_FAIL Status=2
PkgPin: Id=37 Name=P20 Port= Status=2
PkgPin: Id=38 Name=P21 Port= Status=2
PkgPin: Id=39 Name=R20 Port= Status=2
PkgPin: Id=40 Name=R21 Port= Status=2
PkgPin: Id=41 Name=P17 Port= Status=2
PkgPin: Id=42 Name=N18 Port= Status=2
PkgPin: Id=43 Name=M15 Port= Status=2
PkgPin: Id=44 Name=N17 Port= Status=2
PkgPin: Id=45 Name=U18 Port= Status=2
PkgPin: Id=46 Name=U20 Port= Status=2
PkgPin: Id=47 Name=U21 Port= Status=2
PkgPin: Id=48 Name=V20 Port= Status=2
PkgPin: Id=49 Name=T20 Port= Status=2
PkgPin: Id=50 Name=T19 Port= Status=2
PkgPin: Id=51 Name=T18 Port= Status=2
PkgPin: Id=52 Name=T17 Port= Status=2
PkgPin: Id=53 Name=R17 Port= Status=2
PkgPin: Id=54 Name=P18 Port= Status=2
PkgPin: Id=55 Name=AA21 Port= Status=2
PkgPin: Id=56 Name=Y21 Port= Status=2
PkgPin: Id=57 Name=V21 Port= Status=2
PkgPin: Id=59 Name=W21 Port= Status=2
PkgPin: Id=72 Name=Y10 Port= Status=2
PkgPin: Id=73 Name=AA10 Port= Status=2
PkgPin: Id=76 Name=U11 Port= Status=2
PkgPin: Id=77 Name=U12 Port= Status=2
PkgPin: Id=78 Name=AA6 Port= Status=2
PkgPin: Id=79 Name=AA7 Port=SPI_1_DO_CAM Status=2
PkgPin: Id=80 Name=U8 Port= Status=2
PkgPin: Id=81 Name=U9 Port= Status=2
PkgPin: Id=83 Name=V8 Port= Status=2
PkgPin: Id=84 Name=W6 Port= Status=2
PkgPin: Id=85 Name=V6 Port= Status=2
PkgPin: Id=87 Name=V11 Port=DEBOUNCE_OUT_2 Status=2
PkgPin: Id=88 Name=Y9 Port= Status=2
PkgPin: Id=89 Name=AA8 Port= Status=2
PkgPin: Id=91 Name=V10 Port=DEBOUNCE_OUT_1 Status=2
PkgPin: Id=92 Name=Y8 Port= Status=2
PkgPin: Id=93 Name=Y7 Port= Status=2
PkgPin: Id=108 Name=AA2 Port=MANCH_OUT_P Status=2
PkgPin: Id=109 Name=Y1 Port=MANCH_OUT_N Status=2
PkgPin: Id=110 Name=U4 Port= Status=2
PkgPin: Id=111 Name=T3 Port= Status=2
PkgPin: Id=112 Name=W2 Port=DRVR_EN Status=2
PkgPin: Id=114 Name=W1 Port=RCVR_EN Status=2
PkgPin: Id=122 Name=P4 Port=SPI_0_DO Status=2
PkgPin: Id=125 Name=T1 Port=GPIO_20_OUT Status=2
PkgPin: Id=128 Name=M5 Port=SPI_1_DO_OTH Status=2
PkgPin: Id=136 Name=M1 Port=SPI_0_SS1 Status=2
PkgPin: Id=139 Name=L3 Port= Status=2
PkgPin: Id=140 Name=L1 Port= Status=2
PkgPin: Id=141 Name=L2 Port= Status=2
PkgPin: Id=142 Name=K5 Port=GPIO_22_M2F Status=2
PkgPin: Id=143 Name=K4 Port=GPIO_24_M2F Status=2
PkgPin: Id=144 Name=L7 Port= Status=2
PkgPin: Id=145 Name=K7 Port=GPIO_21_M2F Status=2
PkgPin: Id=146 Name=J4 Port=GPIO_8_M2F Status=2
PkgPin: Id=147 Name=K2 Port=GPIO_11_M2F Status=2
PkgPin: Id=153 Name=H2 Port=GPIO_5_M2F Status=2
PkgPin: Id=154 Name=G4 Port= Status=2
PkgPin: Id=156 Name=G2 Port= Status=2
PkgPin: Id=160 Name=F1 Port=MMUART_0_TXD_M2F Status=2
PkgPin: Id=161 Name=E1 Port=MMUART_1_TXD Status=2
PkgPin: Id=164 Name=C2 Port=MDDR_ADDR<15> Status=2
PkgPin: Id=165 Name=C1 Port=MDDR_ADDR<14> Status=2
PkgPin: Id=166 Name=D4 Port=MDDR_ADDR<13> Status=2
PkgPin: Id=167 Name=E4 Port=MDDR_ADDR<12> Status=2
PkgPin: Id=168 Name=B1 Port=MDDR_ADDR<11> Status=2
PkgPin: Id=169 Name=B2 Port=MDDR_ADDR<10> Status=2
PkgPin: Id=170 Name=E5 Port=MDDR_ADDR<9> Status=2
PkgPin: Id=171 Name=F5 Port=MDDR_ADDR<8> Status=2
PkgPin: Id=172 Name=A2 Port=MDDR_ADDR<7> Status=2
PkgPin: Id=173 Name=A3 Port=MDDR_ODT Status=2
PkgPin: Id=174 Name=D6 Port=MDDR_ADDR<6> Status=2
PkgPin: Id=175 Name=D5 Port=MDDR_ADDR<5> Status=2
PkgPin: Id=176 Name=B5 Port=MDDR_ADDR<4> Status=2
PkgPin: Id=177 Name=A5 Port=MDDR_ADDR<3> Status=2
PkgPin: Id=178 Name=E6 Port=MDDR_ADDR<2> Status=2
PkgPin: Id=179 Name=E7 Port=MDDR_ADDR<1> Status=2
PkgPin: Id=180 Name=A4 Port=MDDR_ADDR<0> Status=2
PkgPin: Id=181 Name=B4 Port=MDDR_BA<2> Status=2
PkgPin: Id=182 Name=B6 Port=MDDR_BA<1> Status=2
PkgPin: Id=183 Name=C6 Port=MDDR_BA<0> Status=2
PkgPin: Id=184 Name=A7 Port=MDDR_CLK_N Status=2
PkgPin: Id=185 Name=B7 Port=MDDR_CLK Status=2
PkgPin: Id=186 Name=D8 Port=MDDR_CAS_N Status=2
PkgPin: Id=187 Name=E8 Port=MDDR_RESET_N Status=2
PkgPin: Id=188 Name=G10 Port=MDDR_CS_N Status=2
PkgPin: Id=189 Name=G9 Port=MDDR_CKE Status=2
PkgPin: Id=190 Name=A9 Port=MDDR_WE_N Status=2
PkgPin: Id=191 Name=A8 Port=MDDR_RAS_N Status=2
PkgPin: Id=198 Name=B10 Port= Status=2
PkgPin: Id=204 Name=G13 Port=MDDR_DQS_TMATCH_0_OUT Status=2
PkgPin: Id=210 Name=B15 Port= Status=2
PkgPin: Id=216 Name=A17 Port= Status=2
PkgPin: Id=217 Name=A18 Port= Status=2
PkgPin: Id=218 Name=E16 Port= Status=2
PkgPin: Id=219 Name=E15 Port= Status=2
PkgPin: Id=220 Name=B19 Port= Status=2
PkgPin: Id=221 Name=A19 Port= Status=2
PkgPin: Id=222 Name=B17 Port= Status=2
PkgPin: Id=223 Name=B16 Port= Status=2
PkgPin: Id=225 Name=C16 Port= Status=2
PkgPin: Id=226 Name=D16 Port= Status=2
PkgPin: Id=227 Name=B20 Port= Status=2
PkgPin: Id=228 Name=A20 Port= Status=2
