# fpga-zynq-counter

This project implements a digital hardware counter with both ascending and descending counting modes on an FPGA. The design is developed in VHDL and controlled via a C application to interact with the FPGA's IP core.
