\hypertarget{structcpu__idt__entry}{}\doxysection{cpu\+\_\+idt\+\_\+entry Struct Reference}
\label{structcpu__idt__entry}\index{cpu\_idt\_entry@{cpu\_idt\_entry}}


CPU IDT entry. Describes an entry in the IDT.  


\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\+\_\+t}} \mbox{\hyperlink{structcpu__idt__entry_afde91f7a403adbad94683d9e58314967}{off\+\_\+low}}
\begin{DoxyCompactList}\small\item\em ISR low address. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\+\_\+t}} \mbox{\hyperlink{structcpu__idt__entry_ac13277439a8a830e4797d8d033ec8ee8}{c\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em Code segment selector. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}} \mbox{\hyperlink{structcpu__idt__entry_a254d5bd1552992f9c17e038f363987ec}{ist}}
\begin{DoxyCompactList}\small\item\em Entry IST number. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}} \mbox{\hyperlink{structcpu__idt__entry_aa2585d779da0ab21273a8d92de9a0ebe}{flags}}
\begin{DoxyCompactList}\small\item\em Entry flags. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\+\_\+t}} \mbox{\hyperlink{structcpu__idt__entry_a13b9c0285fbcb839aababcb15f632b79}{off\+\_\+mid}}
\begin{DoxyCompactList}\small\item\em ISR middle address. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}} \mbox{\hyperlink{structcpu__idt__entry_a9a5cbd33e7500385ce46f0bccac3cb0d}{off\+\_\+hig}}
\begin{DoxyCompactList}\small\item\em ISR high address. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}} \mbox{\hyperlink{structcpu__idt__entry_aef9bb556c1530f5d648fd57e73b9a105}{reserved1}}
\begin{DoxyCompactList}\small\item\em Must be zero. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CPU IDT entry. Describes an entry in the IDT. 

Definition at line 514 of file cpu.\+c.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{structcpu__idt__entry_ac13277439a8a830e4797d8d033ec8ee8}\label{structcpu__idt__entry_ac13277439a8a830e4797d8d033ec8ee8}} 
\index{cpu\_idt\_entry@{cpu\_idt\_entry}!c\_sel@{c\_sel}}
\index{c\_sel@{c\_sel}!cpu\_idt\_entry@{cpu\_idt\_entry}}
\doxysubsubsection{\texorpdfstring{c\_sel}{c\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\+\_\+t}} c\+\_\+sel}



Code segment selector. 



Definition at line 520 of file cpu.\+c.

\mbox{\Hypertarget{structcpu__idt__entry_aa2585d779da0ab21273a8d92de9a0ebe}\label{structcpu__idt__entry_aa2585d779da0ab21273a8d92de9a0ebe}} 
\index{cpu\_idt\_entry@{cpu\_idt\_entry}!flags@{flags}}
\index{flags@{flags}!cpu\_idt\_entry@{cpu\_idt\_entry}}
\doxysubsubsection{\texorpdfstring{flags}{flags}}
{\footnotesize\ttfamily \mbox{\hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}} flags}



Entry flags. 



Definition at line 526 of file cpu.\+c.

\mbox{\Hypertarget{structcpu__idt__entry_a254d5bd1552992f9c17e038f363987ec}\label{structcpu__idt__entry_a254d5bd1552992f9c17e038f363987ec}} 
\index{cpu\_idt\_entry@{cpu\_idt\_entry}!ist@{ist}}
\index{ist@{ist}!cpu\_idt\_entry@{cpu\_idt\_entry}}
\doxysubsubsection{\texorpdfstring{ist}{ist}}
{\footnotesize\ttfamily \mbox{\hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}} ist}



Entry IST number. 



Definition at line 523 of file cpu.\+c.

\mbox{\Hypertarget{structcpu__idt__entry_a9a5cbd33e7500385ce46f0bccac3cb0d}\label{structcpu__idt__entry_a9a5cbd33e7500385ce46f0bccac3cb0d}} 
\index{cpu\_idt\_entry@{cpu\_idt\_entry}!off\_hig@{off\_hig}}
\index{off\_hig@{off\_hig}!cpu\_idt\_entry@{cpu\_idt\_entry}}
\doxysubsubsection{\texorpdfstring{off\_hig}{off\_hig}}
{\footnotesize\ttfamily \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}} off\+\_\+hig}



ISR high address. 



Definition at line 532 of file cpu.\+c.

\mbox{\Hypertarget{structcpu__idt__entry_afde91f7a403adbad94683d9e58314967}\label{structcpu__idt__entry_afde91f7a403adbad94683d9e58314967}} 
\index{cpu\_idt\_entry@{cpu\_idt\_entry}!off\_low@{off\_low}}
\index{off\_low@{off\_low}!cpu\_idt\_entry@{cpu\_idt\_entry}}
\doxysubsubsection{\texorpdfstring{off\_low}{off\_low}}
{\footnotesize\ttfamily \mbox{\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\+\_\+t}} off\+\_\+low}



ISR low address. 



Definition at line 517 of file cpu.\+c.

\mbox{\Hypertarget{structcpu__idt__entry_a13b9c0285fbcb839aababcb15f632b79}\label{structcpu__idt__entry_a13b9c0285fbcb839aababcb15f632b79}} 
\index{cpu\_idt\_entry@{cpu\_idt\_entry}!off\_mid@{off\_mid}}
\index{off\_mid@{off\_mid}!cpu\_idt\_entry@{cpu\_idt\_entry}}
\doxysubsubsection{\texorpdfstring{off\_mid}{off\_mid}}
{\footnotesize\ttfamily \mbox{\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\+\_\+t}} off\+\_\+mid}



ISR middle address. 



Definition at line 529 of file cpu.\+c.

\mbox{\Hypertarget{structcpu__idt__entry_aef9bb556c1530f5d648fd57e73b9a105}\label{structcpu__idt__entry_aef9bb556c1530f5d648fd57e73b9a105}} 
\index{cpu\_idt\_entry@{cpu\_idt\_entry}!reserved1@{reserved1}}
\index{reserved1@{reserved1}!cpu\_idt\_entry@{cpu\_idt\_entry}}
\doxysubsubsection{\texorpdfstring{reserved1}{reserved1}}
{\footnotesize\ttfamily \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}} reserved1}



Must be zero. 



Definition at line 535 of file cpu.\+c.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Source/\+Kernel/\+Arch/\+CPU/x86\+\_\+64/src/\mbox{\hyperlink{x86__64_2src_2cpu_8c}{cpu.\+c}}\end{DoxyCompactItemize}
