
SPI_FCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08003650  08003650  00013650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800370c  0800370c  0001370c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003714  08003714  00013714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003718  08003718  00013718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000068  20000000  0800371c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000022c  20000068  08003784  00020068  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000294  08003784  00020294  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016152  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002950  00000000  00000000  000361ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006218  00000000  00000000  00038b3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000009d0  00000000  00000000  0003ed58  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000b68  00000000  00000000  0003f728  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005a78  00000000  00000000  00040290  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003bee  00000000  00000000  00045d08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000498f6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001db8  00000000  00000000  00049974  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003638 	.word	0x08003638

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003638 	.word	0x08003638

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000592:	4b08      	ldr	r3, [pc, #32]	; (80005b4 <HAL_InitTick+0x24>)
{
 8000594:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000596:	6818      	ldr	r0, [r3, #0]
 8000598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059c:	fbb0 f0f3 	udiv	r0, r0, r3
 80005a0:	f000 f88a 	bl	80006b8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80005a4:	2200      	movs	r2, #0
 80005a6:	4621      	mov	r1, r4
 80005a8:	f04f 30ff 	mov.w	r0, #4294967295
 80005ac:	f000 f844 	bl	8000638 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80005b0:	2000      	movs	r0, #0
 80005b2:	bd10      	pop	{r4, pc}
 80005b4:	20000000 	.word	0x20000000

080005b8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b8:	4a07      	ldr	r2, [pc, #28]	; (80005d8 <HAL_Init+0x20>)
{
 80005ba:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005bc:	6813      	ldr	r3, [r2, #0]
 80005be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005c2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005c4:	2003      	movs	r0, #3
 80005c6:	f000 f825 	bl	8000614 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ca:	2000      	movs	r0, #0
 80005cc:	f7ff ffe0 	bl	8000590 <HAL_InitTick>
  HAL_MspInit();
 80005d0:	f002 faee 	bl	8002bb0 <HAL_MspInit>
}
 80005d4:	2000      	movs	r0, #0
 80005d6:	bd08      	pop	{r3, pc}
 80005d8:	40022000 	.word	0x40022000

080005dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005dc:	4a02      	ldr	r2, [pc, #8]	; (80005e8 <HAL_IncTick+0xc>)
 80005de:	6813      	ldr	r3, [r2, #0]
 80005e0:	3301      	adds	r3, #1
 80005e2:	6013      	str	r3, [r2, #0]
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	20000094 	.word	0x20000094

080005ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005ec:	4b01      	ldr	r3, [pc, #4]	; (80005f4 <HAL_GetTick+0x8>)
 80005ee:	6818      	ldr	r0, [r3, #0]
}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20000094 	.word	0x20000094

080005f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005f8:	b538      	push	{r3, r4, r5, lr}
 80005fa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005fc:	f7ff fff6 	bl	80005ec <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000600:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000602:	4605      	mov	r5, r0
  {
    wait++;
 8000604:	bf18      	it	ne
 8000606:	3401      	addne	r4, #1
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8000608:	f7ff fff0 	bl	80005ec <HAL_GetTick>
 800060c:	1b40      	subs	r0, r0, r5
 800060e:	4284      	cmp	r4, r0
 8000610:	d8fa      	bhi.n	8000608 <HAL_Delay+0x10>
  {
  }
}
 8000612:	bd38      	pop	{r3, r4, r5, pc}

08000614 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000614:	4a07      	ldr	r2, [pc, #28]	; (8000634 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000616:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000618:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800061c:	041b      	lsls	r3, r3, #16
 800061e:	0c1b      	lsrs	r3, r3, #16
 8000620:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000624:	0200      	lsls	r0, r0, #8
 8000626:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800062a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800062e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000630:	60d3      	str	r3, [r2, #12]
 8000632:	4770      	bx	lr
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000638:	4b17      	ldr	r3, [pc, #92]	; (8000698 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800063a:	b530      	push	{r4, r5, lr}
 800063c:	68dc      	ldr	r4, [r3, #12]
 800063e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000642:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000646:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000648:	2b04      	cmp	r3, #4
 800064a:	bf28      	it	cs
 800064c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800064e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000650:	f04f 0501 	mov.w	r5, #1
 8000654:	fa05 f303 	lsl.w	r3, r5, r3
 8000658:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800065c:	bf8c      	ite	hi
 800065e:	3c03      	subhi	r4, #3
 8000660:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000662:	4019      	ands	r1, r3
 8000664:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000666:	fa05 f404 	lsl.w	r4, r5, r4
 800066a:	3c01      	subs	r4, #1
 800066c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800066e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000670:	ea42 0201 	orr.w	r2, r2, r1
 8000674:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000678:	bfaf      	iteee	ge
 800067a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067e:	f000 000f 	andlt.w	r0, r0, #15
 8000682:	4b06      	ldrlt	r3, [pc, #24]	; (800069c <HAL_NVIC_SetPriority+0x64>)
 8000684:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000686:	bfa5      	ittet	ge
 8000688:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 800068c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800068e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000690:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000694:	bd30      	pop	{r4, r5, pc}
 8000696:	bf00      	nop
 8000698:	e000ed00 	.word	0xe000ed00
 800069c:	e000ed14 	.word	0xe000ed14

080006a0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006a0:	0942      	lsrs	r2, r0, #5
 80006a2:	2301      	movs	r3, #1
 80006a4:	f000 001f 	and.w	r0, r0, #31
 80006a8:	fa03 f000 	lsl.w	r0, r3, r0
 80006ac:	4b01      	ldr	r3, [pc, #4]	; (80006b4 <HAL_NVIC_EnableIRQ+0x14>)
 80006ae:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006b2:	4770      	bx	lr
 80006b4:	e000e100 	.word	0xe000e100

080006b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006b8:	3801      	subs	r0, #1
 80006ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006be:	d20a      	bcs.n	80006d6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006c0:	4b06      	ldr	r3, [pc, #24]	; (80006dc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c2:	4a07      	ldr	r2, [pc, #28]	; (80006e0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006c4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c6:	21f0      	movs	r1, #240	; 0xf0
 80006c8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006cc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ce:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006d0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006d6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	e000e010 	.word	0xe000e010
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006e6:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80006e8:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006ea:	bf0c      	ite	eq
 80006ec:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80006f0:	f022 0204 	bicne.w	r2, r2, #4
 80006f4:	601a      	str	r2, [r3, #0]
 80006f6:	4770      	bx	lr
 80006f8:	e000e010 	.word	0xe000e010

080006fc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80006fc:	4770      	bx	lr

080006fe <HAL_SYSTICK_IRQHandler>:
{
 80006fe:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000700:	f7ff fffc 	bl	80006fc <HAL_SYSTICK_Callback>
 8000704:	bd08      	pop	{r3, pc}

08000706 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000706:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 800070a:	2a02      	cmp	r2, #2
{
 800070c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800070e:	d003      	beq.n	8000718 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000710:	2204      	movs	r2, #4
 8000712:	63c2      	str	r2, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 8000714:	2001      	movs	r0, #1
 8000716:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000718:	6802      	ldr	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800071a:	6c04      	ldr	r4, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800071c:	6811      	ldr	r1, [r2, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800071e:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000720:	f021 010e 	bic.w	r1, r1, #14
 8000724:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8000726:	6811      	ldr	r1, [r2, #0]
 8000728:	f021 0101 	bic.w	r1, r1, #1
 800072c:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800072e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8000730:	2101      	movs	r1, #1
 8000732:	fa01 f202 	lsl.w	r2, r1, r2
 8000736:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8000738:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 800073a:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800073e:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8000742:	b113      	cbz	r3, 800074a <HAL_DMA_Abort_IT+0x44>
    {
      hdma->XferAbortCallback(hdma);
 8000744:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000746:	4620      	mov	r0, r4
 8000748:	bd10      	pop	{r4, pc}
 800074a:	4618      	mov	r0, r3
    }
  }
  return status;
}
 800074c:	bd10      	pop	{r4, pc}
	...

08000750 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000754:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000756:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000758:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8000904 <HAL_GPIO_Init+0x1b4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800075c:	4c67      	ldr	r4, [pc, #412]	; (80008fc <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 800075e:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00;
 8000760:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000762:	9a01      	ldr	r2, [sp, #4]
 8000764:	40da      	lsrs	r2, r3
 8000766:	d102      	bne.n	800076e <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  }
}
 8000768:	b005      	add	sp, #20
 800076a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800076e:	2601      	movs	r6, #1
    if(iocurrent)
 8000770:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000772:	409e      	lsls	r6, r3
    if(iocurrent)
 8000774:	ea12 0e06 	ands.w	lr, r2, r6
 8000778:	f000 80b1 	beq.w	80008de <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800077c:	684a      	ldr	r2, [r1, #4]
 800077e:	f022 0710 	bic.w	r7, r2, #16
 8000782:	2f02      	cmp	r7, #2
 8000784:	d116      	bne.n	80007b4 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 8000786:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800078a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800078e:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000792:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000796:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800079a:	f04f 0c0f 	mov.w	ip, #15
 800079e:	fa0c fc0a 	lsl.w	ip, ip, sl
 80007a2:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80007a6:	690d      	ldr	r5, [r1, #16]
 80007a8:	fa05 f50a 	lsl.w	r5, r5, sl
 80007ac:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 80007b0:	f8c9 5020 	str.w	r5, [r9, #32]
 80007b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80007b8:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80007ba:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80007be:	fa05 f50c 	lsl.w	r5, r5, ip
 80007c2:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80007c4:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80007c8:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80007cc:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007d0:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80007d2:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007d6:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80007d8:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007dc:	d811      	bhi.n	8000802 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 80007de:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80007e0:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 80007e4:	68cf      	ldr	r7, [r1, #12]
 80007e6:	fa07 f70c 	lsl.w	r7, r7, ip
 80007ea:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 80007ee:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80007f0:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007f2:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80007f6:	f3c2 1700 	ubfx	r7, r2, #4, #1
 80007fa:	409f      	lsls	r7, r3
 80007fc:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8000800:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000802:	f1ba 0f03 	cmp.w	sl, #3
 8000806:	d107      	bne.n	8000818 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8000808:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800080a:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800080e:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8000812:	409f      	lsls	r7, r3
 8000814:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8000816:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8000818:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 800081a:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800081c:	688e      	ldr	r6, [r1, #8]
 800081e:	fa06 f60c 	lsl.w	r6, r6, ip
 8000822:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8000824:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000826:	00d5      	lsls	r5, r2, #3
 8000828:	d559      	bpl.n	80008de <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800082a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800082e:	f045 0501 	orr.w	r5, r5, #1
 8000832:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8000836:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800083a:	f023 0603 	bic.w	r6, r3, #3
 800083e:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000842:	f005 0501 	and.w	r5, r5, #1
 8000846:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800084a:	9503      	str	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800084c:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000850:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8000852:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000854:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000858:	270f      	movs	r7, #15
 800085a:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800085e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000862:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8000866:	d03c      	beq.n	80008e2 <HAL_GPIO_Init+0x192>
 8000868:	4d25      	ldr	r5, [pc, #148]	; (8000900 <HAL_GPIO_Init+0x1b0>)
 800086a:	42a8      	cmp	r0, r5
 800086c:	d03b      	beq.n	80008e6 <HAL_GPIO_Init+0x196>
 800086e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000872:	42a8      	cmp	r0, r5
 8000874:	d039      	beq.n	80008ea <HAL_GPIO_Init+0x19a>
 8000876:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800087a:	42a8      	cmp	r0, r5
 800087c:	d037      	beq.n	80008ee <HAL_GPIO_Init+0x19e>
 800087e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000882:	42a8      	cmp	r0, r5
 8000884:	d035      	beq.n	80008f2 <HAL_GPIO_Init+0x1a2>
 8000886:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800088a:	42a8      	cmp	r0, r5
 800088c:	d033      	beq.n	80008f6 <HAL_GPIO_Init+0x1a6>
 800088e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000892:	42a8      	cmp	r0, r5
 8000894:	bf14      	ite	ne
 8000896:	2507      	movne	r5, #7
 8000898:	2506      	moveq	r5, #6
 800089a:	fa05 f50c 	lsl.w	r5, r5, ip
 800089e:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 80008a0:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80008a2:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80008a4:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008a8:	03d7      	lsls	r7, r2, #15
        temp &= ~((uint32_t)iocurrent);
 80008aa:	bf54      	ite	pl
 80008ac:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80008ae:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80008b2:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80008b4:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008b6:	0397      	lsls	r7, r2, #14
        temp &= ~((uint32_t)iocurrent);
 80008b8:	bf54      	ite	pl
 80008ba:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80008bc:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80008c0:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80008c2:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008c4:	02d7      	lsls	r7, r2, #11
        temp &= ~((uint32_t)iocurrent);
 80008c6:	bf54      	ite	pl
 80008c8:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80008ca:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 80008ce:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80008d0:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008d2:	0292      	lsls	r2, r2, #10
        temp &= ~((uint32_t)iocurrent);
 80008d4:	bf54      	ite	pl
 80008d6:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80008d8:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 80008dc:	60e5      	str	r5, [r4, #12]
    position++;
 80008de:	3301      	adds	r3, #1
 80008e0:	e73f      	b.n	8000762 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80008e2:	2500      	movs	r5, #0
 80008e4:	e7d9      	b.n	800089a <HAL_GPIO_Init+0x14a>
 80008e6:	2501      	movs	r5, #1
 80008e8:	e7d7      	b.n	800089a <HAL_GPIO_Init+0x14a>
 80008ea:	2502      	movs	r5, #2
 80008ec:	e7d5      	b.n	800089a <HAL_GPIO_Init+0x14a>
 80008ee:	2503      	movs	r5, #3
 80008f0:	e7d3      	b.n	800089a <HAL_GPIO_Init+0x14a>
 80008f2:	2504      	movs	r5, #4
 80008f4:	e7d1      	b.n	800089a <HAL_GPIO_Init+0x14a>
 80008f6:	2505      	movs	r5, #5
 80008f8:	e7cf      	b.n	800089a <HAL_GPIO_Init+0x14a>
 80008fa:	bf00      	nop
 80008fc:	40010400 	.word	0x40010400
 8000900:	48000400 	.word	0x48000400
 8000904:	40021000 	.word	0x40021000

08000908 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000908:	b10a      	cbz	r2, 800090e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800090a:	6181      	str	r1, [r0, #24]
 800090c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800090e:	6281      	str	r1, [r0, #40]	; 0x28
 8000910:	4770      	bx	lr
	...

08000914 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000914:	4b02      	ldr	r3, [pc, #8]	; (8000920 <HAL_PWREx_GetVoltageRange+0xc>)
 8000916:	6818      	ldr	r0, [r3, #0]
#endif  
}
 8000918:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	40007000 	.word	0x40007000

08000924 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000924:	4b16      	ldr	r3, [pc, #88]	; (8000980 <HAL_PWREx_ControlVoltageScaling+0x5c>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000926:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000928:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800092c:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000930:	d11a      	bne.n	8000968 <HAL_PWREx_ControlVoltageScaling+0x44>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000932:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8000936:	d013      	beq.n	8000960 <HAL_PWREx_ControlVoltageScaling+0x3c>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000938:	681a      	ldr	r2, [r3, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 800093a:	4912      	ldr	r1, [pc, #72]	; (8000984 <HAL_PWREx_ControlVoltageScaling+0x60>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800093c:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000940:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000944:	601a      	str	r2, [r3, #0]
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8000946:	4a10      	ldr	r2, [pc, #64]	; (8000988 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8000948:	6812      	ldr	r2, [r2, #0]
 800094a:	fbb2 f1f1 	udiv	r1, r2, r1
 800094e:	2232      	movs	r2, #50	; 0x32
 8000950:	434a      	muls	r2, r1
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8000952:	b112      	cbz	r2, 800095a <HAL_PWREx_ControlVoltageScaling+0x36>
 8000954:	6959      	ldr	r1, [r3, #20]
 8000956:	0549      	lsls	r1, r1, #21
 8000958:	d404      	bmi.n	8000964 <HAL_PWREx_ControlVoltageScaling+0x40>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800095a:	695b      	ldr	r3, [r3, #20]
 800095c:	055b      	lsls	r3, r3, #21
 800095e:	d40d      	bmi.n	800097c <HAL_PWREx_ControlVoltageScaling+0x58>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8000960:	2000      	movs	r0, #0
 8000962:	4770      	bx	lr
        wait_loop_index--;
 8000964:	3a01      	subs	r2, #1
 8000966:	e7f4      	b.n	8000952 <HAL_PWREx_ControlVoltageScaling+0x2e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000968:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800096c:	bf1f      	itttt	ne
 800096e:	681a      	ldrne	r2, [r3, #0]
 8000970:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8000974:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8000978:	601a      	strne	r2, [r3, #0]
 800097a:	e7f1      	b.n	8000960 <HAL_PWREx_ControlVoltageScaling+0x3c>
        return HAL_TIMEOUT;
 800097c:	2003      	movs	r0, #3
}  
 800097e:	4770      	bx	lr
 8000980:	40007000 	.word	0x40007000
 8000984:	000f4240 	.word	0x000f4240
 8000988:	20000000 	.word	0x20000000

0800098c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800098c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800098e:	4d1e      	ldr	r5, [pc, #120]	; (8000a08 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000990:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000992:	00da      	lsls	r2, r3, #3
{
 8000994:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000996:	d518      	bpl.n	80009ca <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8000998:	f7ff ffbc 	bl	8000914 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800099c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80009a0:	d123      	bne.n	80009ea <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80009a2:	2c80      	cmp	r4, #128	; 0x80
 80009a4:	d929      	bls.n	80009fa <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80009a6:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80009a8:	bf8c      	ite	hi
 80009aa:	2002      	movhi	r0, #2
 80009ac:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80009ae:	4a17      	ldr	r2, [pc, #92]	; (8000a0c <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80009b0:	6813      	ldr	r3, [r2, #0]
 80009b2:	f023 0307 	bic.w	r3, r3, #7
 80009b6:	4303      	orrs	r3, r0
 80009b8:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 80009ba:	6813      	ldr	r3, [r2, #0]
 80009bc:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80009c0:	1a18      	subs	r0, r3, r0
 80009c2:	bf18      	it	ne
 80009c4:	2001      	movne	r0, #1
 80009c6:	b003      	add	sp, #12
 80009c8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80009ca:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80009cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009d0:	65ab      	str	r3, [r5, #88]	; 0x58
 80009d2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80009d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d8:	9301      	str	r3, [sp, #4]
 80009da:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 80009dc:	f7ff ff9a 	bl	8000914 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 80009e0:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80009e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80009e6:	65ab      	str	r3, [r5, #88]	; 0x58
 80009e8:	e7d8      	b.n	800099c <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 80009ea:	2c80      	cmp	r4, #128	; 0x80
 80009ec:	d807      	bhi.n	80009fe <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 80009ee:	d008      	beq.n	8000a02 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 80009f0:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 80009f4:	4258      	negs	r0, r3
 80009f6:	4158      	adcs	r0, r3
 80009f8:	e7d9      	b.n	80009ae <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80009fa:	2000      	movs	r0, #0
 80009fc:	e7d7      	b.n	80009ae <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80009fe:	2003      	movs	r0, #3
 8000a00:	e7d5      	b.n	80009ae <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8000a02:	2002      	movs	r0, #2
 8000a04:	e7d3      	b.n	80009ae <RCC_SetFlashLatencyFromMSIRange+0x22>
 8000a06:	bf00      	nop
 8000a08:	40021000 	.word	0x40021000
 8000a0c:	40022000 	.word	0x40022000

08000a10 <HAL_RCC_GetSysClockFreq>:
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8000a10:	4b2f      	ldr	r3, [pc, #188]	; (8000ad0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000a12:	689a      	ldr	r2, [r3, #8]
 8000a14:	f012 0f0c 	tst.w	r2, #12
{
 8000a18:	b510      	push	{r4, lr}
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8000a1a:	d009      	beq.n	8000a30 <HAL_RCC_GetSysClockFreq+0x20>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8000a1c:	689a      	ldr	r2, [r3, #8]
 8000a1e:	f002 020c 	and.w	r2, r2, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8000a22:	2a0c      	cmp	r2, #12
 8000a24:	d12d      	bne.n	8000a82 <HAL_RCC_GetSysClockFreq+0x72>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8000a26:	68da      	ldr	r2, [r3, #12]
 8000a28:	f002 0203 	and.w	r2, r2, #3
 8000a2c:	2a01      	cmp	r2, #1
 8000a2e:	d128      	bne.n	8000a82 <HAL_RCC_GetSysClockFreq+0x72>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8000a30:	681a      	ldr	r2, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8000a32:	4928      	ldr	r1, [pc, #160]	; (8000ad4 <HAL_RCC_GetSysClockFreq+0xc4>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8000a34:	0712      	lsls	r2, r2, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000a36:	bf55      	itete	pl
 8000a38:	f8d3 2094 	ldrpl.w	r2, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000a3c:	681a      	ldrmi	r2, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000a3e:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000a42:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8000a46:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8000a4a:	6899      	ldr	r1, [r3, #8]
      sysclockfreq = msirange;
 8000a4c:	f011 0f0c 	tst.w	r1, #12
 8000a50:	bf0c      	ite	eq
 8000a52:	4610      	moveq	r0, r2
 8000a54:	2000      	movne	r0, #0
  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8000a56:	6899      	ldr	r1, [r3, #8]
 8000a58:	f001 010c 	and.w	r1, r1, #12
 8000a5c:	290c      	cmp	r1, #12
 8000a5e:	d130      	bne.n	8000ac2 <HAL_RCC_GetSysClockFreq+0xb2>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000a60:	68dc      	ldr	r4, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000a62:	68d8      	ldr	r0, [r3, #12]
 8000a64:	f3c0 1002 	ubfx	r0, r0, #4, #3
 8000a68:	1c41      	adds	r1, r0, #1
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000a6a:	f004 0003 	and.w	r0, r4, #3
    switch (pllsource)
 8000a6e:	2802      	cmp	r0, #2
 8000a70:	d019      	beq.n	8000aa6 <HAL_RCC_GetSysClockFreq+0x96>
 8000a72:	2803      	cmp	r0, #3
 8000a74:	d026      	beq.n	8000ac4 <HAL_RCC_GetSysClockFreq+0xb4>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000a76:	fbb2 f2f1 	udiv	r2, r2, r1
 8000a7a:	68d8      	ldr	r0, [r3, #12]
 8000a7c:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8000a80:	e017      	b.n	8000ab2 <HAL_RCC_GetSysClockFreq+0xa2>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8000a82:	689a      	ldr	r2, [r3, #8]
 8000a84:	f002 020c 	and.w	r2, r2, #12
 8000a88:	2a04      	cmp	r2, #4
 8000a8a:	d007      	beq.n	8000a9c <HAL_RCC_GetSysClockFreq+0x8c>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8000a8c:	689a      	ldr	r2, [r3, #8]
 8000a8e:	f002 020c 	and.w	r2, r2, #12
 8000a92:	2a08      	cmp	r2, #8
 8000a94:	d104      	bne.n	8000aa0 <HAL_RCC_GetSysClockFreq+0x90>
    sysclockfreq = HSE_VALUE;
 8000a96:	4810      	ldr	r0, [pc, #64]	; (8000ad8 <HAL_RCC_GetSysClockFreq+0xc8>)
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8000a98:	2200      	movs	r2, #0
 8000a9a:	e7dc      	b.n	8000a56 <HAL_RCC_GetSysClockFreq+0x46>
    sysclockfreq = HSI_VALUE;
 8000a9c:	480f      	ldr	r0, [pc, #60]	; (8000adc <HAL_RCC_GetSysClockFreq+0xcc>)
 8000a9e:	e7fb      	b.n	8000a98 <HAL_RCC_GetSysClockFreq+0x88>
  uint32_t sysclockfreq = 0U;
 8000aa0:	2000      	movs	r0, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8000aa2:	4602      	mov	r2, r0
 8000aa4:	e7d7      	b.n	8000a56 <HAL_RCC_GetSysClockFreq+0x46>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000aa6:	68da      	ldr	r2, [r3, #12]
 8000aa8:	480c      	ldr	r0, [pc, #48]	; (8000adc <HAL_RCC_GetSysClockFreq+0xcc>)
 8000aaa:	f3c2 2206 	ubfx	r2, r2, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000aae:	fbb0 f0f1 	udiv	r0, r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8000ab8:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000aba:	4350      	muls	r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000abc:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8000abe:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000ac2:	bd10      	pop	{r4, pc}
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000ac4:	68da      	ldr	r2, [r3, #12]
 8000ac6:	4804      	ldr	r0, [pc, #16]	; (8000ad8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8000ac8:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8000acc:	e7ef      	b.n	8000aae <HAL_RCC_GetSysClockFreq+0x9e>
 8000ace:	bf00      	nop
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	080036a8 	.word	0x080036a8
 8000ad8:	007a1200 	.word	0x007a1200
 8000adc:	00f42400 	.word	0x00f42400

08000ae0 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ae0:	6803      	ldr	r3, [r0, #0]
{
 8000ae2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000ae6:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ae8:	06d8      	lsls	r0, r3, #27
 8000aea:	d53b      	bpl.n	8000b64 <HAL_RCC_OscConfig+0x84>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8000aec:	4ca9      	ldr	r4, [pc, #676]	; (8000d94 <HAL_RCC_OscConfig+0x2b4>)
 8000aee:	68a3      	ldr	r3, [r4, #8]
 8000af0:	f013 0f0c 	tst.w	r3, #12
 8000af4:	d160      	bne.n	8000bb8 <HAL_RCC_OscConfig+0xd8>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000af6:	6823      	ldr	r3, [r4, #0]
 8000af8:	0799      	lsls	r1, r3, #30
 8000afa:	d505      	bpl.n	8000b08 <HAL_RCC_OscConfig+0x28>
 8000afc:	69ab      	ldr	r3, [r5, #24]
 8000afe:	b91b      	cbnz	r3, 8000b08 <HAL_RCC_OscConfig+0x28>
        return HAL_ERROR;
 8000b00:	2001      	movs	r0, #1
}
 8000b02:	b002      	add	sp, #8
 8000b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000b08:	6823      	ldr	r3, [r4, #0]
 8000b0a:	6a28      	ldr	r0, [r5, #32]
 8000b0c:	071a      	lsls	r2, r3, #28
 8000b0e:	bf56      	itet	pl
 8000b10:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8000b14:	6823      	ldrmi	r3, [r4, #0]
 8000b16:	091b      	lsrpl	r3, r3, #4
 8000b18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000b1c:	4283      	cmp	r3, r0
 8000b1e:	d236      	bcs.n	8000b8e <HAL_RCC_OscConfig+0xae>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b20:	f7ff ff34 	bl	800098c <RCC_SetFlashLatencyFromMSIRange>
 8000b24:	2800      	cmp	r0, #0
 8000b26:	d1eb      	bne.n	8000b00 <HAL_RCC_OscConfig+0x20>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b28:	6823      	ldr	r3, [r4, #0]
 8000b2a:	f043 0308 	orr.w	r3, r3, #8
 8000b2e:	6023      	str	r3, [r4, #0]
 8000b30:	6823      	ldr	r3, [r4, #0]
 8000b32:	6a2a      	ldr	r2, [r5, #32]
 8000b34:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b3c:	6863      	ldr	r3, [r4, #4]
 8000b3e:	69ea      	ldr	r2, [r5, #28]
 8000b40:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000b44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000b48:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000b4a:	f7ff ff61 	bl	8000a10 <HAL_RCC_GetSysClockFreq>
 8000b4e:	68a3      	ldr	r3, [r4, #8]
 8000b50:	4a91      	ldr	r2, [pc, #580]	; (8000d98 <HAL_RCC_OscConfig+0x2b8>)
 8000b52:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b56:	5cd3      	ldrb	r3, [r2, r3]
 8000b58:	40d8      	lsrs	r0, r3
 8000b5a:	4b90      	ldr	r3, [pc, #576]	; (8000d9c <HAL_RCC_OscConfig+0x2bc>)
 8000b5c:	6018      	str	r0, [r3, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f7ff fd16 	bl	8000590 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b64:	682b      	ldr	r3, [r5, #0]
 8000b66:	07de      	lsls	r6, r3, #31
 8000b68:	d45b      	bmi.n	8000c22 <HAL_RCC_OscConfig+0x142>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b6a:	682b      	ldr	r3, [r5, #0]
 8000b6c:	079c      	lsls	r4, r3, #30
 8000b6e:	f100 80a3 	bmi.w	8000cb8 <HAL_RCC_OscConfig+0x1d8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b72:	682b      	ldr	r3, [r5, #0]
 8000b74:	0719      	lsls	r1, r3, #28
 8000b76:	f100 80e1 	bmi.w	8000d3c <HAL_RCC_OscConfig+0x25c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b7a:	682b      	ldr	r3, [r5, #0]
 8000b7c:	075a      	lsls	r2, r3, #29
 8000b7e:	f100 810f 	bmi.w	8000da0 <HAL_RCC_OscConfig+0x2c0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000b82:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8000b84:	2a00      	cmp	r2, #0
 8000b86:	f040 8176 	bne.w	8000e76 <HAL_RCC_OscConfig+0x396>
  return HAL_OK;
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	e7b9      	b.n	8000b02 <HAL_RCC_OscConfig+0x22>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b8e:	6823      	ldr	r3, [r4, #0]
 8000b90:	f043 0308 	orr.w	r3, r3, #8
 8000b94:	6023      	str	r3, [r4, #0]
 8000b96:	6823      	ldr	r3, [r4, #0]
 8000b98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000b9c:	4303      	orrs	r3, r0
 8000b9e:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ba0:	6863      	ldr	r3, [r4, #4]
 8000ba2:	69ea      	ldr	r2, [r5, #28]
 8000ba4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000ba8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000bac:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000bae:	f7ff feed 	bl	800098c <RCC_SetFlashLatencyFromMSIRange>
 8000bb2:	2800      	cmp	r0, #0
 8000bb4:	d0c9      	beq.n	8000b4a <HAL_RCC_OscConfig+0x6a>
 8000bb6:	e7a3      	b.n	8000b00 <HAL_RCC_OscConfig+0x20>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000bb8:	69ab      	ldr	r3, [r5, #24]
 8000bba:	b313      	cbz	r3, 8000c02 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_MSI_ENABLE();
 8000bbc:	6823      	ldr	r3, [r4, #0]
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000bc4:	f7ff fd12 	bl	80005ec <HAL_GetTick>
 8000bc8:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8000bca:	6823      	ldr	r3, [r4, #0]
 8000bcc:	079b      	lsls	r3, r3, #30
 8000bce:	d511      	bpl.n	8000bf4 <HAL_RCC_OscConfig+0x114>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000bd0:	6823      	ldr	r3, [r4, #0]
 8000bd2:	f043 0308 	orr.w	r3, r3, #8
 8000bd6:	6023      	str	r3, [r4, #0]
 8000bd8:	6823      	ldr	r3, [r4, #0]
 8000bda:	6a2a      	ldr	r2, [r5, #32]
 8000bdc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000be0:	4313      	orrs	r3, r2
 8000be2:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000be4:	6863      	ldr	r3, [r4, #4]
 8000be6:	69ea      	ldr	r2, [r5, #28]
 8000be8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000bec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000bf0:	6063      	str	r3, [r4, #4]
 8000bf2:	e7b7      	b.n	8000b64 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000bf4:	f7ff fcfa 	bl	80005ec <HAL_GetTick>
 8000bf8:	1b80      	subs	r0, r0, r6
 8000bfa:	2802      	cmp	r0, #2
 8000bfc:	d9e5      	bls.n	8000bca <HAL_RCC_OscConfig+0xea>
            return HAL_TIMEOUT;
 8000bfe:	2003      	movs	r0, #3
 8000c00:	e77f      	b.n	8000b02 <HAL_RCC_OscConfig+0x22>
        __HAL_RCC_MSI_DISABLE();
 8000c02:	6823      	ldr	r3, [r4, #0]
 8000c04:	f023 0301 	bic.w	r3, r3, #1
 8000c08:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c0a:	f7ff fcef 	bl	80005ec <HAL_GetTick>
 8000c0e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8000c10:	6823      	ldr	r3, [r4, #0]
 8000c12:	079f      	lsls	r7, r3, #30
 8000c14:	d5a6      	bpl.n	8000b64 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c16:	f7ff fce9 	bl	80005ec <HAL_GetTick>
 8000c1a:	1b80      	subs	r0, r0, r6
 8000c1c:	2802      	cmp	r0, #2
 8000c1e:	d9f7      	bls.n	8000c10 <HAL_RCC_OscConfig+0x130>
 8000c20:	e7ed      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8000c22:	4c5c      	ldr	r4, [pc, #368]	; (8000d94 <HAL_RCC_OscConfig+0x2b4>)
 8000c24:	68a3      	ldr	r3, [r4, #8]
 8000c26:	f003 030c 	and.w	r3, r3, #12
 8000c2a:	2b08      	cmp	r3, #8
 8000c2c:	d009      	beq.n	8000c42 <HAL_RCC_OscConfig+0x162>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c2e:	68a3      	ldr	r3, [r4, #8]
 8000c30:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8000c34:	2b0c      	cmp	r3, #12
 8000c36:	d10b      	bne.n	8000c50 <HAL_RCC_OscConfig+0x170>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c38:	68e3      	ldr	r3, [r4, #12]
 8000c3a:	f003 0303 	and.w	r3, r3, #3
 8000c3e:	2b03      	cmp	r3, #3
 8000c40:	d106      	bne.n	8000c50 <HAL_RCC_OscConfig+0x170>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c42:	6823      	ldr	r3, [r4, #0]
 8000c44:	0398      	lsls	r0, r3, #14
 8000c46:	d590      	bpl.n	8000b6a <HAL_RCC_OscConfig+0x8a>
 8000c48:	686b      	ldr	r3, [r5, #4]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d18d      	bne.n	8000b6a <HAL_RCC_OscConfig+0x8a>
 8000c4e:	e757      	b.n	8000b00 <HAL_RCC_OscConfig+0x20>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c50:	686b      	ldr	r3, [r5, #4]
 8000c52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c56:	d110      	bne.n	8000c7a <HAL_RCC_OscConfig+0x19a>
 8000c58:	6823      	ldr	r3, [r4, #0]
 8000c5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c5e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c60:	f7ff fcc4 	bl	80005ec <HAL_GetTick>
 8000c64:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8000c66:	6823      	ldr	r3, [r4, #0]
 8000c68:	0399      	lsls	r1, r3, #14
 8000c6a:	f53f af7e 	bmi.w	8000b6a <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c6e:	f7ff fcbd 	bl	80005ec <HAL_GetTick>
 8000c72:	1b80      	subs	r0, r0, r6
 8000c74:	2864      	cmp	r0, #100	; 0x64
 8000c76:	d9f6      	bls.n	8000c66 <HAL_RCC_OscConfig+0x186>
 8000c78:	e7c1      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c7e:	d104      	bne.n	8000c8a <HAL_RCC_OscConfig+0x1aa>
 8000c80:	6823      	ldr	r3, [r4, #0]
 8000c82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c86:	6023      	str	r3, [r4, #0]
 8000c88:	e7e6      	b.n	8000c58 <HAL_RCC_OscConfig+0x178>
 8000c8a:	6822      	ldr	r2, [r4, #0]
 8000c8c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000c90:	6022      	str	r2, [r4, #0]
 8000c92:	6822      	ldr	r2, [r4, #0]
 8000c94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000c98:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d1e0      	bne.n	8000c60 <HAL_RCC_OscConfig+0x180>
        tickstart = HAL_GetTick();
 8000c9e:	f7ff fca5 	bl	80005ec <HAL_GetTick>
 8000ca2:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8000ca4:	6823      	ldr	r3, [r4, #0]
 8000ca6:	039a      	lsls	r2, r3, #14
 8000ca8:	f57f af5f 	bpl.w	8000b6a <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cac:	f7ff fc9e 	bl	80005ec <HAL_GetTick>
 8000cb0:	1b80      	subs	r0, r0, r6
 8000cb2:	2864      	cmp	r0, #100	; 0x64
 8000cb4:	d9f6      	bls.n	8000ca4 <HAL_RCC_OscConfig+0x1c4>
 8000cb6:	e7a2      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8000cb8:	4c36      	ldr	r4, [pc, #216]	; (8000d94 <HAL_RCC_OscConfig+0x2b4>)
 8000cba:	68a3      	ldr	r3, [r4, #8]
 8000cbc:	f003 030c 	and.w	r3, r3, #12
 8000cc0:	2b04      	cmp	r3, #4
 8000cc2:	d009      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x1f8>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000cc4:	68a3      	ldr	r3, [r4, #8]
 8000cc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8000cca:	2b0c      	cmp	r3, #12
 8000ccc:	d113      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x216>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000cce:	68e3      	ldr	r3, [r4, #12]
 8000cd0:	f003 0303 	and.w	r3, r3, #3
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d10e      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x216>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000cd8:	6823      	ldr	r3, [r4, #0]
 8000cda:	055b      	lsls	r3, r3, #21
 8000cdc:	d503      	bpl.n	8000ce6 <HAL_RCC_OscConfig+0x206>
 8000cde:	68eb      	ldr	r3, [r5, #12]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	f43f af0d 	beq.w	8000b00 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ce6:	6863      	ldr	r3, [r4, #4]
 8000ce8:	692a      	ldr	r2, [r5, #16]
 8000cea:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8000cee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000cf2:	6063      	str	r3, [r4, #4]
 8000cf4:	e73d      	b.n	8000b72 <HAL_RCC_OscConfig+0x92>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cf6:	68eb      	ldr	r3, [r5, #12]
 8000cf8:	b17b      	cbz	r3, 8000d1a <HAL_RCC_OscConfig+0x23a>
        __HAL_RCC_HSI_ENABLE();
 8000cfa:	6823      	ldr	r3, [r4, #0]
 8000cfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d00:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d02:	f7ff fc73 	bl	80005ec <HAL_GetTick>
 8000d06:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000d08:	6823      	ldr	r3, [r4, #0]
 8000d0a:	055f      	lsls	r7, r3, #21
 8000d0c:	d4eb      	bmi.n	8000ce6 <HAL_RCC_OscConfig+0x206>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d0e:	f7ff fc6d 	bl	80005ec <HAL_GetTick>
 8000d12:	1b80      	subs	r0, r0, r6
 8000d14:	2802      	cmp	r0, #2
 8000d16:	d9f7      	bls.n	8000d08 <HAL_RCC_OscConfig+0x228>
 8000d18:	e771      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
        __HAL_RCC_HSI_DISABLE();
 8000d1a:	6823      	ldr	r3, [r4, #0]
 8000d1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d20:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d22:	f7ff fc63 	bl	80005ec <HAL_GetTick>
 8000d26:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8000d28:	6823      	ldr	r3, [r4, #0]
 8000d2a:	0558      	lsls	r0, r3, #21
 8000d2c:	f57f af21 	bpl.w	8000b72 <HAL_RCC_OscConfig+0x92>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d30:	f7ff fc5c 	bl	80005ec <HAL_GetTick>
 8000d34:	1b80      	subs	r0, r0, r6
 8000d36:	2802      	cmp	r0, #2
 8000d38:	d9f6      	bls.n	8000d28 <HAL_RCC_OscConfig+0x248>
 8000d3a:	e760      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d3c:	696b      	ldr	r3, [r5, #20]
 8000d3e:	4c15      	ldr	r4, [pc, #84]	; (8000d94 <HAL_RCC_OscConfig+0x2b4>)
 8000d40:	b19b      	cbz	r3, 8000d6a <HAL_RCC_OscConfig+0x28a>
      __HAL_RCC_LSI_ENABLE();
 8000d42:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000d4e:	f7ff fc4d 	bl	80005ec <HAL_GetTick>
 8000d52:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8000d54:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000d58:	079b      	lsls	r3, r3, #30
 8000d5a:	f53f af0e 	bmi.w	8000b7a <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d5e:	f7ff fc45 	bl	80005ec <HAL_GetTick>
 8000d62:	1b80      	subs	r0, r0, r6
 8000d64:	2802      	cmp	r0, #2
 8000d66:	d9f5      	bls.n	8000d54 <HAL_RCC_OscConfig+0x274>
 8000d68:	e749      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_LSI_DISABLE();
 8000d6a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000d6e:	f023 0301 	bic.w	r3, r3, #1
 8000d72:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000d76:	f7ff fc39 	bl	80005ec <HAL_GetTick>
 8000d7a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8000d7c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000d80:	079f      	lsls	r7, r3, #30
 8000d82:	f57f aefa 	bpl.w	8000b7a <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d86:	f7ff fc31 	bl	80005ec <HAL_GetTick>
 8000d8a:	1b80      	subs	r0, r0, r6
 8000d8c:	2802      	cmp	r0, #2
 8000d8e:	d9f5      	bls.n	8000d7c <HAL_RCC_OscConfig+0x29c>
 8000d90:	e735      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
 8000d92:	bf00      	nop
 8000d94:	40021000 	.word	0x40021000
 8000d98:	0800368e 	.word	0x0800368e
 8000d9c:	20000000 	.word	0x20000000
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000da0:	4c66      	ldr	r4, [pc, #408]	; (8000f3c <HAL_RCC_OscConfig+0x45c>)
 8000da2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000da4:	00de      	lsls	r6, r3, #3
 8000da6:	d427      	bmi.n	8000df8 <HAL_RCC_OscConfig+0x318>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000da8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000daa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dae:	65a3      	str	r3, [r4, #88]	; 0x58
 8000db0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db6:	9301      	str	r3, [sp, #4]
 8000db8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000dba:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000dbc:	4e60      	ldr	r6, [pc, #384]	; (8000f40 <HAL_RCC_OscConfig+0x460>)
 8000dbe:	6833      	ldr	r3, [r6, #0]
 8000dc0:	05d8      	lsls	r0, r3, #23
 8000dc2:	d51b      	bpl.n	8000dfc <HAL_RCC_OscConfig+0x31c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dc4:	68ab      	ldr	r3, [r5, #8]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d129      	bne.n	8000e1e <HAL_RCC_OscConfig+0x33e>
 8000dca:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000dce:	f043 0301 	orr.w	r3, r3, #1
 8000dd2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8000dd6:	f7ff fc09 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dda:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000dde:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8000de0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000de4:	079a      	lsls	r2, r3, #30
 8000de6:	d540      	bpl.n	8000e6a <HAL_RCC_OscConfig+0x38a>
    if(pwrclkchanged == SET)
 8000de8:	2f00      	cmp	r7, #0
 8000dea:	f43f aeca 	beq.w	8000b82 <HAL_RCC_OscConfig+0xa2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000df0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000df4:	65a3      	str	r3, [r4, #88]	; 0x58
 8000df6:	e6c4      	b.n	8000b82 <HAL_RCC_OscConfig+0xa2>
    FlagStatus       pwrclkchanged = RESET;
 8000df8:	2700      	movs	r7, #0
 8000dfa:	e7df      	b.n	8000dbc <HAL_RCC_OscConfig+0x2dc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000dfc:	6833      	ldr	r3, [r6, #0]
 8000dfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e02:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000e04:	f7ff fbf2 	bl	80005ec <HAL_GetTick>
 8000e08:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e0a:	6833      	ldr	r3, [r6, #0]
 8000e0c:	05d9      	lsls	r1, r3, #23
 8000e0e:	d4d9      	bmi.n	8000dc4 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e10:	f7ff fbec 	bl	80005ec <HAL_GetTick>
 8000e14:	eba0 0008 	sub.w	r0, r0, r8
 8000e18:	2802      	cmp	r0, #2
 8000e1a:	d9f6      	bls.n	8000e0a <HAL_RCC_OscConfig+0x32a>
 8000e1c:	e6ef      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e1e:	2b05      	cmp	r3, #5
 8000e20:	d106      	bne.n	8000e30 <HAL_RCC_OscConfig+0x350>
 8000e22:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000e26:	f043 0304 	orr.w	r3, r3, #4
 8000e2a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8000e2e:	e7cc      	b.n	8000dca <HAL_RCC_OscConfig+0x2ea>
 8000e30:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000e34:	f022 0201 	bic.w	r2, r2, #1
 8000e38:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8000e3c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000e40:	f022 0204 	bic.w	r2, r2, #4
 8000e44:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d1c4      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x2f6>
      tickstart = HAL_GetTick();
 8000e4c:	f7ff fbce 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e50:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000e54:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8000e56:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000e5a:	079b      	lsls	r3, r3, #30
 8000e5c:	d5c4      	bpl.n	8000de8 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e5e:	f7ff fbc5 	bl	80005ec <HAL_GetTick>
 8000e62:	1b80      	subs	r0, r0, r6
 8000e64:	4540      	cmp	r0, r8
 8000e66:	d9f6      	bls.n	8000e56 <HAL_RCC_OscConfig+0x376>
 8000e68:	e6c9      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e6a:	f7ff fbbf 	bl	80005ec <HAL_GetTick>
 8000e6e:	1b80      	subs	r0, r0, r6
 8000e70:	4540      	cmp	r0, r8
 8000e72:	d9b5      	bls.n	8000de0 <HAL_RCC_OscConfig+0x300>
 8000e74:	e6c3      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000e76:	4c31      	ldr	r4, [pc, #196]	; (8000f3c <HAL_RCC_OscConfig+0x45c>)
 8000e78:	68a3      	ldr	r3, [r4, #8]
 8000e7a:	f003 030c 	and.w	r3, r3, #12
 8000e7e:	2b0c      	cmp	r3, #12
 8000e80:	f43f ae3e 	beq.w	8000b00 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_PLL_DISABLE();
 8000e84:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000e86:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000e88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000e8c:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000e8e:	d137      	bne.n	8000f00 <HAL_RCC_OscConfig+0x420>
        tickstart = HAL_GetTick();
 8000e90:	f7ff fbac 	bl	80005ec <HAL_GetTick>
 8000e94:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000e96:	6823      	ldr	r3, [r4, #0]
 8000e98:	019f      	lsls	r7, r3, #6
 8000e9a:	d42b      	bmi.n	8000ef4 <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e9c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000e9e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000ea0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000ea4:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000ea6:	3a01      	subs	r2, #1
 8000ea8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000eac:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8000eae:	0912      	lsrs	r2, r2, #4
 8000eb0:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8000eb4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8000eb6:	0852      	lsrs	r2, r2, #1
 8000eb8:	3a01      	subs	r2, #1
 8000eba:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8000ebe:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8000ec0:	0852      	lsrs	r2, r2, #1
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8000ec8:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8000eca:	6823      	ldr	r3, [r4, #0]
 8000ecc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ed0:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000ed2:	68e3      	ldr	r3, [r4, #12]
 8000ed4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ed8:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000eda:	f7ff fb87 	bl	80005ec <HAL_GetTick>
 8000ede:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000ee0:	6823      	ldr	r3, [r4, #0]
 8000ee2:	0198      	lsls	r0, r3, #6
 8000ee4:	f53f ae51 	bmi.w	8000b8a <HAL_RCC_OscConfig+0xaa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ee8:	f7ff fb80 	bl	80005ec <HAL_GetTick>
 8000eec:	1b40      	subs	r0, r0, r5
 8000eee:	2802      	cmp	r0, #2
 8000ef0:	d9f6      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x400>
 8000ef2:	e684      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ef4:	f7ff fb7a 	bl	80005ec <HAL_GetTick>
 8000ef8:	1b80      	subs	r0, r0, r6
 8000efa:	2802      	cmp	r0, #2
 8000efc:	d9cb      	bls.n	8000e96 <HAL_RCC_OscConfig+0x3b6>
 8000efe:	e67e      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8000f00:	6823      	ldr	r3, [r4, #0]
 8000f02:	0119      	lsls	r1, r3, #4
 8000f04:	d406      	bmi.n	8000f14 <HAL_RCC_OscConfig+0x434>
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8000f06:	6823      	ldr	r3, [r4, #0]
           &&
 8000f08:	009a      	lsls	r2, r3, #2
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8000f0a:	bf5e      	ittt	pl
 8000f0c:	68e3      	ldrpl	r3, [r4, #12]
 8000f0e:	f023 0303 	bicpl.w	r3, r3, #3
 8000f12:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8000f14:	68e3      	ldr	r3, [r4, #12]
 8000f16:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8000f1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f1e:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000f20:	f7ff fb64 	bl	80005ec <HAL_GetTick>
 8000f24:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000f26:	6823      	ldr	r3, [r4, #0]
 8000f28:	019b      	lsls	r3, r3, #6
 8000f2a:	f57f ae2e 	bpl.w	8000b8a <HAL_RCC_OscConfig+0xaa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f2e:	f7ff fb5d 	bl	80005ec <HAL_GetTick>
 8000f32:	1b40      	subs	r0, r0, r5
 8000f34:	2802      	cmp	r0, #2
 8000f36:	d9f6      	bls.n	8000f26 <HAL_RCC_OscConfig+0x446>
 8000f38:	e661      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
 8000f3a:	bf00      	nop
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40007000 	.word	0x40007000

08000f44 <HAL_RCC_ClockConfig>:
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8000f44:	4a56      	ldr	r2, [pc, #344]	; (80010a0 <HAL_RCC_ClockConfig+0x15c>)
 8000f46:	6813      	ldr	r3, [r2, #0]
 8000f48:	f003 0307 	and.w	r3, r3, #7
 8000f4c:	428b      	cmp	r3, r1
{
 8000f4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f52:	4605      	mov	r5, r0
 8000f54:	460e      	mov	r6, r1
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8000f56:	d32b      	bcc.n	8000fb0 <HAL_RCC_ClockConfig+0x6c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f58:	682b      	ldr	r3, [r5, #0]
 8000f5a:	07d9      	lsls	r1, r3, #31
 8000f5c:	d435      	bmi.n	8000fca <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f5e:	6829      	ldr	r1, [r5, #0]
 8000f60:	078a      	lsls	r2, r1, #30
 8000f62:	f100 8083 	bmi.w	800106c <HAL_RCC_ClockConfig+0x128>
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8000f66:	4a4e      	ldr	r2, [pc, #312]	; (80010a0 <HAL_RCC_ClockConfig+0x15c>)
 8000f68:	6813      	ldr	r3, [r2, #0]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	429e      	cmp	r6, r3
 8000f70:	f0c0 8084 	bcc.w	800107c <HAL_RCC_ClockConfig+0x138>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f74:	f011 0f04 	tst.w	r1, #4
 8000f78:	4c4a      	ldr	r4, [pc, #296]	; (80010a4 <HAL_RCC_ClockConfig+0x160>)
 8000f7a:	f040 808a 	bne.w	8001092 <HAL_RCC_ClockConfig+0x14e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f7e:	070b      	lsls	r3, r1, #28
 8000f80:	d506      	bpl.n	8000f90 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000f82:	68a3      	ldr	r3, [r4, #8]
 8000f84:	692a      	ldr	r2, [r5, #16]
 8000f86:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000f8a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000f8e:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000f90:	f7ff fd3e 	bl	8000a10 <HAL_RCC_GetSysClockFreq>
 8000f94:	68a3      	ldr	r3, [r4, #8]
 8000f96:	4a44      	ldr	r2, [pc, #272]	; (80010a8 <HAL_RCC_ClockConfig+0x164>)
 8000f98:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f9c:	5cd3      	ldrb	r3, [r2, r3]
 8000f9e:	40d8      	lsrs	r0, r3
 8000fa0:	4b42      	ldr	r3, [pc, #264]	; (80010ac <HAL_RCC_ClockConfig+0x168>)
 8000fa2:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	f7ff faf3 	bl	8000590 <HAL_InitTick>
  return HAL_OK;
 8000faa:	2000      	movs	r0, #0
}
 8000fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fb0:	6813      	ldr	r3, [r2, #0]
 8000fb2:	f023 0307 	bic.w	r3, r3, #7
 8000fb6:	430b      	orrs	r3, r1
 8000fb8:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8000fba:	6813      	ldr	r3, [r2, #0]
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	4299      	cmp	r1, r3
 8000fc2:	d0c9      	beq.n	8000f58 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fca:	686a      	ldr	r2, [r5, #4]
 8000fcc:	4c35      	ldr	r4, [pc, #212]	; (80010a4 <HAL_RCC_ClockConfig+0x160>)
 8000fce:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000fd0:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fd2:	d11c      	bne.n	800100e <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000fd4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000fd8:	d0f4      	beq.n	8000fc4 <HAL_RCC_ClockConfig+0x80>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000fda:	68a3      	ldr	r3, [r4, #8]
 8000fdc:	f023 0303 	bic.w	r3, r3, #3
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8000fe4:	f7ff fb02 	bl	80005ec <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fe8:	686b      	ldr	r3, [r5, #4]
 8000fea:	2b03      	cmp	r3, #3
    tickstart = HAL_GetTick();
 8000fec:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fee:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ff2:	d118      	bne.n	8001026 <HAL_RCC_ClockConfig+0xe2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000ff4:	68a3      	ldr	r3, [r4, #8]
 8000ff6:	f003 030c 	and.w	r3, r3, #12
 8000ffa:	2b0c      	cmp	r3, #12
 8000ffc:	d0af      	beq.n	8000f5e <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ffe:	f7ff faf5 	bl	80005ec <HAL_GetTick>
 8001002:	1bc0      	subs	r0, r0, r7
 8001004:	4540      	cmp	r0, r8
 8001006:	d9f5      	bls.n	8000ff4 <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 8001008:	2003      	movs	r0, #3
 800100a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800100e:	2a02      	cmp	r2, #2
 8001010:	d102      	bne.n	8001018 <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8001012:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001016:	e7df      	b.n	8000fd8 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001018:	b912      	cbnz	r2, 8001020 <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 800101a:	f013 0f02 	tst.w	r3, #2
 800101e:	e7db      	b.n	8000fd8 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001020:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001024:	e7d8      	b.n	8000fd8 <HAL_RCC_ClockConfig+0x94>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001026:	2b02      	cmp	r3, #2
 8001028:	d10a      	bne.n	8001040 <HAL_RCC_ClockConfig+0xfc>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800102a:	68a3      	ldr	r3, [r4, #8]
 800102c:	f003 030c 	and.w	r3, r3, #12
 8001030:	2b08      	cmp	r3, #8
 8001032:	d094      	beq.n	8000f5e <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001034:	f7ff fada 	bl	80005ec <HAL_GetTick>
 8001038:	1bc0      	subs	r0, r0, r7
 800103a:	4540      	cmp	r0, r8
 800103c:	d9f5      	bls.n	800102a <HAL_RCC_ClockConfig+0xe6>
 800103e:	e7e3      	b.n	8001008 <HAL_RCC_ClockConfig+0xc4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001040:	b973      	cbnz	r3, 8001060 <HAL_RCC_ClockConfig+0x11c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8001042:	68a3      	ldr	r3, [r4, #8]
 8001044:	f013 0f0c 	tst.w	r3, #12
 8001048:	d089      	beq.n	8000f5e <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800104a:	f7ff facf 	bl	80005ec <HAL_GetTick>
 800104e:	1bc0      	subs	r0, r0, r7
 8001050:	4540      	cmp	r0, r8
 8001052:	d9f6      	bls.n	8001042 <HAL_RCC_ClockConfig+0xfe>
 8001054:	e7d8      	b.n	8001008 <HAL_RCC_ClockConfig+0xc4>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001056:	f7ff fac9 	bl	80005ec <HAL_GetTick>
 800105a:	1bc0      	subs	r0, r0, r7
 800105c:	4540      	cmp	r0, r8
 800105e:	d8d3      	bhi.n	8001008 <HAL_RCC_ClockConfig+0xc4>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8001060:	68a3      	ldr	r3, [r4, #8]
 8001062:	f003 030c 	and.w	r3, r3, #12
 8001066:	2b04      	cmp	r3, #4
 8001068:	d1f5      	bne.n	8001056 <HAL_RCC_ClockConfig+0x112>
 800106a:	e778      	b.n	8000f5e <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800106c:	4a0d      	ldr	r2, [pc, #52]	; (80010a4 <HAL_RCC_ClockConfig+0x160>)
 800106e:	68a8      	ldr	r0, [r5, #8]
 8001070:	6893      	ldr	r3, [r2, #8]
 8001072:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001076:	4303      	orrs	r3, r0
 8001078:	6093      	str	r3, [r2, #8]
 800107a:	e774      	b.n	8000f66 <HAL_RCC_ClockConfig+0x22>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800107c:	6813      	ldr	r3, [r2, #0]
 800107e:	f023 0307 	bic.w	r3, r3, #7
 8001082:	4333      	orrs	r3, r6
 8001084:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8001086:	6813      	ldr	r3, [r2, #0]
 8001088:	f003 0307 	and.w	r3, r3, #7
 800108c:	429e      	cmp	r6, r3
 800108e:	d199      	bne.n	8000fc4 <HAL_RCC_ClockConfig+0x80>
 8001090:	e770      	b.n	8000f74 <HAL_RCC_ClockConfig+0x30>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001092:	68a3      	ldr	r3, [r4, #8]
 8001094:	68ea      	ldr	r2, [r5, #12]
 8001096:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800109a:	4313      	orrs	r3, r2
 800109c:	60a3      	str	r3, [r4, #8]
 800109e:	e76e      	b.n	8000f7e <HAL_RCC_ClockConfig+0x3a>
 80010a0:	40022000 	.word	0x40022000
 80010a4:	40021000 	.word	0x40021000
 80010a8:	0800368e 	.word	0x0800368e
 80010ac:	20000000 	.word	0x20000000

080010b0 <HAL_RCC_GetHCLKFreq>:
}
 80010b0:	4b01      	ldr	r3, [pc, #4]	; (80010b8 <HAL_RCC_GetHCLKFreq+0x8>)
 80010b2:	6818      	ldr	r0, [r3, #0]
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	20000000 	.word	0x20000000

080010bc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80010bc:	4b04      	ldr	r3, [pc, #16]	; (80010d0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80010be:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80010c6:	5cd3      	ldrb	r3, [r2, r3]
 80010c8:	4a03      	ldr	r2, [pc, #12]	; (80010d8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80010ca:	6810      	ldr	r0, [r2, #0]
}
 80010cc:	40d8      	lsrs	r0, r3
 80010ce:	4770      	bx	lr
 80010d0:	40021000 	.word	0x40021000
 80010d4:	0800369e 	.word	0x0800369e
 80010d8:	20000000 	.word	0x20000000

080010dc <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80010dc:	4b04      	ldr	r3, [pc, #16]	; (80010f0 <HAL_RCC_GetPCLK2Freq+0x14>)
 80010de:	4a05      	ldr	r2, [pc, #20]	; (80010f4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80010e6:	5cd3      	ldrb	r3, [r2, r3]
 80010e8:	4a03      	ldr	r2, [pc, #12]	; (80010f8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80010ea:	6810      	ldr	r0, [r2, #0]
}
 80010ec:	40d8      	lsrs	r0, r3
 80010ee:	4770      	bx	lr
 80010f0:	40021000 	.word	0x40021000
 80010f4:	0800369e 	.word	0x0800369e
 80010f8:	20000000 	.word	0x20000000

080010fc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80010fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80010fe:	4b45      	ldr	r3, [pc, #276]	; (8001214 <RCCEx_PLLSAI1_Config+0x118>)
 8001100:	68da      	ldr	r2, [r3, #12]
 8001102:	f012 0f03 	tst.w	r2, #3
{
 8001106:	4605      	mov	r5, r0
 8001108:	460e      	mov	r6, r1
 800110a:	461c      	mov	r4, r3
 800110c:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800110e:	d02a      	beq.n	8001166 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001110:	68da      	ldr	r2, [r3, #12]
 8001112:	f002 0203 	and.w	r2, r2, #3
 8001116:	4282      	cmp	r2, r0
 8001118:	d13c      	bne.n	8001194 <RCCEx_PLLSAI1_Config+0x98>
       ||
 800111a:	2a00      	cmp	r2, #0
 800111c:	d03a      	beq.n	8001194 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800111e:	68db      	ldr	r3, [r3, #12]
       ||
 8001120:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001122:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001126:	3301      	adds	r3, #1
       ||
 8001128:	4293      	cmp	r3, r2
 800112a:	d133      	bne.n	8001194 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800112c:	6823      	ldr	r3, [r4, #0]
 800112e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001132:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001134:	f7ff fa5a 	bl	80005ec <HAL_GetTick>
 8001138:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 800113a:	6823      	ldr	r3, [r4, #0]
 800113c:	011a      	lsls	r2, r3, #4
 800113e:	d432      	bmi.n	80011a6 <RCCEx_PLLSAI1_Config+0xaa>
 8001140:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001142:	2e00      	cmp	r6, #0
 8001144:	d036      	beq.n	80011b4 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001146:	2e01      	cmp	r6, #1
 8001148:	d150      	bne.n	80011ec <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800114a:	6922      	ldr	r2, [r4, #16]
 800114c:	6928      	ldr	r0, [r5, #16]
 800114e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001152:	0840      	lsrs	r0, r0, #1
 8001154:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001158:	3801      	subs	r0, #1
 800115a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800115e:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8001162:	6122      	str	r2, [r4, #16]
 8001164:	e032      	b.n	80011cc <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8001166:	2802      	cmp	r0, #2
 8001168:	d010      	beq.n	800118c <RCCEx_PLLSAI1_Config+0x90>
 800116a:	2803      	cmp	r0, #3
 800116c:	d014      	beq.n	8001198 <RCCEx_PLLSAI1_Config+0x9c>
 800116e:	2801      	cmp	r0, #1
 8001170:	d110      	bne.n	8001194 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	079f      	lsls	r7, r3, #30
 8001176:	d538      	bpl.n	80011ea <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001178:	68e3      	ldr	r3, [r4, #12]
 800117a:	686a      	ldr	r2, [r5, #4]
 800117c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001180:	3a01      	subs	r2, #1
 8001182:	4318      	orrs	r0, r3
 8001184:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001188:	60e0      	str	r0, [r4, #12]
 800118a:	e7cf      	b.n	800112c <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f413 6f80 	tst.w	r3, #1024	; 0x400
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001192:	d1f1      	bne.n	8001178 <RCCEx_PLLSAI1_Config+0x7c>
 8001194:	2001      	movs	r0, #1
 8001196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	0391      	lsls	r1, r2, #14
 800119c:	d4ec      	bmi.n	8001178 <RCCEx_PLLSAI1_Config+0x7c>
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80011a4:	e7f5      	b.n	8001192 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80011a6:	f7ff fa21 	bl	80005ec <HAL_GetTick>
 80011aa:	1bc0      	subs	r0, r0, r7
 80011ac:	2802      	cmp	r0, #2
 80011ae:	d9c4      	bls.n	800113a <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 80011b0:	2003      	movs	r0, #3
 80011b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80011b4:	6921      	ldr	r1, [r4, #16]
 80011b6:	68eb      	ldr	r3, [r5, #12]
 80011b8:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 80011bc:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80011c0:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80011c4:	091b      	lsrs	r3, r3, #4
 80011c6:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 80011ca:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80011cc:	6823      	ldr	r3, [r4, #0]
 80011ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80011d2:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011d4:	f7ff fa0a 	bl	80005ec <HAL_GetTick>
 80011d8:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80011da:	6823      	ldr	r3, [r4, #0]
 80011dc:	011b      	lsls	r3, r3, #4
 80011de:	d513      	bpl.n	8001208 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80011e0:	6923      	ldr	r3, [r4, #16]
 80011e2:	69aa      	ldr	r2, [r5, #24]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	6123      	str	r3, [r4, #16]
 80011e8:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80011ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80011ec:	6923      	ldr	r3, [r4, #16]
 80011ee:	6968      	ldr	r0, [r5, #20]
 80011f0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80011f4:	0840      	lsrs	r0, r0, #1
 80011f6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80011fa:	3801      	subs	r0, #1
 80011fc:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8001200:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8001204:	6123      	str	r3, [r4, #16]
 8001206:	e7e1      	b.n	80011cc <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001208:	f7ff f9f0 	bl	80005ec <HAL_GetTick>
 800120c:	1b80      	subs	r0, r0, r6
 800120e:	2802      	cmp	r0, #2
 8001210:	d9e3      	bls.n	80011da <RCCEx_PLLSAI1_Config+0xde>
 8001212:	e7cd      	b.n	80011b0 <RCCEx_PLLSAI1_Config+0xb4>
 8001214:	40021000 	.word	0x40021000

08001218 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8001218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800121a:	4b3d      	ldr	r3, [pc, #244]	; (8001310 <RCCEx_PLLSAI2_Config+0xf8>)
 800121c:	68da      	ldr	r2, [r3, #12]
 800121e:	f012 0f03 	tst.w	r2, #3
{
 8001222:	4605      	mov	r5, r0
 8001224:	460e      	mov	r6, r1
 8001226:	461c      	mov	r4, r3
 8001228:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800122a:	d028      	beq.n	800127e <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800122c:	68da      	ldr	r2, [r3, #12]
 800122e:	f002 0203 	and.w	r2, r2, #3
 8001232:	4282      	cmp	r2, r0
 8001234:	d13a      	bne.n	80012ac <RCCEx_PLLSAI2_Config+0x94>
       ||
 8001236:	2a00      	cmp	r2, #0
 8001238:	d038      	beq.n	80012ac <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800123a:	68db      	ldr	r3, [r3, #12]
       ||
 800123c:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800123e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001242:	3301      	adds	r3, #1
       ||
 8001244:	4293      	cmp	r3, r2
 8001246:	d131      	bne.n	80012ac <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8001248:	6823      	ldr	r3, [r4, #0]
 800124a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800124e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001250:	f7ff f9cc 	bl	80005ec <HAL_GetTick>
 8001254:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8001256:	6823      	ldr	r3, [r4, #0]
 8001258:	009a      	lsls	r2, r3, #2
 800125a:	d430      	bmi.n	80012be <RCCEx_PLLSAI2_Config+0xa6>
 800125c:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800125e:	2e00      	cmp	r6, #0
 8001260:	d034      	beq.n	80012cc <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001262:	6963      	ldr	r3, [r4, #20]
 8001264:	6929      	ldr	r1, [r5, #16]
 8001266:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800126a:	0849      	lsrs	r1, r1, #1
 800126c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001270:	3901      	subs	r1, #1
 8001272:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001276:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800127a:	6163      	str	r3, [r4, #20]
 800127c:	e032      	b.n	80012e4 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 800127e:	2802      	cmp	r0, #2
 8001280:	d010      	beq.n	80012a4 <RCCEx_PLLSAI2_Config+0x8c>
 8001282:	2803      	cmp	r0, #3
 8001284:	d014      	beq.n	80012b0 <RCCEx_PLLSAI2_Config+0x98>
 8001286:	2801      	cmp	r0, #1
 8001288:	d110      	bne.n	80012ac <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	079f      	lsls	r7, r3, #30
 800128e:	d538      	bpl.n	8001302 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001290:	68e3      	ldr	r3, [r4, #12]
 8001292:	686a      	ldr	r2, [r5, #4]
 8001294:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001298:	3a01      	subs	r2, #1
 800129a:	4318      	orrs	r0, r3
 800129c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80012a0:	60e0      	str	r0, [r4, #12]
 80012a2:	e7d1      	b.n	8001248 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f413 6f80 	tst.w	r3, #1024	; 0x400
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80012aa:	d1f1      	bne.n	8001290 <RCCEx_PLLSAI2_Config+0x78>
 80012ac:	2001      	movs	r0, #1
 80012ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	0391      	lsls	r1, r2, #14
 80012b4:	d4ec      	bmi.n	8001290 <RCCEx_PLLSAI2_Config+0x78>
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80012bc:	e7f5      	b.n	80012aa <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80012be:	f7ff f995 	bl	80005ec <HAL_GetTick>
 80012c2:	1bc0      	subs	r0, r0, r7
 80012c4:	2802      	cmp	r0, #2
 80012c6:	d9c6      	bls.n	8001256 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 80012c8:	2003      	movs	r0, #3
 80012ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80012cc:	6962      	ldr	r2, [r4, #20]
 80012ce:	68eb      	ldr	r3, [r5, #12]
 80012d0:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 80012d4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80012d8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80012dc:	091b      	lsrs	r3, r3, #4
 80012de:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 80012e2:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80012e4:	6823      	ldr	r3, [r4, #0]
 80012e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ea:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012ec:	f7ff f97e 	bl	80005ec <HAL_GetTick>
 80012f0:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80012f2:	6823      	ldr	r3, [r4, #0]
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	d505      	bpl.n	8001304 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80012f8:	6963      	ldr	r3, [r4, #20]
 80012fa:	696a      	ldr	r2, [r5, #20]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	6163      	str	r3, [r4, #20]
 8001300:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001304:	f7ff f972 	bl	80005ec <HAL_GetTick>
 8001308:	1b80      	subs	r0, r0, r6
 800130a:	2802      	cmp	r0, #2
 800130c:	d9f1      	bls.n	80012f2 <RCCEx_PLLSAI2_Config+0xda>
 800130e:	e7db      	b.n	80012c8 <RCCEx_PLLSAI2_Config+0xb0>
 8001310:	40021000 	.word	0x40021000

08001314 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001314:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001318:	6806      	ldr	r6, [r0, #0]
 800131a:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 800131e:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001320:	d024      	beq.n	800136c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001322:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8001324:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001328:	d02c      	beq.n	8001384 <HAL_RCCEx_PeriphCLKConfig+0x70>
 800132a:	d802      	bhi.n	8001332 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800132c:	b1c1      	cbz	r1, 8001360 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 800132e:	2601      	movs	r6, #1
 8001330:	e01c      	b.n	800136c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001332:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8001336:	d00d      	beq.n	8001354 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001338:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 800133c:	d1f7      	bne.n	800132e <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800133e:	4a53      	ldr	r2, [pc, #332]	; (800148c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001340:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8001342:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001346:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800134a:	430b      	orrs	r3, r1
 800134c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001350:	2600      	movs	r6, #0
 8001352:	e00b      	b.n	800136c <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001354:	4a4d      	ldr	r2, [pc, #308]	; (800148c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001356:	68d3      	ldr	r3, [r2, #12]
 8001358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800135c:	60d3      	str	r3, [r2, #12]
      break;
 800135e:	e7ee      	b.n	800133e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001360:	3004      	adds	r0, #4
 8001362:	f7ff fecb 	bl	80010fc <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001366:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001368:	2800      	cmp	r0, #0
 800136a:	d0e8      	beq.n	800133e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800136c:	6823      	ldr	r3, [r4, #0]
 800136e:	04d8      	lsls	r0, r3, #19
 8001370:	d506      	bpl.n	8001380 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8001372:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8001374:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8001378:	d07c      	beq.n	8001474 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800137a:	d808      	bhi.n	800138e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800137c:	b1a9      	cbz	r1, 80013aa <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 800137e:	2601      	movs	r6, #1
 8001380:	4635      	mov	r5, r6
 8001382:	e021      	b.n	80013c8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001384:	2100      	movs	r1, #0
 8001386:	3020      	adds	r0, #32
 8001388:	f7ff ff46 	bl	8001218 <RCCEx_PLLSAI2_Config>
 800138c:	e7eb      	b.n	8001366 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 800138e:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8001392:	d004      	beq.n	800139e <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8001394:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8001398:	d1f1      	bne.n	800137e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800139a:	4635      	mov	r5, r6
 800139c:	e009      	b.n	80013b2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800139e:	4a3b      	ldr	r2, [pc, #236]	; (800148c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80013a0:	68d3      	ldr	r3, [r2, #12]
 80013a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013a6:	60d3      	str	r3, [r2, #12]
 80013a8:	e7f7      	b.n	800139a <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80013aa:	1d20      	adds	r0, r4, #4
 80013ac:	f7ff fea6 	bl	80010fc <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80013b0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80013b2:	2d00      	cmp	r5, #0
 80013b4:	d164      	bne.n	8001480 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80013b6:	4a35      	ldr	r2, [pc, #212]	; (800148c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80013b8:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80013ba:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80013be:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80013c2:	430b      	orrs	r3, r1
 80013c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80013c8:	6823      	ldr	r3, [r4, #0]
 80013ca:	0399      	lsls	r1, r3, #14
 80013cc:	f140 815b 	bpl.w	8001686 <HAL_RCCEx_PeriphCLKConfig+0x372>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013d0:	4f2e      	ldr	r7, [pc, #184]	; (800148c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80013d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013d4:	00da      	lsls	r2, r3, #3
 80013d6:	d455      	bmi.n	8001484 <HAL_RCCEx_PeriphCLKConfig+0x170>
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013de:	65bb      	str	r3, [r7, #88]	; 0x58
 80013e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80013ea:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013ee:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8001490 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80013f2:	f8d9 3000 	ldr.w	r3, [r9]
 80013f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013fa:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80013fe:	f7ff f8f5 	bl	80005ec <HAL_GetTick>
 8001402:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8001404:	f8d9 3000 	ldr.w	r3, [r9]
 8001408:	05db      	lsls	r3, r3, #23
 800140a:	d543      	bpl.n	8001494 <HAL_RCCEx_PeriphCLKConfig+0x180>
    if(ret == HAL_OK)
 800140c:	2d00      	cmp	r5, #0
 800140e:	d148      	bne.n	80014a2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001410:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001414:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001418:	d015      	beq.n	8001446 <HAL_RCCEx_PeriphCLKConfig+0x132>
 800141a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800141e:	4293      	cmp	r3, r2
 8001420:	d011      	beq.n	8001446 <HAL_RCCEx_PeriphCLKConfig+0x132>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001422:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8001426:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800142a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800142e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001432:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001436:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800143a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800143e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8001442:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001446:	07d8      	lsls	r0, r3, #31
 8001448:	d509      	bpl.n	800145e <HAL_RCCEx_PeriphCLKConfig+0x14a>
        tickstart = HAL_GetTick();
 800144a:	f7ff f8cf 	bl	80005ec <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800144e:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001452:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8001454:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001458:	0799      	lsls	r1, r3, #30
 800145a:	f140 810d 	bpl.w	8001678 <HAL_RCCEx_PeriphCLKConfig+0x364>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800145e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001462:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8001466:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800146a:	4313      	orrs	r3, r2
 800146c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001470:	4635      	mov	r5, r6
 8001472:	e016      	b.n	80014a2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001474:	2100      	movs	r1, #0
 8001476:	f104 0020 	add.w	r0, r4, #32
 800147a:	f7ff fecd 	bl	8001218 <RCCEx_PLLSAI2_Config>
 800147e:	e797      	b.n	80013b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8001480:	462e      	mov	r6, r5
 8001482:	e7a1      	b.n	80013c8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
    FlagStatus       pwrclkchanged = RESET;
 8001484:	f04f 0800 	mov.w	r8, #0
 8001488:	e7b1      	b.n	80013ee <HAL_RCCEx_PeriphCLKConfig+0xda>
 800148a:	bf00      	nop
 800148c:	40021000 	.word	0x40021000
 8001490:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001494:	f7ff f8aa 	bl	80005ec <HAL_GetTick>
 8001498:	eba0 000a 	sub.w	r0, r0, sl
 800149c:	2802      	cmp	r0, #2
 800149e:	d9b1      	bls.n	8001404 <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = HAL_TIMEOUT;
 80014a0:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80014a2:	f1b8 0f00 	cmp.w	r8, #0
 80014a6:	d003      	beq.n	80014b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80014a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80014aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014ae:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80014b0:	6823      	ldr	r3, [r4, #0]
 80014b2:	07da      	lsls	r2, r3, #31
 80014b4:	d508      	bpl.n	80014c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80014b6:	498a      	ldr	r1, [pc, #552]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014b8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80014ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80014be:	f022 0203 	bic.w	r2, r2, #3
 80014c2:	4302      	orrs	r2, r0
 80014c4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80014c8:	079f      	lsls	r7, r3, #30
 80014ca:	d508      	bpl.n	80014de <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80014cc:	4984      	ldr	r1, [pc, #528]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014ce:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80014d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80014d4:	f022 020c 	bic.w	r2, r2, #12
 80014d8:	4302      	orrs	r2, r0
 80014da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80014de:	075e      	lsls	r6, r3, #29
 80014e0:	d508      	bpl.n	80014f4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80014e2:	497f      	ldr	r1, [pc, #508]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014e4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80014e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80014ea:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80014ee:	4302      	orrs	r2, r0
 80014f0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80014f4:	0718      	lsls	r0, r3, #28
 80014f6:	d508      	bpl.n	800150a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80014f8:	4979      	ldr	r1, [pc, #484]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014fa:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80014fc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001500:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001504:	4302      	orrs	r2, r0
 8001506:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800150a:	06d9      	lsls	r1, r3, #27
 800150c:	d508      	bpl.n	8001520 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800150e:	4974      	ldr	r1, [pc, #464]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001510:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001512:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001516:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800151a:	4302      	orrs	r2, r0
 800151c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001520:	069a      	lsls	r2, r3, #26
 8001522:	d508      	bpl.n	8001536 <HAL_RCCEx_PeriphCLKConfig+0x222>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001524:	496e      	ldr	r1, [pc, #440]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001526:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001528:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800152c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001530:	4302      	orrs	r2, r0
 8001532:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001536:	059f      	lsls	r7, r3, #22
 8001538:	d508      	bpl.n	800154c <HAL_RCCEx_PeriphCLKConfig+0x238>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800153a:	4969      	ldr	r1, [pc, #420]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800153c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800153e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001542:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001546:	4302      	orrs	r2, r0
 8001548:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800154c:	055e      	lsls	r6, r3, #21
 800154e:	d508      	bpl.n	8001562 <HAL_RCCEx_PeriphCLKConfig+0x24e>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001550:	4963      	ldr	r1, [pc, #396]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001552:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001554:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001558:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800155c:	4302      	orrs	r2, r0
 800155e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001562:	0658      	lsls	r0, r3, #25
 8001564:	d508      	bpl.n	8001578 <HAL_RCCEx_PeriphCLKConfig+0x264>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001566:	495e      	ldr	r1, [pc, #376]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001568:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800156a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800156e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001572:	4302      	orrs	r2, r0
 8001574:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001578:	0619      	lsls	r1, r3, #24
 800157a:	d508      	bpl.n	800158e <HAL_RCCEx_PeriphCLKConfig+0x27a>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800157c:	4958      	ldr	r1, [pc, #352]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800157e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001580:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001584:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001588:	4302      	orrs	r2, r0
 800158a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800158e:	05da      	lsls	r2, r3, #23
 8001590:	d508      	bpl.n	80015a4 <HAL_RCCEx_PeriphCLKConfig+0x290>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001592:	4953      	ldr	r1, [pc, #332]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001594:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001596:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800159a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800159e:	4302      	orrs	r2, r0
 80015a0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80015a4:	049b      	lsls	r3, r3, #18
 80015a6:	d50f      	bpl.n	80015c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80015a8:	4a4d      	ldr	r2, [pc, #308]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80015aa:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80015ac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80015b0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80015b4:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80015b6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80015ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80015be:	d164      	bne.n	800168a <HAL_RCCEx_PeriphCLKConfig+0x376>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80015c0:	68d3      	ldr	r3, [r2, #12]
 80015c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80015c6:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80015c8:	6823      	ldr	r3, [r4, #0]
 80015ca:	031f      	lsls	r7, r3, #12
 80015cc:	d50f      	bpl.n	80015ee <HAL_RCCEx_PeriphCLKConfig+0x2da>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80015ce:	4a44      	ldr	r2, [pc, #272]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80015d0:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80015d2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80015d6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80015da:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80015dc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80015e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80015e4:	d15c      	bne.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0x38c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80015e6:	68d3      	ldr	r3, [r2, #12]
 80015e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80015ec:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80015ee:	6823      	ldr	r3, [r4, #0]
 80015f0:	035e      	lsls	r6, r3, #13
 80015f2:	d50f      	bpl.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0x300>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80015f4:	4a3a      	ldr	r2, [pc, #232]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80015f6:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80015f8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80015fc:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001600:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001602:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001606:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800160a:	d154      	bne.n	80016b6 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800160c:	68d3      	ldr	r3, [r2, #12]
 800160e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001612:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001614:	6823      	ldr	r3, [r4, #0]
 8001616:	0458      	lsls	r0, r3, #17
 8001618:	d512      	bpl.n	8001640 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800161a:	4931      	ldr	r1, [pc, #196]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800161c:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800161e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001622:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001626:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001628:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800162c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001630:	d14c      	bne.n	80016cc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001632:	2102      	movs	r1, #2
 8001634:	1d20      	adds	r0, r4, #4
 8001636:	f7ff fd61 	bl	80010fc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800163a:	2800      	cmp	r0, #0
 800163c:	bf18      	it	ne
 800163e:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001640:	6822      	ldr	r2, [r4, #0]
 8001642:	0411      	lsls	r1, r2, #16
 8001644:	d508      	bpl.n	8001658 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001646:	4926      	ldr	r1, [pc, #152]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001648:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800164a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800164e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001652:	4303      	orrs	r3, r0
 8001654:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001658:	03d3      	lsls	r3, r2, #15
 800165a:	d509      	bpl.n	8001670 <HAL_RCCEx_PeriphCLKConfig+0x35c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800165c:	4a20      	ldr	r2, [pc, #128]	; (80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800165e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8001662:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001666:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800166a:	430b      	orrs	r3, r1
 800166c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8001670:	4628      	mov	r0, r5
 8001672:	b002      	add	sp, #8
 8001674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001678:	f7fe ffb8 	bl	80005ec <HAL_GetTick>
 800167c:	1b40      	subs	r0, r0, r5
 800167e:	4548      	cmp	r0, r9
 8001680:	f67f aee8 	bls.w	8001454 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8001684:	e70c      	b.n	80014a0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8001686:	4635      	mov	r5, r6
 8001688:	e712      	b.n	80014b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800168a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800168e:	d19b      	bne.n	80015c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001690:	2101      	movs	r1, #1
 8001692:	1d20      	adds	r0, r4, #4
 8001694:	f7ff fd32 	bl	80010fc <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8001698:	2800      	cmp	r0, #0
 800169a:	bf18      	it	ne
 800169c:	4605      	movne	r5, r0
 800169e:	e793      	b.n	80015c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80016a0:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80016a4:	d1a3      	bne.n	80015ee <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80016a6:	2101      	movs	r1, #1
 80016a8:	1d20      	adds	r0, r4, #4
 80016aa:	f7ff fd27 	bl	80010fc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80016ae:	2800      	cmp	r0, #0
 80016b0:	bf18      	it	ne
 80016b2:	4605      	movne	r5, r0
 80016b4:	e79b      	b.n	80015ee <HAL_RCCEx_PeriphCLKConfig+0x2da>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80016b6:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80016ba:	d1ab      	bne.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0x300>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80016bc:	2101      	movs	r1, #1
 80016be:	1d20      	adds	r0, r4, #4
 80016c0:	f7ff fd1c 	bl	80010fc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80016c4:	2800      	cmp	r0, #0
 80016c6:	bf18      	it	ne
 80016c8:	4605      	movne	r5, r0
 80016ca:	e7a3      	b.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0x300>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80016cc:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80016d0:	d1b6      	bne.n	8001640 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80016d2:	2102      	movs	r1, #2
 80016d4:	f104 0020 	add.w	r0, r4, #32
 80016d8:	f7ff fd9e 	bl	8001218 <RCCEx_PLLSAI2_Config>
 80016dc:	e7ad      	b.n	800163a <HAL_RCCEx_PeriphCLKConfig+0x326>
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000

080016e4 <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80016e4:	6803      	ldr	r3, [r0, #0]
 80016e6:	685a      	ldr	r2, [r3, #4]
 80016e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80016ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80016ee:	6842      	ldr	r2, [r0, #4]
 80016f0:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80016f4:	d10a      	bne.n	800170c <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
 80016f6:	6882      	ldr	r2, [r0, #8]
 80016f8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80016fc:	d002      	beq.n	8001704 <SPI_WaitFifoStateUntilTimeout.part.1+0x20>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80016fe:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001702:	d103      	bne.n	800170c <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800170a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800170c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800170e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001712:	d107      	bne.n	8001724 <SPI_WaitFifoStateUntilTimeout.part.1+0x40>
        {
          SPI_RESET_CRC(hspi);
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001722:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001724:	2301      	movs	r3, #1
 8001726:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800172a:	2300      	movs	r3, #0
 800172c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      }
    }
  }

  return HAL_OK;
}
 8001730:	2003      	movs	r0, #3
 8001732:	4770      	bx	lr

08001734 <SPI_WaitFlagStateUntilTimeout.constprop.10>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
 8001734:	b570      	push	{r4, r5, r6, lr}
 8001736:	4605      	mov	r5, r0
 8001738:	460c      	mov	r4, r1
 800173a:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800173c:	682b      	ldr	r3, [r5, #0]
 800173e:	6898      	ldr	r0, [r3, #8]
 8001740:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001744:	d00d      	beq.n	8001762 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x2e>
    if (Timeout != HAL_MAX_DELAY)
 8001746:	1c62      	adds	r2, r4, #1
 8001748:	d0f9      	beq.n	800173e <SPI_WaitFlagStateUntilTimeout.constprop.10+0xa>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800174a:	b924      	cbnz	r4, 8001756 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x22>
 800174c:	4628      	mov	r0, r5
}
 800174e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001752:	f7ff bfc7 	b.w	80016e4 <SPI_WaitFifoStateUntilTimeout.part.1>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001756:	f7fe ff49 	bl	80005ec <HAL_GetTick>
 800175a:	1b80      	subs	r0, r0, r6
 800175c:	4284      	cmp	r4, r0
 800175e:	d8ed      	bhi.n	800173c <SPI_WaitFlagStateUntilTimeout.constprop.10+0x8>
 8001760:	e7f4      	b.n	800174c <SPI_WaitFlagStateUntilTimeout.constprop.10+0x18>
}
 8001762:	bd70      	pop	{r4, r5, r6, pc}

08001764 <SPI_WaitFifoStateUntilTimeout.constprop.11>:
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8001764:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001766:	4606      	mov	r6, r0
 8001768:	460c      	mov	r4, r1
 800176a:	4615      	mov	r5, r2
 800176c:	461f      	mov	r7, r3
  while ((hspi->Instance->SR & Fifo) != State)
 800176e:	6831      	ldr	r1, [r6, #0]
 8001770:	6888      	ldr	r0, [r1, #8]
 8001772:	4020      	ands	r0, r4
 8001774:	d00e      	beq.n	8001794 <SPI_WaitFifoStateUntilTimeout.constprop.11+0x30>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001776:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 800177a:	bf01      	itttt	eq
 800177c:	7b0a      	ldrbeq	r2, [r1, #12]
 800177e:	b2d2      	uxtbeq	r2, r2
 8001780:	f88d 2007 	strbeq.w	r2, [sp, #7]
      UNUSED(tmpreg);
 8001784:	f89d 3007 	ldrbeq.w	r3, [sp, #7]
    if (Timeout != HAL_MAX_DELAY)
 8001788:	1c6b      	adds	r3, r5, #1
 800178a:	d0f1      	beq.n	8001770 <SPI_WaitFifoStateUntilTimeout.constprop.11+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800178c:	b925      	cbnz	r5, 8001798 <SPI_WaitFifoStateUntilTimeout.constprop.11+0x34>
 800178e:	4630      	mov	r0, r6
 8001790:	f7ff ffa8 	bl	80016e4 <SPI_WaitFifoStateUntilTimeout.part.1>
}
 8001794:	b003      	add	sp, #12
 8001796:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001798:	f7fe ff28 	bl	80005ec <HAL_GetTick>
 800179c:	1bc0      	subs	r0, r0, r7
 800179e:	4285      	cmp	r5, r0
 80017a0:	d8e5      	bhi.n	800176e <SPI_WaitFifoStateUntilTimeout.constprop.11+0xa>
 80017a2:	e7f4      	b.n	800178e <SPI_WaitFifoStateUntilTimeout.constprop.11+0x2a>

080017a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80017a4:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80017a6:	4613      	mov	r3, r2
{
 80017a8:	460d      	mov	r5, r1
 80017aa:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80017ac:	460a      	mov	r2, r1
 80017ae:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
{
 80017b2:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80017b4:	f7ff ffd6 	bl	8001764 <SPI_WaitFifoStateUntilTimeout.constprop.11>
 80017b8:	b128      	cbz	r0, 80017c6 <SPI_EndRxTxTransaction+0x22>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80017ba:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80017bc:	f043 0320 	orr.w	r3, r3, #32
 80017c0:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 80017c2:	2003      	movs	r0, #3
 80017c4:	e00f      	b.n	80017e6 <SPI_EndRxTxTransaction+0x42>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80017c6:	4632      	mov	r2, r6
 80017c8:	4629      	mov	r1, r5
 80017ca:	4620      	mov	r0, r4
 80017cc:	f7ff ffb2 	bl	8001734 <SPI_WaitFlagStateUntilTimeout.constprop.10>
 80017d0:	2800      	cmp	r0, #0
 80017d2:	d1f2      	bne.n	80017ba <SPI_EndRxTxTransaction+0x16>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80017d4:	4633      	mov	r3, r6
 80017d6:	462a      	mov	r2, r5
 80017d8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80017dc:	4620      	mov	r0, r4
 80017de:	f7ff ffc1 	bl	8001764 <SPI_WaitFifoStateUntilTimeout.constprop.11>
 80017e2:	2800      	cmp	r0, #0
 80017e4:	d1e9      	bne.n	80017ba <SPI_EndRxTxTransaction+0x16>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80017e6:	bd70      	pop	{r4, r5, r6, pc}

080017e8 <HAL_SPI_Init>:
{
 80017e8:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 80017ea:	4604      	mov	r4, r0
 80017ec:	2800      	cmp	r0, #0
 80017ee:	d04a      	beq.n	8001886 <HAL_SPI_Init+0x9e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017f0:	2300      	movs	r3, #0
 80017f2:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80017f4:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 80017f8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80017fc:	b91b      	cbnz	r3, 8001806 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 80017fe:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8001802:	f001 fa1b 	bl	8002c3c <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001806:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8001808:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800180a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 800180e:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001810:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8001812:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001816:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800181a:	600b      	str	r3, [r1, #0]
 800181c:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001820:	d92e      	bls.n	8001880 <HAL_SPI_Init+0x98>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001822:	4618      	mov	r0, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001824:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001828:	bf18      	it	ne
 800182a:	62a3      	strne	r3, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800182c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800182e:	b92b      	cbnz	r3, 800183c <HAL_SPI_Init+0x54>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001830:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001834:	bf8c      	ite	hi
 8001836:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001838:	2301      	movls	r3, #1
 800183a:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800183c:	68a6      	ldr	r6, [r4, #8]
 800183e:	6863      	ldr	r3, [r4, #4]
 8001840:	69a5      	ldr	r5, [r4, #24]
 8001842:	4333      	orrs	r3, r6
 8001844:	6926      	ldr	r6, [r4, #16]
 8001846:	4333      	orrs	r3, r6
 8001848:	6966      	ldr	r6, [r4, #20]
 800184a:	4333      	orrs	r3, r6
 800184c:	69e6      	ldr	r6, [r4, #28]
 800184e:	4333      	orrs	r3, r6
 8001850:	6a26      	ldr	r6, [r4, #32]
 8001852:	4333      	orrs	r3, r6
 8001854:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001856:	4333      	orrs	r3, r6
 8001858:	f405 7600 	and.w	r6, r5, #512	; 0x200
 800185c:	4333      	orrs	r3, r6
 800185e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001860:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001862:	431a      	orrs	r2, r3
 8001864:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001866:	0c2d      	lsrs	r5, r5, #16
 8001868:	431a      	orrs	r2, r3
 800186a:	f005 0504 	and.w	r5, r5, #4
 800186e:	432a      	orrs	r2, r5
 8001870:	4302      	orrs	r2, r0
  hspi->State     = HAL_SPI_STATE_READY;
 8001872:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001874:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001876:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001878:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800187a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  return HAL_OK;
 800187e:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001880:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001884:	e7d0      	b.n	8001828 <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 8001886:	2001      	movs	r0, #1
}
 8001888:	bd70      	pop	{r4, r5, r6, pc}

0800188a <HAL_SPI_Transmit>:
{
 800188a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800188e:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001890:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8001894:	2b01      	cmp	r3, #1
{
 8001896:	4604      	mov	r4, r0
 8001898:	460d      	mov	r5, r1
 800189a:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 800189c:	f000 80b1 	beq.w	8001a02 <HAL_SPI_Transmit+0x178>
 80018a0:	2301      	movs	r3, #1
 80018a2:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80018a6:	f7fe fea1 	bl	80005ec <HAL_GetTick>
 80018aa:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80018ac:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 80018b0:	b2c0      	uxtb	r0, r0
 80018b2:	2801      	cmp	r0, #1
 80018b4:	f040 80a3 	bne.w	80019fe <HAL_SPI_Transmit+0x174>
  if ((pData == NULL) || (Size == 0U))
 80018b8:	2d00      	cmp	r5, #0
 80018ba:	d057      	beq.n	800196c <HAL_SPI_Transmit+0xe2>
 80018bc:	f1b8 0f00 	cmp.w	r8, #0
 80018c0:	d054      	beq.n	800196c <HAL_SPI_Transmit+0xe2>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80018c2:	2303      	movs	r3, #3
 80018c4:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80018c8:	2300      	movs	r3, #0
 80018ca:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80018cc:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 80018ce:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 80018d2:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80018d6:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 80018da:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 80018dc:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018de:	68a3      	ldr	r3, [r4, #8]
 80018e0:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80018e2:	63a5      	str	r5, [r4, #56]	; 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 80018e8:	bf08      	it	eq
 80018ea:	6803      	ldreq	r3, [r0, #0]
  hspi->TxXferSize  = Size;
 80018ec:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_TX(hspi);
 80018f0:	bf04      	itt	eq
 80018f2:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 80018f6:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018f8:	6803      	ldr	r3, [r0, #0]
 80018fa:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80018fc:	bf5e      	ittt	pl
 80018fe:	6803      	ldrpl	r3, [r0, #0]
 8001900:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8001904:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001906:	68e3      	ldr	r3, [r4, #12]
 8001908:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800190c:	6863      	ldr	r3, [r4, #4]
 800190e:	d93e      	bls.n	800198e <HAL_SPI_Transmit+0x104>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001910:	b11b      	cbz	r3, 800191a <HAL_SPI_Transmit+0x90>
 8001912:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001914:	b29b      	uxth	r3, r3
 8001916:	2b01      	cmp	r3, #1
 8001918:	d106      	bne.n	8001928 <HAL_SPI_Transmit+0x9e>
      hspi->Instance->DR = *((uint16_t *)pData);
 800191a:	f835 3b02 	ldrh.w	r3, [r5], #2
 800191e:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 8001920:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001922:	3b01      	subs	r3, #1
 8001924:	b29b      	uxth	r3, r3
 8001926:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8001928:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800192a:	b29b      	uxth	r3, r3
 800192c:	b9a3      	cbnz	r3, 8001958 <HAL_SPI_Transmit+0xce>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800192e:	463a      	mov	r2, r7
 8001930:	4631      	mov	r1, r6
 8001932:	4620      	mov	r0, r4
 8001934:	f7ff ff36 	bl	80017a4 <SPI_EndRxTxTransaction>
 8001938:	2800      	cmp	r0, #0
 800193a:	d15d      	bne.n	80019f8 <HAL_SPI_Transmit+0x16e>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800193c:	68a3      	ldr	r3, [r4, #8]
 800193e:	b933      	cbnz	r3, 800194e <HAL_SPI_Transmit+0xc4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001940:	9301      	str	r3, [sp, #4]
 8001942:	6823      	ldr	r3, [r4, #0]
 8001944:	68da      	ldr	r2, [r3, #12]
 8001946:	9201      	str	r2, [sp, #4]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800194e:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 8001950:	3000      	adds	r0, #0
 8001952:	bf18      	it	ne
 8001954:	2001      	movne	r0, #1
 8001956:	e009      	b.n	800196c <HAL_SPI_Transmit+0xe2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001958:	6823      	ldr	r3, [r4, #0]
 800195a:	689a      	ldr	r2, [r3, #8]
 800195c:	0790      	lsls	r0, r2, #30
 800195e:	d503      	bpl.n	8001968 <HAL_SPI_Transmit+0xde>
        hspi->Instance->DR = *((uint16_t *)pData);
 8001960:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	e7db      	b.n	8001920 <HAL_SPI_Transmit+0x96>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001968:	b94e      	cbnz	r6, 800197e <HAL_SPI_Transmit+0xf4>
          errorcode = HAL_TIMEOUT;
 800196a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800196c:	2301      	movs	r3, #1
 800196e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8001972:	2300      	movs	r3, #0
 8001974:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8001978:	b002      	add	sp, #8
 800197a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800197e:	1c71      	adds	r1, r6, #1
 8001980:	d0d2      	beq.n	8001928 <HAL_SPI_Transmit+0x9e>
 8001982:	f7fe fe33 	bl	80005ec <HAL_GetTick>
 8001986:	1bc0      	subs	r0, r0, r7
 8001988:	4286      	cmp	r6, r0
 800198a:	d8cd      	bhi.n	8001928 <HAL_SPI_Transmit+0x9e>
 800198c:	e7ed      	b.n	800196a <HAL_SPI_Transmit+0xe0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800198e:	b11b      	cbz	r3, 8001998 <HAL_SPI_Transmit+0x10e>
 8001990:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001992:	b29b      	uxth	r3, r3
 8001994:	2b01      	cmp	r3, #1
 8001996:	d10a      	bne.n	80019ae <HAL_SPI_Transmit+0x124>
      if (hspi->TxXferCount > 1U)
 8001998:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800199a:	b29b      	uxth	r3, r3
 800199c:	2b01      	cmp	r3, #1
 800199e:	d916      	bls.n	80019ce <HAL_SPI_Transmit+0x144>
        hspi->Instance->DR = *((uint16_t *)pData);
 80019a0:	f835 3b02 	ldrh.w	r3, [r5], #2
 80019a4:	60c3      	str	r3, [r0, #12]
          hspi->TxXferCount -= 2U;
 80019a6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80019a8:	3b02      	subs	r3, #2
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 80019ae:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d0bb      	beq.n	800192e <HAL_SPI_Transmit+0xa4>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80019b6:	6823      	ldr	r3, [r4, #0]
 80019b8:	689a      	ldr	r2, [r3, #8]
 80019ba:	0792      	lsls	r2, r2, #30
 80019bc:	d512      	bpl.n	80019e4 <HAL_SPI_Transmit+0x15a>
        if (hspi->TxXferCount > 1U)
 80019be:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80019c0:	b292      	uxth	r2, r2
 80019c2:	2a01      	cmp	r2, #1
 80019c4:	d90b      	bls.n	80019de <HAL_SPI_Transmit+0x154>
          hspi->Instance->DR = *((uint16_t *)pData);
 80019c6:	f835 2b02 	ldrh.w	r2, [r5], #2
 80019ca:	60da      	str	r2, [r3, #12]
 80019cc:	e7eb      	b.n	80019a6 <HAL_SPI_Transmit+0x11c>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80019ce:	782b      	ldrb	r3, [r5, #0]
 80019d0:	7303      	strb	r3, [r0, #12]
          hspi->TxXferCount--;
 80019d2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80019d4:	3b01      	subs	r3, #1
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	87e3      	strh	r3, [r4, #62]	; 0x3e
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80019da:	3501      	adds	r5, #1
 80019dc:	e7e7      	b.n	80019ae <HAL_SPI_Transmit+0x124>
 80019de:	782a      	ldrb	r2, [r5, #0]
 80019e0:	731a      	strb	r2, [r3, #12]
 80019e2:	e7f6      	b.n	80019d2 <HAL_SPI_Transmit+0x148>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80019e4:	2e00      	cmp	r6, #0
 80019e6:	d0c0      	beq.n	800196a <HAL_SPI_Transmit+0xe0>
 80019e8:	1c73      	adds	r3, r6, #1
 80019ea:	d0e0      	beq.n	80019ae <HAL_SPI_Transmit+0x124>
 80019ec:	f7fe fdfe 	bl	80005ec <HAL_GetTick>
 80019f0:	1bc0      	subs	r0, r0, r7
 80019f2:	4286      	cmp	r6, r0
 80019f4:	d8db      	bhi.n	80019ae <HAL_SPI_Transmit+0x124>
 80019f6:	e7b8      	b.n	800196a <HAL_SPI_Transmit+0xe0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80019f8:	2320      	movs	r3, #32
 80019fa:	6623      	str	r3, [r4, #96]	; 0x60
 80019fc:	e79e      	b.n	800193c <HAL_SPI_Transmit+0xb2>
    errorcode = HAL_BUSY;
 80019fe:	2002      	movs	r0, #2
 8001a00:	e7b4      	b.n	800196c <HAL_SPI_Transmit+0xe2>
  __HAL_LOCK(hspi);
 8001a02:	2002      	movs	r0, #2
 8001a04:	e7b8      	b.n	8001978 <HAL_SPI_Transmit+0xee>

08001a06 <HAL_SPI_TransmitReceive>:
{
 8001a06:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a0a:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 8001a0c:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
{
 8001a10:	f8dd 8020 	ldr.w	r8, [sp, #32]
  __HAL_LOCK(hspi);
 8001a14:	2b01      	cmp	r3, #1
{
 8001a16:	4604      	mov	r4, r0
 8001a18:	460d      	mov	r5, r1
 8001a1a:	4616      	mov	r6, r2
  __HAL_LOCK(hspi);
 8001a1c:	f000 8112 	beq.w	8001c44 <HAL_SPI_TransmitReceive+0x23e>
 8001a20:	2301      	movs	r3, #1
 8001a22:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8001a26:	f7fe fde1 	bl	80005ec <HAL_GetTick>
  tmp  = hspi->State;
 8001a2a:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tmp1 = hspi->Init.Mode;
 8001a2e:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 8001a30:	b2db      	uxtb	r3, r3
  if (!((tmp == HAL_SPI_STATE_READY) || \
 8001a32:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8001a34:	4681      	mov	r9, r0
  if (!((tmp == HAL_SPI_STATE_READY) || \
 8001a36:	d00a      	beq.n	8001a4e <HAL_SPI_TransmitReceive+0x48>
 8001a38:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001a3c:	f040 8100 	bne.w	8001c40 <HAL_SPI_TransmitReceive+0x23a>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001a40:	68a2      	ldr	r2, [r4, #8]
 8001a42:	2a00      	cmp	r2, #0
 8001a44:	f040 80fc 	bne.w	8001c40 <HAL_SPI_TransmitReceive+0x23a>
 8001a48:	2b04      	cmp	r3, #4
 8001a4a:	f040 80f9 	bne.w	8001c40 <HAL_SPI_TransmitReceive+0x23a>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001a4e:	2d00      	cmp	r5, #0
 8001a50:	d04b      	beq.n	8001aea <HAL_SPI_TransmitReceive+0xe4>
 8001a52:	2e00      	cmp	r6, #0
 8001a54:	d049      	beq.n	8001aea <HAL_SPI_TransmitReceive+0xe4>
 8001a56:	2f00      	cmp	r7, #0
 8001a58:	d047      	beq.n	8001aea <HAL_SPI_TransmitReceive+0xe4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001a5a:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8001a5e:	68e0      	ldr	r0, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001a60:	6426      	str	r6, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001a62:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001a64:	bf1c      	itt	ne
 8001a66:	2305      	movne	r3, #5
 8001a68:	f884 305d 	strbne.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001a6c:	2300      	movs	r3, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8001a6e:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001a72:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->RxISR       = NULL;
 8001a74:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->RxXferCount = Size;
 8001a76:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8001a7a:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxXferSize  = Size;
 8001a7c:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001a80:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001a82:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001a84:	87a7      	strh	r7, [r4, #60]	; 0x3c
 8001a86:	6823      	ldr	r3, [r4, #0]
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8001a88:	d804      	bhi.n	8001a94 <HAL_SPI_TransmitReceive+0x8e>
 8001a8a:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8001a8e:	b292      	uxth	r2, r2
 8001a90:	2a01      	cmp	r2, #1
 8001a92:	d92c      	bls.n	8001aee <HAL_SPI_TransmitReceive+0xe8>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001a94:	685a      	ldr	r2, [r3, #4]
 8001a96:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001a9a:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	0657      	lsls	r7, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001aa0:	bf5e      	ittt	pl
 8001aa2:	681a      	ldrpl	r2, [r3, #0]
 8001aa4:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8001aa8:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001aaa:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8001aae:	d956      	bls.n	8001b5e <HAL_SPI_TransmitReceive+0x158>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001ab0:	b119      	cbz	r1, 8001aba <HAL_SPI_TransmitReceive+0xb4>
 8001ab2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001ab4:	b292      	uxth	r2, r2
 8001ab6:	2a01      	cmp	r2, #1
 8001ab8:	d106      	bne.n	8001ac8 <HAL_SPI_TransmitReceive+0xc2>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001aba:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001abe:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001ac0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001ac2:	3b01      	subs	r3, #1
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001ac8:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001aca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	b993      	cbnz	r3, 8001af6 <HAL_SPI_TransmitReceive+0xf0>
 8001ad0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	b973      	cbnz	r3, 8001af6 <HAL_SPI_TransmitReceive+0xf0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ad8:	464a      	mov	r2, r9
 8001ada:	4641      	mov	r1, r8
 8001adc:	4620      	mov	r0, r4
 8001ade:	f7ff fe61 	bl	80017a4 <SPI_EndRxTxTransaction>
 8001ae2:	2800      	cmp	r0, #0
 8001ae4:	d033      	beq.n	8001b4e <HAL_SPI_TransmitReceive+0x148>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ae6:	2320      	movs	r3, #32
 8001ae8:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8001aea:	2001      	movs	r0, #1
 8001aec:	e02f      	b.n	8001b4e <HAL_SPI_TransmitReceive+0x148>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001af4:	e7d1      	b.n	8001a9a <HAL_SPI_TransmitReceive+0x94>
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001af6:	b177      	cbz	r7, 8001b16 <HAL_SPI_TransmitReceive+0x110>
 8001af8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	b15b      	cbz	r3, 8001b16 <HAL_SPI_TransmitReceive+0x110>
 8001afe:	6823      	ldr	r3, [r4, #0]
 8001b00:	689a      	ldr	r2, [r3, #8]
 8001b02:	0792      	lsls	r2, r2, #30
 8001b04:	d507      	bpl.n	8001b16 <HAL_SPI_TransmitReceive+0x110>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001b06:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001b0a:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8001b0c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8001b14:	2700      	movs	r7, #0
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001b16:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	b16b      	cbz	r3, 8001b3a <HAL_SPI_TransmitReceive+0x134>
 8001b1e:	6823      	ldr	r3, [r4, #0]
 8001b20:	689a      	ldr	r2, [r3, #8]
 8001b22:	07d0      	lsls	r0, r2, #31
 8001b24:	d509      	bpl.n	8001b3a <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 8001b2c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001b30:	3b01      	subs	r3, #1
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8001b38:	2701      	movs	r7, #1
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8001b3a:	f1b8 3fff 	cmp.w	r8, #4294967295
 8001b3e:	d0c4      	beq.n	8001aca <HAL_SPI_TransmitReceive+0xc4>
 8001b40:	f7fe fd54 	bl	80005ec <HAL_GetTick>
 8001b44:	eba0 0009 	sub.w	r0, r0, r9
 8001b48:	4580      	cmp	r8, r0
 8001b4a:	d8be      	bhi.n	8001aca <HAL_SPI_TransmitReceive+0xc4>
        errorcode = HAL_TIMEOUT;
 8001b4c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8001b54:	2300      	movs	r3, #0
 8001b56:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 8001b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001b5e:	b119      	cbz	r1, 8001b68 <HAL_SPI_TransmitReceive+0x162>
 8001b60:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001b62:	b292      	uxth	r2, r2
 8001b64:	2a01      	cmp	r2, #1
 8001b66:	d10a      	bne.n	8001b7e <HAL_SPI_TransmitReceive+0x178>
      if (hspi->TxXferCount > 1U)
 8001b68:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001b6a:	b292      	uxth	r2, r2
 8001b6c:	2a01      	cmp	r2, #1
 8001b6e:	d94d      	bls.n	8001c0c <HAL_SPI_TransmitReceive+0x206>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001b70:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001b74:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8001b76:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001b78:	3b02      	subs	r3, #2
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001b7e:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001b80:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	b923      	cbnz	r3, 8001b90 <HAL_SPI_TransmitReceive+0x18a>
 8001b86:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d0a3      	beq.n	8001ad8 <HAL_SPI_TransmitReceive+0xd2>
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001b90:	b197      	cbz	r7, 8001bb8 <HAL_SPI_TransmitReceive+0x1b2>
 8001b92:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	b17b      	cbz	r3, 8001bb8 <HAL_SPI_TransmitReceive+0x1b2>
 8001b98:	6823      	ldr	r3, [r4, #0]
 8001b9a:	689a      	ldr	r2, [r3, #8]
 8001b9c:	0791      	lsls	r1, r2, #30
 8001b9e:	d50b      	bpl.n	8001bb8 <HAL_SPI_TransmitReceive+0x1b2>
        if (hspi->TxXferCount > 1U)
 8001ba0:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001ba2:	b292      	uxth	r2, r2
 8001ba4:	2a01      	cmp	r2, #1
 8001ba6:	d939      	bls.n	8001c1c <HAL_SPI_TransmitReceive+0x216>
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8001ba8:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001bac:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount -= 2U;
 8001bae:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001bb0:	3b02      	subs	r3, #2
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8001bb6:	2700      	movs	r7, #0
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001bb8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	b1db      	cbz	r3, 8001bf8 <HAL_SPI_TransmitReceive+0x1f2>
 8001bc0:	6823      	ldr	r3, [r4, #0]
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	07d2      	lsls	r2, r2, #31
 8001bc6:	d517      	bpl.n	8001bf8 <HAL_SPI_TransmitReceive+0x1f2>
        if (hspi->RxXferCount > 1U)
 8001bc8:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8001bcc:	b292      	uxth	r2, r2
 8001bce:	2a01      	cmp	r2, #1
 8001bd0:	d92c      	bls.n	8001c2c <HAL_SPI_TransmitReceive+0x226>
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001bd2:	68da      	ldr	r2, [r3, #12]
 8001bd4:	f826 2b02 	strh.w	r2, [r6], #2
          hspi->RxXferCount -= 2U;
 8001bd8:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8001bdc:	3a02      	subs	r2, #2
 8001bde:	b292      	uxth	r2, r2
 8001be0:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8001be4:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8001be8:	b292      	uxth	r2, r2
 8001bea:	2a01      	cmp	r2, #1
 8001bec:	d803      	bhi.n	8001bf6 <HAL_SPI_TransmitReceive+0x1f0>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001bee:	685a      	ldr	r2, [r3, #4]
 8001bf0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001bf4:	605a      	str	r2, [r3, #4]
        txallowed = 1U;
 8001bf6:	2701      	movs	r7, #1
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8001bf8:	f1b8 3fff 	cmp.w	r8, #4294967295
 8001bfc:	d0c0      	beq.n	8001b80 <HAL_SPI_TransmitReceive+0x17a>
 8001bfe:	f7fe fcf5 	bl	80005ec <HAL_GetTick>
 8001c02:	eba0 0009 	sub.w	r0, r0, r9
 8001c06:	4580      	cmp	r8, r0
 8001c08:	d8ba      	bhi.n	8001b80 <HAL_SPI_TransmitReceive+0x17a>
 8001c0a:	e79f      	b.n	8001b4c <HAL_SPI_TransmitReceive+0x146>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001c0c:	782a      	ldrb	r2, [r5, #0]
 8001c0e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001c10:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001c12:	3b01      	subs	r3, #1
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	87e3      	strh	r3, [r4, #62]	; 0x3e
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001c18:	3501      	adds	r5, #1
 8001c1a:	e7b0      	b.n	8001b7e <HAL_SPI_TransmitReceive+0x178>
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001c1c:	782a      	ldrb	r2, [r5, #0]
 8001c1e:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 8001c20:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001c22:	3b01      	subs	r3, #1
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	87e3      	strh	r3, [r4, #62]	; 0x3e
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001c28:	3501      	adds	r5, #1
 8001c2a:	e7c4      	b.n	8001bb6 <HAL_SPI_TransmitReceive+0x1b0>
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001c2c:	7b1b      	ldrb	r3, [r3, #12]
 8001c2e:	7033      	strb	r3, [r6, #0]
          hspi->RxXferCount--;
 8001c30:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001c34:	3b01      	subs	r3, #1
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001c3c:	3601      	adds	r6, #1
 8001c3e:	e7da      	b.n	8001bf6 <HAL_SPI_TransmitReceive+0x1f0>
    errorcode = HAL_BUSY;
 8001c40:	2002      	movs	r0, #2
 8001c42:	e784      	b.n	8001b4e <HAL_SPI_TransmitReceive+0x148>
  __HAL_LOCK(hspi);
 8001c44:	2002      	movs	r0, #2
}
 8001c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001c4a <UART_EndRxTransfer>:
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001c4a:	6803      	ldr	r3, [r0, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001c52:	601a      	str	r2, [r3, #0]
#endif
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c54:	689a      	ldr	r2, [r3, #8]
 8001c56:	f022 0201 	bic.w	r2, r2, #1
 8001c5a:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001c5c:	2320      	movs	r3, #32
 8001c5e:	f880 3072 	strb.w	r3, [r0, #114]	; 0x72
  
  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	6603      	str	r3, [r0, #96]	; 0x60
 8001c66:	4770      	bx	lr

08001c68 <HAL_UART_TxCpltCallback>:
 8001c68:	4770      	bx	lr

08001c6a <HAL_UART_ErrorCallback>:
 8001c6a:	4770      	bx	lr

08001c6c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001c6c:	6803      	ldr	r3, [r0, #0]
 8001c6e:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001c70:	6819      	ldr	r1, [r3, #0]
{
 8001c72:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8001c74:	0716      	lsls	r6, r2, #28
{
 8001c76:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001c78:	689d      	ldr	r5, [r3, #8]
  if (errorflags == RESET)
 8001c7a:	d10a      	bne.n	8001c92 <HAL_UART_IRQHandler+0x26>
    if(((isrflags & USART_ISR_RXNE) != RESET)
 8001c7c:	0696      	lsls	r6, r2, #26
 8001c7e:	d565      	bpl.n	8001d4c <HAL_UART_IRQHandler+0xe0>
       && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001c80:	068e      	lsls	r6, r1, #26
 8001c82:	d563      	bpl.n	8001d4c <HAL_UART_IRQHandler+0xe0>
      if (huart->RxISR != NULL) {huart->RxISR(huart);}
 8001c84:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	f000 8089 	beq.w	8001d9e <HAL_UART_IRQHandler+0x132>
}
 8001c8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    if (huart->TxISR != NULL) {huart->TxISR(huart);}
 8001c90:	4718      	bx	r3
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8001c92:	f015 0001 	ands.w	r0, r5, #1
 8001c96:	d102      	bne.n	8001c9e <HAL_UART_IRQHandler+0x32>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8001c98:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001c9c:	d056      	beq.n	8001d4c <HAL_UART_IRQHandler+0xe0>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001c9e:	07d5      	lsls	r5, r2, #31
 8001ca0:	d507      	bpl.n	8001cb2 <HAL_UART_IRQHandler+0x46>
 8001ca2:	05ce      	lsls	r6, r1, #23
 8001ca4:	d505      	bpl.n	8001cb2 <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001ca6:	2501      	movs	r5, #1
 8001ca8:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001caa:	6f65      	ldr	r5, [r4, #116]	; 0x74
 8001cac:	f045 0501 	orr.w	r5, r5, #1
 8001cb0:	6765      	str	r5, [r4, #116]	; 0x74
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cb2:	0795      	lsls	r5, r2, #30
 8001cb4:	d506      	bpl.n	8001cc4 <HAL_UART_IRQHandler+0x58>
 8001cb6:	b128      	cbz	r0, 8001cc4 <HAL_UART_IRQHandler+0x58>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001cb8:	2502      	movs	r5, #2
 8001cba:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001cbc:	6f65      	ldr	r5, [r4, #116]	; 0x74
 8001cbe:	f045 0504 	orr.w	r5, r5, #4
 8001cc2:	6765      	str	r5, [r4, #116]	; 0x74
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cc4:	0756      	lsls	r6, r2, #29
 8001cc6:	d506      	bpl.n	8001cd6 <HAL_UART_IRQHandler+0x6a>
 8001cc8:	b128      	cbz	r0, 8001cd6 <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001cca:	2504      	movs	r5, #4
 8001ccc:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001cce:	6f65      	ldr	r5, [r4, #116]	; 0x74
 8001cd0:	f045 0502 	orr.w	r5, r5, #2
 8001cd4:	6765      	str	r5, [r4, #116]	; 0x74
    if(   ((isrflags & USART_ISR_ORE) != RESET)
 8001cd6:	0715      	lsls	r5, r2, #28
 8001cd8:	d507      	bpl.n	8001cea <HAL_UART_IRQHandler+0x7e>
       &&(  ((cr1its & USART_CR1_RXNEIE) != RESET) ||
 8001cda:	068e      	lsls	r6, r1, #26
 8001cdc:	d400      	bmi.n	8001ce0 <HAL_UART_IRQHandler+0x74>
 8001cde:	b120      	cbz	r0, 8001cea <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001ce0:	2008      	movs	r0, #8
 8001ce2:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001ce4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001ce6:	4303      	orrs	r3, r0
 8001ce8:	6763      	str	r3, [r4, #116]	; 0x74
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001cea:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d056      	beq.n	8001d9e <HAL_UART_IRQHandler+0x132>
      if(((isrflags & USART_ISR_RXNE) != RESET)
 8001cf0:	0695      	lsls	r5, r2, #26
 8001cf2:	d505      	bpl.n	8001d00 <HAL_UART_IRQHandler+0x94>
         && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001cf4:	0688      	lsls	r0, r1, #26
 8001cf6:	d503      	bpl.n	8001d00 <HAL_UART_IRQHandler+0x94>
        if (huart->RxISR != NULL) {huart->RxISR(huart);}
 8001cf8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001cfa:	b10b      	cbz	r3, 8001d00 <HAL_UART_IRQHandler+0x94>
 8001cfc:	4620      	mov	r0, r4
 8001cfe:	4798      	blx	r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001d00:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001d02:	0719      	lsls	r1, r3, #28
        UART_EndRxTransfer(huart);
 8001d04:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001d06:	d404      	bmi.n	8001d12 <HAL_UART_IRQHandler+0xa6>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8001d08:	6823      	ldr	r3, [r4, #0]
 8001d0a:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001d0c:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001d10:	d018      	beq.n	8001d44 <HAL_UART_IRQHandler+0xd8>
        UART_EndRxTransfer(huart);
 8001d12:	f7ff ff9a 	bl	8001c4a <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d16:	6823      	ldr	r3, [r4, #0]
 8001d18:	689a      	ldr	r2, [r3, #8]
 8001d1a:	0652      	lsls	r2, r2, #25
 8001d1c:	d50e      	bpl.n	8001d3c <HAL_UART_IRQHandler+0xd0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d1e:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001d20:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d26:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001d28:	b140      	cbz	r0, 8001d3c <HAL_UART_IRQHandler+0xd0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001d2a:	4b1d      	ldr	r3, [pc, #116]	; (8001da0 <HAL_UART_IRQHandler+0x134>)
 8001d2c:	6383      	str	r3, [r0, #56]	; 0x38
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001d2e:	f7fe fcea 	bl	8000706 <HAL_DMA_Abort_IT>
 8001d32:	2800      	cmp	r0, #0
 8001d34:	d033      	beq.n	8001d9e <HAL_UART_IRQHandler+0x132>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001d36:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001d38:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001d3a:	e7a7      	b.n	8001c8c <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8001d3c:	4620      	mov	r0, r4
 8001d3e:	f7ff ff94 	bl	8001c6a <HAL_UART_ErrorCallback>
 8001d42:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001d44:	f7ff ff91 	bl	8001c6a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d48:	6765      	str	r5, [r4, #116]	; 0x74
 8001d4a:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8001d4c:	02d6      	lsls	r6, r2, #11
 8001d4e:	d50e      	bpl.n	8001d6e <HAL_UART_IRQHandler+0x102>
 8001d50:	0268      	lsls	r0, r5, #9
 8001d52:	d50c      	bpl.n	8001d6e <HAL_UART_IRQHandler+0x102>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001d54:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d58:	621a      	str	r2, [r3, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8001d5a:	2320      	movs	r3, #32
 8001d5c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    HAL_UARTEx_WakeupCallback(huart);
 8001d60:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8001d62:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
}
 8001d66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8001d6a:	f000 bafd 	b.w	8002368 <HAL_UARTEx_WakeupCallback>
  if(((isrflags & USART_ISR_TXE) != RESET)
 8001d6e:	0616      	lsls	r6, r2, #24
 8001d70:	d505      	bpl.n	8001d7e <HAL_UART_IRQHandler+0x112>
     && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001d72:	060d      	lsls	r5, r1, #24
 8001d74:	d503      	bpl.n	8001d7e <HAL_UART_IRQHandler+0x112>
    if (huart->TxISR != NULL) {huart->TxISR(huart);}
 8001d76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001d78:	b18b      	cbz	r3, 8001d9e <HAL_UART_IRQHandler+0x132>
 8001d7a:	4620      	mov	r0, r4
 8001d7c:	e786      	b.n	8001c8c <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001d7e:	0650      	lsls	r0, r2, #25
 8001d80:	d50d      	bpl.n	8001d9e <HAL_UART_IRQHandler+0x132>
 8001d82:	064a      	lsls	r2, r1, #25
 8001d84:	d50b      	bpl.n	8001d9e <HAL_UART_IRQHandler+0x132>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d8c:	601a      	str	r2, [r3, #0]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001d8e:	2320      	movs	r3, #32
 8001d90:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  
  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	6663      	str	r3, [r4, #100]	; 0x64
  
  HAL_UART_TxCpltCallback(huart);
 8001d98:	4620      	mov	r0, r4
 8001d9a:	f7ff ff65 	bl	8001c68 <HAL_UART_TxCpltCallback>
 8001d9e:	bd70      	pop	{r4, r5, r6, pc}
 8001da0:	08001da5 	.word	0x08001da5

08001da4 <UART_DMAAbortOnError>:
{
 8001da4:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8001da6:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8001dae:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8001db2:	f7ff ff5a 	bl	8001c6a <HAL_UART_ErrorCallback>
 8001db6:	bd08      	pop	{r3, pc}

08001db8 <UART_SetConfig>:
  if(UART_INSTANCE_LOWPOWER(huart))
 8001db8:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001dba:	69c1      	ldr	r1, [r0, #28]
{
 8001dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dbe:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001dc0:	6883      	ldr	r3, [r0, #8]
 8001dc2:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001dc4:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001dc6:	4303      	orrs	r3, r0
 8001dc8:	6960      	ldr	r0, [r4, #20]
 8001dca:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001dcc:	48ba      	ldr	r0, [pc, #744]	; (80020b8 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001dce:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001dd0:	4028      	ands	r0, r5
 8001dd2:	4303      	orrs	r3, r0
 8001dd4:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001dd6:	6853      	ldr	r3, [r2, #4]
 8001dd8:	68e0      	ldr	r0, [r4, #12]
 8001dda:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001dde:	4303      	orrs	r3, r0
 8001de0:	6053      	str	r3, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001de2:	4bb6      	ldr	r3, [pc, #728]	; (80020bc <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001de4:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001de6:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 8001de8:	bf1c      	itt	ne
 8001dea:	6a23      	ldrne	r3, [r4, #32]
 8001dec:	4318      	orrne	r0, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001dee:	6893      	ldr	r3, [r2, #8]
 8001df0:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8001df4:	4303      	orrs	r3, r0
 8001df6:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001df8:	4bb1      	ldr	r3, [pc, #708]	; (80020c0 <UART_SetConfig+0x308>)
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d119      	bne.n	8001e32 <UART_SetConfig+0x7a>
 8001dfe:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001e02:	4ab0      	ldr	r2, [pc, #704]	; (80020c4 <UART_SetConfig+0x30c>)
 8001e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e08:	f003 0303 	and.w	r3, r3, #3
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e0c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001e10:	5cd3      	ldrb	r3, [r2, r3]
 8001e12:	f040 8138 	bne.w	8002086 <UART_SetConfig+0x2ce>
    switch (clocksource)
 8001e16:	2b08      	cmp	r3, #8
 8001e18:	f200 808f 	bhi.w	8001f3a <UART_SetConfig+0x182>
 8001e1c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001e20:	00ca011a 	.word	0x00ca011a
 8001e24:	008d00f9 	.word	0x008d00f9
 8001e28:	008d0114 	.word	0x008d0114
 8001e2c:	008d008d 	.word	0x008d008d
 8001e30:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e32:	4ba5      	ldr	r3, [pc, #660]	; (80020c8 <UART_SetConfig+0x310>)
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d107      	bne.n	8001e48 <UART_SetConfig+0x90>
 8001e38:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8001e3c:	4aa3      	ldr	r2, [pc, #652]	; (80020cc <UART_SetConfig+0x314>)
 8001e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e42:	f003 030c 	and.w	r3, r3, #12
 8001e46:	e7e1      	b.n	8001e0c <UART_SetConfig+0x54>
 8001e48:	4ba1      	ldr	r3, [pc, #644]	; (80020d0 <UART_SetConfig+0x318>)
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d123      	bne.n	8001e96 <UART_SetConfig+0xde>
 8001e4e:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8001e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e56:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001e5a:	2b10      	cmp	r3, #16
 8001e5c:	f000 80f1 	beq.w	8002042 <UART_SetConfig+0x28a>
 8001e60:	d80b      	bhi.n	8001e7a <UART_SetConfig+0xc2>
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f000 80f3 	beq.w	800204e <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e68:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
      ret = HAL_ERROR;
 8001e6c:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001e70:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e74:	f000 80f8 	beq.w	8002068 <UART_SetConfig+0x2b0>
 8001e78:	e0a8      	b.n	8001fcc <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e7a:	2b20      	cmp	r3, #32
 8001e7c:	f000 80c6 	beq.w	800200c <UART_SetConfig+0x254>
 8001e80:	2b30      	cmp	r3, #48	; 0x30
 8001e82:	d1f1      	bne.n	8001e68 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e84:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001e88:	f040 80b8 	bne.w	8001ffc <UART_SetConfig+0x244>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001e8c:	6860      	ldr	r0, [r4, #4]
 8001e8e:	0843      	lsrs	r3, r0, #1
 8001e90:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001e94:	e0c3      	b.n	800201e <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e96:	4b8f      	ldr	r3, [pc, #572]	; (80020d4 <UART_SetConfig+0x31c>)
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d11e      	bne.n	8001eda <UART_SetConfig+0x122>
 8001e9c:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8001ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ea4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001ea8:	2b40      	cmp	r3, #64	; 0x40
 8001eaa:	f000 80bb 	beq.w	8002024 <UART_SetConfig+0x26c>
 8001eae:	d80a      	bhi.n	8001ec6 <UART_SetConfig+0x10e>
 8001eb0:	b97b      	cbnz	r3, 8001ed2 <UART_SetConfig+0x11a>
  if(UART_INSTANCE_LOWPOWER(huart))
 8001eb2:	4b82      	ldr	r3, [pc, #520]	; (80020bc <UART_SetConfig+0x304>)
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	f040 80ca 	bne.w	800204e <UART_SetConfig+0x296>
      lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8001eba:	f7ff f8ff 	bl	80010bc <HAL_RCC_GetPCLK1Freq>
      break;
 8001ebe:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8001ec0:	bbb0      	cbnz	r0, 8001f30 <UART_SetConfig+0x178>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	e03a      	b.n	8001f3c <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ec6:	2b80      	cmp	r3, #128	; 0x80
 8001ec8:	f000 809d 	beq.w	8002006 <UART_SetConfig+0x24e>
 8001ecc:	2bc0      	cmp	r3, #192	; 0xc0
 8001ece:	f000 80b0 	beq.w	8002032 <UART_SetConfig+0x27a>
  if(UART_INSTANCE_LOWPOWER(huart))
 8001ed2:	4b7a      	ldr	r3, [pc, #488]	; (80020bc <UART_SetConfig+0x304>)
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d1c7      	bne.n	8001e68 <UART_SetConfig+0xb0>
 8001ed8:	e02f      	b.n	8001f3a <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001eda:	4b7f      	ldr	r3, [pc, #508]	; (80020d8 <UART_SetConfig+0x320>)
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d111      	bne.n	8001f04 <UART_SetConfig+0x14c>
 8001ee0:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8001ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ee8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ef0:	f000 8098 	beq.w	8002024 <UART_SetConfig+0x26c>
 8001ef4:	d9dc      	bls.n	8001eb0 <UART_SetConfig+0xf8>
 8001ef6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001efa:	f000 8084 	beq.w	8002006 <UART_SetConfig+0x24e>
 8001efe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001f02:	e7e4      	b.n	8001ece <UART_SetConfig+0x116>
 8001f04:	4b6d      	ldr	r3, [pc, #436]	; (80020bc <UART_SetConfig+0x304>)
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d1ae      	bne.n	8001e68 <UART_SetConfig+0xb0>
 8001f0a:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8001f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f12:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001f16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f1a:	f000 8083 	beq.w	8002024 <UART_SetConfig+0x26c>
 8001f1e:	d9c7      	bls.n	8001eb0 <UART_SetConfig+0xf8>
 8001f20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f24:	d06f      	beq.n	8002006 <UART_SetConfig+0x24e>
 8001f26:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001f2a:	e7d0      	b.n	8001ece <UART_SetConfig+0x116>
      lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001f2c:	486b      	ldr	r0, [pc, #428]	; (80020dc <UART_SetConfig+0x324>)
  if(UART_INSTANCE_LOWPOWER(huart))
 8001f2e:	2302      	movs	r3, #2
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8001f30:	6862      	ldr	r2, [r4, #4]
 8001f32:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8001f36:	4281      	cmp	r1, r0
 8001f38:	d905      	bls.n	8001f46 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8001f3a:	2201      	movs	r2, #1
  huart->RxISR = NULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001f40:	6663      	str	r3, [r4, #100]	; 0x64
}
 8001f42:	4610      	mov	r0, r2
 8001f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8001f46:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8001f4a:	d8f6      	bhi.n	8001f3a <UART_SetConfig+0x182>
        switch (clocksource)
 8001f4c:	2b08      	cmp	r3, #8
 8001f4e:	d82e      	bhi.n	8001fae <UART_SetConfig+0x1f6>
 8001f50:	e8df f003 	tbb	[pc, r3]
 8001f54:	2d1c2d05 	.word	0x2d1c2d05
 8001f58:	2d2d2d24 	.word	0x2d2d2d24
 8001f5c:	27          	.byte	0x27
 8001f5d:	00          	.byte	0x00
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001f5e:	f7ff f8ad 	bl	80010bc <HAL_RCC_GetPCLK1Freq>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f62:	6862      	ldr	r2, [r4, #4]
 8001f64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f68:	0856      	lsrs	r6, r2, #1
 8001f6a:	2700      	movs	r7, #0
 8001f6c:	fbe1 6700 	umlal	r6, r7, r1, r0
 8001f70:	2300      	movs	r3, #0
 8001f72:	4630      	mov	r0, r6
 8001f74:	4639      	mov	r1, r7
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001f76:	f7fe f983 	bl	8000280 <__aeabi_uldivmod>
          break;
 8001f7a:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001f7c:	4b58      	ldr	r3, [pc, #352]	; (80020e0 <UART_SetConfig+0x328>)
 8001f7e:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8001f82:	4299      	cmp	r1, r3
 8001f84:	d8d9      	bhi.n	8001f3a <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8001f86:	6823      	ldr	r3, [r4, #0]
 8001f88:	60d8      	str	r0, [r3, #12]
 8001f8a:	e7d7      	b.n	8001f3c <UART_SetConfig+0x184>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8001f8c:	4855      	ldr	r0, [pc, #340]	; (80020e4 <UART_SetConfig+0x32c>)
 8001f8e:	0855      	lsrs	r5, r2, #1
 8001f90:	2300      	movs	r3, #0
 8001f92:	2100      	movs	r1, #0
 8001f94:	1940      	adds	r0, r0, r5
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001f96:	f141 0100 	adc.w	r1, r1, #0
 8001f9a:	e7ec      	b.n	8001f76 <UART_SetConfig+0x1be>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f9c:	f7fe fd38 	bl	8000a10 <HAL_RCC_GetSysClockFreq>
 8001fa0:	e7df      	b.n	8001f62 <UART_SetConfig+0x1aa>
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001fa2:	0850      	lsrs	r0, r2, #1
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8001fac:	e7f3      	b.n	8001f96 <UART_SetConfig+0x1de>
          ret = HAL_ERROR;
 8001fae:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001fb0:	2000      	movs	r0, #0
 8001fb2:	e7e3      	b.n	8001f7c <UART_SetConfig+0x1c4>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001fb4:	f7ff f892 	bl	80010dc <HAL_RCC_GetPCLK2Freq>
 8001fb8:	e04e      	b.n	8002058 <UART_SetConfig+0x2a0>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001fba:	f7ff f87f 	bl	80010bc <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001fbe:	6862      	ldr	r2, [r4, #4]
 8001fc0:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001fc4:	fbb3 f3f2 	udiv	r3, r3, r2
 8001fc8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001fca:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001fcc:	f1a3 0010 	sub.w	r0, r3, #16
 8001fd0:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001fd4:	4288      	cmp	r0, r1
 8001fd6:	d8b0      	bhi.n	8001f3a <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8001fd8:	6821      	ldr	r1, [r4, #0]
 8001fda:	60cb      	str	r3, [r1, #12]
 8001fdc:	e7ae      	b.n	8001f3c <UART_SetConfig+0x184>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001fde:	f7ff f87d 	bl	80010dc <HAL_RCC_GetPCLK2Freq>
 8001fe2:	e7ec      	b.n	8001fbe <UART_SetConfig+0x206>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001fe4:	6860      	ldr	r0, [r4, #4]
 8001fe6:	0843      	lsrs	r3, r0, #1
 8001fe8:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001fec:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001ff0:	fbb3 f3f0 	udiv	r3, r3, r0
 8001ff4:	e7e8      	b.n	8001fc8 <UART_SetConfig+0x210>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001ff6:	f7fe fd0b 	bl	8000a10 <HAL_RCC_GetSysClockFreq>
 8001ffa:	e7e0      	b.n	8001fbe <UART_SetConfig+0x206>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001ffc:	6860      	ldr	r0, [r4, #4]
 8001ffe:	0843      	lsrs	r3, r0, #1
 8002000:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002004:	e7f4      	b.n	8001ff0 <UART_SetConfig+0x238>
  if(UART_INSTANCE_LOWPOWER(huart))
 8002006:	4b2d      	ldr	r3, [pc, #180]	; (80020bc <UART_SetConfig+0x304>)
 8002008:	429a      	cmp	r2, r3
 800200a:	d08f      	beq.n	8001f2c <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800200c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002010:	d1e8      	bne.n	8001fe4 <UART_SetConfig+0x22c>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002012:	6860      	ldr	r0, [r4, #4]
 8002014:	0843      	lsrs	r3, r0, #1
 8002016:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800201a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800201e:	fbb3 f3f0 	udiv	r3, r3, r0
 8002022:	e01f      	b.n	8002064 <UART_SetConfig+0x2ac>
  if(UART_INSTANCE_LOWPOWER(huart))
 8002024:	4b25      	ldr	r3, [pc, #148]	; (80020bc <UART_SetConfig+0x304>)
 8002026:	429a      	cmp	r2, r3
 8002028:	d10b      	bne.n	8002042 <UART_SetConfig+0x28a>
      lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800202a:	f7fe fcf1 	bl	8000a10 <HAL_RCC_GetSysClockFreq>
      break;
 800202e:	2304      	movs	r3, #4
 8002030:	e746      	b.n	8001ec0 <UART_SetConfig+0x108>
  if(UART_INSTANCE_LOWPOWER(huart))
 8002032:	4b22      	ldr	r3, [pc, #136]	; (80020bc <UART_SetConfig+0x304>)
 8002034:	429a      	cmp	r2, r3
 8002036:	f47f af25 	bne.w	8001e84 <UART_SetConfig+0xcc>
      lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800203a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if(UART_INSTANCE_LOWPOWER(huart))
 800203e:	2308      	movs	r3, #8
 8002040:	e776      	b.n	8001f30 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002042:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002046:	d1d6      	bne.n	8001ff6 <UART_SetConfig+0x23e>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002048:	f7fe fce2 	bl	8000a10 <HAL_RCC_GetSysClockFreq>
 800204c:	e004      	b.n	8002058 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800204e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002052:	d1b2      	bne.n	8001fba <UART_SetConfig+0x202>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002054:	f7ff f832 	bl	80010bc <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002058:	6861      	ldr	r1, [r4, #4]
 800205a:	084a      	lsrs	r2, r1, #1
 800205c:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002060:	fbb3 f3f1 	udiv	r3, r3, r1
 8002064:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002066:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002068:	f1a3 0010 	sub.w	r0, r3, #16
 800206c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002070:	4288      	cmp	r0, r1
 8002072:	f63f af62 	bhi.w	8001f3a <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8002076:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 800207a:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800207c:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002080:	430b      	orrs	r3, r1
 8002082:	60c3      	str	r3, [r0, #12]
 8002084:	e75a      	b.n	8001f3c <UART_SetConfig+0x184>
    switch (clocksource)
 8002086:	2b08      	cmp	r3, #8
 8002088:	f63f af57 	bhi.w	8001f3a <UART_SetConfig+0x182>
 800208c:	a201      	add	r2, pc, #4	; (adr r2, 8002094 <UART_SetConfig+0x2dc>)
 800208e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002092:	bf00      	nop
 8002094:	08001fbb 	.word	0x08001fbb
 8002098:	08001fdf 	.word	0x08001fdf
 800209c:	08001fe5 	.word	0x08001fe5
 80020a0:	08001f3b 	.word	0x08001f3b
 80020a4:	08001ff7 	.word	0x08001ff7
 80020a8:	08001f3b 	.word	0x08001f3b
 80020ac:	08001f3b 	.word	0x08001f3b
 80020b0:	08001f3b 	.word	0x08001f3b
 80020b4:	08001ffd 	.word	0x08001ffd
 80020b8:	efff69f3 	.word	0xefff69f3
 80020bc:	40008000 	.word	0x40008000
 80020c0:	40013800 	.word	0x40013800
 80020c4:	08003650 	.word	0x08003650
 80020c8:	40004400 	.word	0x40004400
 80020cc:	08003654 	.word	0x08003654
 80020d0:	40004800 	.word	0x40004800
 80020d4:	40004c00 	.word	0x40004c00
 80020d8:	40005000 	.word	0x40005000
 80020dc:	00f42400 	.word	0x00f42400
 80020e0:	000ffcff 	.word	0x000ffcff
 80020e4:	f4240000 	.word	0xf4240000

080020e8 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80020e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80020ea:	07da      	lsls	r2, r3, #31
{
 80020ec:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80020ee:	d506      	bpl.n	80020fe <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80020f0:	6801      	ldr	r1, [r0, #0]
 80020f2:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80020f4:	684a      	ldr	r2, [r1, #4]
 80020f6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80020fa:	4322      	orrs	r2, r4
 80020fc:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80020fe:	079c      	lsls	r4, r3, #30
 8002100:	d506      	bpl.n	8002110 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002102:	6801      	ldr	r1, [r0, #0]
 8002104:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002106:	684a      	ldr	r2, [r1, #4]
 8002108:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800210c:	4322      	orrs	r2, r4
 800210e:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002110:	0759      	lsls	r1, r3, #29
 8002112:	d506      	bpl.n	8002122 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002114:	6801      	ldr	r1, [r0, #0]
 8002116:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002118:	684a      	ldr	r2, [r1, #4]
 800211a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800211e:	4322      	orrs	r2, r4
 8002120:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002122:	071a      	lsls	r2, r3, #28
 8002124:	d506      	bpl.n	8002134 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002126:	6801      	ldr	r1, [r0, #0]
 8002128:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800212a:	684a      	ldr	r2, [r1, #4]
 800212c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002130:	4322      	orrs	r2, r4
 8002132:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002134:	06dc      	lsls	r4, r3, #27
 8002136:	d506      	bpl.n	8002146 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002138:	6801      	ldr	r1, [r0, #0]
 800213a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800213c:	688a      	ldr	r2, [r1, #8]
 800213e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002142:	4322      	orrs	r2, r4
 8002144:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002146:	0699      	lsls	r1, r3, #26
 8002148:	d506      	bpl.n	8002158 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800214a:	6801      	ldr	r1, [r0, #0]
 800214c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800214e:	688a      	ldr	r2, [r1, #8]
 8002150:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002154:	4322      	orrs	r2, r4
 8002156:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002158:	065a      	lsls	r2, r3, #25
 800215a:	d50f      	bpl.n	800217c <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800215c:	6801      	ldr	r1, [r0, #0]
 800215e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002160:	684a      	ldr	r2, [r1, #4]
 8002162:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002166:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002168:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800216c:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800216e:	d105      	bne.n	800217c <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002170:	684a      	ldr	r2, [r1, #4]
 8002172:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002174:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002178:	4322      	orrs	r2, r4
 800217a:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800217c:	061b      	lsls	r3, r3, #24
 800217e:	d506      	bpl.n	800218e <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002180:	6802      	ldr	r2, [r0, #0]
 8002182:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002184:	6853      	ldr	r3, [r2, #4]
 8002186:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800218a:	430b      	orrs	r3, r1
 800218c:	6053      	str	r3, [r2, #4]
 800218e:	bd10      	pop	{r4, pc}

08002190 <UART_WaitOnFlagUntilTimeout>:
{
 8002190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002194:	9d06      	ldr	r5, [sp, #24]
 8002196:	4604      	mov	r4, r0
 8002198:	460f      	mov	r7, r1
 800219a:	4616      	mov	r6, r2
 800219c:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800219e:	6821      	ldr	r1, [r4, #0]
 80021a0:	69ca      	ldr	r2, [r1, #28]
 80021a2:	ea37 0302 	bics.w	r3, r7, r2
 80021a6:	bf0c      	ite	eq
 80021a8:	2201      	moveq	r2, #1
 80021aa:	2200      	movne	r2, #0
 80021ac:	42b2      	cmp	r2, r6
 80021ae:	d002      	beq.n	80021b6 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80021b0:	2000      	movs	r0, #0
}
 80021b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80021b6:	1c6b      	adds	r3, r5, #1
 80021b8:	d0f2      	beq.n	80021a0 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80021ba:	b99d      	cbnz	r5, 80021e4 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80021bc:	6823      	ldr	r3, [r4, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80021c4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	f022 0201 	bic.w	r2, r2, #1
 80021cc:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80021ce:	2320      	movs	r3, #32
 80021d0:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 80021d4:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 80021d8:	2300      	movs	r3, #0
 80021da:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 80021de:	2003      	movs	r0, #3
 80021e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80021e4:	f7fe fa02 	bl	80005ec <HAL_GetTick>
 80021e8:	eba0 0008 	sub.w	r0, r0, r8
 80021ec:	4285      	cmp	r5, r0
 80021ee:	d2d6      	bcs.n	800219e <UART_WaitOnFlagUntilTimeout+0xe>
 80021f0:	e7e4      	b.n	80021bc <UART_WaitOnFlagUntilTimeout+0x2c>

080021f2 <HAL_UART_Transmit>:
{
 80021f2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80021f6:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 80021f8:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 80021fc:	2b20      	cmp	r3, #32
{
 80021fe:	4604      	mov	r4, r0
 8002200:	460d      	mov	r5, r1
 8002202:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002204:	d14a      	bne.n	800229c <HAL_UART_Transmit+0xaa>
    if((pData == NULL ) || (Size == 0U))
 8002206:	2900      	cmp	r1, #0
 8002208:	d046      	beq.n	8002298 <HAL_UART_Transmit+0xa6>
 800220a:	2a00      	cmp	r2, #0
 800220c:	d044      	beq.n	8002298 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 800220e:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002212:	2b01      	cmp	r3, #1
 8002214:	d042      	beq.n	800229c <HAL_UART_Transmit+0xaa>
 8002216:	2301      	movs	r3, #1
 8002218:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800221c:	2300      	movs	r3, #0
 800221e:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002220:	2321      	movs	r3, #33	; 0x21
 8002222:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8002226:	f7fe f9e1 	bl	80005ec <HAL_GetTick>
    huart->TxXferSize  = Size;
 800222a:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 800222e:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002230:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002234:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002238:	9700      	str	r7, [sp, #0]
    while(huart->TxXferCount > 0U)
 800223a:	b292      	uxth	r2, r2
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800223c:	4633      	mov	r3, r6
    while(huart->TxXferCount > 0U)
 800223e:	b952      	cbnz	r2, 8002256 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002240:	2140      	movs	r1, #64	; 0x40
 8002242:	4620      	mov	r0, r4
 8002244:	f7ff ffa4 	bl	8002190 <UART_WaitOnFlagUntilTimeout>
 8002248:	b958      	cbnz	r0, 8002262 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 800224a:	2320      	movs	r3, #32
 800224c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8002250:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8002254:	e006      	b.n	8002264 <HAL_UART_Transmit+0x72>
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002256:	2200      	movs	r2, #0
 8002258:	2180      	movs	r1, #128	; 0x80
 800225a:	4620      	mov	r0, r4
 800225c:	f7ff ff98 	bl	8002190 <UART_WaitOnFlagUntilTimeout>
 8002260:	b118      	cbz	r0, 800226a <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8002262:	2003      	movs	r0, #3
}
 8002264:	b002      	add	sp, #8
 8002266:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800226a:	68a3      	ldr	r3, [r4, #8]
 800226c:	6822      	ldr	r2, [r4, #0]
 800226e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002272:	d10d      	bne.n	8002290 <HAL_UART_Transmit+0x9e>
 8002274:	6923      	ldr	r3, [r4, #16]
 8002276:	b95b      	cbnz	r3, 8002290 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002278:	f835 3b02 	ldrh.w	r3, [r5], #2
 800227c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002280:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002282:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8002286:	3b01      	subs	r3, #1
 8002288:	b29b      	uxth	r3, r3
 800228a:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 800228e:	e7d1      	b.n	8002234 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002290:	782b      	ldrb	r3, [r5, #0]
 8002292:	8513      	strh	r3, [r2, #40]	; 0x28
 8002294:	3501      	adds	r5, #1
 8002296:	e7f4      	b.n	8002282 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8002298:	2001      	movs	r0, #1
 800229a:	e7e3      	b.n	8002264 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 800229c:	2002      	movs	r0, #2
 800229e:	e7e1      	b.n	8002264 <HAL_UART_Transmit+0x72>

080022a0 <UART_CheckIdleState>:
{
 80022a0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80022a2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022a4:	2600      	movs	r6, #0
 80022a6:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80022a8:	f7fe f9a0 	bl	80005ec <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80022ac:	6823      	ldr	r3, [r4, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80022b2:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80022b4:	d417      	bmi.n	80022e6 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80022b6:	6823      	ldr	r3, [r4, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	075b      	lsls	r3, r3, #29
 80022bc:	d50a      	bpl.n	80022d4 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80022be:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80022c2:	9300      	str	r3, [sp, #0]
 80022c4:	2200      	movs	r2, #0
 80022c6:	462b      	mov	r3, r5
 80022c8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80022cc:	4620      	mov	r0, r4
 80022ce:	f7ff ff5f 	bl	8002190 <UART_WaitOnFlagUntilTimeout>
 80022d2:	b9a0      	cbnz	r0, 80022fe <UART_CheckIdleState+0x5e>
  huart->gState= HAL_UART_STATE_READY;
 80022d4:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80022d6:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80022d8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 80022dc:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState= HAL_UART_STATE_READY;
 80022e0:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 80022e4:	e00c      	b.n	8002300 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80022e6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	4632      	mov	r2, r6
 80022ee:	4603      	mov	r3, r0
 80022f0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80022f4:	4620      	mov	r0, r4
 80022f6:	f7ff ff4b 	bl	8002190 <UART_WaitOnFlagUntilTimeout>
 80022fa:	2800      	cmp	r0, #0
 80022fc:	d0db      	beq.n	80022b6 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80022fe:	2003      	movs	r0, #3
}
 8002300:	b002      	add	sp, #8
 8002302:	bd70      	pop	{r4, r5, r6, pc}

08002304 <HAL_UART_Init>:
{
 8002304:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002306:	4604      	mov	r4, r0
 8002308:	b360      	cbz	r0, 8002364 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 800230a:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 800230e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002312:	b91b      	cbnz	r3, 800231c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002314:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8002318:	f000 fcb6 	bl	8002c88 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800231c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800231e:	2324      	movs	r3, #36	; 0x24
 8002320:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8002324:	6813      	ldr	r3, [r2, #0]
 8002326:	f023 0301 	bic.w	r3, r3, #1
 800232a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800232c:	4620      	mov	r0, r4
 800232e:	f7ff fd43 	bl	8001db8 <UART_SetConfig>
 8002332:	2801      	cmp	r0, #1
 8002334:	d016      	beq.n	8002364 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002336:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002338:	b113      	cbz	r3, 8002340 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 800233a:	4620      	mov	r0, r4
 800233c:	f7ff fed4 	bl	80020e8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002340:	6823      	ldr	r3, [r4, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002348:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002350:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002358:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800235a:	601a      	str	r2, [r3, #0]
}
 800235c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002360:	f7ff bf9e 	b.w	80022a0 <UART_CheckIdleState>
}
 8002364:	2001      	movs	r0, #1
 8002366:	bd10      	pop	{r4, pc}

08002368 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
 __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002368:	4770      	bx	lr
	...

0800236c <FCU_Transmit_G>:
 * Transmettre une donne aux afficheurs de la partie gauche du FCU
 * Paramtres : reg = registre o envoyer la donne (Digits 1-4, leds 5, indics 6)
 * 			    data = valeur  envoyer au registre ( defines dans fcu_functions.h )
 */
void FCU_Transmit_G(uint8_t reg, uint8_t data)
{
 800236c:	b513      	push	{r0, r1, r4, lr}
	HAL_GPIO_WritePin(NSS_AffG_GPIO_Port, NSS_AffG_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit(&hspi3, &reg , 1, 1000);
 800236e:	4c12      	ldr	r4, [pc, #72]	; (80023b8 <FCU_Transmit_G+0x4c>)
{
 8002370:	f88d 0007 	strb.w	r0, [sp, #7]
 8002374:	f88d 1006 	strb.w	r1, [sp, #6]
	HAL_GPIO_WritePin(NSS_AffG_GPIO_Port, NSS_AffG_Pin, GPIO_PIN_RESET);
 8002378:	2200      	movs	r2, #0
 800237a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800237e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002382:	f7fe fac1 	bl	8000908 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &reg , 1, 1000);
 8002386:	f10d 0107 	add.w	r1, sp, #7
 800238a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800238e:	2201      	movs	r2, #1
 8002390:	4620      	mov	r0, r4
 8002392:	f7ff fa7a 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 8002396:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800239a:	f10d 0106 	add.w	r1, sp, #6
 800239e:	2201      	movs	r2, #1
 80023a0:	4620      	mov	r0, r4
 80023a2:	f7ff fa72 	bl	800188a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(NSS_AffG_GPIO_Port, NSS_AffG_Pin, GPIO_PIN_SET);
 80023a6:	2201      	movs	r2, #1
 80023a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023b0:	f7fe faaa 	bl	8000908 <HAL_GPIO_WritePin>
}
 80023b4:	b002      	add	sp, #8
 80023b6:	bd10      	pop	{r4, pc}
 80023b8:	20000098 	.word	0x20000098

080023bc <FCU_Transmit_D>:
 * Transmettre une donne aux afficheurs de la partie droite du FCU
 * Paramtres : reg = registre o envoyer la donne (Digits 1-4, leds 5, indics 8)
 * 			    data = valeur  envoyer au registre ( defines dans fcu_functions.h )
 */
void FCU_Transmit_D(uint8_t reg, uint8_t data)
{
 80023bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
	HAL_GPIO_WritePin(NSS_AffD_GPIO_Port, NSS_AffD_Pin, GPIO_PIN_RESET);
 80023be:	4c11      	ldr	r4, [pc, #68]	; (8002404 <FCU_Transmit_D+0x48>)
	HAL_SPI_Transmit(&hspi3, &reg , 1, 1000);
 80023c0:	4d11      	ldr	r5, [pc, #68]	; (8002408 <FCU_Transmit_D+0x4c>)
{
 80023c2:	f88d 0007 	strb.w	r0, [sp, #7]
 80023c6:	f88d 1006 	strb.w	r1, [sp, #6]
	HAL_GPIO_WritePin(NSS_AffD_GPIO_Port, NSS_AffD_Pin, GPIO_PIN_RESET);
 80023ca:	4620      	mov	r0, r4
 80023cc:	2200      	movs	r2, #0
 80023ce:	2180      	movs	r1, #128	; 0x80
 80023d0:	f7fe fa9a 	bl	8000908 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &reg , 1, 1000);
 80023d4:	f10d 0107 	add.w	r1, sp, #7
 80023d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023dc:	2201      	movs	r2, #1
 80023de:	4628      	mov	r0, r5
 80023e0:	f7ff fa53 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 80023e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023e8:	f10d 0106 	add.w	r1, sp, #6
 80023ec:	2201      	movs	r2, #1
 80023ee:	4628      	mov	r0, r5
 80023f0:	f7ff fa4b 	bl	800188a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(NSS_AffD_GPIO_Port, NSS_AffD_Pin, GPIO_PIN_SET);
 80023f4:	2201      	movs	r2, #1
 80023f6:	2180      	movs	r1, #128	; 0x80
 80023f8:	4620      	mov	r0, r4
 80023fa:	f7fe fa85 	bl	8000908 <HAL_GPIO_WritePin>
}
 80023fe:	b003      	add	sp, #12
 8002400:	bd30      	pop	{r4, r5, pc}
 8002402:	bf00      	nop
 8002404:	48000800 	.word	0x48000800
 8002408:	20000098 	.word	0x20000098

0800240c <FCU_Transmit_C>:
 * Paramtres : addr = addresse de la sous partie  controler de 1  3 ( 0 = toutes )
 * 				reg = registre o envoyer la donne (Digits 1-5 (6 pour addr = 1), leds & indics 6-7 (7-8 pour addr = 1))
 * 			    data = valeur  envoyer au registre ( defines dans fcu_functions.h )
 */
void FCU_Transmit_C(uint8_t addr, uint8_t reg, uint8_t data)
{
 800240c:	b513      	push	{r0, r1, r4, lr}
 800240e:	4604      	mov	r4, r0
 8002410:	f88d 1007 	strb.w	r1, [sp, #7]
 8002414:	f88d 2006 	strb.w	r2, [sp, #6]
	HAL_GPIO_WritePin(NSS_AffC_GPIO_Port, NSS_AffC_Pin, GPIO_PIN_RESET);
 8002418:	f44f 7100 	mov.w	r1, #512	; 0x200
 800241c:	2200      	movs	r2, #0
 800241e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002422:	f7fe fa71 	bl	8000908 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (addr == 3 || addr == 0 ? &reg : &no_op) , 1, 1000);
 8002426:	2c03      	cmp	r4, #3
 8002428:	d001      	beq.n	800242e <FCU_Transmit_C+0x22>
 800242a:	2c00      	cmp	r4, #0
 800242c:	d13f      	bne.n	80024ae <FCU_Transmit_C+0xa2>
 800242e:	f10d 0107 	add.w	r1, sp, #7
 8002432:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002436:	2201      	movs	r2, #1
 8002438:	481f      	ldr	r0, [pc, #124]	; (80024b8 <FCU_Transmit_C+0xac>)
 800243a:	f7ff fa26 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 800243e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002442:	2201      	movs	r2, #1
 8002444:	f10d 0106 	add.w	r1, sp, #6
 8002448:	481b      	ldr	r0, [pc, #108]	; (80024b8 <FCU_Transmit_C+0xac>)
 800244a:	f7ff fa1e 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, (addr == 2 || addr == 0 ? &reg : &no_op) , 1, 1000);
 800244e:	2c02      	cmp	r4, #2
 8002450:	d000      	beq.n	8002454 <FCU_Transmit_C+0x48>
 8002452:	bb74      	cbnz	r4, 80024b2 <FCU_Transmit_C+0xa6>
 8002454:	f10d 0107 	add.w	r1, sp, #7
 8002458:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800245c:	2201      	movs	r2, #1
 800245e:	4816      	ldr	r0, [pc, #88]	; (80024b8 <FCU_Transmit_C+0xac>)
 8002460:	f7ff fa13 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 8002464:	f10d 0106 	add.w	r1, sp, #6
 8002468:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800246c:	2201      	movs	r2, #1
 800246e:	4812      	ldr	r0, [pc, #72]	; (80024b8 <FCU_Transmit_C+0xac>)
 8002470:	f7ff fa0b 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, (addr == 1 || addr == 0 ? &reg : &no_op) , 1, 1000);
 8002474:	2c01      	cmp	r4, #1
 8002476:	bf88      	it	hi
 8002478:	4910      	ldrhi	r1, [pc, #64]	; (80024bc <FCU_Transmit_C+0xb0>)
 800247a:	480f      	ldr	r0, [pc, #60]	; (80024b8 <FCU_Transmit_C+0xac>)
 800247c:	bf98      	it	ls
 800247e:	f10d 0107 	addls.w	r1, sp, #7
 8002482:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002486:	2201      	movs	r2, #1
 8002488:	f7ff f9ff 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 800248c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002490:	f10d 0106 	add.w	r1, sp, #6
 8002494:	2201      	movs	r2, #1
 8002496:	4808      	ldr	r0, [pc, #32]	; (80024b8 <FCU_Transmit_C+0xac>)
 8002498:	f7ff f9f7 	bl	800188a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(NSS_AffC_GPIO_Port, NSS_AffC_Pin, GPIO_PIN_SET);
 800249c:	2201      	movs	r2, #1
 800249e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024a6:	f7fe fa2f 	bl	8000908 <HAL_GPIO_WritePin>
}
 80024aa:	b002      	add	sp, #8
 80024ac:	bd10      	pop	{r4, pc}
	HAL_SPI_Transmit(&hspi3, (addr == 3 || addr == 0 ? &reg : &no_op) , 1, 1000);
 80024ae:	4903      	ldr	r1, [pc, #12]	; (80024bc <FCU_Transmit_C+0xb0>)
 80024b0:	e7bf      	b.n	8002432 <FCU_Transmit_C+0x26>
	HAL_SPI_Transmit(&hspi3, (addr == 2 || addr == 0 ? &reg : &no_op) , 1, 1000);
 80024b2:	4902      	ldr	r1, [pc, #8]	; (80024bc <FCU_Transmit_C+0xb0>)
 80024b4:	e7d0      	b.n	8002458 <FCU_Transmit_C+0x4c>
 80024b6:	bf00      	nop
 80024b8:	20000098 	.word	0x20000098
 80024bc:	20000084 	.word	0x20000084

080024c0 <FCU_Affich_Clear>:

/**
 * Effacer et teindre tous les digits, leds, et voyants du FCU
 */
void FCU_Affich_Clear()
{
 80024c0:	b538      	push	{r3, r4, r5, lr}
 80024c2:	2400      	movs	r4, #0
 80024c4:	b2e5      	uxtb	r5, r4
	for(uint8_t i = 0; i < 7; i++)
	{
		FCU_Transmit_G(i, DIGIT_BLANK);
 80024c6:	210f      	movs	r1, #15
 80024c8:	4628      	mov	r0, r5
 80024ca:	f7ff ff4f 	bl	800236c <FCU_Transmit_G>
		FCU_Transmit_D(i, DIGIT_BLANK);
 80024ce:	210f      	movs	r1, #15
 80024d0:	4628      	mov	r0, r5
 80024d2:	f7ff ff73 	bl	80023bc <FCU_Transmit_D>
 80024d6:	3401      	adds	r4, #1
		FCU_Transmit_C(0, i, DIGIT_BLANK);
 80024d8:	220f      	movs	r2, #15
 80024da:	4629      	mov	r1, r5
 80024dc:	2000      	movs	r0, #0
 80024de:	f7ff ff95 	bl	800240c <FCU_Transmit_C>
	for(uint8_t i = 0; i < 7; i++)
 80024e2:	2c07      	cmp	r4, #7
 80024e4:	d1ee      	bne.n	80024c4 <FCU_Affich_Clear+0x4>
	}
	FCU_Transmit_G(5, 0x00);
 80024e6:	2100      	movs	r1, #0
 80024e8:	2005      	movs	r0, #5
 80024ea:	f7ff ff3f 	bl	800236c <FCU_Transmit_G>
	FCU_Transmit_G(6, 0x00);
 80024ee:	2100      	movs	r1, #0
 80024f0:	2006      	movs	r0, #6
 80024f2:	f7ff ff3b 	bl	800236c <FCU_Transmit_G>
	FCU_Transmit_C(1, 7, 0x00);
 80024f6:	4621      	mov	r1, r4
 80024f8:	2200      	movs	r2, #0
 80024fa:	2001      	movs	r0, #1
 80024fc:	f7ff ff86 	bl	800240c <FCU_Transmit_C>
	FCU_Transmit_C(1, 8, 0x00);
 8002500:	2200      	movs	r2, #0
 8002502:	2108      	movs	r1, #8
 8002504:	2001      	movs	r0, #1
 8002506:	f7ff ff81 	bl	800240c <FCU_Transmit_C>
	FCU_Transmit_C(2, 6, 0x00);
 800250a:	2200      	movs	r2, #0
 800250c:	2106      	movs	r1, #6
 800250e:	2002      	movs	r0, #2
 8002510:	f7ff ff7c 	bl	800240c <FCU_Transmit_C>
	FCU_Transmit_C(2, 7, 0x00);
 8002514:	4621      	mov	r1, r4
 8002516:	2200      	movs	r2, #0
 8002518:	2002      	movs	r0, #2
 800251a:	f7ff ff77 	bl	800240c <FCU_Transmit_C>
	FCU_Transmit_C(3, 6, 0x00);
 800251e:	2200      	movs	r2, #0
 8002520:	2106      	movs	r1, #6
 8002522:	2003      	movs	r0, #3
 8002524:	f7ff ff72 	bl	800240c <FCU_Transmit_C>
	FCU_Transmit_C(3, 7, 0x00);
 8002528:	4621      	mov	r1, r4
 800252a:	2200      	movs	r2, #0
 800252c:	2003      	movs	r0, #3
 800252e:	f7ff ff6d 	bl	800240c <FCU_Transmit_C>
	FCU_Transmit_D(5, 0x00);
 8002532:	2100      	movs	r1, #0
 8002534:	2005      	movs	r0, #5
 8002536:	f7ff ff41 	bl	80023bc <FCU_Transmit_D>
	FCU_Transmit_D(6, 0x00);
 800253a:	2100      	movs	r1, #0
 800253c:	2006      	movs	r0, #6
}
 800253e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	FCU_Transmit_D(6, 0x00);
 8002542:	f7ff bf3b 	b.w	80023bc <FCU_Transmit_D>

08002546 <FCU_Affich_Init>:

/**
 * Teste l'adressage et les registres de chaque partie du FCU en les allumant  tour de rle
 */
void FCU_Affich_Init()
{
 8002546:	b508      	push	{r3, lr}
	  FCU_Affich_Clear();
 8002548:	f7ff ffba 	bl	80024c0 <FCU_Affich_Clear>
	  FCU_Transmit_G(SHUTDOWN_MODE, 0x01); // No shutdown
 800254c:	2101      	movs	r1, #1
 800254e:	200c      	movs	r0, #12
 8002550:	f7ff ff0c 	bl	800236c <FCU_Transmit_G>
	  FCU_Transmit_G(SCAN_LIMIT, 0x05); // Scan Limit 0-5
 8002554:	2105      	movs	r1, #5
 8002556:	200b      	movs	r0, #11
 8002558:	f7ff ff08 	bl	800236c <FCU_Transmit_G>
	  FCU_Transmit_G(DECODE_MODE, 0x0F); // Decode Mode, digits 3-0
 800255c:	210f      	movs	r1, #15
 800255e:	2009      	movs	r0, #9
 8002560:	f7ff ff04 	bl	800236c <FCU_Transmit_G>
	  FCU_Transmit_G(INTENSITY, 0x0E); // Intensit leve
 8002564:	210e      	movs	r1, #14
 8002566:	200a      	movs	r0, #10
 8002568:	f7ff ff00 	bl	800236c <FCU_Transmit_G>

	  FCU_Transmit_G(TEST_DISPLAY, 0x01);
 800256c:	2101      	movs	r1, #1
 800256e:	200f      	movs	r0, #15
 8002570:	f7ff fefc 	bl	800236c <FCU_Transmit_G>
	  HAL_Delay(500);
 8002574:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002578:	f7fe f83e 	bl	80005f8 <HAL_Delay>
	  FCU_Transmit_G(TEST_DISPLAY, 0x00);
 800257c:	2100      	movs	r1, #0
 800257e:	200f      	movs	r0, #15
 8002580:	f7ff fef4 	bl	800236c <FCU_Transmit_G>

	  FCU_Transmit_C(0, SHUTDOWN_MODE, 0x01); // No shutdown
 8002584:	2201      	movs	r2, #1
 8002586:	210c      	movs	r1, #12
 8002588:	2000      	movs	r0, #0
 800258a:	f7ff ff3f 	bl	800240c <FCU_Transmit_C>
	  FCU_Transmit_C(0, SCAN_LIMIT, 0x06); // Scan Limit 0-6
 800258e:	2206      	movs	r2, #6
 8002590:	210b      	movs	r1, #11
 8002592:	2000      	movs	r0, #0
 8002594:	f7ff ff3a 	bl	800240c <FCU_Transmit_C>
	  FCU_Transmit_C(1, SCAN_LIMIT, 0x07); // Scan Limit 0-7
 8002598:	2207      	movs	r2, #7
 800259a:	210b      	movs	r1, #11
 800259c:	2001      	movs	r0, #1
 800259e:	f7ff ff35 	bl	800240c <FCU_Transmit_C>
	  FCU_Transmit_C(0, DECODE_MODE, 0x1F); // Decode Mode, digits 4-0
 80025a2:	221f      	movs	r2, #31
 80025a4:	2109      	movs	r1, #9
 80025a6:	2000      	movs	r0, #0
 80025a8:	f7ff ff30 	bl	800240c <FCU_Transmit_C>
	  FCU_Transmit_C(1, DECODE_MODE, 0x3F); // Decode Mode, digits 5-0
 80025ac:	223f      	movs	r2, #63	; 0x3f
 80025ae:	2109      	movs	r1, #9
 80025b0:	2001      	movs	r0, #1
 80025b2:	f7ff ff2b 	bl	800240c <FCU_Transmit_C>
	  FCU_Transmit_C(0, INTENSITY, 0x0E); // Intensit leve
 80025b6:	220e      	movs	r2, #14
 80025b8:	210a      	movs	r1, #10
 80025ba:	2000      	movs	r0, #0
 80025bc:	f7ff ff26 	bl	800240c <FCU_Transmit_C>
	  FCU_Transmit_C(1, TEST_DISPLAY, 0x01);
 80025c0:	2201      	movs	r2, #1
 80025c2:	4610      	mov	r0, r2
 80025c4:	210f      	movs	r1, #15
 80025c6:	f7ff ff21 	bl	800240c <FCU_Transmit_C>
	  HAL_Delay(500);
 80025ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025ce:	f7fe f813 	bl	80005f8 <HAL_Delay>
	  FCU_Transmit_C(1, TEST_DISPLAY, 0x00);
 80025d2:	2200      	movs	r2, #0
 80025d4:	210f      	movs	r1, #15
 80025d6:	2001      	movs	r0, #1
 80025d8:	f7ff ff18 	bl	800240c <FCU_Transmit_C>
	  FCU_Transmit_C(2, TEST_DISPLAY, 0x01);
 80025dc:	2201      	movs	r2, #1
 80025de:	210f      	movs	r1, #15
 80025e0:	2002      	movs	r0, #2
 80025e2:	f7ff ff13 	bl	800240c <FCU_Transmit_C>
	  HAL_Delay(500);
 80025e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025ea:	f7fe f805 	bl	80005f8 <HAL_Delay>
	  FCU_Transmit_C(2, TEST_DISPLAY, 0x00);
 80025ee:	2200      	movs	r2, #0
 80025f0:	210f      	movs	r1, #15
 80025f2:	2002      	movs	r0, #2
 80025f4:	f7ff ff0a 	bl	800240c <FCU_Transmit_C>
	  FCU_Transmit_C(3, TEST_DISPLAY, 0x01);
 80025f8:	2201      	movs	r2, #1
 80025fa:	210f      	movs	r1, #15
 80025fc:	2003      	movs	r0, #3
 80025fe:	f7ff ff05 	bl	800240c <FCU_Transmit_C>
	  HAL_Delay(500);
 8002602:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002606:	f7fd fff7 	bl	80005f8 <HAL_Delay>
	  FCU_Transmit_C(3, TEST_DISPLAY, 0x00);
 800260a:	2200      	movs	r2, #0
 800260c:	210f      	movs	r1, #15
 800260e:	2003      	movs	r0, #3
 8002610:	f7ff fefc 	bl	800240c <FCU_Transmit_C>
	  FCU_Transmit_C(0, TEST_DISPLAY, 0x01);
 8002614:	2201      	movs	r2, #1
 8002616:	210f      	movs	r1, #15
 8002618:	2000      	movs	r0, #0
 800261a:	f7ff fef7 	bl	800240c <FCU_Transmit_C>
	  HAL_Delay(500);
 800261e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002622:	f7fd ffe9 	bl	80005f8 <HAL_Delay>
	  FCU_Transmit_C(0, TEST_DISPLAY, 0x00);
 8002626:	2200      	movs	r2, #0
 8002628:	4610      	mov	r0, r2
 800262a:	210f      	movs	r1, #15
 800262c:	f7ff feee 	bl	800240c <FCU_Transmit_C>

	  FCU_Transmit_D(SHUTDOWN_MODE, 0x01); // No shutdown
 8002630:	2101      	movs	r1, #1
 8002632:	200c      	movs	r0, #12
 8002634:	f7ff fec2 	bl	80023bc <FCU_Transmit_D>
	  FCU_Transmit_D(SCAN_LIMIT, 0x05); // Scan Limit 0-5
 8002638:	2105      	movs	r1, #5
 800263a:	200b      	movs	r0, #11
 800263c:	f7ff febe 	bl	80023bc <FCU_Transmit_D>
	  FCU_Transmit_D(DECODE_MODE, 0x0F); // Decode Mode, digits 3-0
 8002640:	210f      	movs	r1, #15
 8002642:	2009      	movs	r0, #9
 8002644:	f7ff feba 	bl	80023bc <FCU_Transmit_D>
	  FCU_Transmit_D(INTENSITY, 0x0E); // Intensit leve
 8002648:	210e      	movs	r1, #14
 800264a:	200a      	movs	r0, #10
 800264c:	f7ff feb6 	bl	80023bc <FCU_Transmit_D>
	  FCU_Transmit_D(TEST_DISPLAY, 0x01);
 8002650:	2101      	movs	r1, #1
 8002652:	200f      	movs	r0, #15
 8002654:	f7ff feb2 	bl	80023bc <FCU_Transmit_D>
	  HAL_Delay(500);
 8002658:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800265c:	f7fd ffcc 	bl	80005f8 <HAL_Delay>
	  FCU_Transmit_D(TEST_DISPLAY, 0x00);
 8002660:	2100      	movs	r1, #0
 8002662:	200f      	movs	r0, #15
}
 8002664:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  FCU_Transmit_D(TEST_DISPLAY, 0x00);
 8002668:	f7ff bea8 	b.w	80023bc <FCU_Transmit_D>

0800266c <FCU_TransmitSW>:
 * Paramtres : addr = addresse physique de la puce (0-5)
 * 				reg = registre o envoyer la donne (defines dans fcu_functions.h)
 * 			    data = valeur  envoyer au registre
 */
void FCU_TransmitSW(uint8_t addr, uint8_t reg, uint8_t data)
{
 800266c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t final_addr = OPCODEW | (addr << 1u);
 800266e:	0040      	lsls	r0, r0, #1
 8002670:	ad04      	add	r5, sp, #16
	HAL_GPIO_WritePin(NSS_Switch_GPIO_Port, NSS_Switch_Pin, GPIO_PIN_RESET);
 8002672:	4e17      	ldr	r6, [pc, #92]	; (80026d0 <FCU_TransmitSW+0x64>)
	HAL_SPI_Transmit(&hspi3, &final_addr , 1, 1000);
 8002674:	4c17      	ldr	r4, [pc, #92]	; (80026d4 <FCU_TransmitSW+0x68>)
{
 8002676:	f88d 1007 	strb.w	r1, [sp, #7]
	uint8_t final_addr = OPCODEW | (addr << 1u);
 800267a:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 800267e:	f805 0d01 	strb.w	r0, [r5, #-1]!
{
 8002682:	f88d 2006 	strb.w	r2, [sp, #6]
	HAL_GPIO_WritePin(NSS_Switch_GPIO_Port, NSS_Switch_Pin, GPIO_PIN_RESET);
 8002686:	4630      	mov	r0, r6
 8002688:	2200      	movs	r2, #0
 800268a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800268e:	f7fe f93b 	bl	8000908 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &final_addr , 1, 1000);
 8002692:	4629      	mov	r1, r5
 8002694:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002698:	2201      	movs	r2, #1
 800269a:	4620      	mov	r0, r4
 800269c:	f7ff f8f5 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &reg , 1, 1000);
 80026a0:	f10d 0107 	add.w	r1, sp, #7
 80026a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026a8:	2201      	movs	r2, #1
 80026aa:	4620      	mov	r0, r4
 80026ac:	f7ff f8ed 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 80026b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026b4:	f10d 0106 	add.w	r1, sp, #6
 80026b8:	2201      	movs	r2, #1
 80026ba:	4620      	mov	r0, r4
 80026bc:	f7ff f8e5 	bl	800188a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(NSS_Switch_GPIO_Port, NSS_Switch_Pin, GPIO_PIN_SET);
 80026c0:	2201      	movs	r2, #1
 80026c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026c6:	4630      	mov	r0, r6
 80026c8:	f7fe f91e 	bl	8000908 <HAL_GPIO_WritePin>
}
 80026cc:	b004      	add	sp, #16
 80026ce:	bd70      	pop	{r4, r5, r6, pc}
 80026d0:	48000400 	.word	0x48000400
 80026d4:	20000098 	.word	0x20000098

080026d8 <FCU_ReceiveSW>:
 * Recevoir une donne des registres des switchs
 * Paramtres : addr = addresse physique de la puce (0-5)
 * 				reg = registre d'o recevoir la donne (defines dans fcu_functions.h)
 */
uint8_t FCU_ReceiveSW(uint8_t addr, uint8_t reg)
{
 80026d8:	b570      	push	{r4, r5, r6, lr}
 80026da:	b086      	sub	sp, #24
	uint8_t value = 0;
	uint8_t final_addr = OPCODER | (addr << 1u);
 80026dc:	ad06      	add	r5, sp, #24
 80026de:	0040      	lsls	r0, r0, #1
	HAL_GPIO_WritePin(NSS_Switch_GPIO_Port, NSS_Switch_Pin, GPIO_PIN_RESET);
 80026e0:	4e19      	ldr	r6, [pc, #100]	; (8002748 <FCU_ReceiveSW+0x70>)
	HAL_SPI_Transmit(&hspi3, &final_addr , 1, 1000);
 80026e2:	4c1a      	ldr	r4, [pc, #104]	; (800274c <FCU_ReceiveSW+0x74>)
{
 80026e4:	f88d 100f 	strb.w	r1, [sp, #15]
	uint8_t final_addr = OPCODER | (addr << 1u);
 80026e8:	f040 0041 	orr.w	r0, r0, #65	; 0x41
 80026ec:	f805 0d01 	strb.w	r0, [r5, #-1]!
	uint8_t value = 0;
 80026f0:	2200      	movs	r2, #0
	HAL_GPIO_WritePin(NSS_Switch_GPIO_Port, NSS_Switch_Pin, GPIO_PIN_RESET);
 80026f2:	4630      	mov	r0, r6
 80026f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
	uint8_t value = 0;
 80026f8:	f88d 2016 	strb.w	r2, [sp, #22]
	HAL_GPIO_WritePin(NSS_Switch_GPIO_Port, NSS_Switch_Pin, GPIO_PIN_RESET);
 80026fc:	f7fe f904 	bl	8000908 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &final_addr , 1, 1000);
 8002700:	4629      	mov	r1, r5
 8002702:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002706:	2201      	movs	r2, #1
 8002708:	4620      	mov	r0, r4
 800270a:	f7ff f8be 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &reg , 1, 1000);
 800270e:	f10d 010f 	add.w	r1, sp, #15
 8002712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002716:	2201      	movs	r2, #1
 8002718:	4620      	mov	r0, r4
 800271a:	f7ff f8b6 	bl	800188a <HAL_SPI_Transmit>
	HAL_SPI_TransmitReceive(&hspi3, &value , &value, 1, 1000);
 800271e:	f10d 0216 	add.w	r2, sp, #22
 8002722:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	4611      	mov	r1, r2
 800272a:	2301      	movs	r3, #1
 800272c:	4620      	mov	r0, r4
 800272e:	f7ff f96a 	bl	8001a06 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(NSS_Switch_GPIO_Port, NSS_Switch_Pin, GPIO_PIN_SET);
 8002732:	4630      	mov	r0, r6
 8002734:	2201      	movs	r2, #1
 8002736:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800273a:	f7fe f8e5 	bl	8000908 <HAL_GPIO_WritePin>
	return value;
}
 800273e:	f89d 0016 	ldrb.w	r0, [sp, #22]
 8002742:	b006      	add	sp, #24
 8002744:	bd70      	pop	{r4, r5, r6, pc}
 8002746:	bf00      	nop
 8002748:	48000400 	.word	0x48000400
 800274c:	20000098 	.word	0x20000098

08002750 <FCU_Switchs_Init>:

/**
 * Initialise les registres des switchs
 */
void FCU_Switchs_Init()
{
 8002750:	b538      	push	{r3, r4, r5, lr}
	for(int ad = 0; ad < 6; ad++)
 8002752:	2500      	movs	r5, #0
	{
		FCU_TransmitSW(ad, IOCON, 0x08);
 8002754:	b2ec      	uxtb	r4, r5
 8002756:	2208      	movs	r2, #8
 8002758:	210a      	movs	r1, #10
 800275a:	4620      	mov	r0, r4
 800275c:	f7ff ff86 	bl	800266c <FCU_TransmitSW>
		FCU_TransmitSW(ad, IODIRA, 0xFF);
 8002760:	22ff      	movs	r2, #255	; 0xff
 8002762:	2100      	movs	r1, #0
 8002764:	4620      	mov	r0, r4
 8002766:	f7ff ff81 	bl	800266c <FCU_TransmitSW>
		FCU_TransmitSW(ad, IODIRB, 0xFF);
 800276a:	22ff      	movs	r2, #255	; 0xff
 800276c:	2101      	movs	r1, #1
 800276e:	4620      	mov	r0, r4
 8002770:	f7ff ff7c 	bl	800266c <FCU_TransmitSW>
		FCU_TransmitSW(ad, GPPUA, 0xFF);
 8002774:	22ff      	movs	r2, #255	; 0xff
 8002776:	210c      	movs	r1, #12
 8002778:	4620      	mov	r0, r4
 800277a:	f7ff ff77 	bl	800266c <FCU_TransmitSW>
	for(int ad = 0; ad < 6; ad++)
 800277e:	3501      	adds	r5, #1
		FCU_TransmitSW(ad, GPPUB, 0xFF);
 8002780:	22ff      	movs	r2, #255	; 0xff
 8002782:	210d      	movs	r1, #13
 8002784:	4620      	mov	r0, r4
 8002786:	f7ff ff71 	bl	800266c <FCU_TransmitSW>
	for(int ad = 0; ad < 6; ad++)
 800278a:	2d06      	cmp	r5, #6
 800278c:	d1e2      	bne.n	8002754 <FCU_Switchs_Init+0x4>
	}
}
 800278e:	bd38      	pop	{r3, r4, r5, pc}

08002790 <Serial_Transmit>:

/* USER CODE BEGIN 0 */

// Afficher sur le port srie
void Serial_Transmit(char* str)
{
 8002790:	b510      	push	{r4, lr}
 8002792:	4604      	mov	r4, r0
	HAL_UART_Transmit(&huart2, str, strlen(str), 1000);
 8002794:	f7fd fd1c 	bl	80001d0 <strlen>
 8002798:	4621      	mov	r1, r4
 800279a:	b282      	uxth	r2, r0
 800279c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027a0:	4802      	ldr	r0, [pc, #8]	; (80027ac <Serial_Transmit+0x1c>)
}
 80027a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&huart2, str, strlen(str), 1000);
 80027a6:	f7ff bd24 	b.w	80021f2 <HAL_UART_Transmit>
 80027aa:	bf00      	nop
 80027ac:	20000218 	.word	0x20000218

080027b0 <setClockPolarity>:
	}
}

// Changer la polarit de l'horloge (Elle doit tre  HIGH pour l'afficheur et  LOW pour les switchs)
int setClockPolarity(int cpol)
{
 80027b0:	b508      	push	{r3, lr}
 80027b2:	4b06      	ldr	r3, [pc, #24]	; (80027cc <setClockPolarity+0x1c>)
	if(cpol)
 80027b4:	b140      	cbz	r0, 80027c8 <setClockPolarity+0x18>
		hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80027b6:	2202      	movs	r2, #2
 80027b8:	611a      	str	r2, [r3, #16]
	else
		hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;

	if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80027ba:	4804      	ldr	r0, [pc, #16]	; (80027cc <setClockPolarity+0x1c>)
 80027bc:	f7ff f814 	bl	80017e8 <HAL_SPI_Init>
	{
		return 0;
	}
	return 1;
}
 80027c0:	fab0 f080 	clz	r0, r0
 80027c4:	0940      	lsrs	r0, r0, #5
 80027c6:	bd08      	pop	{r3, pc}
		hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027c8:	6118      	str	r0, [r3, #16]
 80027ca:	e7f6      	b.n	80027ba <setClockPolarity+0xa>
 80027cc:	20000098 	.word	0x20000098

080027d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027d0:	b510      	push	{r4, lr}
 80027d2:	b0b8      	sub	sp, #224	; 0xe0
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027d8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80027da:	2310      	movs	r3, #16
 80027dc:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 80027de:	2301      	movs	r3, #1
 80027e0:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80027e2:	230a      	movs	r3, #10
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80027e4:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 10;
 80027e6:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027e8:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80027ea:	2307      	movs	r3, #7
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80027ec:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027ee:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80027f0:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80027f2:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80027f4:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80027f6:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027f8:	f7fe f972 	bl	8000ae0 <HAL_RCC_OscConfig>
 80027fc:	b100      	cbz	r0, 8002800 <SystemClock_Config+0x30>
 80027fe:	e7fe      	b.n	80027fe <SystemClock_Config+0x2e>

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002800:	220f      	movs	r2, #15
 8002802:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002804:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002806:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002808:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800280a:	2104      	movs	r1, #4
 800280c:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800280e:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002812:	f7fe fb97 	bl	8000f44 <HAL_RCC_ClockConfig>
 8002816:	b100      	cbz	r0, 800281a <SystemClock_Config+0x4a>
 8002818:	e7fe      	b.n	8002818 <SystemClock_Config+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800281a:	9025      	str	r0, [sp, #148]	; 0x94
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800281c:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800281e:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002820:	f7fe fd78 	bl	8001314 <HAL_RCCEx_PeriphCLKConfig>
 8002824:	b100      	cbz	r0, 8002828 <SystemClock_Config+0x58>
 8002826:	e7fe      	b.n	8002826 <SystemClock_Config+0x56>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002828:	f44f 7000 	mov.w	r0, #512	; 0x200
 800282c:	f7fe f87a 	bl	8000924 <HAL_PWREx_ControlVoltageScaling>
 8002830:	4604      	mov	r4, r0
 8002832:	b100      	cbz	r0, 8002836 <SystemClock_Config+0x66>
 8002834:	e7fe      	b.n	8002834 <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002836:	f7fe fc3b 	bl	80010b0 <HAL_RCC_GetHCLKFreq>
 800283a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800283e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002842:	f7fd ff39 	bl	80006b8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002846:	2004      	movs	r0, #4
 8002848:	f7fd ff4c 	bl	80006e4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800284c:	4622      	mov	r2, r4
 800284e:	4621      	mov	r1, r4
 8002850:	f04f 30ff 	mov.w	r0, #4294967295
 8002854:	f7fd fef0 	bl	8000638 <HAL_NVIC_SetPriority>
}
 8002858:	b038      	add	sp, #224	; 0xe0
 800285a:	bd10      	pop	{r4, pc}

0800285c <main>:
{
 800285c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002860:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 8002862:	f7fd fea9 	bl	80005b8 <HAL_Init>
  SystemClock_Config();
 8002866:	f7ff ffb3 	bl	80027d0 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800286a:	4bc4      	ldr	r3, [pc, #784]	; (8002b7c <main+0x320>)
 800286c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800286e:	f042 0204 	orr.w	r2, r2, #4
 8002872:	64da      	str	r2, [r3, #76]	; 0x4c
 8002874:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002876:	f002 0204 	and.w	r2, r2, #4
 800287a:	9201      	str	r2, [sp, #4]
 800287c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800287e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002880:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002884:	64da      	str	r2, [r3, #76]	; 0x4c
 8002886:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002888:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800288c:	9202      	str	r2, [sp, #8]
 800288e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002890:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002892:	f042 0201 	orr.w	r2, r2, #1
 8002896:	64da      	str	r2, [r3, #76]	; 0x4c
 8002898:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800289a:	f002 0201 	and.w	r2, r2, #1
 800289e:	9203      	str	r2, [sp, #12]
 80028a0:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80028a4:	f042 0202 	orr.w	r2, r2, #2
 80028a8:	64da      	str	r2, [r3, #76]	; 0x4c
 80028aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	9304      	str	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|NSS_Reset_Pin, GPIO_PIN_RESET);
 80028b2:	2200      	movs	r2, #0
 80028b4:	21a0      	movs	r1, #160	; 0xa0
 80028b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ba:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|NSS_Reset_Pin, GPIO_PIN_RESET);
 80028bc:	f7fe f824 	bl	8000908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Switch_Pin|NSS_BL_Pin, GPIO_PIN_SET);
 80028c0:	2201      	movs	r2, #1
 80028c2:	f44f 6188 	mov.w	r1, #1088	; 0x440
 80028c6:	48ae      	ldr	r0, [pc, #696]	; (8002b80 <main+0x324>)
 80028c8:	f7fe f81e 	bl	8000908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_AffD_GPIO_Port, NSS_AffD_Pin, GPIO_PIN_SET);
 80028cc:	2201      	movs	r2, #1
 80028ce:	2180      	movs	r1, #128	; 0x80
 80028d0:	48ac      	ldr	r0, [pc, #688]	; (8002b84 <main+0x328>)
 80028d2:	f7fe f819 	bl	8000908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_AffG_Pin|NSS_AffC_Pin, GPIO_PIN_SET);
 80028d6:	2201      	movs	r2, #1
 80028d8:	f44f 7140 	mov.w	r1, #768	; 0x300
 80028dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028e0:	f7fe f812 	bl	8000908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80028e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 80028ea:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80028ec:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028ee:	4ba6      	ldr	r3, [pc, #664]	; (8002b88 <main+0x32c>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80028f0:	48a4      	ldr	r0, [pc, #656]	; (8002b84 <main+0x328>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028f2:	9306      	str	r3, [sp, #24]

  /*Configure GPIO pin : POT_INT_Pin */
  GPIO_InitStruct.Pin = POT_INT_Pin;
 80028f4:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028f8:	2703      	movs	r7, #3
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80028fa:	f7fd ff29 	bl	8000750 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(POT_INT_GPIO_Port, &GPIO_InitStruct);
 80028fe:	a905      	add	r1, sp, #20
 8002900:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = POT_INT_Pin;
 8002904:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002906:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002908:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(POT_INT_GPIO_Port, &GPIO_InitStruct);
 800290a:	f7fd ff21 	bl	8000750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 NSS_Reset_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|NSS_Reset_Pin;
 800290e:	23a0      	movs	r3, #160	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002910:	a905      	add	r1, sp, #20
 8002912:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /*Configure GPIO pins : NSS_Switch_Pin NSS_BL_Pin */
  GPIO_InitStruct.Pin = NSS_Switch_Pin|NSS_BL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002916:	2602      	movs	r6, #2
  GPIO_InitStruct.Pin = GPIO_PIN_5|NSS_Reset_Pin;
 8002918:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800291a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002920:	f7fd ff16 	bl	8000750 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = NSS_Switch_Pin|NSS_BL_Pin;
 8002924:	f44f 6388 	mov.w	r3, #1088	; 0x440
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002928:	a905      	add	r1, sp, #20
 800292a:	4895      	ldr	r0, [pc, #596]	; (8002b80 <main+0x324>)
  GPIO_InitStruct.Pin = NSS_Switch_Pin|NSS_BL_Pin;
 800292c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800292e:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002930:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002932:	9608      	str	r6, [sp, #32]

  /*Configure GPIO pin : NSS_AffD_Pin */
  GPIO_InitStruct.Pin = NSS_AffD_Pin;
 8002934:	f04f 0880 	mov.w	r8, #128	; 0x80
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002938:	f7fd ff0a 	bl	8000750 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(NSS_AffD_GPIO_Port, &GPIO_InitStruct);
 800293c:	a905      	add	r1, sp, #20
 800293e:	4891      	ldr	r0, [pc, #580]	; (8002b84 <main+0x328>)
  GPIO_InitStruct.Pin = NSS_AffD_Pin;
 8002940:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002944:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002946:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002948:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(NSS_AffD_GPIO_Port, &GPIO_InitStruct);
 800294a:	f7fd ff01 	bl	8000750 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_AffG_Pin NSS_AffC_Pin */
  GPIO_InitStruct.Pin = NSS_AffG_Pin|NSS_AffC_Pin;
 800294e:	f44f 7340 	mov.w	r3, #768	; 0x300
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002952:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002956:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = NSS_AffG_Pin|NSS_AffC_Pin;
 8002958:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800295a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800295e:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002960:	f7fd fef6 	bl	8000750 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8002964:	4889      	ldr	r0, [pc, #548]	; (8002b8c <main+0x330>)
  huart2.Init.BaudRate = 115200;
 8002966:	4b8a      	ldr	r3, [pc, #552]	; (8002b90 <main+0x334>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002968:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 800296a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800296e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002972:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002974:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002976:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002978:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800297a:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800297c:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800297e:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002980:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002982:	f7ff fcbf 	bl	8002304 <HAL_UART_Init>
 8002986:	b100      	cbz	r0, 800298a <main+0x12e>
 8002988:	e7fe      	b.n	8002988 <main+0x12c>
  hspi3.Instance = SPI3;
 800298a:	4b82      	ldr	r3, [pc, #520]	; (8002b94 <main+0x338>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800298c:	4982      	ldr	r1, [pc, #520]	; (8002b98 <main+0x33c>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800298e:	6098      	str	r0, [r3, #8]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002990:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002994:	e883 0006 	stmia.w	r3, {r1, r2}
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002998:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800299c:	60da      	str	r2, [r3, #12]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800299e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029a2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80029a4:	2228      	movs	r2, #40	; 0x28
 80029a6:	61da      	str	r2, [r3, #28]
  hspi3.Init.CRCPolynomial = 7;
 80029a8:	2207      	movs	r2, #7
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029aa:	6158      	str	r0, [r3, #20]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029ac:	6218      	str	r0, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80029ae:	6258      	str	r0, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029b0:	6298      	str	r0, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80029b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80029b4:	6318      	str	r0, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80029b6:	2208      	movs	r2, #8
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80029b8:	4618      	mov	r0, r3
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80029ba:	611e      	str	r6, [r3, #16]
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80029bc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80029be:	f7fe ff13 	bl	80017e8 <HAL_SPI_Init>
 80029c2:	4604      	mov	r4, r0
 80029c4:	b100      	cbz	r0, 80029c8 <main+0x16c>
 80029c6:	e7fe      	b.n	80029c6 <main+0x16a>
  HAL_GPIO_WritePin(NSS_Reset_GPIO_Port, NSS_Reset_Pin, GPIO_PIN_RESET);
 80029c8:	4602      	mov	r2, r0
 80029ca:	4641      	mov	r1, r8
 80029cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029d0:	f7fd ff9a 	bl	8000908 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80029d4:	4628      	mov	r0, r5
 80029d6:	f7fd fe0f 	bl	80005f8 <HAL_Delay>
  HAL_GPIO_WritePin(NSS_Reset_GPIO_Port, NSS_Reset_Pin, GPIO_PIN_SET);
 80029da:	462a      	mov	r2, r5
 80029dc:	4641      	mov	r1, r8
 80029de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029e2:	f7fd ff91 	bl	8000908 <HAL_GPIO_WritePin>
  FCU_Affich_Init();
 80029e6:	f7ff fdae 	bl	8002546 <FCU_Affich_Init>
  HAL_Delay(1000);
 80029ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80029ee:	f7fd fe03 	bl	80005f8 <HAL_Delay>
  FCU_Transmit_G(DECODE_MODE, 0x06);
 80029f2:	2106      	movs	r1, #6
 80029f4:	2009      	movs	r0, #9
 80029f6:	f7ff fcb9 	bl	800236c <FCU_Transmit_G>
  FCU_Transmit_C(1, DECODE_MODE, 0x00);
 80029fa:	4628      	mov	r0, r5
 80029fc:	4622      	mov	r2, r4
 80029fe:	2109      	movs	r1, #9
 8002a00:	f7ff fd04 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(2, DECODE_MODE, 0x00);
 8002a04:	4630      	mov	r0, r6
 8002a06:	4622      	mov	r2, r4
 8002a08:	2109      	movs	r1, #9
 8002a0a:	f7ff fcff 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(3, DECODE_MODE, 0x00);
 8002a0e:	4622      	mov	r2, r4
 8002a10:	4638      	mov	r0, r7
 8002a12:	2109      	movs	r1, #9
 8002a14:	f7ff fcfa 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_D(DECODE_MODE, 0x0E);
 8002a18:	210e      	movs	r1, #14
 8002a1a:	2009      	movs	r0, #9
 8002a1c:	f7ff fcce 	bl	80023bc <FCU_Transmit_D>
  FCU_Transmit_G(1, 0x0F); //t
 8002a20:	4628      	mov	r0, r5
 8002a22:	210f      	movs	r1, #15
 8002a24:	f7ff fca2 	bl	800236c <FCU_Transmit_G>
  FCU_Transmit_G(2, 0x0B); //E
 8002a28:	4630      	mov	r0, r6
 8002a2a:	210b      	movs	r1, #11
 8002a2c:	f7ff fc9e 	bl	800236c <FCU_Transmit_G>
  FCU_Transmit_G(3, 0x05); //S
 8002a30:	4638      	mov	r0, r7
 8002a32:	2105      	movs	r1, #5
 8002a34:	f7ff fc9a 	bl	800236c <FCU_Transmit_G>
  FCU_Transmit_G(4, 0x0F); //t
 8002a38:	210f      	movs	r1, #15
 8002a3a:	2004      	movs	r0, #4
 8002a3c:	f7ff fc96 	bl	800236c <FCU_Transmit_G>
  FCU_Transmit_C(1, 1, 0x00);
 8002a40:	4629      	mov	r1, r5
 8002a42:	4628      	mov	r0, r5
 8002a44:	4622      	mov	r2, r4
 8002a46:	f7ff fce1 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(1, 2, 0b01110111); // A
 8002a4a:	4631      	mov	r1, r6
 8002a4c:	4628      	mov	r0, r5
 8002a4e:	2277      	movs	r2, #119	; 0x77
 8002a50:	f7ff fcdc 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(1, 3, 0b00111110); // U
 8002a54:	4639      	mov	r1, r7
 8002a56:	4628      	mov	r0, r5
 8002a58:	223e      	movs	r2, #62	; 0x3e
 8002a5a:	f7ff fcd7 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(1, 4, 0b00001110); // L
 8002a5e:	4628      	mov	r0, r5
 8002a60:	220e      	movs	r2, #14
 8002a62:	2104      	movs	r1, #4
 8002a64:	f7ff fcd2 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(1, 5, 0b01110111); // A
 8002a68:	4628      	mov	r0, r5
 8002a6a:	2277      	movs	r2, #119	; 0x77
 8002a6c:	2105      	movs	r1, #5
 8002a6e:	f7ff fccd 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(1, 6, 0b00011111); // b
 8002a72:	4628      	mov	r0, r5
 8002a74:	221f      	movs	r2, #31
 8002a76:	2106      	movs	r1, #6
 8002a78:	f7ff fcc8 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(2, 1, 0x00);
 8002a7c:	4629      	mov	r1, r5
 8002a7e:	4630      	mov	r0, r6
 8002a80:	4622      	mov	r2, r4
 8002a82:	f7ff fcc3 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(2, 2, 0b00111101); // d
 8002a86:	4631      	mov	r1, r6
 8002a88:	4630      	mov	r0, r6
 8002a8a:	223d      	movs	r2, #61	; 0x3d
 8002a8c:	f7ff fcbe 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(2, 3, 0b00111110); // U
 8002a90:	4639      	mov	r1, r7
 8002a92:	4630      	mov	r0, r6
 8002a94:	223e      	movs	r2, #62	; 0x3e
 8002a96:	f7ff fcb9 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(2, 4, 0x00);
 8002a9a:	4630      	mov	r0, r6
 8002a9c:	4622      	mov	r2, r4
 8002a9e:	2104      	movs	r1, #4
 8002aa0:	f7ff fcb4 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(2, 5, 0x00);
 8002aa4:	4630      	mov	r0, r6
 8002aa6:	4622      	mov	r2, r4
 8002aa8:	2105      	movs	r1, #5
 8002aaa:	f7ff fcaf 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(2, 6, 0x00);
 8002aae:	4630      	mov	r0, r6
 8002ab0:	4622      	mov	r2, r4
 8002ab2:	2106      	movs	r1, #6
 8002ab4:	f7ff fcaa 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(3, 1, 0b01000111); // F
 8002ab8:	4629      	mov	r1, r5
 8002aba:	4638      	mov	r0, r7
 8002abc:	2247      	movs	r2, #71	; 0x47
 8002abe:	f7ff fca5 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(3, 2, 0b01001110); // C
 8002ac2:	4631      	mov	r1, r6
 8002ac4:	4638      	mov	r0, r7
 8002ac6:	224e      	movs	r2, #78	; 0x4e
 8002ac8:	f7ff fca0 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(3, 3, 0b00111110); // U
 8002acc:	4639      	mov	r1, r7
 8002ace:	4638      	mov	r0, r7
 8002ad0:	223e      	movs	r2, #62	; 0x3e
 8002ad2:	f7ff fc9b 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(3, 4, 0x00);
 8002ad6:	4638      	mov	r0, r7
 8002ad8:	4622      	mov	r2, r4
 8002ada:	2104      	movs	r1, #4
 8002adc:	f7ff fc96 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(3, 5, 0x00);
 8002ae0:	4638      	mov	r0, r7
 8002ae2:	4622      	mov	r2, r4
 8002ae4:	2105      	movs	r1, #5
 8002ae6:	f7ff fc91 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_C(3, 6, 0x00);
 8002aea:	4622      	mov	r2, r4
 8002aec:	4638      	mov	r0, r7
 8002aee:	2106      	movs	r1, #6
 8002af0:	f7ff fc8c 	bl	800240c <FCU_Transmit_C>
  FCU_Transmit_D(1, 0b01110111); // A
 8002af4:	4628      	mov	r0, r5
 8002af6:	2177      	movs	r1, #119	; 0x77
 8002af8:	f7ff fc60 	bl	80023bc <FCU_Transmit_D>
  FCU_Transmit_D(2, 3); // 3
 8002afc:	4639      	mov	r1, r7
 8002afe:	4630      	mov	r0, r6
 8002b00:	f7ff fc5c 	bl	80023bc <FCU_Transmit_D>
  FCU_Transmit_D(3, 2); // 2
 8002b04:	4631      	mov	r1, r6
 8002b06:	4638      	mov	r0, r7
 8002b08:	f7ff fc58 	bl	80023bc <FCU_Transmit_D>
  FCU_Transmit_D(4, 0); // 0
 8002b0c:	4621      	mov	r1, r4
 8002b0e:	2004      	movs	r0, #4
 8002b10:	f7ff fc54 	bl	80023bc <FCU_Transmit_D>
  setClockPolarity(LOW);
 8002b14:	4620      	mov	r0, r4
 8002b16:	f7ff fe4b 	bl	80027b0 <setClockPolarity>
  FCU_Switchs_Init();
 8002b1a:	f7ff fe19 	bl	8002750 <FCU_Switchs_Init>
	  sprintf(buffer,"\nPour l'adresse : %d", ad);
 8002b1e:	4f1f      	ldr	r7, [pc, #124]	; (8002b9c <main+0x340>)
 8002b20:	4d1f      	ldr	r5, [pc, #124]	; (8002ba0 <main+0x344>)
	  data_receive = FCU_ReceiveSW(ad, RGPIOA);
 8002b22:	4e20      	ldr	r6, [pc, #128]	; (8002ba4 <main+0x348>)
	  sprintf(buffer,"\nPour l'adresse : %d", ad);
 8002b24:	4622      	mov	r2, r4
 8002b26:	4639      	mov	r1, r7
 8002b28:	4628      	mov	r0, r5
 8002b2a:	f000 f959 	bl	8002de0 <siprintf>
	  Serial_Transmit(buffer);
 8002b2e:	4628      	mov	r0, r5
 8002b30:	f7ff fe2e 	bl	8002790 <Serial_Transmit>
	  data_receive = FCU_ReceiveSW(ad, RGPIOA);
 8002b34:	2112      	movs	r1, #18
 8002b36:	4620      	mov	r0, r4
 8002b38:	f7ff fdce 	bl	80026d8 <FCU_ReceiveSW>
	  sprintf(buffer,"\nGPIOA : %d", data_receive);
 8002b3c:	491a      	ldr	r1, [pc, #104]	; (8002ba8 <main+0x34c>)
	  data_receive = FCU_ReceiveSW(ad, RGPIOA);
 8002b3e:	6030      	str	r0, [r6, #0]
 8002b40:	4602      	mov	r2, r0
	  sprintf(buffer,"\nGPIOA : %d", data_receive);
 8002b42:	4628      	mov	r0, r5
 8002b44:	f000 f94c 	bl	8002de0 <siprintf>
	  Serial_Transmit(buffer);
 8002b48:	4628      	mov	r0, r5
 8002b4a:	f7ff fe21 	bl	8002790 <Serial_Transmit>
	  data_receive = FCU_ReceiveSW(ad, RGPIOB);
 8002b4e:	2113      	movs	r1, #19
 8002b50:	4620      	mov	r0, r4
 8002b52:	f7ff fdc1 	bl	80026d8 <FCU_ReceiveSW>
	  if(++ad == 6)
 8002b56:	3401      	adds	r4, #1
	  data_receive = FCU_ReceiveSW(ad, RGPIOB);
 8002b58:	4602      	mov	r2, r0
 8002b5a:	6030      	str	r0, [r6, #0]
	  sprintf(buffer,"\nGPIOB : %d", data_receive);
 8002b5c:	4913      	ldr	r1, [pc, #76]	; (8002bac <main+0x350>)
 8002b5e:	4628      	mov	r0, r5
 8002b60:	f000 f93e 	bl	8002de0 <siprintf>
	  if(++ad == 6)
 8002b64:	b2e4      	uxtb	r4, r4
	  Serial_Transmit(buffer);
 8002b66:	4628      	mov	r0, r5
 8002b68:	f7ff fe12 	bl	8002790 <Serial_Transmit>
		  ad = 0;
 8002b6c:	2c06      	cmp	r4, #6
	  HAL_Delay(1000);
 8002b6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
		  ad = 0;
 8002b72:	bf08      	it	eq
 8002b74:	2400      	moveq	r4, #0
	  HAL_Delay(1000);
 8002b76:	f7fd fd3f 	bl	80005f8 <HAL_Delay>
	  sprintf(buffer,"\nPour l'adresse : %d", ad);
 8002b7a:	e7d3      	b.n	8002b24 <main+0x2c8>
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	48000400 	.word	0x48000400
 8002b84:	48000800 	.word	0x48000800
 8002b88:	10210000 	.word	0x10210000
 8002b8c:	20000218 	.word	0x20000218
 8002b90:	40004400 	.word	0x40004400
 8002b94:	20000098 	.word	0x20000098
 8002b98:	40003c00 	.word	0x40003c00
 8002b9c:	08003661 	.word	0x08003661
 8002ba0:	20000110 	.word	0x20000110
 8002ba4:	200000fc 	.word	0x200000fc
 8002ba8:	08003676 	.word	0x08003676
 8002bac:	08003682 	.word	0x08003682

08002bb0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bb0:	4b21      	ldr	r3, [pc, #132]	; (8002c38 <HAL_MspInit+0x88>)
{
 8002bb2:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bb4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002bb6:	f042 0201 	orr.w	r2, r2, #1
 8002bba:	661a      	str	r2, [r3, #96]	; 0x60
 8002bbc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002bbe:	f002 0201 	and.w	r2, r2, #1
 8002bc2:	9200      	str	r2, [sp, #0]
 8002bc4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bc6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002bc8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002bcc:	659a      	str	r2, [r3, #88]	; 0x58
 8002bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd4:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bd6:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bd8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bda:	f7fd fd1b 	bl	8000614 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002bde:	2200      	movs	r2, #0
 8002be0:	4611      	mov	r1, r2
 8002be2:	f06f 000b 	mvn.w	r0, #11
 8002be6:	f7fd fd27 	bl	8000638 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002bea:	2200      	movs	r2, #0
 8002bec:	4611      	mov	r1, r2
 8002bee:	f06f 000a 	mvn.w	r0, #10
 8002bf2:	f7fd fd21 	bl	8000638 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	f06f 0009 	mvn.w	r0, #9
 8002bfe:	f7fd fd1b 	bl	8000638 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002c02:	2200      	movs	r2, #0
 8002c04:	4611      	mov	r1, r2
 8002c06:	f06f 0004 	mvn.w	r0, #4
 8002c0a:	f7fd fd15 	bl	8000638 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002c0e:	2200      	movs	r2, #0
 8002c10:	4611      	mov	r1, r2
 8002c12:	f06f 0003 	mvn.w	r0, #3
 8002c16:	f7fd fd0f 	bl	8000638 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	4611      	mov	r1, r2
 8002c1e:	f06f 0001 	mvn.w	r0, #1
 8002c22:	f7fd fd09 	bl	8000638 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002c26:	2200      	movs	r2, #0
 8002c28:	4611      	mov	r1, r2
 8002c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c2e:	f7fd fd03 	bl	8000638 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c32:	b003      	add	sp, #12
 8002c34:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c38:	40021000 	.word	0x40021000

08002c3c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c3c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI3)
 8002c3e:	6802      	ldr	r2, [r0, #0]
 8002c40:	4b0f      	ldr	r3, [pc, #60]	; (8002c80 <HAL_SPI_MspInit+0x44>)
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d118      	bne.n	8002c78 <HAL_SPI_MspInit+0x3c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c46:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c4a:	a901      	add	r1, sp, #4
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c4c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c4e:	480d      	ldr	r0, [pc, #52]	; (8002c84 <HAL_SPI_MspInit+0x48>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c50:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c54:	659a      	str	r2, [r3, #88]	; 0x58
 8002c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002c60:	2338      	movs	r3, #56	; 0x38
 8002c62:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c64:	2302      	movs	r3, #2
 8002c66:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002c70:	2306      	movs	r3, #6
 8002c72:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c74:	f7fd fd6c 	bl	8000750 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002c78:	b007      	add	sp, #28
 8002c7a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c7e:	bf00      	nop
 8002c80:	40003c00 	.word	0x40003c00
 8002c84:	48000400 	.word	0x48000400

08002c88 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c88:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8002c8a:	6802      	ldr	r2, [r0, #0]
 8002c8c:	4b13      	ldr	r3, [pc, #76]	; (8002cdc <HAL_UART_MspInit+0x54>)
 8002c8e:	429a      	cmp	r2, r3
{
 8002c90:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 8002c92:	d121      	bne.n	8002cd8 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c94:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c98:	2400      	movs	r4, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c9a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002c9c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002ca0:	659a      	str	r2, [r3, #88]	; 0x58
 8002ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca4:	9403      	str	r4, [sp, #12]
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002cae:	230c      	movs	r3, #12
 8002cb0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cba:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cbc:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cc2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cc4:	f7fd fd44 	bl	8000750 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002cc8:	2026      	movs	r0, #38	; 0x26
 8002cca:	4622      	mov	r2, r4
 8002ccc:	4621      	mov	r1, r4
 8002cce:	f7fd fcb3 	bl	8000638 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002cd2:	2026      	movs	r0, #38	; 0x26
 8002cd4:	f7fd fce4 	bl	80006a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002cd8:	b006      	add	sp, #24
 8002cda:	bd10      	pop	{r4, pc}
 8002cdc:	40004400 	.word	0x40004400

08002ce0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002ce0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ce2:	f7fd fc7b 	bl	80005dc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ce6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002cea:	f7fd bd08 	b.w	80006fe <HAL_SYSTICK_IRQHandler>
	...

08002cf0 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002cf0:	4801      	ldr	r0, [pc, #4]	; (8002cf8 <USART2_IRQHandler+0x8>)
 8002cf2:	f7fe bfbb 	b.w	8001c6c <HAL_UART_IRQHandler>
 8002cf6:	bf00      	nop
 8002cf8:	20000218 	.word	0x20000218

08002cfc <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cfc:	490f      	ldr	r1, [pc, #60]	; (8002d3c <SystemInit+0x40>)
 8002cfe:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002d02:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002d0a:	4b0d      	ldr	r3, [pc, #52]	; (8002d40 <SystemInit+0x44>)
 8002d0c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002d0e:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8002d10:	f042 0201 	orr.w	r2, r2, #1
 8002d14:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8002d16:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8002d1e:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8002d22:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002d24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002d28:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d30:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002d32:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d34:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002d38:	608b      	str	r3, [r1, #8]
 8002d3a:	4770      	bx	lr
 8002d3c:	e000ed00 	.word	0xe000ed00
 8002d40:	40021000 	.word	0x40021000

08002d44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d7c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002d48:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002d4a:	e003      	b.n	8002d54 <LoopCopyDataInit>

08002d4c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002d4c:	4b0c      	ldr	r3, [pc, #48]	; (8002d80 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002d4e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002d50:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002d52:	3104      	adds	r1, #4

08002d54 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002d54:	480b      	ldr	r0, [pc, #44]	; (8002d84 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002d56:	4b0c      	ldr	r3, [pc, #48]	; (8002d88 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002d58:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002d5a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002d5c:	d3f6      	bcc.n	8002d4c <CopyDataInit>
	ldr	r2, =_sbss
 8002d5e:	4a0b      	ldr	r2, [pc, #44]	; (8002d8c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002d60:	e002      	b.n	8002d68 <LoopFillZerobss>

08002d62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002d62:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002d64:	f842 3b04 	str.w	r3, [r2], #4

08002d68 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002d68:	4b09      	ldr	r3, [pc, #36]	; (8002d90 <LoopForever+0x16>)
	cmp	r2, r3
 8002d6a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002d6c:	d3f9      	bcc.n	8002d62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002d6e:	f7ff ffc5 	bl	8002cfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d72:	f000 f811 	bl	8002d98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d76:	f7ff fd71 	bl	800285c <main>

08002d7a <LoopForever>:

LoopForever:
    b LoopForever
 8002d7a:	e7fe      	b.n	8002d7a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d7c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002d80:	0800371c 	.word	0x0800371c
	ldr	r0, =_sdata
 8002d84:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002d88:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 8002d8c:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 8002d90:	20000294 	.word	0x20000294

08002d94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d94:	e7fe      	b.n	8002d94 <ADC1_2_IRQHandler>
	...

08002d98 <__libc_init_array>:
 8002d98:	b570      	push	{r4, r5, r6, lr}
 8002d9a:	4e0d      	ldr	r6, [pc, #52]	; (8002dd0 <__libc_init_array+0x38>)
 8002d9c:	4c0d      	ldr	r4, [pc, #52]	; (8002dd4 <__libc_init_array+0x3c>)
 8002d9e:	1ba4      	subs	r4, r4, r6
 8002da0:	10a4      	asrs	r4, r4, #2
 8002da2:	2500      	movs	r5, #0
 8002da4:	42a5      	cmp	r5, r4
 8002da6:	d109      	bne.n	8002dbc <__libc_init_array+0x24>
 8002da8:	4e0b      	ldr	r6, [pc, #44]	; (8002dd8 <__libc_init_array+0x40>)
 8002daa:	4c0c      	ldr	r4, [pc, #48]	; (8002ddc <__libc_init_array+0x44>)
 8002dac:	f000 fc44 	bl	8003638 <_init>
 8002db0:	1ba4      	subs	r4, r4, r6
 8002db2:	10a4      	asrs	r4, r4, #2
 8002db4:	2500      	movs	r5, #0
 8002db6:	42a5      	cmp	r5, r4
 8002db8:	d105      	bne.n	8002dc6 <__libc_init_array+0x2e>
 8002dba:	bd70      	pop	{r4, r5, r6, pc}
 8002dbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002dc0:	4798      	blx	r3
 8002dc2:	3501      	adds	r5, #1
 8002dc4:	e7ee      	b.n	8002da4 <__libc_init_array+0xc>
 8002dc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002dca:	4798      	blx	r3
 8002dcc:	3501      	adds	r5, #1
 8002dce:	e7f2      	b.n	8002db6 <__libc_init_array+0x1e>
 8002dd0:	08003714 	.word	0x08003714
 8002dd4:	08003714 	.word	0x08003714
 8002dd8:	08003714 	.word	0x08003714
 8002ddc:	08003718 	.word	0x08003718

08002de0 <siprintf>:
 8002de0:	b40e      	push	{r1, r2, r3}
 8002de2:	b500      	push	{lr}
 8002de4:	b09c      	sub	sp, #112	; 0x70
 8002de6:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002dea:	ab1d      	add	r3, sp, #116	; 0x74
 8002dec:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002df0:	9002      	str	r0, [sp, #8]
 8002df2:	9006      	str	r0, [sp, #24]
 8002df4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002df8:	480a      	ldr	r0, [pc, #40]	; (8002e24 <siprintf+0x44>)
 8002dfa:	9104      	str	r1, [sp, #16]
 8002dfc:	9107      	str	r1, [sp, #28]
 8002dfe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002e02:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e06:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002e0a:	6800      	ldr	r0, [r0, #0]
 8002e0c:	9301      	str	r3, [sp, #4]
 8002e0e:	a902      	add	r1, sp, #8
 8002e10:	f000 f866 	bl	8002ee0 <_svfiprintf_r>
 8002e14:	9b02      	ldr	r3, [sp, #8]
 8002e16:	2200      	movs	r2, #0
 8002e18:	701a      	strb	r2, [r3, #0]
 8002e1a:	b01c      	add	sp, #112	; 0x70
 8002e1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e20:	b003      	add	sp, #12
 8002e22:	4770      	bx	lr
 8002e24:	20000004 	.word	0x20000004

08002e28 <__ssputs_r>:
 8002e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e2c:	688e      	ldr	r6, [r1, #8]
 8002e2e:	429e      	cmp	r6, r3
 8002e30:	4682      	mov	sl, r0
 8002e32:	460c      	mov	r4, r1
 8002e34:	4691      	mov	r9, r2
 8002e36:	4698      	mov	r8, r3
 8002e38:	d835      	bhi.n	8002ea6 <__ssputs_r+0x7e>
 8002e3a:	898a      	ldrh	r2, [r1, #12]
 8002e3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002e40:	d031      	beq.n	8002ea6 <__ssputs_r+0x7e>
 8002e42:	6825      	ldr	r5, [r4, #0]
 8002e44:	6909      	ldr	r1, [r1, #16]
 8002e46:	1a6f      	subs	r7, r5, r1
 8002e48:	6965      	ldr	r5, [r4, #20]
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002e50:	fb95 f5f3 	sdiv	r5, r5, r3
 8002e54:	f108 0301 	add.w	r3, r8, #1
 8002e58:	443b      	add	r3, r7
 8002e5a:	429d      	cmp	r5, r3
 8002e5c:	bf38      	it	cc
 8002e5e:	461d      	movcc	r5, r3
 8002e60:	0553      	lsls	r3, r2, #21
 8002e62:	d531      	bpl.n	8002ec8 <__ssputs_r+0xa0>
 8002e64:	4629      	mov	r1, r5
 8002e66:	f000 fb39 	bl	80034dc <_malloc_r>
 8002e6a:	4606      	mov	r6, r0
 8002e6c:	b950      	cbnz	r0, 8002e84 <__ssputs_r+0x5c>
 8002e6e:	230c      	movs	r3, #12
 8002e70:	f8ca 3000 	str.w	r3, [sl]
 8002e74:	89a3      	ldrh	r3, [r4, #12]
 8002e76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e7a:	81a3      	strh	r3, [r4, #12]
 8002e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e84:	463a      	mov	r2, r7
 8002e86:	6921      	ldr	r1, [r4, #16]
 8002e88:	f000 fab4 	bl	80033f4 <memcpy>
 8002e8c:	89a3      	ldrh	r3, [r4, #12]
 8002e8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002e92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e96:	81a3      	strh	r3, [r4, #12]
 8002e98:	6126      	str	r6, [r4, #16]
 8002e9a:	6165      	str	r5, [r4, #20]
 8002e9c:	443e      	add	r6, r7
 8002e9e:	1bed      	subs	r5, r5, r7
 8002ea0:	6026      	str	r6, [r4, #0]
 8002ea2:	60a5      	str	r5, [r4, #8]
 8002ea4:	4646      	mov	r6, r8
 8002ea6:	4546      	cmp	r6, r8
 8002ea8:	bf28      	it	cs
 8002eaa:	4646      	movcs	r6, r8
 8002eac:	4632      	mov	r2, r6
 8002eae:	4649      	mov	r1, r9
 8002eb0:	6820      	ldr	r0, [r4, #0]
 8002eb2:	f000 faaa 	bl	800340a <memmove>
 8002eb6:	68a3      	ldr	r3, [r4, #8]
 8002eb8:	1b9b      	subs	r3, r3, r6
 8002eba:	60a3      	str	r3, [r4, #8]
 8002ebc:	6823      	ldr	r3, [r4, #0]
 8002ebe:	441e      	add	r6, r3
 8002ec0:	6026      	str	r6, [r4, #0]
 8002ec2:	2000      	movs	r0, #0
 8002ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ec8:	462a      	mov	r2, r5
 8002eca:	f000 fb65 	bl	8003598 <_realloc_r>
 8002ece:	4606      	mov	r6, r0
 8002ed0:	2800      	cmp	r0, #0
 8002ed2:	d1e1      	bne.n	8002e98 <__ssputs_r+0x70>
 8002ed4:	6921      	ldr	r1, [r4, #16]
 8002ed6:	4650      	mov	r0, sl
 8002ed8:	f000 fab2 	bl	8003440 <_free_r>
 8002edc:	e7c7      	b.n	8002e6e <__ssputs_r+0x46>
	...

08002ee0 <_svfiprintf_r>:
 8002ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ee4:	b09d      	sub	sp, #116	; 0x74
 8002ee6:	4680      	mov	r8, r0
 8002ee8:	9303      	str	r3, [sp, #12]
 8002eea:	898b      	ldrh	r3, [r1, #12]
 8002eec:	061c      	lsls	r4, r3, #24
 8002eee:	460d      	mov	r5, r1
 8002ef0:	4616      	mov	r6, r2
 8002ef2:	d50f      	bpl.n	8002f14 <_svfiprintf_r+0x34>
 8002ef4:	690b      	ldr	r3, [r1, #16]
 8002ef6:	b96b      	cbnz	r3, 8002f14 <_svfiprintf_r+0x34>
 8002ef8:	2140      	movs	r1, #64	; 0x40
 8002efa:	f000 faef 	bl	80034dc <_malloc_r>
 8002efe:	6028      	str	r0, [r5, #0]
 8002f00:	6128      	str	r0, [r5, #16]
 8002f02:	b928      	cbnz	r0, 8002f10 <_svfiprintf_r+0x30>
 8002f04:	230c      	movs	r3, #12
 8002f06:	f8c8 3000 	str.w	r3, [r8]
 8002f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8002f0e:	e0c5      	b.n	800309c <_svfiprintf_r+0x1bc>
 8002f10:	2340      	movs	r3, #64	; 0x40
 8002f12:	616b      	str	r3, [r5, #20]
 8002f14:	2300      	movs	r3, #0
 8002f16:	9309      	str	r3, [sp, #36]	; 0x24
 8002f18:	2320      	movs	r3, #32
 8002f1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f1e:	2330      	movs	r3, #48	; 0x30
 8002f20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f24:	f04f 0b01 	mov.w	fp, #1
 8002f28:	4637      	mov	r7, r6
 8002f2a:	463c      	mov	r4, r7
 8002f2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d13c      	bne.n	8002fae <_svfiprintf_r+0xce>
 8002f34:	ebb7 0a06 	subs.w	sl, r7, r6
 8002f38:	d00b      	beq.n	8002f52 <_svfiprintf_r+0x72>
 8002f3a:	4653      	mov	r3, sl
 8002f3c:	4632      	mov	r2, r6
 8002f3e:	4629      	mov	r1, r5
 8002f40:	4640      	mov	r0, r8
 8002f42:	f7ff ff71 	bl	8002e28 <__ssputs_r>
 8002f46:	3001      	adds	r0, #1
 8002f48:	f000 80a3 	beq.w	8003092 <_svfiprintf_r+0x1b2>
 8002f4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f4e:	4453      	add	r3, sl
 8002f50:	9309      	str	r3, [sp, #36]	; 0x24
 8002f52:	783b      	ldrb	r3, [r7, #0]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f000 809c 	beq.w	8003092 <_svfiprintf_r+0x1b2>
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f60:	9304      	str	r3, [sp, #16]
 8002f62:	9307      	str	r3, [sp, #28]
 8002f64:	9205      	str	r2, [sp, #20]
 8002f66:	9306      	str	r3, [sp, #24]
 8002f68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f6c:	931a      	str	r3, [sp, #104]	; 0x68
 8002f6e:	2205      	movs	r2, #5
 8002f70:	7821      	ldrb	r1, [r4, #0]
 8002f72:	4850      	ldr	r0, [pc, #320]	; (80030b4 <_svfiprintf_r+0x1d4>)
 8002f74:	f7fd f934 	bl	80001e0 <memchr>
 8002f78:	1c67      	adds	r7, r4, #1
 8002f7a:	9b04      	ldr	r3, [sp, #16]
 8002f7c:	b9d8      	cbnz	r0, 8002fb6 <_svfiprintf_r+0xd6>
 8002f7e:	06d9      	lsls	r1, r3, #27
 8002f80:	bf44      	itt	mi
 8002f82:	2220      	movmi	r2, #32
 8002f84:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002f88:	071a      	lsls	r2, r3, #28
 8002f8a:	bf44      	itt	mi
 8002f8c:	222b      	movmi	r2, #43	; 0x2b
 8002f8e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002f92:	7822      	ldrb	r2, [r4, #0]
 8002f94:	2a2a      	cmp	r2, #42	; 0x2a
 8002f96:	d016      	beq.n	8002fc6 <_svfiprintf_r+0xe6>
 8002f98:	9a07      	ldr	r2, [sp, #28]
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	200a      	movs	r0, #10
 8002f9e:	4627      	mov	r7, r4
 8002fa0:	3401      	adds	r4, #1
 8002fa2:	783b      	ldrb	r3, [r7, #0]
 8002fa4:	3b30      	subs	r3, #48	; 0x30
 8002fa6:	2b09      	cmp	r3, #9
 8002fa8:	d951      	bls.n	800304e <_svfiprintf_r+0x16e>
 8002faa:	b1c9      	cbz	r1, 8002fe0 <_svfiprintf_r+0x100>
 8002fac:	e011      	b.n	8002fd2 <_svfiprintf_r+0xf2>
 8002fae:	2b25      	cmp	r3, #37	; 0x25
 8002fb0:	d0c0      	beq.n	8002f34 <_svfiprintf_r+0x54>
 8002fb2:	4627      	mov	r7, r4
 8002fb4:	e7b9      	b.n	8002f2a <_svfiprintf_r+0x4a>
 8002fb6:	4a3f      	ldr	r2, [pc, #252]	; (80030b4 <_svfiprintf_r+0x1d4>)
 8002fb8:	1a80      	subs	r0, r0, r2
 8002fba:	fa0b f000 	lsl.w	r0, fp, r0
 8002fbe:	4318      	orrs	r0, r3
 8002fc0:	9004      	str	r0, [sp, #16]
 8002fc2:	463c      	mov	r4, r7
 8002fc4:	e7d3      	b.n	8002f6e <_svfiprintf_r+0x8e>
 8002fc6:	9a03      	ldr	r2, [sp, #12]
 8002fc8:	1d11      	adds	r1, r2, #4
 8002fca:	6812      	ldr	r2, [r2, #0]
 8002fcc:	9103      	str	r1, [sp, #12]
 8002fce:	2a00      	cmp	r2, #0
 8002fd0:	db01      	blt.n	8002fd6 <_svfiprintf_r+0xf6>
 8002fd2:	9207      	str	r2, [sp, #28]
 8002fd4:	e004      	b.n	8002fe0 <_svfiprintf_r+0x100>
 8002fd6:	4252      	negs	r2, r2
 8002fd8:	f043 0302 	orr.w	r3, r3, #2
 8002fdc:	9207      	str	r2, [sp, #28]
 8002fde:	9304      	str	r3, [sp, #16]
 8002fe0:	783b      	ldrb	r3, [r7, #0]
 8002fe2:	2b2e      	cmp	r3, #46	; 0x2e
 8002fe4:	d10e      	bne.n	8003004 <_svfiprintf_r+0x124>
 8002fe6:	787b      	ldrb	r3, [r7, #1]
 8002fe8:	2b2a      	cmp	r3, #42	; 0x2a
 8002fea:	f107 0101 	add.w	r1, r7, #1
 8002fee:	d132      	bne.n	8003056 <_svfiprintf_r+0x176>
 8002ff0:	9b03      	ldr	r3, [sp, #12]
 8002ff2:	1d1a      	adds	r2, r3, #4
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	9203      	str	r2, [sp, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	bfb8      	it	lt
 8002ffc:	f04f 33ff 	movlt.w	r3, #4294967295
 8003000:	3702      	adds	r7, #2
 8003002:	9305      	str	r3, [sp, #20]
 8003004:	4c2c      	ldr	r4, [pc, #176]	; (80030b8 <_svfiprintf_r+0x1d8>)
 8003006:	7839      	ldrb	r1, [r7, #0]
 8003008:	2203      	movs	r2, #3
 800300a:	4620      	mov	r0, r4
 800300c:	f7fd f8e8 	bl	80001e0 <memchr>
 8003010:	b138      	cbz	r0, 8003022 <_svfiprintf_r+0x142>
 8003012:	2340      	movs	r3, #64	; 0x40
 8003014:	1b00      	subs	r0, r0, r4
 8003016:	fa03 f000 	lsl.w	r0, r3, r0
 800301a:	9b04      	ldr	r3, [sp, #16]
 800301c:	4303      	orrs	r3, r0
 800301e:	9304      	str	r3, [sp, #16]
 8003020:	3701      	adds	r7, #1
 8003022:	7839      	ldrb	r1, [r7, #0]
 8003024:	4825      	ldr	r0, [pc, #148]	; (80030bc <_svfiprintf_r+0x1dc>)
 8003026:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800302a:	2206      	movs	r2, #6
 800302c:	1c7e      	adds	r6, r7, #1
 800302e:	f7fd f8d7 	bl	80001e0 <memchr>
 8003032:	2800      	cmp	r0, #0
 8003034:	d035      	beq.n	80030a2 <_svfiprintf_r+0x1c2>
 8003036:	4b22      	ldr	r3, [pc, #136]	; (80030c0 <_svfiprintf_r+0x1e0>)
 8003038:	b9fb      	cbnz	r3, 800307a <_svfiprintf_r+0x19a>
 800303a:	9b03      	ldr	r3, [sp, #12]
 800303c:	3307      	adds	r3, #7
 800303e:	f023 0307 	bic.w	r3, r3, #7
 8003042:	3308      	adds	r3, #8
 8003044:	9303      	str	r3, [sp, #12]
 8003046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003048:	444b      	add	r3, r9
 800304a:	9309      	str	r3, [sp, #36]	; 0x24
 800304c:	e76c      	b.n	8002f28 <_svfiprintf_r+0x48>
 800304e:	fb00 3202 	mla	r2, r0, r2, r3
 8003052:	2101      	movs	r1, #1
 8003054:	e7a3      	b.n	8002f9e <_svfiprintf_r+0xbe>
 8003056:	2300      	movs	r3, #0
 8003058:	9305      	str	r3, [sp, #20]
 800305a:	4618      	mov	r0, r3
 800305c:	240a      	movs	r4, #10
 800305e:	460f      	mov	r7, r1
 8003060:	3101      	adds	r1, #1
 8003062:	783a      	ldrb	r2, [r7, #0]
 8003064:	3a30      	subs	r2, #48	; 0x30
 8003066:	2a09      	cmp	r2, #9
 8003068:	d903      	bls.n	8003072 <_svfiprintf_r+0x192>
 800306a:	2b00      	cmp	r3, #0
 800306c:	d0ca      	beq.n	8003004 <_svfiprintf_r+0x124>
 800306e:	9005      	str	r0, [sp, #20]
 8003070:	e7c8      	b.n	8003004 <_svfiprintf_r+0x124>
 8003072:	fb04 2000 	mla	r0, r4, r0, r2
 8003076:	2301      	movs	r3, #1
 8003078:	e7f1      	b.n	800305e <_svfiprintf_r+0x17e>
 800307a:	ab03      	add	r3, sp, #12
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	462a      	mov	r2, r5
 8003080:	4b10      	ldr	r3, [pc, #64]	; (80030c4 <_svfiprintf_r+0x1e4>)
 8003082:	a904      	add	r1, sp, #16
 8003084:	4640      	mov	r0, r8
 8003086:	f3af 8000 	nop.w
 800308a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800308e:	4681      	mov	r9, r0
 8003090:	d1d9      	bne.n	8003046 <_svfiprintf_r+0x166>
 8003092:	89ab      	ldrh	r3, [r5, #12]
 8003094:	065b      	lsls	r3, r3, #25
 8003096:	f53f af38 	bmi.w	8002f0a <_svfiprintf_r+0x2a>
 800309a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800309c:	b01d      	add	sp, #116	; 0x74
 800309e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030a2:	ab03      	add	r3, sp, #12
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	462a      	mov	r2, r5
 80030a8:	4b06      	ldr	r3, [pc, #24]	; (80030c4 <_svfiprintf_r+0x1e4>)
 80030aa:	a904      	add	r1, sp, #16
 80030ac:	4640      	mov	r0, r8
 80030ae:	f000 f881 	bl	80031b4 <_printf_i>
 80030b2:	e7ea      	b.n	800308a <_svfiprintf_r+0x1aa>
 80030b4:	080036d8 	.word	0x080036d8
 80030b8:	080036de 	.word	0x080036de
 80030bc:	080036e2 	.word	0x080036e2
 80030c0:	00000000 	.word	0x00000000
 80030c4:	08002e29 	.word	0x08002e29

080030c8 <_printf_common>:
 80030c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030cc:	4691      	mov	r9, r2
 80030ce:	461f      	mov	r7, r3
 80030d0:	688a      	ldr	r2, [r1, #8]
 80030d2:	690b      	ldr	r3, [r1, #16]
 80030d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80030d8:	4293      	cmp	r3, r2
 80030da:	bfb8      	it	lt
 80030dc:	4613      	movlt	r3, r2
 80030de:	f8c9 3000 	str.w	r3, [r9]
 80030e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80030e6:	4606      	mov	r6, r0
 80030e8:	460c      	mov	r4, r1
 80030ea:	b112      	cbz	r2, 80030f2 <_printf_common+0x2a>
 80030ec:	3301      	adds	r3, #1
 80030ee:	f8c9 3000 	str.w	r3, [r9]
 80030f2:	6823      	ldr	r3, [r4, #0]
 80030f4:	0699      	lsls	r1, r3, #26
 80030f6:	bf42      	ittt	mi
 80030f8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80030fc:	3302      	addmi	r3, #2
 80030fe:	f8c9 3000 	strmi.w	r3, [r9]
 8003102:	6825      	ldr	r5, [r4, #0]
 8003104:	f015 0506 	ands.w	r5, r5, #6
 8003108:	d107      	bne.n	800311a <_printf_common+0x52>
 800310a:	f104 0a19 	add.w	sl, r4, #25
 800310e:	68e3      	ldr	r3, [r4, #12]
 8003110:	f8d9 2000 	ldr.w	r2, [r9]
 8003114:	1a9b      	subs	r3, r3, r2
 8003116:	429d      	cmp	r5, r3
 8003118:	db29      	blt.n	800316e <_printf_common+0xa6>
 800311a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800311e:	6822      	ldr	r2, [r4, #0]
 8003120:	3300      	adds	r3, #0
 8003122:	bf18      	it	ne
 8003124:	2301      	movne	r3, #1
 8003126:	0692      	lsls	r2, r2, #26
 8003128:	d42e      	bmi.n	8003188 <_printf_common+0xc0>
 800312a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800312e:	4639      	mov	r1, r7
 8003130:	4630      	mov	r0, r6
 8003132:	47c0      	blx	r8
 8003134:	3001      	adds	r0, #1
 8003136:	d021      	beq.n	800317c <_printf_common+0xb4>
 8003138:	6823      	ldr	r3, [r4, #0]
 800313a:	68e5      	ldr	r5, [r4, #12]
 800313c:	f8d9 2000 	ldr.w	r2, [r9]
 8003140:	f003 0306 	and.w	r3, r3, #6
 8003144:	2b04      	cmp	r3, #4
 8003146:	bf08      	it	eq
 8003148:	1aad      	subeq	r5, r5, r2
 800314a:	68a3      	ldr	r3, [r4, #8]
 800314c:	6922      	ldr	r2, [r4, #16]
 800314e:	bf0c      	ite	eq
 8003150:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003154:	2500      	movne	r5, #0
 8003156:	4293      	cmp	r3, r2
 8003158:	bfc4      	itt	gt
 800315a:	1a9b      	subgt	r3, r3, r2
 800315c:	18ed      	addgt	r5, r5, r3
 800315e:	f04f 0900 	mov.w	r9, #0
 8003162:	341a      	adds	r4, #26
 8003164:	454d      	cmp	r5, r9
 8003166:	d11b      	bne.n	80031a0 <_printf_common+0xd8>
 8003168:	2000      	movs	r0, #0
 800316a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800316e:	2301      	movs	r3, #1
 8003170:	4652      	mov	r2, sl
 8003172:	4639      	mov	r1, r7
 8003174:	4630      	mov	r0, r6
 8003176:	47c0      	blx	r8
 8003178:	3001      	adds	r0, #1
 800317a:	d103      	bne.n	8003184 <_printf_common+0xbc>
 800317c:	f04f 30ff 	mov.w	r0, #4294967295
 8003180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003184:	3501      	adds	r5, #1
 8003186:	e7c2      	b.n	800310e <_printf_common+0x46>
 8003188:	18e1      	adds	r1, r4, r3
 800318a:	1c5a      	adds	r2, r3, #1
 800318c:	2030      	movs	r0, #48	; 0x30
 800318e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003192:	4422      	add	r2, r4
 8003194:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003198:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800319c:	3302      	adds	r3, #2
 800319e:	e7c4      	b.n	800312a <_printf_common+0x62>
 80031a0:	2301      	movs	r3, #1
 80031a2:	4622      	mov	r2, r4
 80031a4:	4639      	mov	r1, r7
 80031a6:	4630      	mov	r0, r6
 80031a8:	47c0      	blx	r8
 80031aa:	3001      	adds	r0, #1
 80031ac:	d0e6      	beq.n	800317c <_printf_common+0xb4>
 80031ae:	f109 0901 	add.w	r9, r9, #1
 80031b2:	e7d7      	b.n	8003164 <_printf_common+0x9c>

080031b4 <_printf_i>:
 80031b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80031b8:	4617      	mov	r7, r2
 80031ba:	7e0a      	ldrb	r2, [r1, #24]
 80031bc:	b085      	sub	sp, #20
 80031be:	2a6e      	cmp	r2, #110	; 0x6e
 80031c0:	4698      	mov	r8, r3
 80031c2:	4606      	mov	r6, r0
 80031c4:	460c      	mov	r4, r1
 80031c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80031c8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80031cc:	f000 80bc 	beq.w	8003348 <_printf_i+0x194>
 80031d0:	d81a      	bhi.n	8003208 <_printf_i+0x54>
 80031d2:	2a63      	cmp	r2, #99	; 0x63
 80031d4:	d02e      	beq.n	8003234 <_printf_i+0x80>
 80031d6:	d80a      	bhi.n	80031ee <_printf_i+0x3a>
 80031d8:	2a00      	cmp	r2, #0
 80031da:	f000 80c8 	beq.w	800336e <_printf_i+0x1ba>
 80031de:	2a58      	cmp	r2, #88	; 0x58
 80031e0:	f000 808a 	beq.w	80032f8 <_printf_i+0x144>
 80031e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031e8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80031ec:	e02a      	b.n	8003244 <_printf_i+0x90>
 80031ee:	2a64      	cmp	r2, #100	; 0x64
 80031f0:	d001      	beq.n	80031f6 <_printf_i+0x42>
 80031f2:	2a69      	cmp	r2, #105	; 0x69
 80031f4:	d1f6      	bne.n	80031e4 <_printf_i+0x30>
 80031f6:	6821      	ldr	r1, [r4, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	f011 0f80 	tst.w	r1, #128	; 0x80
 80031fe:	d023      	beq.n	8003248 <_printf_i+0x94>
 8003200:	1d11      	adds	r1, r2, #4
 8003202:	6019      	str	r1, [r3, #0]
 8003204:	6813      	ldr	r3, [r2, #0]
 8003206:	e027      	b.n	8003258 <_printf_i+0xa4>
 8003208:	2a73      	cmp	r2, #115	; 0x73
 800320a:	f000 80b4 	beq.w	8003376 <_printf_i+0x1c2>
 800320e:	d808      	bhi.n	8003222 <_printf_i+0x6e>
 8003210:	2a6f      	cmp	r2, #111	; 0x6f
 8003212:	d02a      	beq.n	800326a <_printf_i+0xb6>
 8003214:	2a70      	cmp	r2, #112	; 0x70
 8003216:	d1e5      	bne.n	80031e4 <_printf_i+0x30>
 8003218:	680a      	ldr	r2, [r1, #0]
 800321a:	f042 0220 	orr.w	r2, r2, #32
 800321e:	600a      	str	r2, [r1, #0]
 8003220:	e003      	b.n	800322a <_printf_i+0x76>
 8003222:	2a75      	cmp	r2, #117	; 0x75
 8003224:	d021      	beq.n	800326a <_printf_i+0xb6>
 8003226:	2a78      	cmp	r2, #120	; 0x78
 8003228:	d1dc      	bne.n	80031e4 <_printf_i+0x30>
 800322a:	2278      	movs	r2, #120	; 0x78
 800322c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003230:	496e      	ldr	r1, [pc, #440]	; (80033ec <_printf_i+0x238>)
 8003232:	e064      	b.n	80032fe <_printf_i+0x14a>
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800323a:	1d11      	adds	r1, r2, #4
 800323c:	6019      	str	r1, [r3, #0]
 800323e:	6813      	ldr	r3, [r2, #0]
 8003240:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003244:	2301      	movs	r3, #1
 8003246:	e0a3      	b.n	8003390 <_printf_i+0x1dc>
 8003248:	f011 0f40 	tst.w	r1, #64	; 0x40
 800324c:	f102 0104 	add.w	r1, r2, #4
 8003250:	6019      	str	r1, [r3, #0]
 8003252:	d0d7      	beq.n	8003204 <_printf_i+0x50>
 8003254:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003258:	2b00      	cmp	r3, #0
 800325a:	da03      	bge.n	8003264 <_printf_i+0xb0>
 800325c:	222d      	movs	r2, #45	; 0x2d
 800325e:	425b      	negs	r3, r3
 8003260:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003264:	4962      	ldr	r1, [pc, #392]	; (80033f0 <_printf_i+0x23c>)
 8003266:	220a      	movs	r2, #10
 8003268:	e017      	b.n	800329a <_printf_i+0xe6>
 800326a:	6820      	ldr	r0, [r4, #0]
 800326c:	6819      	ldr	r1, [r3, #0]
 800326e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003272:	d003      	beq.n	800327c <_printf_i+0xc8>
 8003274:	1d08      	adds	r0, r1, #4
 8003276:	6018      	str	r0, [r3, #0]
 8003278:	680b      	ldr	r3, [r1, #0]
 800327a:	e006      	b.n	800328a <_printf_i+0xd6>
 800327c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003280:	f101 0004 	add.w	r0, r1, #4
 8003284:	6018      	str	r0, [r3, #0]
 8003286:	d0f7      	beq.n	8003278 <_printf_i+0xc4>
 8003288:	880b      	ldrh	r3, [r1, #0]
 800328a:	4959      	ldr	r1, [pc, #356]	; (80033f0 <_printf_i+0x23c>)
 800328c:	2a6f      	cmp	r2, #111	; 0x6f
 800328e:	bf14      	ite	ne
 8003290:	220a      	movne	r2, #10
 8003292:	2208      	moveq	r2, #8
 8003294:	2000      	movs	r0, #0
 8003296:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800329a:	6865      	ldr	r5, [r4, #4]
 800329c:	60a5      	str	r5, [r4, #8]
 800329e:	2d00      	cmp	r5, #0
 80032a0:	f2c0 809c 	blt.w	80033dc <_printf_i+0x228>
 80032a4:	6820      	ldr	r0, [r4, #0]
 80032a6:	f020 0004 	bic.w	r0, r0, #4
 80032aa:	6020      	str	r0, [r4, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d13f      	bne.n	8003330 <_printf_i+0x17c>
 80032b0:	2d00      	cmp	r5, #0
 80032b2:	f040 8095 	bne.w	80033e0 <_printf_i+0x22c>
 80032b6:	4675      	mov	r5, lr
 80032b8:	2a08      	cmp	r2, #8
 80032ba:	d10b      	bne.n	80032d4 <_printf_i+0x120>
 80032bc:	6823      	ldr	r3, [r4, #0]
 80032be:	07da      	lsls	r2, r3, #31
 80032c0:	d508      	bpl.n	80032d4 <_printf_i+0x120>
 80032c2:	6923      	ldr	r3, [r4, #16]
 80032c4:	6862      	ldr	r2, [r4, #4]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	bfde      	ittt	le
 80032ca:	2330      	movle	r3, #48	; 0x30
 80032cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80032d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80032d4:	ebae 0305 	sub.w	r3, lr, r5
 80032d8:	6123      	str	r3, [r4, #16]
 80032da:	f8cd 8000 	str.w	r8, [sp]
 80032de:	463b      	mov	r3, r7
 80032e0:	aa03      	add	r2, sp, #12
 80032e2:	4621      	mov	r1, r4
 80032e4:	4630      	mov	r0, r6
 80032e6:	f7ff feef 	bl	80030c8 <_printf_common>
 80032ea:	3001      	adds	r0, #1
 80032ec:	d155      	bne.n	800339a <_printf_i+0x1e6>
 80032ee:	f04f 30ff 	mov.w	r0, #4294967295
 80032f2:	b005      	add	sp, #20
 80032f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80032f8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80032fc:	493c      	ldr	r1, [pc, #240]	; (80033f0 <_printf_i+0x23c>)
 80032fe:	6822      	ldr	r2, [r4, #0]
 8003300:	6818      	ldr	r0, [r3, #0]
 8003302:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003306:	f100 0504 	add.w	r5, r0, #4
 800330a:	601d      	str	r5, [r3, #0]
 800330c:	d001      	beq.n	8003312 <_printf_i+0x15e>
 800330e:	6803      	ldr	r3, [r0, #0]
 8003310:	e002      	b.n	8003318 <_printf_i+0x164>
 8003312:	0655      	lsls	r5, r2, #25
 8003314:	d5fb      	bpl.n	800330e <_printf_i+0x15a>
 8003316:	8803      	ldrh	r3, [r0, #0]
 8003318:	07d0      	lsls	r0, r2, #31
 800331a:	bf44      	itt	mi
 800331c:	f042 0220 	orrmi.w	r2, r2, #32
 8003320:	6022      	strmi	r2, [r4, #0]
 8003322:	b91b      	cbnz	r3, 800332c <_printf_i+0x178>
 8003324:	6822      	ldr	r2, [r4, #0]
 8003326:	f022 0220 	bic.w	r2, r2, #32
 800332a:	6022      	str	r2, [r4, #0]
 800332c:	2210      	movs	r2, #16
 800332e:	e7b1      	b.n	8003294 <_printf_i+0xe0>
 8003330:	4675      	mov	r5, lr
 8003332:	fbb3 f0f2 	udiv	r0, r3, r2
 8003336:	fb02 3310 	mls	r3, r2, r0, r3
 800333a:	5ccb      	ldrb	r3, [r1, r3]
 800333c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003340:	4603      	mov	r3, r0
 8003342:	2800      	cmp	r0, #0
 8003344:	d1f5      	bne.n	8003332 <_printf_i+0x17e>
 8003346:	e7b7      	b.n	80032b8 <_printf_i+0x104>
 8003348:	6808      	ldr	r0, [r1, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	6949      	ldr	r1, [r1, #20]
 800334e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003352:	d004      	beq.n	800335e <_printf_i+0x1aa>
 8003354:	1d10      	adds	r0, r2, #4
 8003356:	6018      	str	r0, [r3, #0]
 8003358:	6813      	ldr	r3, [r2, #0]
 800335a:	6019      	str	r1, [r3, #0]
 800335c:	e007      	b.n	800336e <_printf_i+0x1ba>
 800335e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003362:	f102 0004 	add.w	r0, r2, #4
 8003366:	6018      	str	r0, [r3, #0]
 8003368:	6813      	ldr	r3, [r2, #0]
 800336a:	d0f6      	beq.n	800335a <_printf_i+0x1a6>
 800336c:	8019      	strh	r1, [r3, #0]
 800336e:	2300      	movs	r3, #0
 8003370:	6123      	str	r3, [r4, #16]
 8003372:	4675      	mov	r5, lr
 8003374:	e7b1      	b.n	80032da <_printf_i+0x126>
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	1d11      	adds	r1, r2, #4
 800337a:	6019      	str	r1, [r3, #0]
 800337c:	6815      	ldr	r5, [r2, #0]
 800337e:	6862      	ldr	r2, [r4, #4]
 8003380:	2100      	movs	r1, #0
 8003382:	4628      	mov	r0, r5
 8003384:	f7fc ff2c 	bl	80001e0 <memchr>
 8003388:	b108      	cbz	r0, 800338e <_printf_i+0x1da>
 800338a:	1b40      	subs	r0, r0, r5
 800338c:	6060      	str	r0, [r4, #4]
 800338e:	6863      	ldr	r3, [r4, #4]
 8003390:	6123      	str	r3, [r4, #16]
 8003392:	2300      	movs	r3, #0
 8003394:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003398:	e79f      	b.n	80032da <_printf_i+0x126>
 800339a:	6923      	ldr	r3, [r4, #16]
 800339c:	462a      	mov	r2, r5
 800339e:	4639      	mov	r1, r7
 80033a0:	4630      	mov	r0, r6
 80033a2:	47c0      	blx	r8
 80033a4:	3001      	adds	r0, #1
 80033a6:	d0a2      	beq.n	80032ee <_printf_i+0x13a>
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	079b      	lsls	r3, r3, #30
 80033ac:	d507      	bpl.n	80033be <_printf_i+0x20a>
 80033ae:	2500      	movs	r5, #0
 80033b0:	f104 0919 	add.w	r9, r4, #25
 80033b4:	68e3      	ldr	r3, [r4, #12]
 80033b6:	9a03      	ldr	r2, [sp, #12]
 80033b8:	1a9b      	subs	r3, r3, r2
 80033ba:	429d      	cmp	r5, r3
 80033bc:	db05      	blt.n	80033ca <_printf_i+0x216>
 80033be:	68e0      	ldr	r0, [r4, #12]
 80033c0:	9b03      	ldr	r3, [sp, #12]
 80033c2:	4298      	cmp	r0, r3
 80033c4:	bfb8      	it	lt
 80033c6:	4618      	movlt	r0, r3
 80033c8:	e793      	b.n	80032f2 <_printf_i+0x13e>
 80033ca:	2301      	movs	r3, #1
 80033cc:	464a      	mov	r2, r9
 80033ce:	4639      	mov	r1, r7
 80033d0:	4630      	mov	r0, r6
 80033d2:	47c0      	blx	r8
 80033d4:	3001      	adds	r0, #1
 80033d6:	d08a      	beq.n	80032ee <_printf_i+0x13a>
 80033d8:	3501      	adds	r5, #1
 80033da:	e7eb      	b.n	80033b4 <_printf_i+0x200>
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1a7      	bne.n	8003330 <_printf_i+0x17c>
 80033e0:	780b      	ldrb	r3, [r1, #0]
 80033e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033ea:	e765      	b.n	80032b8 <_printf_i+0x104>
 80033ec:	080036fa 	.word	0x080036fa
 80033f0:	080036e9 	.word	0x080036e9

080033f4 <memcpy>:
 80033f4:	b510      	push	{r4, lr}
 80033f6:	1e43      	subs	r3, r0, #1
 80033f8:	440a      	add	r2, r1
 80033fa:	4291      	cmp	r1, r2
 80033fc:	d100      	bne.n	8003400 <memcpy+0xc>
 80033fe:	bd10      	pop	{r4, pc}
 8003400:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003404:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003408:	e7f7      	b.n	80033fa <memcpy+0x6>

0800340a <memmove>:
 800340a:	4288      	cmp	r0, r1
 800340c:	b510      	push	{r4, lr}
 800340e:	eb01 0302 	add.w	r3, r1, r2
 8003412:	d803      	bhi.n	800341c <memmove+0x12>
 8003414:	1e42      	subs	r2, r0, #1
 8003416:	4299      	cmp	r1, r3
 8003418:	d10c      	bne.n	8003434 <memmove+0x2a>
 800341a:	bd10      	pop	{r4, pc}
 800341c:	4298      	cmp	r0, r3
 800341e:	d2f9      	bcs.n	8003414 <memmove+0xa>
 8003420:	1881      	adds	r1, r0, r2
 8003422:	1ad2      	subs	r2, r2, r3
 8003424:	42d3      	cmn	r3, r2
 8003426:	d100      	bne.n	800342a <memmove+0x20>
 8003428:	bd10      	pop	{r4, pc}
 800342a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800342e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003432:	e7f7      	b.n	8003424 <memmove+0x1a>
 8003434:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003438:	f802 4f01 	strb.w	r4, [r2, #1]!
 800343c:	e7eb      	b.n	8003416 <memmove+0xc>
	...

08003440 <_free_r>:
 8003440:	b538      	push	{r3, r4, r5, lr}
 8003442:	4605      	mov	r5, r0
 8003444:	2900      	cmp	r1, #0
 8003446:	d045      	beq.n	80034d4 <_free_r+0x94>
 8003448:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800344c:	1f0c      	subs	r4, r1, #4
 800344e:	2b00      	cmp	r3, #0
 8003450:	bfb8      	it	lt
 8003452:	18e4      	addlt	r4, r4, r3
 8003454:	f000 f8d6 	bl	8003604 <__malloc_lock>
 8003458:	4a1f      	ldr	r2, [pc, #124]	; (80034d8 <_free_r+0x98>)
 800345a:	6813      	ldr	r3, [r2, #0]
 800345c:	4610      	mov	r0, r2
 800345e:	b933      	cbnz	r3, 800346e <_free_r+0x2e>
 8003460:	6063      	str	r3, [r4, #4]
 8003462:	6014      	str	r4, [r2, #0]
 8003464:	4628      	mov	r0, r5
 8003466:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800346a:	f000 b8cc 	b.w	8003606 <__malloc_unlock>
 800346e:	42a3      	cmp	r3, r4
 8003470:	d90c      	bls.n	800348c <_free_r+0x4c>
 8003472:	6821      	ldr	r1, [r4, #0]
 8003474:	1862      	adds	r2, r4, r1
 8003476:	4293      	cmp	r3, r2
 8003478:	bf04      	itt	eq
 800347a:	681a      	ldreq	r2, [r3, #0]
 800347c:	685b      	ldreq	r3, [r3, #4]
 800347e:	6063      	str	r3, [r4, #4]
 8003480:	bf04      	itt	eq
 8003482:	1852      	addeq	r2, r2, r1
 8003484:	6022      	streq	r2, [r4, #0]
 8003486:	6004      	str	r4, [r0, #0]
 8003488:	e7ec      	b.n	8003464 <_free_r+0x24>
 800348a:	4613      	mov	r3, r2
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	b10a      	cbz	r2, 8003494 <_free_r+0x54>
 8003490:	42a2      	cmp	r2, r4
 8003492:	d9fa      	bls.n	800348a <_free_r+0x4a>
 8003494:	6819      	ldr	r1, [r3, #0]
 8003496:	1858      	adds	r0, r3, r1
 8003498:	42a0      	cmp	r0, r4
 800349a:	d10b      	bne.n	80034b4 <_free_r+0x74>
 800349c:	6820      	ldr	r0, [r4, #0]
 800349e:	4401      	add	r1, r0
 80034a0:	1858      	adds	r0, r3, r1
 80034a2:	4282      	cmp	r2, r0
 80034a4:	6019      	str	r1, [r3, #0]
 80034a6:	d1dd      	bne.n	8003464 <_free_r+0x24>
 80034a8:	6810      	ldr	r0, [r2, #0]
 80034aa:	6852      	ldr	r2, [r2, #4]
 80034ac:	605a      	str	r2, [r3, #4]
 80034ae:	4401      	add	r1, r0
 80034b0:	6019      	str	r1, [r3, #0]
 80034b2:	e7d7      	b.n	8003464 <_free_r+0x24>
 80034b4:	d902      	bls.n	80034bc <_free_r+0x7c>
 80034b6:	230c      	movs	r3, #12
 80034b8:	602b      	str	r3, [r5, #0]
 80034ba:	e7d3      	b.n	8003464 <_free_r+0x24>
 80034bc:	6820      	ldr	r0, [r4, #0]
 80034be:	1821      	adds	r1, r4, r0
 80034c0:	428a      	cmp	r2, r1
 80034c2:	bf04      	itt	eq
 80034c4:	6811      	ldreq	r1, [r2, #0]
 80034c6:	6852      	ldreq	r2, [r2, #4]
 80034c8:	6062      	str	r2, [r4, #4]
 80034ca:	bf04      	itt	eq
 80034cc:	1809      	addeq	r1, r1, r0
 80034ce:	6021      	streq	r1, [r4, #0]
 80034d0:	605c      	str	r4, [r3, #4]
 80034d2:	e7c7      	b.n	8003464 <_free_r+0x24>
 80034d4:	bd38      	pop	{r3, r4, r5, pc}
 80034d6:	bf00      	nop
 80034d8:	20000088 	.word	0x20000088

080034dc <_malloc_r>:
 80034dc:	b570      	push	{r4, r5, r6, lr}
 80034de:	1ccd      	adds	r5, r1, #3
 80034e0:	f025 0503 	bic.w	r5, r5, #3
 80034e4:	3508      	adds	r5, #8
 80034e6:	2d0c      	cmp	r5, #12
 80034e8:	bf38      	it	cc
 80034ea:	250c      	movcc	r5, #12
 80034ec:	2d00      	cmp	r5, #0
 80034ee:	4606      	mov	r6, r0
 80034f0:	db01      	blt.n	80034f6 <_malloc_r+0x1a>
 80034f2:	42a9      	cmp	r1, r5
 80034f4:	d903      	bls.n	80034fe <_malloc_r+0x22>
 80034f6:	230c      	movs	r3, #12
 80034f8:	6033      	str	r3, [r6, #0]
 80034fa:	2000      	movs	r0, #0
 80034fc:	bd70      	pop	{r4, r5, r6, pc}
 80034fe:	f000 f881 	bl	8003604 <__malloc_lock>
 8003502:	4a23      	ldr	r2, [pc, #140]	; (8003590 <_malloc_r+0xb4>)
 8003504:	6814      	ldr	r4, [r2, #0]
 8003506:	4621      	mov	r1, r4
 8003508:	b991      	cbnz	r1, 8003530 <_malloc_r+0x54>
 800350a:	4c22      	ldr	r4, [pc, #136]	; (8003594 <_malloc_r+0xb8>)
 800350c:	6823      	ldr	r3, [r4, #0]
 800350e:	b91b      	cbnz	r3, 8003518 <_malloc_r+0x3c>
 8003510:	4630      	mov	r0, r6
 8003512:	f000 f867 	bl	80035e4 <_sbrk_r>
 8003516:	6020      	str	r0, [r4, #0]
 8003518:	4629      	mov	r1, r5
 800351a:	4630      	mov	r0, r6
 800351c:	f000 f862 	bl	80035e4 <_sbrk_r>
 8003520:	1c43      	adds	r3, r0, #1
 8003522:	d126      	bne.n	8003572 <_malloc_r+0x96>
 8003524:	230c      	movs	r3, #12
 8003526:	6033      	str	r3, [r6, #0]
 8003528:	4630      	mov	r0, r6
 800352a:	f000 f86c 	bl	8003606 <__malloc_unlock>
 800352e:	e7e4      	b.n	80034fa <_malloc_r+0x1e>
 8003530:	680b      	ldr	r3, [r1, #0]
 8003532:	1b5b      	subs	r3, r3, r5
 8003534:	d41a      	bmi.n	800356c <_malloc_r+0x90>
 8003536:	2b0b      	cmp	r3, #11
 8003538:	d90f      	bls.n	800355a <_malloc_r+0x7e>
 800353a:	600b      	str	r3, [r1, #0]
 800353c:	50cd      	str	r5, [r1, r3]
 800353e:	18cc      	adds	r4, r1, r3
 8003540:	4630      	mov	r0, r6
 8003542:	f000 f860 	bl	8003606 <__malloc_unlock>
 8003546:	f104 000b 	add.w	r0, r4, #11
 800354a:	1d23      	adds	r3, r4, #4
 800354c:	f020 0007 	bic.w	r0, r0, #7
 8003550:	1ac3      	subs	r3, r0, r3
 8003552:	d01b      	beq.n	800358c <_malloc_r+0xb0>
 8003554:	425a      	negs	r2, r3
 8003556:	50e2      	str	r2, [r4, r3]
 8003558:	bd70      	pop	{r4, r5, r6, pc}
 800355a:	428c      	cmp	r4, r1
 800355c:	bf0d      	iteet	eq
 800355e:	6863      	ldreq	r3, [r4, #4]
 8003560:	684b      	ldrne	r3, [r1, #4]
 8003562:	6063      	strne	r3, [r4, #4]
 8003564:	6013      	streq	r3, [r2, #0]
 8003566:	bf18      	it	ne
 8003568:	460c      	movne	r4, r1
 800356a:	e7e9      	b.n	8003540 <_malloc_r+0x64>
 800356c:	460c      	mov	r4, r1
 800356e:	6849      	ldr	r1, [r1, #4]
 8003570:	e7ca      	b.n	8003508 <_malloc_r+0x2c>
 8003572:	1cc4      	adds	r4, r0, #3
 8003574:	f024 0403 	bic.w	r4, r4, #3
 8003578:	42a0      	cmp	r0, r4
 800357a:	d005      	beq.n	8003588 <_malloc_r+0xac>
 800357c:	1a21      	subs	r1, r4, r0
 800357e:	4630      	mov	r0, r6
 8003580:	f000 f830 	bl	80035e4 <_sbrk_r>
 8003584:	3001      	adds	r0, #1
 8003586:	d0cd      	beq.n	8003524 <_malloc_r+0x48>
 8003588:	6025      	str	r5, [r4, #0]
 800358a:	e7d9      	b.n	8003540 <_malloc_r+0x64>
 800358c:	bd70      	pop	{r4, r5, r6, pc}
 800358e:	bf00      	nop
 8003590:	20000088 	.word	0x20000088
 8003594:	2000008c 	.word	0x2000008c

08003598 <_realloc_r>:
 8003598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800359a:	4607      	mov	r7, r0
 800359c:	4614      	mov	r4, r2
 800359e:	460e      	mov	r6, r1
 80035a0:	b921      	cbnz	r1, 80035ac <_realloc_r+0x14>
 80035a2:	4611      	mov	r1, r2
 80035a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80035a8:	f7ff bf98 	b.w	80034dc <_malloc_r>
 80035ac:	b922      	cbnz	r2, 80035b8 <_realloc_r+0x20>
 80035ae:	f7ff ff47 	bl	8003440 <_free_r>
 80035b2:	4625      	mov	r5, r4
 80035b4:	4628      	mov	r0, r5
 80035b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035b8:	f000 f826 	bl	8003608 <_malloc_usable_size_r>
 80035bc:	4284      	cmp	r4, r0
 80035be:	d90f      	bls.n	80035e0 <_realloc_r+0x48>
 80035c0:	4621      	mov	r1, r4
 80035c2:	4638      	mov	r0, r7
 80035c4:	f7ff ff8a 	bl	80034dc <_malloc_r>
 80035c8:	4605      	mov	r5, r0
 80035ca:	2800      	cmp	r0, #0
 80035cc:	d0f2      	beq.n	80035b4 <_realloc_r+0x1c>
 80035ce:	4631      	mov	r1, r6
 80035d0:	4622      	mov	r2, r4
 80035d2:	f7ff ff0f 	bl	80033f4 <memcpy>
 80035d6:	4631      	mov	r1, r6
 80035d8:	4638      	mov	r0, r7
 80035da:	f7ff ff31 	bl	8003440 <_free_r>
 80035de:	e7e9      	b.n	80035b4 <_realloc_r+0x1c>
 80035e0:	4635      	mov	r5, r6
 80035e2:	e7e7      	b.n	80035b4 <_realloc_r+0x1c>

080035e4 <_sbrk_r>:
 80035e4:	b538      	push	{r3, r4, r5, lr}
 80035e6:	4c06      	ldr	r4, [pc, #24]	; (8003600 <_sbrk_r+0x1c>)
 80035e8:	2300      	movs	r3, #0
 80035ea:	4605      	mov	r5, r0
 80035ec:	4608      	mov	r0, r1
 80035ee:	6023      	str	r3, [r4, #0]
 80035f0:	f000 f814 	bl	800361c <_sbrk>
 80035f4:	1c43      	adds	r3, r0, #1
 80035f6:	d102      	bne.n	80035fe <_sbrk_r+0x1a>
 80035f8:	6823      	ldr	r3, [r4, #0]
 80035fa:	b103      	cbz	r3, 80035fe <_sbrk_r+0x1a>
 80035fc:	602b      	str	r3, [r5, #0]
 80035fe:	bd38      	pop	{r3, r4, r5, pc}
 8003600:	20000290 	.word	0x20000290

08003604 <__malloc_lock>:
 8003604:	4770      	bx	lr

08003606 <__malloc_unlock>:
 8003606:	4770      	bx	lr

08003608 <_malloc_usable_size_r>:
 8003608:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800360c:	2800      	cmp	r0, #0
 800360e:	f1a0 0004 	sub.w	r0, r0, #4
 8003612:	bfbc      	itt	lt
 8003614:	580b      	ldrlt	r3, [r1, r0]
 8003616:	18c0      	addlt	r0, r0, r3
 8003618:	4770      	bx	lr
	...

0800361c <_sbrk>:
 800361c:	4b04      	ldr	r3, [pc, #16]	; (8003630 <_sbrk+0x14>)
 800361e:	6819      	ldr	r1, [r3, #0]
 8003620:	4602      	mov	r2, r0
 8003622:	b909      	cbnz	r1, 8003628 <_sbrk+0xc>
 8003624:	4903      	ldr	r1, [pc, #12]	; (8003634 <_sbrk+0x18>)
 8003626:	6019      	str	r1, [r3, #0]
 8003628:	6818      	ldr	r0, [r3, #0]
 800362a:	4402      	add	r2, r0
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	4770      	bx	lr
 8003630:	20000090 	.word	0x20000090
 8003634:	20000294 	.word	0x20000294

08003638 <_init>:
 8003638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363a:	bf00      	nop
 800363c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800363e:	bc08      	pop	{r3}
 8003640:	469e      	mov	lr, r3
 8003642:	4770      	bx	lr

08003644 <_fini>:
 8003644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003646:	bf00      	nop
 8003648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800364a:	bc08      	pop	{r3}
 800364c:	469e      	mov	lr, r3
 800364e:	4770      	bx	lr
