# MSP430 CPU Register Architecture Documentation

## Overview

The MSP430 CPU contains a 16-register file, where each register is 16 bits wide. This provides a total of 256 bits of register storage for the CPU. The register file includes four special-purpose registers and twelve general-purpose registers.

## Register File Organization

### MSP430 Register Layout

The MSP430 CPU contains 16 registers organized as follows:

#### Special Purpose Registers (R0-R3)

| Register | Name | Alias | Function |
|----------|------|-------|----------|
| R0 | PC | Program Counter | Points to next instruction |
| R1 | SP | Stack Pointer | Points to top of stack |
| R2 | SR | Status Register | CPU flags and control bits |
| R3 | CG1 | Constant Generator | Hardware constant generation |

#### General Purpose Registers (R4-R15)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  R4    R5    R6    R7    R8    R9   R10   R11   R12   R13   R14   R15   â”‚
â”‚ â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”‚
â”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚16bâ”‚ â”‚
â”‚ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Total Register File:** 16 registers Ã— 16 bits = 256 bits of register storage

### Register Access Modes

Each register supports multiple access patterns:

#### Access Mode Summary
```
Register (R0-R15) supports:
â”œâ”€â”€ 16-bit Full Access
â”‚   â”œâ”€â”€ Read entire 16-bit value
â”‚   â””â”€â”€ Write entire 16-bit value
â”œâ”€â”€ 8-bit Low Byte Access (Bits 0-7)
â”‚   â”œâ”€â”€ Read lower 8 bits only
â”‚   â””â”€â”€ Write lower 8 bits only
â””â”€â”€ 8-bit High Byte Access (Bits 8-15)
    â”œâ”€â”€ Read upper 8 bits only
    â””â”€â”€ Write upper 8 bits only
```

#### Access Pattern Details
| Access Type | Bit Range | Operation | Usage |
|-------------|-----------|-----------|-------|
| 16-bit Full | 15-0 | Read/Write complete register | Standard operations |
| 8-bit Low   | 7-0  | Read/Write lower byte only | Byte-oriented operations |
| 8-bit High  | 15-8 | Read/Write upper byte only | Byte-oriented operations |

### Individual Register Structure

Each MSP430 register is organized as a 16-bit word:

#### Bit Organization
```
MSP430 Register (16-bit):
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚15 â”‚14 â”‚13 â”‚12 â”‚11 â”‚10 â”‚ 9 â”‚ 8 â”‚ 7 â”‚ 6 â”‚ 5 â”‚ 4 â”‚ 3 â”‚ 2 â”‚ 1 â”‚ 0 â”‚
â”œâ”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”¼â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”¤
â”‚        High Byte (15-8)       â”‚        Low Byte (7-0)        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### Byte Access Mapping
- **High Byte Access**: Reads/writes bits 15-8 (upper portion)
- **Low Byte Access**: Reads/writes bits 7-0 (lower portion)
- **Full Access**: Reads/writes all 16 bits simultaneously

#### Bit Significance
- **MSB (Most Significant Bit)**: Bit 15
- **LSB (Least Significant Bit)**: Bit 0
- **Word Boundary**: All registers aligned on 16-bit boundaries

### Register Function Legend
- **ðŸ”´ Program Counter**: Word-aligned addressing for instruction fetch
- **ðŸ”µ Stack Pointer**: Word-aligned, handles stack operations  
- **ðŸŸ¢ Status Register**: Individual flag management and system control
- **ðŸŸ¡ Constant Generator**: Hardware constant generation (0, +1, +2, +4, +8, -1)
- **âšª General Purpose**: Standard read/write operations for program data

## Status Register (SR/R2) Bit Layout

The Status Register contains CPU flags and system control bits that affect processor operation.

### Status Register Bit Organization

The Status Register is organized into functional groups with specific bit assignments:

```
Status Register (R2) - 16-bit Layout:
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚15 â”‚14 â”‚13 â”‚12 â”‚11 â”‚10 â”‚ 9 â”‚ 8 â”‚ 7 â”‚ 6 â”‚ 5 â”‚ 4 â”‚ 3 â”‚ 2 â”‚ 1 â”‚ 0 â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¤
â”‚ R â”‚ R â”‚ R â”‚ R â”‚ R â”‚ R â”‚ R â”‚ V â”‚SCGâ”‚SCGâ”‚OSCâ”‚CPUâ”‚GIEâ”‚ N â”‚ Z â”‚ C â”‚
â”‚ E â”‚ E â”‚ E â”‚ E â”‚ E â”‚ E â”‚ E â”‚   â”‚ 1 â”‚ 0 â”‚OFFâ”‚OFFâ”‚   â”‚   â”‚   â”‚   â”‚
â”‚ S â”‚ S â”‚ S â”‚ S â”‚ S â”‚ S â”‚ S â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
â”‚ E â”‚ E â”‚ E â”‚ E â”‚ E â”‚ E â”‚ E â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
â”‚ R â”‚ R â”‚ R â”‚ R â”‚ R â”‚ R â”‚ R â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
â”‚ V â”‚ V â”‚ V â”‚ V â”‚ V â”‚ V â”‚ V â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
â”‚ E â”‚ E â”‚ E â”‚ E â”‚ E â”‚ E â”‚ E â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
â”‚ D â”‚ D â”‚ D â”‚ D â”‚ D â”‚ D â”‚ D â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜
```

### Functional Groupings

#### Reserved Bits (15-9) âšª
- **Purpose**: Unused by hardware
- **Software Use**: Should be written as 0, ignored on read
- **Count**: 7 bits reserved for future expansion

#### Arithmetic Flags (8, 2-0) ðŸ”´ðŸŸ£  
- **V (Bit 8)**: Overflow Flag - signed arithmetic overflow detection
- **N (Bit 2)**: Negative Flag - result sign indication  
- **Z (Bit 1)**: Zero Flag - zero result detection
- **C (Bit 0)**: Carry Flag - arithmetic carry/borrow indication

#### System Control (7-3) ðŸŸ¡ðŸ”µðŸŸ¢
- **SCG1 (Bit 7)**: System Clock Generator 1 control
- **SCG0 (Bit 6)**: System Clock Generator 0 control  
- **OSCOFF (Bit 5)**: Oscillator control
- **CPUOFF (Bit 4)**: CPU power control
- **GIE (Bit 3)**: Global Interrupt Enable

### Detailed Bit Assignments

| Bit | Name | Function | Flag Color |
|-----|------|----------|------------|
| 15-9 | Reserved | Unused bits | âšª |
| 8 | V | Overflow Flag | ðŸ”´ |
| 7 | SCG1 | System Clock Generator 1 | ðŸŸ¡ |
| 6 | SCG0 | System Clock Generator 0 | ðŸŸ¡ |
| 5 | OSCOFF | Oscillator Off | ðŸ”µ |
| 4 | CPUOFF | CPU Off | ðŸ”µ |
| 3 | GIE | Global Interrupt Enable | ðŸŸ¢ |
| 2 | N | Negative Flag | ðŸŸ£ |
| 1 | Z | Zero Flag | ðŸŸ£ |
| 0 | C | Carry Flag | ðŸŸ£ |

### Condition Code Flags (Bits 0-2) ðŸŸ£

The condition code flags are updated by arithmetic and logical operations:

#### Carry Flag (C - Bit 0)
- **Set When**: Arithmetic operation produces carry out or borrow in
- **Usage**: Multi-precision arithmetic, unsigned comparison results
- **Instructions**: ADD, SUB, CMP operations and their variants

#### Zero Flag (Z - Bit 1)  
- **Set When**: Result of operation equals zero
- **Usage**: Conditional branches, equality testing
- **Instructions**: Any operation that produces a zero result

#### Negative Flag (N - Bit 2)
- **Set When**: Result has MSB set (negative in two's complement)
- **Usage**: Signed comparisons, conditional branches
- **Instructions**: Operations that affect the sign bit

#### Flag Combinations

| Carry (C) | Zero (Z) | Negative (N) | Result Description |
|-----------|----------|--------------|-------------------|
| 0 | 0 | 0 | Positive result, no carry |
| 0 | 0 | 1 | Negative result |
| 0 | 1 | 0 | Zero result |
| 0 | 1 | 1 | Zero result with negative flag (rare) |
| 1 | 0 | 0 | Positive result with carry |
| 1 | 0 | 1 | Negative result with carry |
| 1 | 1 | 0 | Zero result with carry |
| 1 | 1 | 1 | Zero result with carry and negative (rare) |

### System Control Flags

The system control flags manage CPU operation modes and interrupt handling:

#### Global Interrupt Enable (GIE - Bit 3) ðŸŸ¢
- **Function**: Enables/disables maskable interrupts
- **Set By**: Software (BIS instruction) or RETI instruction
- **Cleared By**: Hardware on interrupt acceptance or software (BIC instruction)
- **Usage**: Interrupt system control

#### CPU Power Control (CPUOFF - Bit 4) ðŸ”µ  
- **Function**: Disables CPU core while leaving peripherals active
- **Power Mode**: LPM0 and higher low power modes
- **Wake**: Any enabled interrupt or reset
- **Usage**: Power management, LPM0-LPM4 modes

#### Oscillator Control (OSCOFF - Bit 5) ðŸ”µ
- **Function**: Turns off LFXT1 crystal oscillator  
- **Power Mode**: LPM4 mode
- **Effect**: Disables low-frequency clock source
- **Usage**: Maximum power savings

#### System Clock Generator 0 (SCG0 - Bit 6) ðŸŸ¡
- **Function**: Turns off SMCLK (sub-main clock)
- **Power Mode**: LPM1 and higher modes
- **Effect**: Disables sub-main clock to peripherals
- **Usage**: Intermediate power savings

#### System Clock Generator 1 (SCG1 - Bit 7) ðŸŸ¡  
- **Function**: Turns off DCO (digitally controlled oscillator)
- **Power Mode**: LPM3 and higher modes
- **Effect**: Disables high-frequency clock source
- **Usage**: Significant power savings

#### Overflow Flag (V - Bit 8) ðŸ”´
- **Function**: Indicates signed arithmetic overflow
- **Set When**: Two's complement overflow occurs
- **Usage**: Signed arithmetic validation
- **Instructions**: ADD, SUB operations on signed values

#### Power Mode Combinations

| Mode | CPUOFF | SCG0 | SCG1 | OSCOFF | Description |
|------|---------|-------|-------|---------|-------------|
| LPM0 | 1 | 0 | 0 | 0 | CPU off, all clocks active |
| LPM1 | 1 | 1 | 0 | 0 | CPU off, SMCLK off |
| LPM2 | 1 | 0 | 1 | 0 | CPU off, DCO off |
| LPM3 | 1 | 1 | 1 | 0 | CPU off, SMCLK and DCO off |
| LPM4 | 1 | 1 | 1 | 1 | CPU off, all clocks off |

### Status Register Flag Usage

| Flag Category | Usage | Updated By |
|---------------|-------|------------|
| ðŸŸ£ Condition Codes | Updated by arithmetic/logical operations | ALU operations |
| ðŸ”´ Overflow Flag | Updated by signed arithmetic operations | Signed ALU operations |
| ðŸŸ¢ Interrupt Control | Controls interrupt processing | Software/Hardware |
| ðŸ”µ Power Management | Controls low power modes | Software |
| ðŸŸ¡ Clock Control | Controls system clocks | Software |
| âšª Reserved | Should not be used | N/A |

## Program Counter (PC/R0) State Management

The Program Counter controls instruction execution flow and has several operational states.

### PC State Summary

The PC operates in distinct states with specific transition conditions:

#### State Overview
```
PC State Management:
â”œâ”€â”€ Reset State
â”‚   â”œâ”€â”€ Condition: System startup/reset
â”‚   â”œâ”€â”€ PC Value: 0x0000 (initial)
â”‚   â””â”€â”€ Transition: â†’ Normal State
â”œâ”€â”€ Normal Execution State  
â”‚   â”œâ”€â”€ Operations: Fetch â†’ Decode â†’ Execute cycle
â”‚   â”œâ”€â”€ PC Behavior: Auto-increment by 2 per instruction
â”‚   â””â”€â”€ Transitions: â†’ Branch State | â†’ Interrupt State | â†’ Error State
â”œâ”€â”€ Branch/Jump State
â”‚   â”œâ”€â”€ Triggers: Branch/Jump instructions
â”‚   â”œâ”€â”€ PC Behavior: Set to target address (word-aligned)
â”‚   â””â”€â”€ Transition: â†’ Normal State
â”œâ”€â”€ Interrupt State
â”‚   â”œâ”€â”€ Triggers: Interrupt request with GIE=1
â”‚   â”œâ”€â”€ PC Behavior: Save current PC, load interrupt vector
â”‚   â””â”€â”€ Transition: â†’ Normal State (via RETI)
â””â”€â”€ Error State
    â”œâ”€â”€ Triggers: Invalid address, misalignment
    â”œâ”€â”€ PC Behavior: Error handling/auto-correction
    â””â”€â”€ Transition: â†’ Reset State | â†’ Normal State
```

### Basic PC Operation States

```mermaid
stateDiagram-v2
    [*] --> Reset
    Reset --> Normal : System startup
    Normal --> Branch : Branch/Jump instruction
    Branch --> Normal : Branch completed
    Normal --> Error : Invalid condition
    Error --> Reset : System reset
    
    state Reset {
        Reset_State : PC = 0x0000
        Reset_State : Power-up initialization
    }
    
    state Normal {
        Fetch : Read instruction at PC
        Decode : Increment PC by 2
        Execute : Process instruction
        
        [*] --> Fetch
        Fetch --> Decode
        Decode --> Execute
        Execute --> Fetch
    }
    
    state Branch {
        ConditionalBranch : Check condition flags
        UnconditionalJump : Direct PC modification
        
        [*] --> ConditionalBranch
        ConditionalBranch --> UnconditionalJump : Condition met
    }
    
    state Error {
        InvalidAddress : PC points to invalid memory
        Misalignment : PC has odd value (auto-corrected)
    }
```

### Interrupt Handling States

#### Interrupt Processing Flow
```
Interrupt Handling Sequence:
1. Normal Execution
   â”œâ”€â”€ Check: GIE flag status each instruction cycle
   â”œâ”€â”€ If GIE=0: Continue normal execution
   â””â”€â”€ If GIE=1: Check for pending interrupts

2. Interrupt Detection  
   â”œâ”€â”€ Condition: Interrupt request + GIE=1
   â”œâ”€â”€ Action: Hardware saves context
   â””â”€â”€ Next: Vector fetch

3. Context Save
   â”œâ”€â”€ Push current PC to stack (SP -= 2)
   â”œâ”€â”€ Push current SR to stack (SP -= 2)  
   â”œâ”€â”€ Clear GIE flag (disable interrupts)
   â””â”€â”€ Next: Load interrupt vector

4. Vector Processing
   â”œâ”€â”€ Read interrupt vector address
   â”œâ”€â”€ Set PC = vector address
   â”œâ”€â”€ Begin interrupt service routine
   â””â”€â”€ Next: Execute ISR

5. Service Routine Execution
   â”œâ”€â”€ Execute interrupt handler code
   â”œâ”€â”€ PC operates normally within ISR
   â””â”€â”€ Wait for: RETI instruction

6. Return from Interrupt
   â”œâ”€â”€ RETI instruction executed
   â”œâ”€â”€ Pop SR from stack (SP += 2, restore GIE)
   â”œâ”€â”€ Pop PC from stack (SP += 2)
   â””â”€â”€ Resume: Normal execution at saved PC
```

```mermaid
stateDiagram-v2
    [*] --> NormalExecution
    NormalExecution --> InterruptCheck : Each instruction cycle
    InterruptCheck --> InterruptPending : GIE=1 and interrupt present
    InterruptCheck --> NormalExecution : No interrupt
    
    InterruptPending --> VectorFetch : Hardware saves PC and SR
    VectorFetch --> InterruptService : PC = vector address
    InterruptService --> ReturnFromInterrupt : RETI instruction
    ReturnFromInterrupt --> NormalExecution : Restore PC and SR
    
    state NormalExecution {
        Normal_State : Execute normal instructions
        Normal_State : PC increments by 2
    }
    
    state InterruptPending {
        Pending_State : Interrupt request active
        Pending_State : GIE flag is set
    }
    
    state VectorFetch {
        Vector_State : Read interrupt vector
        Vector_State : Push PC and SR to stack
    }
    
    state InterruptService {
        ISR_State : Execute interrupt handler
        ISR_State : PC in ISR code space
    }
    
    state ReturnFromInterrupt {
        RETI_State : Pop SR and PC from stack
        RETI_State : Restore execution context
    }
```

### Subroutine Call States

#### Call/Return Flow Sequence
```
Subroutine Management:

CALL Instruction Flow:
1. Main Program Execution
   â”œâ”€â”€ Executing sequential instructions
   â”œâ”€â”€ PC increments normally by 2
   â””â”€â”€ Encounters CALL instruction

2. Call Processing
   â”œâ”€â”€ Save return address: Push PC to stack (SP -= 2)
   â”œâ”€â”€ Set PC = subroutine address (word-aligned)
   â””â”€â”€ Begin subroutine execution

3. Subroutine Execution  
   â”œâ”€â”€ Execute subroutine instructions
   â”œâ”€â”€ PC operates independently in subroutine space
   â””â”€â”€ Can make nested calls (recursive)

4. Return Processing (RET instruction)
   â”œâ”€â”€ Pop return address from stack (SP += 2)
   â”œâ”€â”€ Set PC = return address
   â””â”€â”€ Resume main program execution

JMP Instruction Flow:
1. Main Program Execution
   â””â”€â”€ Encounters JMP instruction

2. Jump Processing
   â”œâ”€â”€ Set PC = jump target address (word-aligned)
   â”œâ”€â”€ No return address saved
   â””â”€â”€ Continue execution at new location

Stack Frame Management:
â”œâ”€â”€ CALL: SP decreases (push return address)
â”œâ”€â”€ RET:  SP increases (pop return address)
â”œâ”€â”€ Nested calls: Multiple stack entries
â””â”€â”€ Stack overflow: Potential error condition
```

```mermaid
stateDiagram-v2
    [*] --> MainProgram
    MainProgram --> CallInstruction : CALL instruction
    MainProgram --> JumpInstruction : JMP instruction
    
    CallInstruction --> PushPC : Save return address
    PushPC --> SetNewPC : PC = subroutine address
    SetNewPC --> SubroutineExecution : Execute subroutine
    
    SubroutineExecution --> ReturnInstruction : RET instruction
    ReturnInstruction --> PopPC : Restore return address
    PopPC --> MainProgram : Continue execution
    
    JumpInstruction --> SetJumpPC : PC = jump target
    SetJumpPC --> MainProgram : Continue at new location
    
    state MainProgram {
        Main_State : Normal program execution
        Main_State : Sequential instruction flow
    }
    
    state CallInstruction {
        Call_State : CALL instruction decoded
        Call_State : Subroutine call initiated
    }
    
    state PushPC {
        Push_State : Push current PC to stack
        Push_State : SP decremented by 2
    }
    
    state SubroutineExecution {
        Sub_State : Execute subroutine code
        Sub_State : Independent PC management
    }
    
    state ReturnInstruction {
        Ret_State : RET instruction decoded
        Ret_State : Return from subroutine
    }
    
    state PopPC {
        Pop_State : Pop return address from stack
        Pop_State : SP incremented by 2
    }
```

### PC Alignment and Addressing Rules

#### PC Alignment Rules
- **Always word-aligned**: PC must point to even addresses
- **Odd addresses**: Automatically rounded down to maintain alignment
- **Instruction fetch**: Always increments PC by 2 (word boundary)

#### Branch Target Rules
- **Branch offset**: Must be word-aligned
- **Jump targets**: Must be even addresses
- **Invalid addresses**: Cause undefined behavior

#### Interrupt Vector Rules
- **Vector storage**: Located in high memory (0xFFE0-0xFFFF)
- **Vector size**: Each vector is 2 bytes (word-aligned)
- **Hardware behavior**: Automatically pushes PC and SR to stack

#### PC Modification Rules
- **Direct writes**: Writing to R0 directly affects PC
- **Stack operations**: May indirectly affect PC through subroutine calls/returns
- **Address calculations**: PC-relative addressing preserves alignment

## Register File Operations

### Common Operations

```csharp
var registerFile = new RegisterFile(logger);

// Basic register operations
registerFile.WriteRegister(RegisterName.R4, 0x1234);
ushort value = registerFile.ReadRegister(RegisterName.R4);

// Special register access
registerFile.SetProgramCounter(0x8000);
registerFile.IncrementProgramCounter(); // Auto-aligned to 0x8002

// Status register flag management
registerFile.StatusRegister.Carry = true;
registerFile.StatusRegister.Zero = true;
Console.WriteLine(registerFile.StatusRegister); // "SR: 0x0003 [C, Z]"

// 8-bit access modes
registerFile.WriteRegisterLowByte(RegisterName.R5, 0xAB);
byte lowByte = registerFile.ReadRegisterLowByte(RegisterName.R5);
```

### Register Access Patterns

| Access Type | Description | Usage |
|-------------|-------------|-------|
| 16-bit Read/Write | Full register access | Standard operations |
| 8-bit Low Byte | Access bits 0-7 | Byte operations |
| 8-bit High Byte | Access bits 8-15 | Byte operations |
| Special Register Methods | PC, SP, SR specific operations | System control |

## Implementation Notes

### Special Register Behaviors

1. **Program Counter (R0)**
   - Maintains word alignment automatically
   - Points to the next instruction to execute
   - Modified by branches, jumps, calls, and returns

2. **Stack Pointer (R1)**
   - Maintains word alignment for stack operations
   - Decremented before PUSH, incremented after POP
   - Points to the top of the stack

3. **Status Register (R2)**
   - Individual flag access methods provided
   - Flags updated by arithmetic and logical operations
   - Controls interrupt processing and power management

4. **Constant Generator (R3)**
   - Provides hardware-generated constants
   - Values: 0, +1, +2, +4, +8, -1
   - Read-only in normal operation

### Validation and Error Handling

The register file implementation includes comprehensive validation:
- Range checking for register numbers
- Value validation for special registers
- Proper error messages with context
- Logging integration for debugging

All register operations are logged with appropriate detail levels for system debugging and monitoring.