
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wipefs_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402100 <.init>:
  402100:	stp	x29, x30, [sp, #-16]!
  402104:	mov	x29, sp
  402108:	bl	402790 <ferror@plt+0x60>
  40210c:	ldp	x29, x30, [sp], #16
  402110:	ret

Disassembly of section .plt:

0000000000402120 <memcpy@plt-0x20>:
  402120:	stp	x16, x30, [sp, #-16]!
  402124:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402128:	ldr	x17, [x16, #4088]
  40212c:	add	x16, x16, #0xff8
  402130:	br	x17
  402134:	nop
  402138:	nop
  40213c:	nop

0000000000402140 <memcpy@plt>:
  402140:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402144:	ldr	x17, [x16]
  402148:	add	x16, x16, #0x0
  40214c:	br	x17

0000000000402150 <scols_column_set_json_type@plt>:
  402150:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402154:	ldr	x17, [x16, #8]
  402158:	add	x16, x16, #0x8
  40215c:	br	x17

0000000000402160 <_exit@plt>:
  402160:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402164:	ldr	x17, [x16, #16]
  402168:	add	x16, x16, #0x10
  40216c:	br	x17

0000000000402170 <strtoul@plt>:
  402170:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402174:	ldr	x17, [x16, #24]
  402178:	add	x16, x16, #0x18
  40217c:	br	x17

0000000000402180 <strlen@plt>:
  402180:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402184:	ldr	x17, [x16, #32]
  402188:	add	x16, x16, #0x20
  40218c:	br	x17

0000000000402190 <fputs@plt>:
  402190:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402194:	ldr	x17, [x16, #40]
  402198:	add	x16, x16, #0x28
  40219c:	br	x17

00000000004021a0 <exit@plt>:
  4021a0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4021a4:	ldr	x17, [x16, #48]
  4021a8:	add	x16, x16, #0x30
  4021ac:	br	x17

00000000004021b0 <dup@plt>:
  4021b0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4021b4:	ldr	x17, [x16, #56]
  4021b8:	add	x16, x16, #0x38
  4021bc:	br	x17

00000000004021c0 <scols_line_refer_data@plt>:
  4021c0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4021c4:	ldr	x17, [x16, #64]
  4021c8:	add	x16, x16, #0x40
  4021cc:	br	x17

00000000004021d0 <blkid_do_probe@plt>:
  4021d0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4021d4:	ldr	x17, [x16, #72]
  4021d8:	add	x16, x16, #0x48
  4021dc:	br	x17

00000000004021e0 <strtoll@plt>:
  4021e0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4021e4:	ldr	x17, [x16, #80]
  4021e8:	add	x16, x16, #0x50
  4021ec:	br	x17

00000000004021f0 <scols_table_set_name@plt>:
  4021f0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4021f4:	ldr	x17, [x16, #88]
  4021f8:	add	x16, x16, #0x58
  4021fc:	br	x17

0000000000402200 <blkid_probe_lookup_value@plt>:
  402200:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402204:	ldr	x17, [x16, #96]
  402208:	add	x16, x16, #0x60
  40220c:	br	x17

0000000000402210 <strtod@plt>:
  402210:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402214:	ldr	x17, [x16, #104]
  402218:	add	x16, x16, #0x68
  40221c:	br	x17

0000000000402220 <scols_table_enable_noheadings@plt>:
  402220:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402224:	ldr	x17, [x16, #112]
  402228:	add	x16, x16, #0x70
  40222c:	br	x17

0000000000402230 <scols_column_get_header@plt>:
  402230:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402234:	ldr	x17, [x16, #120]
  402238:	add	x16, x16, #0x78
  40223c:	br	x17

0000000000402240 <scols_table_new_column@plt>:
  402240:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402244:	ldr	x17, [x16, #128]
  402248:	add	x16, x16, #0x80
  40224c:	br	x17

0000000000402250 <blkid_new_probe_from_filename@plt>:
  402250:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402254:	ldr	x17, [x16, #136]
  402258:	add	x16, x16, #0x88
  40225c:	br	x17

0000000000402260 <scols_free_iter@plt>:
  402260:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402264:	ldr	x17, [x16, #144]
  402268:	add	x16, x16, #0x90
  40226c:	br	x17

0000000000402270 <blkid_probe_enable_superblocks@plt>:
  402270:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402274:	ldr	x17, [x16, #152]
  402278:	add	x16, x16, #0x98
  40227c:	br	x17

0000000000402280 <putc@plt>:
  402280:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402284:	ldr	x17, [x16, #160]
  402288:	add	x16, x16, #0xa0
  40228c:	br	x17

0000000000402290 <__cxa_atexit@plt>:
  402290:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402294:	ldr	x17, [x16, #168]
  402298:	add	x16, x16, #0xa8
  40229c:	br	x17

00000000004022a0 <fputc@plt>:
  4022a0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4022a4:	ldr	x17, [x16, #176]
  4022a8:	add	x16, x16, #0xb0
  4022ac:	br	x17

00000000004022b0 <scols_table_enable_raw@plt>:
  4022b0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4022b4:	ldr	x17, [x16, #184]
  4022b8:	add	x16, x16, #0xb8
  4022bc:	br	x17

00000000004022c0 <scols_table_set_column_separator@plt>:
  4022c0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4022c4:	ldr	x17, [x16, #192]
  4022c8:	add	x16, x16, #0xc0
  4022cc:	br	x17

00000000004022d0 <blkid_probe_enable_partitions@plt>:
  4022d0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4022d4:	ldr	x17, [x16, #200]
  4022d8:	add	x16, x16, #0xc8
  4022dc:	br	x17

00000000004022e0 <blkid_probe_step_back@plt>:
  4022e0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4022e4:	ldr	x17, [x16, #208]
  4022e8:	add	x16, x16, #0xd0
  4022ec:	br	x17

00000000004022f0 <snprintf@plt>:
  4022f0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4022f4:	ldr	x17, [x16, #216]
  4022f8:	add	x16, x16, #0xd8
  4022fc:	br	x17

0000000000402300 <localeconv@plt>:
  402300:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402304:	ldr	x17, [x16, #224]
  402308:	add	x16, x16, #0xe0
  40230c:	br	x17

0000000000402310 <fileno@plt>:
  402310:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402314:	ldr	x17, [x16, #232]
  402318:	add	x16, x16, #0xe8
  40231c:	br	x17

0000000000402320 <blkid_probe_set_device@plt>:
  402320:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402324:	ldr	x17, [x16, #240]
  402328:	add	x16, x16, #0xf0
  40232c:	br	x17

0000000000402330 <fsync@plt>:
  402330:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402334:	ldr	x17, [x16, #248]
  402338:	add	x16, x16, #0xf8
  40233c:	br	x17

0000000000402340 <malloc@plt>:
  402340:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402344:	ldr	x17, [x16, #256]
  402348:	add	x16, x16, #0x100
  40234c:	br	x17

0000000000402350 <open@plt>:
  402350:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402354:	ldr	x17, [x16, #264]
  402358:	add	x16, x16, #0x108
  40235c:	br	x17

0000000000402360 <__strtol_internal@plt>:
  402360:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402364:	ldr	x17, [x16, #272]
  402368:	add	x16, x16, #0x110
  40236c:	br	x17

0000000000402370 <strncmp@plt>:
  402370:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402374:	ldr	x17, [x16, #280]
  402378:	add	x16, x16, #0x118
  40237c:	br	x17

0000000000402380 <bindtextdomain@plt>:
  402380:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402384:	ldr	x17, [x16, #288]
  402388:	add	x16, x16, #0x120
  40238c:	br	x17

0000000000402390 <__libc_start_main@plt>:
  402390:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402394:	ldr	x17, [x16, #296]
  402398:	add	x16, x16, #0x128
  40239c:	br	x17

00000000004023a0 <fgetc@plt>:
  4023a0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4023a4:	ldr	x17, [x16, #304]
  4023a8:	add	x16, x16, #0x130
  4023ac:	br	x17

00000000004023b0 <scols_new_table@plt>:
  4023b0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4023b4:	ldr	x17, [x16, #312]
  4023b8:	add	x16, x16, #0x138
  4023bc:	br	x17

00000000004023c0 <blkid_probe_is_wholedisk@plt>:
  4023c0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4023c4:	ldr	x17, [x16, #320]
  4023c8:	add	x16, x16, #0x140
  4023cc:	br	x17

00000000004023d0 <blkid_probe_set_superblocks_flags@plt>:
  4023d0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4023d4:	ldr	x17, [x16, #328]
  4023d8:	add	x16, x16, #0x148
  4023dc:	br	x17

00000000004023e0 <__strtoul_internal@plt>:
  4023e0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4023e4:	ldr	x17, [x16, #336]
  4023e8:	add	x16, x16, #0x150
  4023ec:	br	x17

00000000004023f0 <calloc@plt>:
  4023f0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4023f4:	ldr	x17, [x16, #344]
  4023f8:	add	x16, x16, #0x158
  4023fc:	br	x17

0000000000402400 <__xpg_basename@plt>:
  402400:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402404:	ldr	x17, [x16, #352]
  402408:	add	x16, x16, #0x160
  40240c:	br	x17

0000000000402410 <strdup@plt>:
  402410:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402414:	ldr	x17, [x16, #360]
  402418:	add	x16, x16, #0x168
  40241c:	br	x17

0000000000402420 <scols_table_new_line@plt>:
  402420:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402424:	ldr	x17, [x16, #368]
  402428:	add	x16, x16, #0x170
  40242c:	br	x17

0000000000402430 <scols_unref_table@plt>:
  402430:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402434:	ldr	x17, [x16, #376]
  402438:	add	x16, x16, #0x178
  40243c:	br	x17

0000000000402440 <close@plt>:
  402440:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402444:	ldr	x17, [x16, #384]
  402448:	add	x16, x16, #0x180
  40244c:	br	x17

0000000000402450 <__gmon_start__@plt>:
  402450:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402454:	ldr	x17, [x16, #392]
  402458:	add	x16, x16, #0x188
  40245c:	br	x17

0000000000402460 <write@plt>:
  402460:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402464:	ldr	x17, [x16, #400]
  402468:	add	x16, x16, #0x190
  40246c:	br	x17

0000000000402470 <abort@plt>:
  402470:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402474:	ldr	x17, [x16, #408]
  402478:	add	x16, x16, #0x198
  40247c:	br	x17

0000000000402480 <scols_table_is_empty@plt>:
  402480:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402484:	ldr	x17, [x16, #416]
  402488:	add	x16, x16, #0x1a0
  40248c:	br	x17

0000000000402490 <puts@plt>:
  402490:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402494:	ldr	x17, [x16, #424]
  402498:	add	x16, x16, #0x1a8
  40249c:	br	x17

00000000004024a0 <textdomain@plt>:
  4024a0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4024a4:	ldr	x17, [x16, #432]
  4024a8:	add	x16, x16, #0x1b0
  4024ac:	br	x17

00000000004024b0 <getopt_long@plt>:
  4024b0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4024b4:	ldr	x17, [x16, #440]
  4024b8:	add	x16, x16, #0x1b8
  4024bc:	br	x17

00000000004024c0 <strcmp@plt>:
  4024c0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4024c4:	ldr	x17, [x16, #448]
  4024c8:	add	x16, x16, #0x1c0
  4024cc:	br	x17

00000000004024d0 <warn@plt>:
  4024d0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4024d4:	ldr	x17, [x16, #456]
  4024d8:	add	x16, x16, #0x1c8
  4024dc:	br	x17

00000000004024e0 <__ctype_b_loc@plt>:
  4024e0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4024e4:	ldr	x17, [x16, #464]
  4024e8:	add	x16, x16, #0x1d0
  4024ec:	br	x17

00000000004024f0 <blkid_probe_set_partitions_flags@plt>:
  4024f0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4024f4:	ldr	x17, [x16, #472]
  4024f8:	add	x16, x16, #0x1d8
  4024fc:	br	x17

0000000000402500 <strtol@plt>:
  402500:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402504:	ldr	x17, [x16, #480]
  402508:	add	x16, x16, #0x1e0
  40250c:	br	x17

0000000000402510 <scols_table_next_column@plt>:
  402510:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402514:	ldr	x17, [x16, #488]
  402518:	add	x16, x16, #0x1e8
  40251c:	br	x17

0000000000402520 <blkid_new_probe@plt>:
  402520:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402524:	ldr	x17, [x16, #496]
  402528:	add	x16, x16, #0x1f0
  40252c:	br	x17

0000000000402530 <scols_cell_get_data@plt>:
  402530:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402534:	ldr	x17, [x16, #504]
  402538:	add	x16, x16, #0x1f8
  40253c:	br	x17

0000000000402540 <free@plt>:
  402540:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402544:	ldr	x17, [x16, #512]
  402548:	add	x16, x16, #0x200
  40254c:	br	x17

0000000000402550 <scols_table_enable_json@plt>:
  402550:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402554:	ldr	x17, [x16, #520]
  402558:	add	x16, x16, #0x208
  40255c:	br	x17

0000000000402560 <strncasecmp@plt>:
  402560:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402564:	ldr	x17, [x16, #528]
  402568:	add	x16, x16, #0x210
  40256c:	br	x17

0000000000402570 <nanosleep@plt>:
  402570:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402574:	ldr	x17, [x16, #536]
  402578:	add	x16, x16, #0x218
  40257c:	br	x17

0000000000402580 <vasprintf@plt>:
  402580:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402584:	ldr	x17, [x16, #544]
  402588:	add	x16, x16, #0x220
  40258c:	br	x17

0000000000402590 <strndup@plt>:
  402590:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402594:	ldr	x17, [x16, #552]
  402598:	add	x16, x16, #0x228
  40259c:	br	x17

00000000004025a0 <strspn@plt>:
  4025a0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4025a4:	ldr	x17, [x16, #560]
  4025a8:	add	x16, x16, #0x230
  4025ac:	br	x17

00000000004025b0 <strchr@plt>:
  4025b0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4025b4:	ldr	x17, [x16, #568]
  4025b8:	add	x16, x16, #0x238
  4025bc:	br	x17

00000000004025c0 <fwrite@plt>:
  4025c0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4025c4:	ldr	x17, [x16, #576]
  4025c8:	add	x16, x16, #0x240
  4025cc:	br	x17

00000000004025d0 <blkid_free_probe@plt>:
  4025d0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4025d4:	ldr	x17, [x16, #584]
  4025d8:	add	x16, x16, #0x248
  4025dc:	br	x17

00000000004025e0 <dcngettext@plt>:
  4025e0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4025e4:	ldr	x17, [x16, #592]
  4025e8:	add	x16, x16, #0x250
  4025ec:	br	x17

00000000004025f0 <fflush@plt>:
  4025f0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4025f4:	ldr	x17, [x16, #600]
  4025f8:	add	x16, x16, #0x258
  4025fc:	br	x17

0000000000402600 <blkid_probe_hide_range@plt>:
  402600:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402604:	ldr	x17, [x16, #608]
  402608:	add	x16, x16, #0x260
  40260c:	br	x17

0000000000402610 <scols_print_table@plt>:
  402610:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402614:	ldr	x17, [x16, #616]
  402618:	add	x16, x16, #0x268
  40261c:	br	x17

0000000000402620 <warnx@plt>:
  402620:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402624:	ldr	x17, [x16, #624]
  402628:	add	x16, x16, #0x270
  40262c:	br	x17

0000000000402630 <scols_new_iter@plt>:
  402630:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402634:	ldr	x17, [x16, #632]
  402638:	add	x16, x16, #0x278
  40263c:	br	x17

0000000000402640 <__fxstat@plt>:
  402640:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402644:	ldr	x17, [x16, #640]
  402648:	add	x16, x16, #0x280
  40264c:	br	x17

0000000000402650 <dcgettext@plt>:
  402650:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402654:	ldr	x17, [x16, #648]
  402658:	add	x16, x16, #0x288
  40265c:	br	x17

0000000000402660 <errx@plt>:
  402660:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402664:	ldr	x17, [x16, #656]
  402668:	add	x16, x16, #0x290
  40266c:	br	x17

0000000000402670 <strcspn@plt>:
  402670:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402674:	ldr	x17, [x16, #664]
  402678:	add	x16, x16, #0x298
  40267c:	br	x17

0000000000402680 <printf@plt>:
  402680:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402684:	ldr	x17, [x16, #672]
  402688:	add	x16, x16, #0x2a0
  40268c:	br	x17

0000000000402690 <__assert_fail@plt>:
  402690:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402694:	ldr	x17, [x16, #680]
  402698:	add	x16, x16, #0x2a8
  40269c:	br	x17

00000000004026a0 <__errno_location@plt>:
  4026a0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4026a4:	ldr	x17, [x16, #688]
  4026a8:	add	x16, x16, #0x2b0
  4026ac:	br	x17

00000000004026b0 <getenv@plt>:
  4026b0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4026b4:	ldr	x17, [x16, #696]
  4026b8:	add	x16, x16, #0x2b8
  4026bc:	br	x17

00000000004026c0 <blkid_probe_get_fd@plt>:
  4026c0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4026c4:	ldr	x17, [x16, #704]
  4026c8:	add	x16, x16, #0x2c0
  4026cc:	br	x17

00000000004026d0 <fprintf@plt>:
  4026d0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4026d4:	ldr	x17, [x16, #712]
  4026d8:	add	x16, x16, #0x2c8
  4026dc:	br	x17

00000000004026e0 <scols_init_debug@plt>:
  4026e0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4026e4:	ldr	x17, [x16, #720]
  4026e8:	add	x16, x16, #0x2d0
  4026ec:	br	x17

00000000004026f0 <err@plt>:
  4026f0:	adrp	x16, 419000 <ferror@plt+0x168d0>
  4026f4:	ldr	x17, [x16, #728]
  4026f8:	add	x16, x16, #0x2d8
  4026fc:	br	x17

0000000000402700 <ioctl@plt>:
  402700:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402704:	ldr	x17, [x16, #736]
  402708:	add	x16, x16, #0x2e0
  40270c:	br	x17

0000000000402710 <setlocale@plt>:
  402710:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402714:	ldr	x17, [x16, #744]
  402718:	add	x16, x16, #0x2e8
  40271c:	br	x17

0000000000402720 <blkid_do_wipe@plt>:
  402720:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402724:	ldr	x17, [x16, #752]
  402728:	add	x16, x16, #0x2f0
  40272c:	br	x17

0000000000402730 <ferror@plt>:
  402730:	adrp	x16, 419000 <ferror@plt+0x168d0>
  402734:	ldr	x17, [x16, #760]
  402738:	add	x16, x16, #0x2f8
  40273c:	br	x17

Disassembly of section .text:

0000000000402740 <.text>:
  402740:	mov	x29, #0x0                   	// #0
  402744:	mov	x30, #0x0                   	// #0
  402748:	mov	x5, x0
  40274c:	ldr	x1, [sp]
  402750:	add	x2, sp, #0x8
  402754:	mov	x6, sp
  402758:	movz	x0, #0x0, lsl #48
  40275c:	movk	x0, #0x0, lsl #32
  402760:	movk	x0, #0x40, lsl #16
  402764:	movk	x0, #0x31b8
  402768:	movz	x3, #0x0, lsl #48
  40276c:	movk	x3, #0x0, lsl #32
  402770:	movk	x3, #0x40, lsl #16
  402774:	movk	x3, #0x61b8
  402778:	movz	x4, #0x0, lsl #48
  40277c:	movk	x4, #0x0, lsl #32
  402780:	movk	x4, #0x40, lsl #16
  402784:	movk	x4, #0x6238
  402788:	bl	402390 <__libc_start_main@plt>
  40278c:	bl	402470 <abort@plt>
  402790:	adrp	x0, 418000 <ferror@plt+0x158d0>
  402794:	ldr	x0, [x0, #4064]
  402798:	cbz	x0, 4027a0 <ferror@plt+0x70>
  40279c:	b	402450 <__gmon_start__@plt>
  4027a0:	ret
  4027a4:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4027a8:	add	x0, x0, #0x318
  4027ac:	adrp	x1, 419000 <ferror@plt+0x168d0>
  4027b0:	add	x1, x1, #0x318
  4027b4:	cmp	x0, x1
  4027b8:	b.eq	4027ec <ferror@plt+0xbc>  // b.none
  4027bc:	stp	x29, x30, [sp, #-32]!
  4027c0:	mov	x29, sp
  4027c4:	adrp	x0, 406000 <ferror@plt+0x38d0>
  4027c8:	ldr	x0, [x0, #616]
  4027cc:	str	x0, [sp, #24]
  4027d0:	mov	x1, x0
  4027d4:	cbz	x1, 4027e4 <ferror@plt+0xb4>
  4027d8:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4027dc:	add	x0, x0, #0x318
  4027e0:	blr	x1
  4027e4:	ldp	x29, x30, [sp], #32
  4027e8:	ret
  4027ec:	ret
  4027f0:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4027f4:	add	x0, x0, #0x318
  4027f8:	adrp	x1, 419000 <ferror@plt+0x168d0>
  4027fc:	add	x1, x1, #0x318
  402800:	sub	x0, x0, x1
  402804:	lsr	x1, x0, #63
  402808:	add	x0, x1, x0, asr #3
  40280c:	cmp	xzr, x0, asr #1
  402810:	b.eq	402848 <ferror@plt+0x118>  // b.none
  402814:	stp	x29, x30, [sp, #-32]!
  402818:	mov	x29, sp
  40281c:	asr	x1, x0, #1
  402820:	adrp	x0, 406000 <ferror@plt+0x38d0>
  402824:	ldr	x0, [x0, #624]
  402828:	str	x0, [sp, #24]
  40282c:	mov	x2, x0
  402830:	cbz	x2, 402840 <ferror@plt+0x110>
  402834:	adrp	x0, 419000 <ferror@plt+0x168d0>
  402838:	add	x0, x0, #0x318
  40283c:	blr	x2
  402840:	ldp	x29, x30, [sp], #32
  402844:	ret
  402848:	ret
  40284c:	adrp	x0, 419000 <ferror@plt+0x168d0>
  402850:	ldrb	w0, [x0, #832]
  402854:	cbnz	w0, 402878 <ferror@plt+0x148>
  402858:	stp	x29, x30, [sp, #-16]!
  40285c:	mov	x29, sp
  402860:	bl	4027a4 <ferror@plt+0x74>
  402864:	adrp	x0, 419000 <ferror@plt+0x168d0>
  402868:	mov	w1, #0x1                   	// #1
  40286c:	strb	w1, [x0, #832]
  402870:	ldp	x29, x30, [sp], #16
  402874:	ret
  402878:	ret
  40287c:	stp	x29, x30, [sp, #-16]!
  402880:	mov	x29, sp
  402884:	bl	4027f0 <ferror@plt+0xc0>
  402888:	ldp	x29, x30, [sp], #16
  40288c:	ret
  402890:	stp	x29, x30, [sp, #-32]!
  402894:	mov	x29, sp
  402898:	stp	x19, x20, [sp, #16]
  40289c:	mov	x20, x0
  4028a0:	cbz	x0, 4028e0 <ferror@plt+0x1b0>
  4028a4:	mov	x19, x20
  4028a8:	ldr	x20, [x20, #56]
  4028ac:	ldr	x0, [x19, #24]
  4028b0:	bl	402540 <free@plt>
  4028b4:	ldr	x0, [x19, #32]
  4028b8:	bl	402540 <free@plt>
  4028bc:	ldr	x0, [x19, #16]
  4028c0:	bl	402540 <free@plt>
  4028c4:	ldr	x0, [x19, #40]
  4028c8:	bl	402540 <free@plt>
  4028cc:	ldr	x0, [x19, #48]
  4028d0:	bl	402540 <free@plt>
  4028d4:	mov	x0, x19
  4028d8:	bl	402540 <free@plt>
  4028dc:	cbnz	x20, 4028a4 <ferror@plt+0x174>
  4028e0:	ldp	x19, x20, [sp, #16]
  4028e4:	ldp	x29, x30, [sp], #32
  4028e8:	ret
  4028ec:	stp	x29, x30, [sp, #-16]!
  4028f0:	mov	x29, sp
  4028f4:	adrp	x1, 419000 <ferror@plt+0x168d0>
  4028f8:	ldr	x1, [x1, #840]
  4028fc:	cmp	x1, x0
  402900:	b.ls	402924 <ferror@plt+0x1f4>  // b.plast
  402904:	adrp	x1, 419000 <ferror@plt+0x168d0>
  402908:	add	x1, x1, #0x348
  40290c:	add	x1, x1, #0x8
  402910:	ldr	w0, [x1, x0, lsl #2]
  402914:	cmp	w0, #0x6
  402918:	b.gt	402944 <ferror@plt+0x214>
  40291c:	ldp	x29, x30, [sp], #16
  402920:	ret
  402924:	adrp	x3, 406000 <ferror@plt+0x38d0>
  402928:	add	x3, x3, #0xcc0
  40292c:	mov	w2, #0x89                  	// #137
  402930:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402934:	add	x1, x1, #0x278
  402938:	adrp	x0, 406000 <ferror@plt+0x38d0>
  40293c:	add	x0, x0, #0x290
  402940:	bl	402690 <__assert_fail@plt>
  402944:	adrp	x3, 406000 <ferror@plt+0x38d0>
  402948:	add	x3, x3, #0xcc0
  40294c:	mov	w2, #0x8a                  	// #138
  402950:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402954:	add	x1, x1, #0x278
  402958:	adrp	x0, 406000 <ferror@plt+0x38d0>
  40295c:	add	x0, x0, #0x2a0
  402960:	bl	402690 <__assert_fail@plt>
  402964:	stp	x29, x30, [sp, #-64]!
  402968:	mov	x29, sp
  40296c:	stp	x19, x20, [sp, #16]
  402970:	stp	x21, x22, [sp, #32]
  402974:	str	x23, [sp, #48]
  402978:	cbz	x0, 402998 <ferror@plt+0x268>
  40297c:	mov	x23, x0
  402980:	mov	x21, x1
  402984:	mov	x19, #0x0                   	// #0
  402988:	adrp	x22, 406000 <ferror@plt+0x38d0>
  40298c:	add	x22, x22, #0xcc0
  402990:	add	x22, x22, #0x28
  402994:	b	4029c8 <ferror@plt+0x298>
  402998:	adrp	x3, 406000 <ferror@plt+0x38d0>
  40299c:	add	x3, x3, #0xcc0
  4029a0:	add	x3, x3, #0x10
  4029a4:	mov	w2, #0x7c                  	// #124
  4029a8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4029ac:	add	x1, x1, #0x278
  4029b0:	adrp	x0, 406000 <ferror@plt+0x38d0>
  4029b4:	add	x0, x0, #0x2c8
  4029b8:	bl	402690 <__assert_fail@plt>
  4029bc:	add	x19, x19, #0x1
  4029c0:	cmp	x19, #0x7
  4029c4:	b.eq	4029f4 <ferror@plt+0x2c4>  // b.none
  4029c8:	lsl	x1, x19, #5
  4029cc:	ldr	x20, [x1, x22]
  4029d0:	mov	x2, x21
  4029d4:	mov	x1, x20
  4029d8:	mov	x0, x23
  4029dc:	bl	402560 <strncasecmp@plt>
  4029e0:	cbnz	w0, 4029bc <ferror@plt+0x28c>
  4029e4:	ldrsb	w0, [x20, x21]
  4029e8:	cbnz	w0, 4029bc <ferror@plt+0x28c>
  4029ec:	mov	w0, w19
  4029f0:	b	402a14 <ferror@plt+0x2e4>
  4029f4:	mov	w2, #0x5                   	// #5
  4029f8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4029fc:	add	x1, x1, #0x2d0
  402a00:	mov	x0, #0x0                   	// #0
  402a04:	bl	402650 <dcgettext@plt>
  402a08:	mov	x1, x23
  402a0c:	bl	402620 <warnx@plt>
  402a10:	mov	w0, #0xffffffff            	// #-1
  402a14:	ldp	x19, x20, [sp, #16]
  402a18:	ldp	x21, x22, [sp, #32]
  402a1c:	ldr	x23, [sp, #48]
  402a20:	ldp	x29, x30, [sp], #64
  402a24:	ret
  402a28:	stp	x29, x30, [sp, #-48]!
  402a2c:	mov	x29, sp
  402a30:	stp	x19, x20, [sp, #16]
  402a34:	mov	x20, x0
  402a38:	cbz	x0, 402b0c <ferror@plt+0x3dc>
  402a3c:	cbz	w1, 402ab0 <ferror@plt+0x380>
  402a40:	str	x21, [sp, #32]
  402a44:	orr	w1, w1, #0x800
  402a48:	bl	402350 <open@plt>
  402a4c:	mov	w21, w0
  402a50:	tbnz	w0, #31, 402afc <ferror@plt+0x3cc>
  402a54:	bl	402520 <blkid_new_probe@plt>
  402a58:	mov	x19, x0
  402a5c:	cbz	x0, 402a7c <ferror@plt+0x34c>
  402a60:	mov	x3, #0x0                   	// #0
  402a64:	mov	x2, #0x0                   	// #0
  402a68:	mov	w1, w21
  402a6c:	bl	402320 <blkid_probe_set_device@plt>
  402a70:	cbnz	w0, 402a7c <ferror@plt+0x34c>
  402a74:	ldr	x21, [sp, #32]
  402a78:	b	402abc <ferror@plt+0x38c>
  402a7c:	mov	w0, w21
  402a80:	bl	402440 <close@plt>
  402a84:	mov	x0, x19
  402a88:	bl	4025d0 <blkid_free_probe@plt>
  402a8c:	mov	w2, #0x5                   	// #5
  402a90:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402a94:	add	x1, x1, #0x2e8
  402a98:	mov	x0, #0x0                   	// #0
  402a9c:	bl	402650 <dcgettext@plt>
  402aa0:	mov	x2, x20
  402aa4:	mov	x1, x0
  402aa8:	mov	w0, #0x1                   	// #1
  402aac:	bl	4026f0 <err@plt>
  402ab0:	bl	402250 <blkid_new_probe_from_filename@plt>
  402ab4:	mov	x19, x0
  402ab8:	cbz	x0, 402b04 <ferror@plt+0x3d4>
  402abc:	mov	w1, #0x1                   	// #1
  402ac0:	mov	x0, x19
  402ac4:	bl	402270 <blkid_probe_enable_superblocks@plt>
  402ac8:	mov	w1, #0x6aa                 	// #1706
  402acc:	mov	x0, x19
  402ad0:	bl	4023d0 <blkid_probe_set_superblocks_flags@plt>
  402ad4:	mov	w1, #0x1                   	// #1
  402ad8:	mov	x0, x19
  402adc:	bl	4022d0 <blkid_probe_enable_partitions@plt>
  402ae0:	mov	w1, #0xa                   	// #10
  402ae4:	mov	x0, x19
  402ae8:	bl	4024f0 <blkid_probe_set_partitions_flags@plt>
  402aec:	mov	x0, x19
  402af0:	ldp	x19, x20, [sp, #16]
  402af4:	ldp	x29, x30, [sp], #48
  402af8:	ret
  402afc:	mov	x19, #0x0                   	// #0
  402b00:	b	402a84 <ferror@plt+0x354>
  402b04:	str	x21, [sp, #32]
  402b08:	b	402a84 <ferror@plt+0x354>
  402b0c:	mov	x19, x0
  402b10:	b	402aec <ferror@plt+0x3bc>
  402b14:	stp	x29, x30, [sp, #-256]!
  402b18:	mov	x29, sp
  402b1c:	str	x2, [sp, #208]
  402b20:	str	x3, [sp, #216]
  402b24:	str	x4, [sp, #224]
  402b28:	str	x5, [sp, #232]
  402b2c:	str	x6, [sp, #240]
  402b30:	str	x7, [sp, #248]
  402b34:	str	q0, [sp, #80]
  402b38:	str	q1, [sp, #96]
  402b3c:	str	q2, [sp, #112]
  402b40:	str	q3, [sp, #128]
  402b44:	str	q4, [sp, #144]
  402b48:	str	q5, [sp, #160]
  402b4c:	str	q6, [sp, #176]
  402b50:	str	q7, [sp, #192]
  402b54:	add	x2, sp, #0x100
  402b58:	str	x2, [sp, #48]
  402b5c:	str	x2, [sp, #56]
  402b60:	add	x2, sp, #0xd0
  402b64:	str	x2, [sp, #64]
  402b68:	mov	w2, #0xffffffd0            	// #-48
  402b6c:	str	w2, [sp, #72]
  402b70:	mov	w2, #0xffffff80            	// #-128
  402b74:	str	w2, [sp, #76]
  402b78:	ldp	x2, x3, [sp, #48]
  402b7c:	stp	x2, x3, [sp, #16]
  402b80:	ldp	x2, x3, [sp, #64]
  402b84:	stp	x2, x3, [sp, #32]
  402b88:	add	x2, sp, #0x10
  402b8c:	bl	402580 <vasprintf@plt>
  402b90:	tbnz	w0, #31, 402b9c <ferror@plt+0x46c>
  402b94:	ldp	x29, x30, [sp], #256
  402b98:	ret
  402b9c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402ba0:	add	x1, x1, #0x318
  402ba4:	mov	w0, #0x1                   	// #1
  402ba8:	bl	4026f0 <err@plt>
  402bac:	stp	x29, x30, [sp, #-208]!
  402bb0:	mov	x29, sp
  402bb4:	stp	x19, x20, [sp, #16]
  402bb8:	stp	x21, x22, [sp, #32]
  402bbc:	mov	w20, w0
  402bc0:	mov	x22, x1
  402bc4:	add	x2, sp, #0x50
  402bc8:	mov	w1, w0
  402bcc:	mov	w0, #0x0                   	// #0
  402bd0:	bl	402640 <__fxstat@plt>
  402bd4:	cbnz	w0, 402c5c <ferror@plt+0x52c>
  402bd8:	ldr	w0, [sp, #96]
  402bdc:	and	w0, w0, #0xf000
  402be0:	cmp	w0, #0x6, lsl #12
  402be4:	b.ne	402c5c <ferror@plt+0x52c>  // b.any
  402be8:	stp	x23, x24, [sp, #48]
  402bec:	mov	w21, #0x5                   	// #5
  402bf0:	mov	x24, #0x7840                	// #30784
  402bf4:	movk	x24, #0x17d, lsl #16
  402bf8:	mov	x23, #0x125f                	// #4703
  402bfc:	str	xzr, [sp, #64]
  402c00:	str	x24, [sp, #72]
  402c04:	mov	x1, #0x0                   	// #0
  402c08:	add	x0, sp, #0x40
  402c0c:	bl	402570 <nanosleep@plt>
  402c10:	bl	4026a0 <__errno_location@plt>
  402c14:	mov	x19, x0
  402c18:	str	wzr, [x0]
  402c1c:	mov	x1, x23
  402c20:	mov	w0, w20
  402c24:	bl	402700 <ioctl@plt>
  402c28:	ldr	w0, [x19]
  402c2c:	cmp	w0, #0x10
  402c30:	b.ne	402c3c <ferror@plt+0x50c>  // b.any
  402c34:	subs	w21, w21, #0x1
  402c38:	b.ne	402bfc <ferror@plt+0x4cc>  // b.any
  402c3c:	mov	w2, #0x5                   	// #5
  402c40:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402c44:	add	x1, x1, #0x330
  402c48:	mov	x0, #0x0                   	// #0
  402c4c:	bl	402650 <dcgettext@plt>
  402c50:	mov	x1, x22
  402c54:	bl	402680 <printf@plt>
  402c58:	ldp	x23, x24, [sp, #48]
  402c5c:	ldp	x19, x20, [sp, #16]
  402c60:	ldp	x21, x22, [sp, #32]
  402c64:	ldp	x29, x30, [sp], #208
  402c68:	ret
  402c6c:	stp	x29, x30, [sp, #-48]!
  402c70:	mov	x29, sp
  402c74:	stp	x19, x20, [sp, #16]
  402c78:	str	x21, [sp, #32]
  402c7c:	mov	x21, x0
  402c80:	mov	x20, x1
  402c84:	cbz	x0, 402c90 <ferror@plt+0x560>
  402c88:	ldr	x19, [x0]
  402c8c:	cbnz	x19, 402cbc <ferror@plt+0x58c>
  402c90:	mov	x1, #0x48                  	// #72
  402c94:	mov	x0, #0x1                   	// #1
  402c98:	bl	4023f0 <calloc@plt>
  402c9c:	mov	x19, x0
  402ca0:	cbnz	x0, 402d14 <ferror@plt+0x5e4>
  402ca4:	mov	x2, #0x48                  	// #72
  402ca8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402cac:	add	x1, x1, #0x368
  402cb0:	mov	w0, #0x1                   	// #1
  402cb4:	bl	4026f0 <err@plt>
  402cb8:	mov	x19, x2
  402cbc:	ldr	x2, [x19]
  402cc0:	cmp	x2, x20
  402cc4:	b.eq	402cf8 <ferror@plt+0x5c8>  // b.none
  402cc8:	ldr	x2, [x19, #56]
  402ccc:	cbnz	x2, 402cb8 <ferror@plt+0x588>
  402cd0:	mov	x1, #0x48                  	// #72
  402cd4:	mov	x0, #0x1                   	// #1
  402cd8:	bl	4023f0 <calloc@plt>
  402cdc:	cbz	x0, 402ca4 <ferror@plt+0x574>
  402ce0:	str	x20, [x0]
  402ce4:	str	xzr, [x0, #56]
  402ce8:	str	x0, [x19, #56]
  402cec:	mov	x19, x0
  402cf0:	ldr	x0, [x21]
  402cf4:	cbz	x0, 402d0c <ferror@plt+0x5dc>
  402cf8:	mov	x0, x19
  402cfc:	ldp	x19, x20, [sp, #16]
  402d00:	ldr	x21, [sp, #32]
  402d04:	ldp	x29, x30, [sp], #48
  402d08:	ret
  402d0c:	str	x19, [x21]
  402d10:	b	402cf8 <ferror@plt+0x5c8>
  402d14:	str	x20, [x19]
  402d18:	str	xzr, [x19, #56]
  402d1c:	cbz	x21, 402cf8 <ferror@plt+0x5c8>
  402d20:	b	402cf0 <ferror@plt+0x5c0>
  402d24:	stp	x29, x30, [sp, #-32]!
  402d28:	mov	x29, sp
  402d2c:	stp	x19, x20, [sp, #16]
  402d30:	adrp	x0, 419000 <ferror@plt+0x168d0>
  402d34:	ldr	x20, [x0, #816]
  402d38:	bl	4026a0 <__errno_location@plt>
  402d3c:	mov	x19, x0
  402d40:	str	wzr, [x0]
  402d44:	mov	x0, x20
  402d48:	bl	402730 <ferror@plt>
  402d4c:	cbz	w0, 402d94 <ferror@plt+0x664>
  402d50:	ldr	w0, [x19]
  402d54:	cmp	w0, #0x9
  402d58:	b.eq	402d64 <ferror@plt+0x634>  // b.none
  402d5c:	cmp	w0, #0x20
  402d60:	b.ne	402dc0 <ferror@plt+0x690>  // b.any
  402d64:	adrp	x0, 419000 <ferror@plt+0x168d0>
  402d68:	ldr	x20, [x0, #792]
  402d6c:	str	wzr, [x19]
  402d70:	mov	x0, x20
  402d74:	bl	402730 <ferror@plt>
  402d78:	cbz	w0, 402e00 <ferror@plt+0x6d0>
  402d7c:	ldr	w0, [x19]
  402d80:	cmp	w0, #0x9
  402d84:	b.ne	402e2c <ferror@plt+0x6fc>  // b.any
  402d88:	ldp	x19, x20, [sp, #16]
  402d8c:	ldp	x29, x30, [sp], #32
  402d90:	ret
  402d94:	mov	x0, x20
  402d98:	bl	4025f0 <fflush@plt>
  402d9c:	cbnz	w0, 402d50 <ferror@plt+0x620>
  402da0:	mov	x0, x20
  402da4:	bl	402310 <fileno@plt>
  402da8:	tbnz	w0, #31, 402d50 <ferror@plt+0x620>
  402dac:	bl	4021b0 <dup@plt>
  402db0:	tbnz	w0, #31, 402d50 <ferror@plt+0x620>
  402db4:	bl	402440 <close@plt>
  402db8:	cbz	w0, 402d64 <ferror@plt+0x634>
  402dbc:	b	402d50 <ferror@plt+0x620>
  402dc0:	cbz	w0, 402de4 <ferror@plt+0x6b4>
  402dc4:	mov	w2, #0x5                   	// #5
  402dc8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402dcc:	add	x1, x1, #0x388
  402dd0:	mov	x0, #0x0                   	// #0
  402dd4:	bl	402650 <dcgettext@plt>
  402dd8:	bl	4024d0 <warn@plt>
  402ddc:	mov	w0, #0x1                   	// #1
  402de0:	bl	402160 <_exit@plt>
  402de4:	mov	w2, #0x5                   	// #5
  402de8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402dec:	add	x1, x1, #0x388
  402df0:	mov	x0, #0x0                   	// #0
  402df4:	bl	402650 <dcgettext@plt>
  402df8:	bl	402620 <warnx@plt>
  402dfc:	b	402ddc <ferror@plt+0x6ac>
  402e00:	mov	x0, x20
  402e04:	bl	4025f0 <fflush@plt>
  402e08:	cbnz	w0, 402d7c <ferror@plt+0x64c>
  402e0c:	mov	x0, x20
  402e10:	bl	402310 <fileno@plt>
  402e14:	tbnz	w0, #31, 402d7c <ferror@plt+0x64c>
  402e18:	bl	4021b0 <dup@plt>
  402e1c:	tbnz	w0, #31, 402d7c <ferror@plt+0x64c>
  402e20:	bl	402440 <close@plt>
  402e24:	cbz	w0, 402d88 <ferror@plt+0x658>
  402e28:	b	402d7c <ferror@plt+0x64c>
  402e2c:	mov	w0, #0x1                   	// #1
  402e30:	bl	402160 <_exit@plt>
  402e34:	stp	x29, x30, [sp, #-128]!
  402e38:	mov	x29, sp
  402e3c:	stp	x19, x20, [sp, #16]
  402e40:	stp	x21, x22, [sp, #32]
  402e44:	stp	x23, x24, [sp, #48]
  402e48:	str	x25, [sp, #64]
  402e4c:	mov	x23, x0
  402e50:	mov	x24, x1
  402e54:	mov	x20, x2
  402e58:	mov	x22, x3
  402e5c:	mov	x21, x4
  402e60:	str	xzr, [sp, #88]
  402e64:	str	xzr, [x4]
  402e68:	mov	x3, #0x0                   	// #0
  402e6c:	add	x2, sp, #0x70
  402e70:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402e74:	add	x1, x1, #0x398
  402e78:	mov	x0, x20
  402e7c:	bl	402200 <blkid_probe_lookup_value@plt>
  402e80:	cbnz	w0, 402f10 <ferror@plt+0x7e0>
  402e84:	mov	x3, #0x0                   	// #0
  402e88:	add	x2, sp, #0x78
  402e8c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402e90:	add	x1, x1, #0x3a0
  402e94:	mov	x0, x20
  402e98:	bl	402200 <blkid_probe_lookup_value@plt>
  402e9c:	mov	x19, #0x0                   	// #0
  402ea0:	cbnz	w0, 40319c <ferror@plt+0xa6c>
  402ea4:	mov	x3, x21
  402ea8:	add	x2, sp, #0x68
  402eac:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402eb0:	add	x1, x1, #0x3b0
  402eb4:	mov	x0, x20
  402eb8:	bl	402200 <blkid_probe_lookup_value@plt>
  402ebc:	mov	w25, w0
  402ec0:	cbnz	w0, 4030b4 <ferror@plt+0x984>
  402ec4:	mov	w2, #0xa                   	// #10
  402ec8:	mov	x1, #0x0                   	// #0
  402ecc:	ldr	x0, [sp, #120]
  402ed0:	bl	4021e0 <strtoll@plt>
  402ed4:	str	x0, [x22]
  402ed8:	ldr	x1, [x23, #8]
  402edc:	cbz	x1, 402eec <ferror@plt+0x7bc>
  402ee0:	ldr	x0, [sp, #112]
  402ee4:	bl	4043c0 <ferror@plt+0x1c90>
  402ee8:	cbz	w0, 4030cc <ferror@plt+0x99c>
  402eec:	ldr	x19, [x23, #24]
  402ef0:	cbz	x19, 4030e0 <ferror@plt+0x9b0>
  402ef4:	ldr	x2, [x22]
  402ef8:	ldr	x5, [x19]
  402efc:	cmp	x5, x2
  402f00:	b.eq	4030d4 <ferror@plt+0x9a4>  // b.none
  402f04:	ldr	x19, [x19, #56]
  402f08:	cbnz	x19, 402ef8 <ferror@plt+0x7c8>
  402f0c:	b	40319c <ferror@plt+0xa6c>
  402f10:	mov	x3, #0x0                   	// #0
  402f14:	add	x2, sp, #0x70
  402f18:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402f1c:	add	x1, x1, #0x3b8
  402f20:	mov	x0, x20
  402f24:	bl	402200 <blkid_probe_lookup_value@plt>
  402f28:	cbnz	w0, 4030bc <ferror@plt+0x98c>
  402f2c:	mov	x3, #0x0                   	// #0
  402f30:	add	x2, sp, #0x78
  402f34:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402f38:	add	x1, x1, #0x3c0
  402f3c:	mov	x0, x20
  402f40:	bl	402200 <blkid_probe_lookup_value@plt>
  402f44:	mov	x19, #0x0                   	// #0
  402f48:	cbnz	w0, 40319c <ferror@plt+0xa6c>
  402f4c:	mov	x3, x21
  402f50:	add	x2, sp, #0x68
  402f54:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402f58:	add	x1, x1, #0x3d0
  402f5c:	mov	x0, x20
  402f60:	bl	402200 <blkid_probe_lookup_value@plt>
  402f64:	cbnz	w0, 4030c4 <ferror@plt+0x994>
  402f68:	adrp	x0, 406000 <ferror@plt+0x38d0>
  402f6c:	add	x0, x0, #0x3d8
  402f70:	str	x0, [sp, #88]
  402f74:	mov	w25, #0x1                   	// #1
  402f78:	b	402ec4 <ferror@plt+0x794>
  402f7c:	mov	x3, #0x0                   	// #0
  402f80:	add	x2, sp, #0x58
  402f84:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402f88:	add	x1, x1, #0x3e8
  402f8c:	mov	x0, x20
  402f90:	bl	402200 <blkid_probe_lookup_value@plt>
  402f94:	cbnz	w0, 403108 <ferror@plt+0x9d8>
  402f98:	ldr	x0, [sp, #88]
  402f9c:	cbnz	x0, 4030fc <ferror@plt+0x9cc>
  402fa0:	adrp	x3, 406000 <ferror@plt+0x38d0>
  402fa4:	add	x3, x3, #0xcc0
  402fa8:	add	x3, x3, #0x108
  402fac:	mov	w2, #0x4a                  	// #74
  402fb0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402fb4:	add	x1, x1, #0x3f0
  402fb8:	adrp	x0, 406000 <ferror@plt+0x38d0>
  402fbc:	add	x0, x0, #0x408
  402fc0:	bl	402690 <__assert_fail@plt>
  402fc4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402fc8:	add	x1, x1, #0x410
  402fcc:	mov	w0, #0x1                   	// #1
  402fd0:	bl	4026f0 <err@plt>
  402fd4:	adrp	x3, 406000 <ferror@plt+0x38d0>
  402fd8:	add	x3, x3, #0xcc0
  402fdc:	add	x3, x3, #0x108
  402fe0:	mov	w2, #0x4a                  	// #74
  402fe4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402fe8:	add	x1, x1, #0x3f0
  402fec:	adrp	x0, 406000 <ferror@plt+0x38d0>
  402ff0:	add	x0, x0, #0x408
  402ff4:	bl	402690 <__assert_fail@plt>
  402ff8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402ffc:	add	x1, x1, #0x410
  403000:	mov	w0, #0x1                   	// #1
  403004:	bl	4026f0 <err@plt>
  403008:	mov	x2, x22
  40300c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403010:	add	x1, x1, #0x368
  403014:	mov	w0, #0x1                   	// #1
  403018:	bl	4026f0 <err@plt>
  40301c:	ldr	x0, [sp, #96]
  403020:	cbz	x0, 403034 <ferror@plt+0x904>
  403024:	bl	402410 <strdup@plt>
  403028:	cbz	x0, 403058 <ferror@plt+0x928>
  40302c:	str	x0, [x19, #40]
  403030:	b	403180 <ferror@plt+0xa50>
  403034:	adrp	x3, 406000 <ferror@plt+0x38d0>
  403038:	add	x3, x3, #0xcc0
  40303c:	add	x3, x3, #0x108
  403040:	mov	w2, #0x4a                  	// #74
  403044:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403048:	add	x1, x1, #0x3f0
  40304c:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403050:	add	x0, x0, #0x408
  403054:	bl	402690 <__assert_fail@plt>
  403058:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40305c:	add	x1, x1, #0x410
  403060:	mov	w0, #0x1                   	// #1
  403064:	bl	4026f0 <err@plt>
  403068:	ldr	x0, [sp, #96]
  40306c:	cbz	x0, 403080 <ferror@plt+0x950>
  403070:	bl	402410 <strdup@plt>
  403074:	cbz	x0, 4030a4 <ferror@plt+0x974>
  403078:	str	x0, [x19, #48]
  40307c:	b	40319c <ferror@plt+0xa6c>
  403080:	adrp	x3, 406000 <ferror@plt+0x38d0>
  403084:	add	x3, x3, #0xcc0
  403088:	add	x3, x3, #0x108
  40308c:	mov	w2, #0x4a                  	// #74
  403090:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403094:	add	x1, x1, #0x3f0
  403098:	adrp	x0, 406000 <ferror@plt+0x38d0>
  40309c:	add	x0, x0, #0x408
  4030a0:	bl	402690 <__assert_fail@plt>
  4030a4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4030a8:	add	x1, x1, #0x410
  4030ac:	mov	w0, #0x1                   	// #1
  4030b0:	bl	4026f0 <err@plt>
  4030b4:	mov	x19, #0x0                   	// #0
  4030b8:	b	40319c <ferror@plt+0xa6c>
  4030bc:	mov	x19, #0x0                   	// #0
  4030c0:	b	40319c <ferror@plt+0xa6c>
  4030c4:	mov	x19, #0x0                   	// #0
  4030c8:	b	40319c <ferror@plt+0xa6c>
  4030cc:	mov	x19, #0x0                   	// #0
  4030d0:	b	40319c <ferror@plt+0xa6c>
  4030d4:	ldrb	w0, [x19, #64]
  4030d8:	orr	w0, w0, #0x1
  4030dc:	strb	w0, [x19, #64]
  4030e0:	ldr	x1, [x22]
  4030e4:	mov	x0, x24
  4030e8:	bl	402c6c <ferror@plt+0x53c>
  4030ec:	mov	x19, x0
  4030f0:	cbz	x0, 40319c <ferror@plt+0xa6c>
  4030f4:	ldr	x0, [sp, #88]
  4030f8:	cbz	x0, 402f7c <ferror@plt+0x84c>
  4030fc:	bl	402410 <strdup@plt>
  403100:	cbz	x0, 402fc4 <ferror@plt+0x894>
  403104:	str	x0, [x19, #24]
  403108:	ldr	x0, [sp, #112]
  40310c:	cbz	x0, 402fd4 <ferror@plt+0x8a4>
  403110:	bl	402410 <strdup@plt>
  403114:	cbz	x0, 402ff8 <ferror@plt+0x8c8>
  403118:	str	x0, [x19, #32]
  40311c:	ldrb	w1, [x19, #64]
  403120:	cmp	w25, #0x0
  403124:	cset	w2, ne  // ne = any
  403128:	orr	w0, w1, #0x1
  40312c:	bfi	w0, w2, #1, #1
  403130:	strb	w0, [x19, #64]
  403134:	ldr	x22, [x21]
  403138:	mov	x0, x22
  40313c:	bl	402340 <malloc@plt>
  403140:	cmp	x0, #0x0
  403144:	ccmp	x22, #0x0, #0x4, eq  // eq = none
  403148:	b.ne	403008 <ferror@plt+0x8d8>  // b.any
  40314c:	str	x0, [x19, #16]
  403150:	ldr	x21, [x21]
  403154:	mov	x2, x21
  403158:	ldr	x1, [sp, #104]
  40315c:	bl	402140 <memcpy@plt>
  403160:	str	x21, [x19, #8]
  403164:	mov	x3, #0x0                   	// #0
  403168:	add	x2, sp, #0x60
  40316c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403170:	add	x1, x1, #0x428
  403174:	mov	x0, x20
  403178:	bl	402200 <blkid_probe_lookup_value@plt>
  40317c:	cbz	w0, 40301c <ferror@plt+0x8ec>
  403180:	mov	x3, #0x0                   	// #0
  403184:	add	x2, sp, #0x60
  403188:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40318c:	add	x1, x1, #0x430
  403190:	mov	x0, x20
  403194:	bl	402200 <blkid_probe_lookup_value@plt>
  403198:	cbz	w0, 403068 <ferror@plt+0x938>
  40319c:	mov	x0, x19
  4031a0:	ldp	x19, x20, [sp, #16]
  4031a4:	ldp	x21, x22, [sp, #32]
  4031a8:	ldp	x23, x24, [sp, #48]
  4031ac:	ldr	x25, [sp, #64]
  4031b0:	ldp	x29, x30, [sp], #128
  4031b4:	ret
  4031b8:	stp	x29, x30, [sp, #-240]!
  4031bc:	mov	x29, sp
  4031c0:	stp	x19, x20, [sp, #16]
  4031c4:	stp	x21, x22, [sp, #32]
  4031c8:	stp	x23, x24, [sp, #48]
  4031cc:	stp	x25, x26, [sp, #64]
  4031d0:	mov	w25, w0
  4031d4:	mov	x26, x1
  4031d8:	stp	xzr, xzr, [sp, #176]
  4031dc:	stp	xzr, xzr, [sp, #192]
  4031e0:	stp	xzr, xzr, [sp, #208]
  4031e4:	stp	xzr, xzr, [sp, #224]
  4031e8:	str	xzr, [sp, #168]
  4031ec:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4031f0:	add	x1, x1, #0x4c0
  4031f4:	mov	w0, #0x6                   	// #6
  4031f8:	bl	402710 <setlocale@plt>
  4031fc:	adrp	x19, 406000 <ferror@plt+0x38d0>
  403200:	add	x19, x19, #0x458
  403204:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403208:	add	x1, x1, #0x440
  40320c:	mov	x0, x19
  403210:	bl	402380 <bindtextdomain@plt>
  403214:	mov	x0, x19
  403218:	bl	4024a0 <textdomain@plt>
  40321c:	adrp	x0, 402000 <memcpy@plt-0x140>
  403220:	add	x0, x0, #0xd24
  403224:	bl	406240 <ferror@plt+0x3b10>
  403228:	mov	x23, #0x0                   	// #0
  40322c:	adrp	x19, 406000 <ferror@plt+0x38d0>
  403230:	add	x19, x19, #0xcc0
  403234:	add	x21, x19, #0x110
  403238:	adrp	x20, 406000 <ferror@plt+0x38d0>
  40323c:	add	x20, x20, #0x898
  403240:	adrp	x22, 419000 <ferror@plt+0x168d0>
  403244:	mov	x4, #0x0                   	// #0
  403248:	mov	x3, x21
  40324c:	mov	x2, x20
  403250:	mov	x1, x26
  403254:	mov	w0, w25
  403258:	bl	4024b0 <getopt_long@plt>
  40325c:	cmn	w0, #0x1
  403260:	b.eq	4037e4 <ferror@plt+0x10b4>  // b.none
  403264:	cmp	w0, #0x4e
  403268:	b.le	4033b4 <ferror@plt+0xc84>
  40326c:	add	x2, sp, #0xa8
  403270:	add	x24, x19, #0x2d0
  403274:	b	4032b0 <ferror@plt+0xb80>
  403278:	ldr	w1, [x3, #4]!
  40327c:	cmp	w1, #0x0
  403280:	ccmp	w0, w1, #0x1, ne  // ne = any
  403284:	b.ge	4032c8 <ferror@plt+0xb98>  // b.tcont
  403288:	ldp	x27, x28, [sp, #80]
  40328c:	b	40329c <ferror@plt+0xb6c>
  403290:	cmp	w0, w1
  403294:	b.ne	4032e4 <ferror@plt+0xbb4>  // b.any
  403298:	ldp	x27, x28, [sp, #80]
  40329c:	ldr	w1, [x24, #64]!
  4032a0:	add	x2, x2, #0x4
  4032a4:	cmp	w1, #0x0
  4032a8:	ccmp	w0, w1, #0x1, ne  // ne = any
  4032ac:	b.lt	4033b4 <ferror@plt+0xc84>  // b.tstop
  4032b0:	ldr	w1, [x24]
  4032b4:	cmp	w1, #0x0
  4032b8:	mov	x3, x24
  4032bc:	ccmp	w0, w1, #0x1, ne  // ne = any
  4032c0:	b.lt	40329c <ferror@plt+0xb6c>  // b.tstop
  4032c4:	stp	x27, x28, [sp, #80]
  4032c8:	cmp	w0, w1
  4032cc:	b.ne	403278 <ferror@plt+0xb48>  // b.any
  4032d0:	ldr	w1, [x2]
  4032d4:	cbnz	w1, 403290 <ferror@plt+0xb60>
  4032d8:	str	w0, [x2]
  4032dc:	ldp	x27, x28, [sp, #80]
  4032e0:	b	40329c <ferror@plt+0xb6c>
  4032e4:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4032e8:	ldr	x19, [x0, #792]
  4032ec:	mov	w2, #0x5                   	// #5
  4032f0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4032f4:	add	x1, x1, #0x468
  4032f8:	mov	x0, #0x0                   	// #0
  4032fc:	bl	402650 <dcgettext@plt>
  403300:	adrp	x1, 419000 <ferror@plt+0x168d0>
  403304:	ldr	x2, [x1, #824]
  403308:	mov	x1, x0
  40330c:	mov	x0, x19
  403310:	bl	4026d0 <fprintf@plt>
  403314:	mov	x19, #0x0                   	// #0
  403318:	adrp	x21, 406000 <ferror@plt+0x38d0>
  40331c:	add	x21, x21, #0x438
  403320:	adrp	x20, 406000 <ferror@plt+0x38d0>
  403324:	add	x20, x20, #0xcc0
  403328:	adrp	x22, 406000 <ferror@plt+0x38d0>
  40332c:	b	403354 <ferror@plt+0xc24>
  403330:	cbz	x2, 403378 <ferror@plt+0xc48>
  403334:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403338:	add	x1, x1, #0x490
  40333c:	adrp	x0, 419000 <ferror@plt+0x168d0>
  403340:	ldr	x0, [x0, #792]
  403344:	bl	4026d0 <fprintf@plt>
  403348:	add	x19, x19, #0x4
  40334c:	cmp	x19, #0x3c
  403350:	b.eq	40339c <ferror@plt+0xc6c>  // b.none
  403354:	ldr	w3, [x24, x19]
  403358:	cbz	w3, 40339c <ferror@plt+0xc6c>
  40335c:	mov	x2, x21
  403360:	add	x0, x20, #0x110
  403364:	ldr	w1, [x0, #24]
  403368:	cmp	w3, w1
  40336c:	b.eq	403330 <ferror@plt+0xc00>  // b.none
  403370:	ldr	x2, [x0, #32]!
  403374:	cbnz	x2, 403364 <ferror@plt+0xc34>
  403378:	sub	w0, w3, #0x21
  40337c:	cmp	w0, #0x5d
  403380:	b.hi	403348 <ferror@plt+0xc18>  // b.pmore
  403384:	mov	w2, w3
  403388:	add	x1, x22, #0x498
  40338c:	adrp	x0, 419000 <ferror@plt+0x168d0>
  403390:	ldr	x0, [x0, #792]
  403394:	bl	4026d0 <fprintf@plt>
  403398:	b	403348 <ferror@plt+0xc18>
  40339c:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4033a0:	ldr	x1, [x0, #792]
  4033a4:	mov	w0, #0xa                   	// #10
  4033a8:	bl	4022a0 <fputc@plt>
  4033ac:	mov	w0, #0x1                   	// #1
  4033b0:	bl	4021a0 <exit@plt>
  4033b4:	cmp	w0, #0x68
  4033b8:	b.eq	40352c <ferror@plt+0xdfc>  // b.none
  4033bc:	b.gt	40344c <ferror@plt+0xd1c>
  4033c0:	cmp	w0, #0x61
  4033c4:	b.eq	4034d4 <ferror@plt+0xda4>  // b.none
  4033c8:	cmp	w0, #0x61
  4033cc:	b.le	4033f0 <ferror@plt+0xcc0>
  4033d0:	cmp	w0, #0x62
  4033d4:	b.eq	4034e4 <ferror@plt+0xdb4>  // b.none
  4033d8:	cmp	w0, #0x66
  4033dc:	b.ne	4037a8 <ferror@plt+0x1078>  // b.any
  4033e0:	ldrb	w0, [sp, #232]
  4033e4:	orr	w0, w0, #0x10
  4033e8:	strb	w0, [sp, #232]
  4033ec:	b	403244 <ferror@plt+0xb14>
  4033f0:	cmp	w0, #0x4f
  4033f4:	b.eq	4034f4 <ferror@plt+0xdc4>  // b.none
  4033f8:	cmp	w0, #0x56
  4033fc:	b.ne	403434 <ferror@plt+0xd04>  // b.any
  403400:	stp	x27, x28, [sp, #80]
  403404:	mov	w2, #0x5                   	// #5
  403408:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40340c:	add	x1, x1, #0x848
  403410:	mov	x0, #0x0                   	// #0
  403414:	bl	402650 <dcgettext@plt>
  403418:	adrp	x2, 406000 <ferror@plt+0x38d0>
  40341c:	add	x2, x2, #0x858
  403420:	adrp	x1, 419000 <ferror@plt+0x168d0>
  403424:	ldr	x1, [x1, #824]
  403428:	bl	402680 <printf@plt>
  40342c:	mov	w0, #0x0                   	// #0
  403430:	bl	4021a0 <exit@plt>
  403434:	cmp	w0, #0x4a
  403438:	b.ne	4037a8 <ferror@plt+0x1078>  // b.any
  40343c:	ldrb	w0, [sp, #232]
  403440:	orr	w0, w0, #0x20
  403444:	strb	w0, [sp, #232]
  403448:	b	403244 <ferror@plt+0xb14>
  40344c:	cmp	w0, #0x70
  403450:	b.eq	40350c <ferror@plt+0xddc>  // b.none
  403454:	cmp	w0, #0x70
  403458:	b.le	403478 <ferror@plt+0xd48>
  40345c:	cmp	w0, #0x71
  403460:	b.eq	40351c <ferror@plt+0xdec>  // b.none
  403464:	cmp	w0, #0x74
  403468:	b.ne	4037a8 <ferror@plt+0x1078>  // b.any
  40346c:	ldr	x0, [x22, #800]
  403470:	str	x0, [sp, #184]
  403474:	b	403244 <ferror@plt+0xb14>
  403478:	cmp	w0, #0x6e
  40347c:	b.eq	4034fc <ferror@plt+0xdcc>  // b.none
  403480:	cmp	w0, #0x6f
  403484:	b.ne	4034bc <ferror@plt+0xd8c>  // b.any
  403488:	ldr	x24, [x22, #800]
  40348c:	mov	w2, #0x5                   	// #5
  403490:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403494:	add	x1, x1, #0x4a0
  403498:	mov	x0, #0x0                   	// #0
  40349c:	bl	402650 <dcgettext@plt>
  4034a0:	mov	x1, x0
  4034a4:	mov	x0, x24
  4034a8:	bl	405328 <ferror@plt+0x2bf8>
  4034ac:	mov	x1, x0
  4034b0:	add	x0, sp, #0xc8
  4034b4:	bl	402c6c <ferror@plt+0x53c>
  4034b8:	b	403244 <ferror@plt+0xb14>
  4034bc:	cmp	w0, #0x69
  4034c0:	b.ne	4037a8 <ferror@plt+0x1078>  // b.any
  4034c4:	ldrb	w0, [sp, #232]
  4034c8:	orr	w0, w0, #0x40
  4034cc:	strb	w0, [sp, #232]
  4034d0:	b	403244 <ferror@plt+0xb14>
  4034d4:	ldrb	w0, [sp, #232]
  4034d8:	orr	w0, w0, #0x2
  4034dc:	strb	w0, [sp, #232]
  4034e0:	b	403244 <ferror@plt+0xb14>
  4034e4:	ldrb	w0, [sp, #232]
  4034e8:	orr	w0, w0, #0x8
  4034ec:	strb	w0, [sp, #232]
  4034f0:	b	403244 <ferror@plt+0xb14>
  4034f4:	ldr	x23, [x22, #800]
  4034f8:	b	403244 <ferror@plt+0xb14>
  4034fc:	ldrb	w0, [sp, #232]
  403500:	orr	w0, w0, #0x1
  403504:	strb	w0, [sp, #232]
  403508:	b	403244 <ferror@plt+0xb14>
  40350c:	ldrb	w0, [sp, #232]
  403510:	orr	w0, w0, #0xffffffc0
  403514:	strb	w0, [sp, #232]
  403518:	b	403244 <ferror@plt+0xb14>
  40351c:	ldrb	w0, [sp, #232]
  403520:	orr	w0, w0, #0x4
  403524:	strb	w0, [sp, #232]
  403528:	b	403244 <ferror@plt+0xb14>
  40352c:	stp	x27, x28, [sp, #80]
  403530:	mov	w2, #0x5                   	// #5
  403534:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403538:	add	x1, x1, #0x4b8
  40353c:	mov	x0, #0x0                   	// #0
  403540:	bl	402650 <dcgettext@plt>
  403544:	adrp	x19, 419000 <ferror@plt+0x168d0>
  403548:	ldr	x1, [x19, #816]
  40354c:	bl	402190 <fputs@plt>
  403550:	mov	w2, #0x5                   	// #5
  403554:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403558:	add	x1, x1, #0x4c8
  40355c:	mov	x0, #0x0                   	// #0
  403560:	bl	402650 <dcgettext@plt>
  403564:	adrp	x1, 419000 <ferror@plt+0x168d0>
  403568:	ldr	x1, [x1, #824]
  40356c:	bl	402680 <printf@plt>
  403570:	ldr	x1, [x19, #816]
  403574:	mov	w0, #0xa                   	// #10
  403578:	bl	4022a0 <fputc@plt>
  40357c:	mov	w2, #0x5                   	// #5
  403580:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403584:	add	x1, x1, #0x4e0
  403588:	mov	x0, #0x0                   	// #0
  40358c:	bl	402650 <dcgettext@plt>
  403590:	bl	402490 <puts@plt>
  403594:	mov	w2, #0x5                   	// #5
  403598:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40359c:	add	x1, x1, #0x500
  4035a0:	mov	x0, #0x0                   	// #0
  4035a4:	bl	402650 <dcgettext@plt>
  4035a8:	ldr	x1, [x19, #816]
  4035ac:	bl	402190 <fputs@plt>
  4035b0:	mov	w2, #0x5                   	// #5
  4035b4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4035b8:	add	x1, x1, #0x510
  4035bc:	mov	x0, #0x0                   	// #0
  4035c0:	bl	402650 <dcgettext@plt>
  4035c4:	bl	402490 <puts@plt>
  4035c8:	mov	w2, #0x5                   	// #5
  4035cc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4035d0:	add	x1, x1, #0x550
  4035d4:	mov	x0, #0x0                   	// #0
  4035d8:	bl	402650 <dcgettext@plt>
  4035dc:	bl	402490 <puts@plt>
  4035e0:	mov	w2, #0x5                   	// #5
  4035e4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4035e8:	add	x1, x1, #0x588
  4035ec:	mov	x0, #0x0                   	// #0
  4035f0:	bl	402650 <dcgettext@plt>
  4035f4:	bl	402490 <puts@plt>
  4035f8:	mov	w2, #0x5                   	// #5
  4035fc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403600:	add	x1, x1, #0x5b0
  403604:	mov	x0, #0x0                   	// #0
  403608:	bl	402650 <dcgettext@plt>
  40360c:	bl	402490 <puts@plt>
  403610:	mov	w2, #0x5                   	// #5
  403614:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403618:	add	x1, x1, #0x5e0
  40361c:	mov	x0, #0x0                   	// #0
  403620:	bl	402650 <dcgettext@plt>
  403624:	bl	402490 <puts@plt>
  403628:	mov	w2, #0x5                   	// #5
  40362c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403630:	add	x1, x1, #0x610
  403634:	mov	x0, #0x0                   	// #0
  403638:	bl	402650 <dcgettext@plt>
  40363c:	bl	402490 <puts@plt>
  403640:	mov	w2, #0x5                   	// #5
  403644:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403648:	add	x1, x1, #0x658
  40364c:	mov	x0, #0x0                   	// #0
  403650:	bl	402650 <dcgettext@plt>
  403654:	bl	402490 <puts@plt>
  403658:	mov	w2, #0x5                   	// #5
  40365c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403660:	add	x1, x1, #0x688
  403664:	mov	x0, #0x0                   	// #0
  403668:	bl	402650 <dcgettext@plt>
  40366c:	bl	402490 <puts@plt>
  403670:	mov	w2, #0x5                   	// #5
  403674:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403678:	add	x1, x1, #0x6c0
  40367c:	mov	x0, #0x0                   	// #0
  403680:	bl	402650 <dcgettext@plt>
  403684:	bl	402490 <puts@plt>
  403688:	mov	w2, #0x5                   	// #5
  40368c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403690:	add	x1, x1, #0x708
  403694:	mov	x0, #0x0                   	// #0
  403698:	bl	402650 <dcgettext@plt>
  40369c:	bl	402490 <puts@plt>
  4036a0:	mov	w2, #0x5                   	// #5
  4036a4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036a8:	add	x1, x1, #0x738
  4036ac:	mov	x0, #0x0                   	// #0
  4036b0:	bl	402650 <dcgettext@plt>
  4036b4:	bl	402490 <puts@plt>
  4036b8:	mov	w2, #0x5                   	// #5
  4036bc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036c0:	add	x1, x1, #0x788
  4036c4:	mov	x0, #0x0                   	// #0
  4036c8:	bl	402650 <dcgettext@plt>
  4036cc:	mov	x20, x0
  4036d0:	mov	w2, #0x5                   	// #5
  4036d4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036d8:	add	x1, x1, #0x7a0
  4036dc:	mov	x0, #0x0                   	// #0
  4036e0:	bl	402650 <dcgettext@plt>
  4036e4:	mov	x4, x0
  4036e8:	adrp	x3, 406000 <ferror@plt+0x38d0>
  4036ec:	add	x3, x3, #0x7b0
  4036f0:	mov	x2, x20
  4036f4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036f8:	add	x1, x1, #0x7c0
  4036fc:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403700:	add	x0, x0, #0x7d0
  403704:	bl	402680 <printf@plt>
  403708:	mov	w2, #0x5                   	// #5
  40370c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403710:	add	x1, x1, #0x7e8
  403714:	mov	x0, #0x0                   	// #0
  403718:	bl	402650 <dcgettext@plt>
  40371c:	ldr	x1, [x19, #816]
  403720:	bl	402190 <fputs@plt>
  403724:	adrp	x19, 406000 <ferror@plt+0x38d0>
  403728:	add	x19, x19, #0xcc0
  40372c:	add	x19, x19, #0x28
  403730:	mov	x20, #0x0                   	// #0
  403734:	adrp	x25, 419000 <ferror@plt+0x168d0>
  403738:	mov	w24, #0x5                   	// #5
  40373c:	adrp	x21, 406000 <ferror@plt+0x38d0>
  403740:	add	x21, x21, #0x808
  403744:	ldr	x22, [x25, #816]
  403748:	ldr	x23, [x19]
  40374c:	mov	w2, w24
  403750:	ldr	x1, [x19, #24]
  403754:	mov	x0, #0x0                   	// #0
  403758:	bl	402650 <dcgettext@plt>
  40375c:	mov	x3, x0
  403760:	mov	x2, x23
  403764:	mov	x1, x21
  403768:	mov	x0, x22
  40376c:	bl	4026d0 <fprintf@plt>
  403770:	add	x20, x20, #0x1
  403774:	add	x19, x19, #0x20
  403778:	cmp	x20, #0x7
  40377c:	b.ne	403744 <ferror@plt+0x1014>  // b.any
  403780:	mov	w2, #0x5                   	// #5
  403784:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403788:	add	x1, x1, #0x818
  40378c:	mov	x0, #0x0                   	// #0
  403790:	bl	402650 <dcgettext@plt>
  403794:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403798:	add	x1, x1, #0x838
  40379c:	bl	402680 <printf@plt>
  4037a0:	mov	w0, #0x0                   	// #0
  4037a4:	bl	4021a0 <exit@plt>
  4037a8:	stp	x27, x28, [sp, #80]
  4037ac:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4037b0:	ldr	x19, [x0, #792]
  4037b4:	mov	w2, #0x5                   	// #5
  4037b8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4037bc:	add	x1, x1, #0x870
  4037c0:	mov	x0, #0x0                   	// #0
  4037c4:	bl	402650 <dcgettext@plt>
  4037c8:	adrp	x1, 419000 <ferror@plt+0x168d0>
  4037cc:	ldr	x2, [x1, #824]
  4037d0:	mov	x1, x0
  4037d4:	mov	x0, x19
  4037d8:	bl	4026d0 <fprintf@plt>
  4037dc:	mov	w0, #0x1                   	// #1
  4037e0:	bl	4021a0 <exit@plt>
  4037e4:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4037e8:	ldr	w0, [x0, #808]
  4037ec:	cmp	w0, w25
  4037f0:	b.eq	403834 <ferror@plt+0x1104>  // b.none
  4037f4:	ldrb	w0, [sp, #232]
  4037f8:	tbz	w0, #3, 40389c <ferror@plt+0x116c>
  4037fc:	tbnz	w0, #1, 403808 <ferror@plt+0x10d8>
  403800:	ldr	x0, [sp, #200]
  403804:	cbz	x0, 403888 <ferror@plt+0x1158>
  403808:	adrp	x0, 419000 <ferror@plt+0x168d0>
  40380c:	ldr	w0, [x0, #808]
  403810:	sub	w1, w25, w0
  403814:	sxtw	x1, w1
  403818:	str	x1, [sp, #208]
  40381c:	cmp	w0, w25
  403820:	b.ge	40424c <ferror@plt+0x1b1c>  // b.tcont
  403824:	stp	x27, x28, [sp, #80]
  403828:	mov	x27, #0xb280                	// #45696
  40382c:	movk	x27, #0xee6, lsl #16
  403830:	b	4041a0 <ferror@plt+0x1a70>
  403834:	stp	x27, x28, [sp, #80]
  403838:	mov	w2, #0x5                   	// #5
  40383c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403840:	add	x1, x1, #0x8b0
  403844:	mov	x0, #0x0                   	// #0
  403848:	bl	402650 <dcgettext@plt>
  40384c:	bl	402620 <warnx@plt>
  403850:	adrp	x0, 419000 <ferror@plt+0x168d0>
  403854:	ldr	x19, [x0, #792]
  403858:	mov	w2, #0x5                   	// #5
  40385c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403860:	add	x1, x1, #0x870
  403864:	mov	x0, #0x0                   	// #0
  403868:	bl	402650 <dcgettext@plt>
  40386c:	adrp	x1, 419000 <ferror@plt+0x168d0>
  403870:	ldr	x2, [x1, #824]
  403874:	mov	x1, x0
  403878:	mov	x0, x19
  40387c:	bl	4026d0 <fprintf@plt>
  403880:	mov	w0, #0x1                   	// #1
  403884:	bl	4021a0 <exit@plt>
  403888:	mov	w2, #0x5                   	// #5
  40388c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403890:	add	x1, x1, #0x8c8
  403894:	bl	402650 <dcgettext@plt>
  403898:	bl	402620 <warnx@plt>
  40389c:	ldrb	w0, [sp, #232]
  4038a0:	tbnz	w0, #1, 403808 <ferror@plt+0x10d8>
  4038a4:	ldr	x1, [sp, #200]
  4038a8:	cbnz	x1, 403808 <ferror@plt+0x10d8>
  4038ac:	tbnz	w0, #7, 403974 <ferror@plt+0x1244>
  4038b0:	adrp	x2, 419000 <ferror@plt+0x168d0>
  4038b4:	add	x1, x2, #0x348
  4038b8:	ldr	x0, [x2, #840]
  4038bc:	add	x1, x1, #0x8
  4038c0:	mov	w3, #0x6                   	// #6
  4038c4:	str	w3, [x1, x0, lsl #2]
  4038c8:	add	x3, x0, #0x1
  4038cc:	mov	w4, #0x4                   	// #4
  4038d0:	str	w4, [x1, x3, lsl #2]
  4038d4:	add	x3, x0, #0x2
  4038d8:	mov	w4, #0x3                   	// #3
  4038dc:	str	w4, [x1, x3, lsl #2]
  4038e0:	add	x3, x0, #0x3
  4038e4:	str	wzr, [x1, x3, lsl #2]
  4038e8:	add	x3, x0, #0x5
  4038ec:	str	x3, [x2, #840]
  4038f0:	add	x0, x0, #0x4
  4038f4:	mov	w2, #0x1                   	// #1
  4038f8:	str	w2, [x1, x0, lsl #2]
  4038fc:	cbz	x23, 403924 <ferror@plt+0x11f4>
  403900:	adrp	x3, 419000 <ferror@plt+0x168d0>
  403904:	add	x3, x3, #0x348
  403908:	adrp	x4, 402000 <memcpy@plt-0x140>
  40390c:	add	x4, x4, #0x964
  403910:	mov	x2, #0xe                   	// #14
  403914:	add	x1, x3, #0x8
  403918:	mov	x0, x23
  40391c:	bl	40591c <ferror@plt+0x31ec>
  403920:	tbnz	w0, #31, 4042c0 <ferror@plt+0x1b90>
  403924:	mov	w0, #0x0                   	// #0
  403928:	bl	4026e0 <scols_init_debug@plt>
  40392c:	bl	4023b0 <scols_new_table@plt>
  403930:	mov	x22, x0
  403934:	cbz	x0, 4039b8 <ferror@plt+0x1288>
  403938:	ldrb	w0, [sp, #232]
  40393c:	tbnz	w0, #5, 4039dc <ferror@plt+0x12ac>
  403940:	ldrb	w1, [sp, #232]
  403944:	ubfx	x1, x1, #6, #1
  403948:	mov	x0, x22
  40394c:	bl	402220 <scols_table_enable_noheadings@plt>
  403950:	ldrsb	w0, [sp, #232]
  403954:	tbnz	w0, #31, 4039fc <ferror@plt+0x12cc>
  403958:	mov	x19, #0x0                   	// #0
  40395c:	adrp	x23, 419000 <ferror@plt+0x168d0>
  403960:	adrp	x21, 406000 <ferror@plt+0x38d0>
  403964:	add	x21, x21, #0xcc0
  403968:	add	x21, x21, #0x28
  40396c:	mov	w24, #0x1                   	// #1
  403970:	b	403a50 <ferror@plt+0x1320>
  403974:	adrp	x2, 419000 <ferror@plt+0x168d0>
  403978:	add	x1, x2, #0x348
  40397c:	ldr	x0, [x2, #840]
  403980:	add	x1, x1, #0x8
  403984:	mov	w3, #0x4                   	// #4
  403988:	str	w3, [x1, x0, lsl #2]
  40398c:	add	x3, x0, #0x1
  403990:	str	wzr, [x1, x3, lsl #2]
  403994:	add	x3, x0, #0x2
  403998:	mov	w4, #0x1                   	// #1
  40399c:	str	w4, [x1, x3, lsl #2]
  4039a0:	add	x3, x0, #0x4
  4039a4:	str	x3, [x2, #840]
  4039a8:	add	x0, x0, #0x3
  4039ac:	mov	w2, #0x3                   	// #3
  4039b0:	str	w2, [x1, x0, lsl #2]
  4039b4:	b	4038fc <ferror@plt+0x11cc>
  4039b8:	stp	x27, x28, [sp, #80]
  4039bc:	mov	w2, #0x5                   	// #5
  4039c0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4039c4:	add	x1, x1, #0x900
  4039c8:	mov	x0, #0x0                   	// #0
  4039cc:	bl	402650 <dcgettext@plt>
  4039d0:	mov	x1, x0
  4039d4:	mov	w0, #0x1                   	// #1
  4039d8:	bl	4026f0 <err@plt>
  4039dc:	mov	w1, #0x1                   	// #1
  4039e0:	mov	x0, x22
  4039e4:	bl	402550 <scols_table_enable_json@plt>
  4039e8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4039ec:	add	x1, x1, #0x920
  4039f0:	mov	x0, x22
  4039f4:	bl	4021f0 <scols_table_set_name@plt>
  4039f8:	b	403940 <ferror@plt+0x1210>
  4039fc:	mov	w1, #0x1                   	// #1
  403a00:	mov	x0, x22
  403a04:	bl	4022b0 <scols_table_enable_raw@plt>
  403a08:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403a0c:	add	x1, x1, #0x930
  403a10:	mov	x0, x22
  403a14:	bl	4022c0 <scols_table_set_column_separator@plt>
  403a18:	b	403958 <ferror@plt+0x1228>
  403a1c:	stp	x27, x28, [sp, #80]
  403a20:	mov	w2, #0x5                   	// #5
  403a24:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403a28:	add	x1, x1, #0x938
  403a2c:	mov	x0, #0x0                   	// #0
  403a30:	bl	402650 <dcgettext@plt>
  403a34:	mov	x1, x0
  403a38:	mov	w0, #0x1                   	// #1
  403a3c:	bl	4026f0 <err@plt>
  403a40:	mov	w1, w24
  403a44:	mov	x0, x20
  403a48:	bl	402150 <scols_column_set_json_type@plt>
  403a4c:	add	x19, x19, #0x1
  403a50:	ldr	x0, [x23, #840]
  403a54:	cmp	x19, x0
  403a58:	b.cs	403aa4 <ferror@plt+0x1374>  // b.hs, b.nlast
  403a5c:	sxtw	x0, w19
  403a60:	bl	4028ec <ferror@plt+0x1bc>
  403a64:	sbfiz	x0, x0, #5, #32
  403a68:	add	x1, x21, x0
  403a6c:	ldr	w2, [x1, #16]
  403a70:	ldr	d0, [x1, #8]
  403a74:	ldr	x1, [x21, x0]
  403a78:	mov	x0, x22
  403a7c:	bl	402240 <scols_table_new_column@plt>
  403a80:	mov	x20, x0
  403a84:	cbz	x0, 403a1c <ferror@plt+0x12ec>
  403a88:	ldrb	w0, [sp, #232]
  403a8c:	tbz	w0, #5, 403a4c <ferror@plt+0x131c>
  403a90:	mov	x0, x19
  403a94:	bl	4028ec <ferror@plt+0x1bc>
  403a98:	cmp	w0, #0x2
  403a9c:	b.ne	403a4c <ferror@plt+0x131c>  // b.any
  403aa0:	b	403a40 <ferror@plt+0x1310>
  403aa4:	str	x22, [sp, #192]
  403aa8:	adrp	x24, 419000 <ferror@plt+0x168d0>
  403aac:	add	x24, x24, #0x328
  403ab0:	adrp	x20, 419000 <ferror@plt+0x168d0>
  403ab4:	add	x20, x20, #0x348
  403ab8:	b	403d14 <ferror@plt+0x15e4>
  403abc:	mov	x0, x22
  403ac0:	bl	4025d0 <blkid_free_probe@plt>
  403ac4:	ldr	x22, [sp, #136]
  403ac8:	cbz	x22, 403d0c <ferror@plt+0x15dc>
  403acc:	mov	x21, x22
  403ad0:	adrp	x23, 406000 <ferror@plt+0x38d0>
  403ad4:	add	x23, x23, #0x980
  403ad8:	b	403ce4 <ferror@plt+0x15b4>
  403adc:	stp	x27, x28, [sp, #80]
  403ae0:	mov	w2, #0x5                   	// #5
  403ae4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403ae8:	add	x1, x1, #0x960
  403aec:	mov	x0, #0x0                   	// #0
  403af0:	bl	402650 <dcgettext@plt>
  403af4:	mov	x1, x0
  403af8:	mov	w0, #0x1                   	// #1
  403afc:	bl	402660 <errx@plt>
  403b00:	cbnz	w0, 403cb4 <ferror@plt+0x1584>
  403b04:	ldr	x0, [x21, #48]
  403b08:	cbz	x0, 403b2c <ferror@plt+0x13fc>
  403b0c:	bl	402410 <strdup@plt>
  403b10:	cbz	x0, 403be8 <ferror@plt+0x14b8>
  403b14:	str	x0, [sp, #152]
  403b18:	ldr	x2, [sp, #152]
  403b1c:	mov	x1, x19
  403b20:	ldr	x0, [x20, #64]
  403b24:	bl	4021c0 <scols_line_refer_data@plt>
  403b28:	cbnz	w0, 403cb8 <ferror@plt+0x1588>
  403b2c:	add	x19, x19, #0x1
  403b30:	ldr	x0, [x20]
  403b34:	cmp	x19, x0
  403b38:	b.cs	403cd8 <ferror@plt+0x15a8>  // b.hs, b.nlast
  403b3c:	str	xzr, [sp, #152]
  403b40:	mov	x0, x19
  403b44:	bl	4028ec <ferror@plt+0x1bc>
  403b48:	cmp	w0, #0x3
  403b4c:	b.eq	403c48 <ferror@plt+0x1518>  // b.none
  403b50:	cmp	w0, #0x3
  403b54:	b.gt	403b80 <ferror@plt+0x1450>
  403b58:	cmp	w0, #0x1
  403b5c:	b.eq	403bf8 <ferror@plt+0x14c8>  // b.none
  403b60:	cmp	w0, #0x2
  403b64:	b.ne	403b00 <ferror@plt+0x13d0>  // b.any
  403b68:	ldr	x2, [x21, #8]
  403b6c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403b70:	add	x1, x1, #0x988
  403b74:	add	x0, sp, #0x98
  403b78:	bl	402b14 <ferror@plt+0x3e4>
  403b7c:	b	403bdc <ferror@plt+0x14ac>
  403b80:	cmp	w0, #0x5
  403b84:	b.eq	403c20 <ferror@plt+0x14f0>  // b.none
  403b88:	cmp	w0, #0x6
  403b8c:	b.ne	403bc4 <ferror@plt+0x1494>  // b.any
  403b90:	ldr	x0, [sp, #176]
  403b94:	cbz	x0, 403b2c <ferror@plt+0x13fc>
  403b98:	bl	402410 <strdup@plt>
  403b9c:	mov	x27, x0
  403ba0:	cbz	x0, 403c70 <ferror@plt+0x1540>
  403ba4:	bl	402400 <__xpg_basename@plt>
  403ba8:	cbz	x0, 403c80 <ferror@plt+0x1550>
  403bac:	bl	402410 <strdup@plt>
  403bb0:	cbz	x0, 403ca4 <ferror@plt+0x1574>
  403bb4:	str	x0, [sp, #152]
  403bb8:	mov	x0, x27
  403bbc:	bl	402540 <free@plt>
  403bc0:	b	403b18 <ferror@plt+0x13e8>
  403bc4:	cmp	w0, #0x4
  403bc8:	b.ne	403cb4 <ferror@plt+0x1584>  // b.any
  403bcc:	ldr	x2, [x21]
  403bd0:	mov	x1, x23
  403bd4:	add	x0, sp, #0x98
  403bd8:	bl	402b14 <ferror@plt+0x3e4>
  403bdc:	ldr	x2, [sp, #152]
  403be0:	cbnz	x2, 403b1c <ferror@plt+0x13ec>
  403be4:	b	403b2c <ferror@plt+0x13fc>
  403be8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403bec:	add	x1, x1, #0x410
  403bf0:	mov	w0, #0x1                   	// #1
  403bf4:	bl	4026f0 <err@plt>
  403bf8:	ldr	x0, [x21, #40]
  403bfc:	cbz	x0, 403b2c <ferror@plt+0x13fc>
  403c00:	bl	402410 <strdup@plt>
  403c04:	cbz	x0, 403c10 <ferror@plt+0x14e0>
  403c08:	str	x0, [sp, #152]
  403c0c:	b	403b18 <ferror@plt+0x13e8>
  403c10:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403c14:	add	x1, x1, #0x410
  403c18:	mov	w0, #0x1                   	// #1
  403c1c:	bl	4026f0 <err@plt>
  403c20:	ldr	x0, [x21, #24]
  403c24:	cbz	x0, 403b2c <ferror@plt+0x13fc>
  403c28:	bl	402410 <strdup@plt>
  403c2c:	cbz	x0, 403c38 <ferror@plt+0x1508>
  403c30:	str	x0, [sp, #152]
  403c34:	b	403b18 <ferror@plt+0x13e8>
  403c38:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403c3c:	add	x1, x1, #0x410
  403c40:	mov	w0, #0x1                   	// #1
  403c44:	bl	4026f0 <err@plt>
  403c48:	ldr	x0, [x21, #32]
  403c4c:	cbz	x0, 403b2c <ferror@plt+0x13fc>
  403c50:	bl	402410 <strdup@plt>
  403c54:	cbz	x0, 403c60 <ferror@plt+0x1530>
  403c58:	str	x0, [sp, #152]
  403c5c:	b	403b18 <ferror@plt+0x13e8>
  403c60:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403c64:	add	x1, x1, #0x410
  403c68:	mov	w0, #0x1                   	// #1
  403c6c:	bl	4026f0 <err@plt>
  403c70:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403c74:	add	x1, x1, #0x410
  403c78:	mov	w0, #0x1                   	// #1
  403c7c:	bl	4026f0 <err@plt>
  403c80:	adrp	x3, 406000 <ferror@plt+0x38d0>
  403c84:	add	x3, x3, #0xcc0
  403c88:	add	x3, x3, #0x108
  403c8c:	mov	w2, #0x4a                  	// #74
  403c90:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403c94:	add	x1, x1, #0x3f0
  403c98:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403c9c:	add	x0, x0, #0x408
  403ca0:	bl	402690 <__assert_fail@plt>
  403ca4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403ca8:	add	x1, x1, #0x410
  403cac:	mov	w0, #0x1                   	// #1
  403cb0:	bl	4026f0 <err@plt>
  403cb4:	bl	402470 <abort@plt>
  403cb8:	mov	w2, #0x5                   	// #5
  403cbc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403cc0:	add	x1, x1, #0x990
  403cc4:	mov	x0, #0x0                   	// #0
  403cc8:	bl	402650 <dcgettext@plt>
  403ccc:	mov	x1, x0
  403cd0:	mov	w0, #0x1                   	// #1
  403cd4:	bl	402660 <errx@plt>
  403cd8:	ldp	x27, x28, [sp, #80]
  403cdc:	ldr	x21, [x21, #56]
  403ce0:	cbz	x21, 403d0c <ferror@plt+0x15dc>
  403ce4:	mov	x1, #0x0                   	// #0
  403ce8:	ldr	x0, [sp, #192]
  403cec:	bl	402420 <scols_table_new_line@plt>
  403cf0:	str	x0, [x20, #64]
  403cf4:	cbz	x0, 403adc <ferror@plt+0x13ac>
  403cf8:	ldr	x0, [x20]
  403cfc:	mov	x19, #0x0                   	// #0
  403d00:	cbz	x0, 403cdc <ferror@plt+0x15ac>
  403d04:	stp	x27, x28, [sp, #80]
  403d08:	b	403b3c <ferror@plt+0x140c>
  403d0c:	mov	x0, x22
  403d10:	bl	402890 <ferror@plt+0x160>
  403d14:	ldr	w0, [x24]
  403d18:	cmp	w0, w25
  403d1c:	b.ge	403d90 <ferror@plt+0x1660>  // b.tcont
  403d20:	add	w1, w0, #0x1
  403d24:	str	w1, [x24]
  403d28:	ldr	x0, [x26, w0, sxtw #3]
  403d2c:	str	x0, [sp, #176]
  403d30:	mov	w1, #0x0                   	// #0
  403d34:	bl	402a28 <ferror@plt+0x2f8>
  403d38:	mov	x22, x0
  403d3c:	str	xzr, [sp, #136]
  403d40:	cbz	x0, 403d0c <ferror@plt+0x15dc>
  403d44:	mov	x0, x22
  403d48:	bl	4021d0 <blkid_do_probe@plt>
  403d4c:	cbnz	w0, 403abc <ferror@plt+0x138c>
  403d50:	str	xzr, [sp, #144]
  403d54:	str	xzr, [sp, #152]
  403d58:	add	x4, sp, #0x90
  403d5c:	add	x3, sp, #0x98
  403d60:	mov	x2, x22
  403d64:	add	x1, sp, #0x88
  403d68:	add	x0, sp, #0xb0
  403d6c:	bl	402e34 <ferror@plt+0x704>
  403d70:	ldr	x2, [sp, #144]
  403d74:	cbz	x2, 403d44 <ferror@plt+0x1614>
  403d78:	ldr	x1, [sp, #152]
  403d7c:	mov	x0, x22
  403d80:	bl	402600 <blkid_probe_hide_range@plt>
  403d84:	mov	x0, x22
  403d88:	bl	4022e0 <blkid_probe_step_back@plt>
  403d8c:	b	403d44 <ferror@plt+0x1614>
  403d90:	ldrb	w0, [sp, #232]
  403d94:	and	w0, w0, #0xc0
  403d98:	cmp	w0, #0x80
  403d9c:	b.eq	403db8 <ferror@plt+0x1688>  // b.none
  403da0:	ldr	x0, [sp, #192]
  403da4:	bl	402610 <scols_print_table@plt>
  403da8:	ldr	x0, [sp, #192]
  403dac:	bl	402430 <scols_unref_table@plt>
  403db0:	mov	w0, #0x0                   	// #0
  403db4:	b	4042a8 <ferror@plt+0x1b78>
  403db8:	ldr	x0, [sp, #192]
  403dbc:	bl	402480 <scols_table_is_empty@plt>
  403dc0:	mov	w19, w0
  403dc4:	cbnz	w0, 403da0 <ferror@plt+0x1670>
  403dc8:	mov	w0, #0x0                   	// #0
  403dcc:	bl	402630 <scols_new_iter@plt>
  403dd0:	mov	x21, x0
  403dd4:	cbz	x0, 403e00 <ferror@plt+0x16d0>
  403dd8:	adrp	x0, 419000 <ferror@plt+0x168d0>
  403ddc:	ldr	x3, [x0, #816]
  403de0:	mov	x2, #0x2                   	// #2
  403de4:	mov	x1, #0x1                   	// #1
  403de8:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403dec:	add	x0, x0, #0x9d0
  403df0:	bl	4025c0 <fwrite@plt>
  403df4:	adrp	x22, 419000 <ferror@plt+0x168d0>
  403df8:	mov	w23, #0x2c                  	// #44
  403dfc:	b	403e3c <ferror@plt+0x170c>
  403e00:	stp	x27, x28, [sp, #80]
  403e04:	mov	w3, #0xc5                  	// #197
  403e08:	adrp	x2, 406000 <ferror@plt+0x38d0>
  403e0c:	add	x2, x2, #0x278
  403e10:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403e14:	add	x1, x1, #0x9b0
  403e18:	mov	w0, #0x1                   	// #1
  403e1c:	bl	4026f0 <err@plt>
  403e20:	ldr	x1, [x22, #816]
  403e24:	mov	w0, w23
  403e28:	bl	4022a0 <fputc@plt>
  403e2c:	ldr	x1, [x22, #816]
  403e30:	mov	x0, x20
  403e34:	bl	402190 <fputs@plt>
  403e38:	add	w19, w19, #0x1
  403e3c:	add	x2, sp, #0x98
  403e40:	mov	x1, x21
  403e44:	ldr	x0, [sp, #192]
  403e48:	bl	402510 <scols_table_next_column@plt>
  403e4c:	cbnz	w0, 403e68 <ferror@plt+0x1738>
  403e50:	ldr	x0, [sp, #152]
  403e54:	bl	402230 <scols_column_get_header@plt>
  403e58:	bl	402530 <scols_cell_get_data@plt>
  403e5c:	mov	x20, x0
  403e60:	cbz	w19, 403e2c <ferror@plt+0x16fc>
  403e64:	b	403e20 <ferror@plt+0x16f0>
  403e68:	adrp	x0, 419000 <ferror@plt+0x168d0>
  403e6c:	ldr	x1, [x0, #816]
  403e70:	mov	w0, #0xa                   	// #10
  403e74:	bl	4022a0 <fputc@plt>
  403e78:	mov	x0, x21
  403e7c:	bl	402260 <scols_free_iter@plt>
  403e80:	b	403da0 <ferror@plt+0x1670>
  403e84:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403e88:	add	x0, x0, #0x9d8
  403e8c:	bl	4026b0 <getenv@plt>
  403e90:	mov	x20, x0
  403e94:	ldr	x0, [sp, #176]
  403e98:	cbz	x0, 403ed4 <ferror@plt+0x17a4>
  403e9c:	bl	402410 <strdup@plt>
  403ea0:	mov	x19, x0
  403ea4:	cbz	x0, 403ef8 <ferror@plt+0x17c8>
  403ea8:	cbz	x20, 403f08 <ferror@plt+0x17d8>
  403eac:	bl	402400 <__xpg_basename@plt>
  403eb0:	mov	x3, x0
  403eb4:	mov	x2, x20
  403eb8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403ebc:	add	x1, x1, #0xa18
  403ec0:	add	x0, sp, #0x78
  403ec4:	bl	402b14 <ferror@plt+0x3e4>
  403ec8:	mov	x0, x19
  403ecc:	bl	402540 <free@plt>
  403ed0:	b	4041e4 <ferror@plt+0x1ab4>
  403ed4:	adrp	x3, 406000 <ferror@plt+0x38d0>
  403ed8:	add	x3, x3, #0xcc0
  403edc:	add	x3, x3, #0x108
  403ee0:	mov	w2, #0x4a                  	// #74
  403ee4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403ee8:	add	x1, x1, #0x3f0
  403eec:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403ef0:	add	x0, x0, #0x408
  403ef4:	bl	402690 <__assert_fail@plt>
  403ef8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403efc:	add	x1, x1, #0x410
  403f00:	mov	w0, #0x1                   	// #1
  403f04:	bl	4026f0 <err@plt>
  403f08:	mov	w2, #0x5                   	// #5
  403f0c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403f10:	add	x1, x1, #0x9e0
  403f14:	mov	x0, #0x0                   	// #0
  403f18:	bl	402650 <dcgettext@plt>
  403f1c:	mov	x1, x0
  403f20:	mov	w0, #0x1                   	// #1
  403f24:	bl	402660 <errx@plt>
  403f28:	mov	x0, x22
  403f2c:	bl	4023c0 <blkid_probe_is_wholedisk@plt>
  403f30:	cbnz	w0, 40434c <ferror@plt+0x1c1c>
  403f34:	mov	w2, #0x5                   	// #5
  403f38:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403f3c:	add	x1, x1, #0xa28
  403f40:	mov	x0, #0x0                   	// #0
  403f44:	bl	402650 <dcgettext@plt>
  403f48:	ldr	x2, [x19, #32]
  403f4c:	ldr	x1, [sp, #176]
  403f50:	bl	402620 <warnx@plt>
  403f54:	mov	w0, #0x1                   	// #1
  403f58:	str	w0, [sp, #100]
  403f5c:	ldr	x2, [sp, #128]
  403f60:	cbz	x2, 404300 <ferror@plt+0x1bd0>
  403f64:	ldr	x1, [sp, #136]
  403f68:	mov	x0, x22
  403f6c:	bl	402600 <blkid_probe_hide_range@plt>
  403f70:	mov	x0, x22
  403f74:	bl	4022e0 <blkid_probe_step_back@plt>
  403f78:	b	404300 <ferror@plt+0x1bd0>
  403f7c:	ldr	w0, [x20]
  403f80:	cmp	w0, #0x4
  403f84:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  403f88:	b.ne	403fd4 <ferror@plt+0x18a4>  // b.any
  403f8c:	ldr	w0, [x20]
  403f90:	cmp	w0, #0xb
  403f94:	b.eq	4043a8 <ferror@plt+0x1c78>  // b.none
  403f98:	cbz	x21, 4042c8 <ferror@plt+0x1b98>
  403f9c:	str	wzr, [x20]
  403fa0:	mov	x2, x21
  403fa4:	mov	x1, x23
  403fa8:	mov	w0, w28
  403fac:	bl	402460 <write@plt>
  403fb0:	cmp	x0, #0x0
  403fb4:	b.le	403f7c <ferror@plt+0x184c>
  403fb8:	subs	x21, x21, x0
  403fbc:	b.eq	40439c <ferror@plt+0x1c6c>  // b.none
  403fc0:	add	x23, x23, x0
  403fc4:	ldr	w0, [x20]
  403fc8:	cmp	w0, #0xb
  403fcc:	b.ne	403f9c <ferror@plt+0x186c>  // b.any
  403fd0:	b	4043a8 <ferror@plt+0x1c78>
  403fd4:	mov	w2, #0x5                   	// #5
  403fd8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403fdc:	add	x1, x1, #0xa80
  403fe0:	mov	x0, #0x0                   	// #0
  403fe4:	bl	402650 <dcgettext@plt>
  403fe8:	ldr	x2, [sp, #144]
  403fec:	mov	x1, x0
  403ff0:	mov	w0, #0x1                   	// #1
  403ff4:	bl	4026f0 <err@plt>
  403ff8:	mov	w2, #0x5                   	// #5
  403ffc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404000:	add	x1, x1, #0xaa8
  404004:	mov	x0, #0x0                   	// #0
  404008:	bl	402650 <dcgettext@plt>
  40400c:	ldr	x4, [x19]
  404010:	ldr	x3, [x19, #32]
  404014:	ldr	x2, [sp, #176]
  404018:	mov	x1, x0
  40401c:	mov	w0, #0x1                   	// #1
  404020:	bl	4026f0 <err@plt>
  404024:	mov	w4, #0x5                   	// #5
  404028:	ldr	x3, [x19, #8]
  40402c:	adrp	x2, 406000 <ferror@plt+0x38d0>
  404030:	add	x2, x2, #0xae0
  404034:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404038:	add	x1, x1, #0xb18
  40403c:	mov	x0, #0x0                   	// #0
  404040:	bl	4025e0 <dcngettext@plt>
  404044:	ldr	x4, [x19, #32]
  404048:	ldr	x3, [x19]
  40404c:	ldr	x2, [x19, #8]
  404050:	ldr	x1, [sp, #176]
  404054:	bl	402680 <printf@plt>
  404058:	ldr	x0, [x19, #8]
  40405c:	cbz	x0, 4040b0 <ferror@plt+0x1980>
  404060:	mov	x20, #0x0                   	// #0
  404064:	adrp	x21, 406000 <ferror@plt+0x38d0>
  404068:	add	x21, x21, #0xb50
  40406c:	adrp	x28, 419000 <ferror@plt+0x168d0>
  404070:	mov	w23, #0x20                  	// #32
  404074:	b	404090 <ferror@plt+0x1960>
  404078:	ldr	x1, [x28, #816]
  40407c:	mov	w0, w23
  404080:	bl	4022a0 <fputc@plt>
  404084:	ldr	x0, [x19, #8]
  404088:	cmp	x20, x0
  40408c:	b.cs	4040b0 <ferror@plt+0x1980>  // b.hs, b.nlast
  404090:	ldr	x0, [x19, #16]
  404094:	ldrb	w1, [x0, x20]
  404098:	mov	x0, x21
  40409c:	bl	402680 <printf@plt>
  4040a0:	add	x20, x20, #0x1
  4040a4:	ldr	x0, [x19, #8]
  4040a8:	cmp	x20, x0
  4040ac:	b.cc	404078 <ferror@plt+0x1948>  // b.lo, b.ul, b.last
  4040b0:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4040b4:	ldr	x1, [x0, #816]
  4040b8:	mov	w0, #0xa                   	// #10
  4040bc:	bl	402280 <putc@plt>
  4040c0:	b	4042f4 <ferror@plt+0x1bc4>
  4040c4:	ldr	x19, [sp, #200]
  4040c8:	cbz	x19, 40411c <ferror@plt+0x19ec>
  4040cc:	adrp	x20, 406000 <ferror@plt+0x38d0>
  4040d0:	add	x20, x20, #0xb58
  4040d4:	mov	w21, #0x5                   	// #5
  4040d8:	b	4040e4 <ferror@plt+0x19b4>
  4040dc:	ldr	x19, [x19, #56]
  4040e0:	cbz	x19, 40411c <ferror@plt+0x19ec>
  4040e4:	ldrb	w0, [x19, #64]
  4040e8:	and	w0, w0, #0x1
  4040ec:	ldrb	w1, [sp, #232]
  4040f0:	and	w1, w1, #0x4
  4040f4:	orr	w0, w0, w1
  4040f8:	cbnz	w0, 4040dc <ferror@plt+0x19ac>
  4040fc:	mov	w2, w21
  404100:	mov	x1, x20
  404104:	mov	x0, #0x0                   	// #0
  404108:	bl	402650 <dcgettext@plt>
  40410c:	ldr	x2, [x19]
  404110:	ldr	x1, [sp, #176]
  404114:	bl	402620 <warnx@plt>
  404118:	b	4040dc <ferror@plt+0x19ac>
  40411c:	ldr	w0, [sp, #100]
  404120:	cbnz	w0, 4041f0 <ferror@plt+0x1ac0>
  404124:	mov	x0, x22
  404128:	bl	4026c0 <blkid_probe_get_fd@plt>
  40412c:	bl	402330 <fsync@plt>
  404130:	cbz	w24, 404168 <ferror@plt+0x1a38>
  404134:	ldr	x0, [sp, #104]
  404138:	tbz	w0, #7, 404168 <ferror@plt+0x1a38>
  40413c:	ldr	x0, [sp, #208]
  404140:	cmp	x0, #0x1
  404144:	b.ls	404234 <ferror@plt+0x1b04>  // b.plast
  404148:	ldr	x1, [sp, #216]
  40414c:	cbz	x1, 40420c <ferror@plt+0x1adc>
  404150:	ldr	x0, [sp, #224]
  404154:	add	x1, x0, #0x1
  404158:	str	x1, [sp, #224]
  40415c:	ldr	x1, [sp, #216]
  404160:	ldr	x2, [sp, #176]
  404164:	str	x2, [x1, x0, lsl #3]
  404168:	mov	x0, x22
  40416c:	bl	4026c0 <blkid_probe_get_fd@plt>
  404170:	bl	402440 <close@plt>
  404174:	mov	x0, x22
  404178:	bl	4025d0 <blkid_free_probe@plt>
  40417c:	ldr	x0, [sp, #120]
  404180:	bl	402540 <free@plt>
  404184:	ldr	x0, [sp, #208]
  404188:	sub	x0, x0, #0x1
  40418c:	str	x0, [sp, #208]
  404190:	adrp	x0, 419000 <ferror@plt+0x168d0>
  404194:	ldr	w0, [x0, #808]
  404198:	cmp	w0, w25
  40419c:	b.ge	404248 <ferror@plt+0x1b18>  // b.tcont
  4041a0:	add	w2, w0, #0x1
  4041a4:	adrp	x1, 419000 <ferror@plt+0x168d0>
  4041a8:	str	w2, [x1, #808]
  4041ac:	ldr	x0, [x26, w0, sxtw #3]
  4041b0:	str	x0, [sp, #176]
  4041b4:	str	xzr, [sp, #120]
  4041b8:	ldrb	w1, [sp, #232]
  4041bc:	tst	x1, #0x10
  4041c0:	mov	w2, #0x2                   	// #2
  4041c4:	mov	w1, #0x82                  	// #130
  4041c8:	csel	w1, w2, w1, ne  // ne = any
  4041cc:	str	w1, [sp, #104]
  4041d0:	bl	402a28 <ferror@plt+0x2f8>
  4041d4:	mov	x22, x0
  4041d8:	cbz	x0, 404184 <ferror@plt+0x1a54>
  4041dc:	ldrb	w0, [sp, #232]
  4041e0:	tbnz	w0, #3, 403e84 <ferror@plt+0x1754>
  4041e4:	str	wzr, [sp, #100]
  4041e8:	mov	w24, #0x0                   	// #0
  4041ec:	b	404308 <ferror@plt+0x1bd8>
  4041f0:	mov	w2, #0x5                   	// #5
  4041f4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4041f8:	add	x1, x1, #0xb78
  4041fc:	mov	x0, #0x0                   	// #0
  404200:	bl	402650 <dcgettext@plt>
  404204:	bl	402620 <warnx@plt>
  404208:	b	404124 <ferror@plt+0x19f4>
  40420c:	mov	x1, #0x8                   	// #8
  404210:	bl	4023f0 <calloc@plt>
  404214:	cbz	x0, 404220 <ferror@plt+0x1af0>
  404218:	str	x0, [sp, #216]
  40421c:	b	404150 <ferror@plt+0x1a20>
  404220:	mov	x2, #0x8                   	// #8
  404224:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404228:	add	x1, x1, #0x368
  40422c:	mov	w0, #0x1                   	// #1
  404230:	bl	4026f0 <err@plt>
  404234:	mov	x0, x22
  404238:	bl	4026c0 <blkid_probe_get_fd@plt>
  40423c:	ldr	x1, [sp, #176]
  404240:	bl	402bac <ferror@plt+0x47c>
  404244:	b	404168 <ferror@plt+0x1a38>
  404248:	ldp	x27, x28, [sp, #80]
  40424c:	ldr	x0, [sp, #224]
  404250:	cbz	x0, 40429c <ferror@plt+0x1b6c>
  404254:	mov	x20, #0x0                   	// #0
  404258:	b	40426c <ferror@plt+0x1b3c>
  40425c:	add	x20, x20, #0x1
  404260:	ldr	x0, [sp, #224]
  404264:	cmp	x0, x20
  404268:	b.ls	40429c <ferror@plt+0x1b6c>  // b.plast
  40426c:	ldr	x0, [sp, #216]
  404270:	ldr	x21, [x0, x20, lsl #3]
  404274:	mov	w1, #0x0                   	// #0
  404278:	mov	x0, x21
  40427c:	bl	402350 <open@plt>
  404280:	mov	w19, w0
  404284:	tbnz	w0, #31, 40425c <ferror@plt+0x1b2c>
  404288:	mov	x1, x21
  40428c:	bl	402bac <ferror@plt+0x47c>
  404290:	mov	w0, w19
  404294:	bl	402440 <close@plt>
  404298:	b	40425c <ferror@plt+0x1b2c>
  40429c:	ldr	x0, [sp, #216]
  4042a0:	bl	402540 <free@plt>
  4042a4:	mov	w0, #0x0                   	// #0
  4042a8:	ldp	x19, x20, [sp, #16]
  4042ac:	ldp	x21, x22, [sp, #32]
  4042b0:	ldp	x23, x24, [sp, #48]
  4042b4:	ldp	x25, x26, [sp, #64]
  4042b8:	ldp	x29, x30, [sp], #240
  4042bc:	ret
  4042c0:	mov	w0, #0x1                   	// #1
  4042c4:	b	4042a8 <ferror@plt+0x1b78>
  4042c8:	mov	w0, w28
  4042cc:	bl	402440 <close@plt>
  4042d0:	ldr	x0, [sp, #144]
  4042d4:	bl	402540 <free@plt>
  4042d8:	ldrb	w1, [sp, #232]
  4042dc:	and	w1, w1, #0x1
  4042e0:	mov	x0, x22
  4042e4:	bl	402720 <blkid_do_wipe@plt>
  4042e8:	cbnz	w0, 403ff8 <ferror@plt+0x18c8>
  4042ec:	ldrb	w0, [sp, #232]
  4042f0:	tbz	w0, #2, 404024 <ferror@plt+0x18f4>
  4042f4:	ldrb	w0, [x19, #64]
  4042f8:	tst	x0, #0x2
  4042fc:	csinc	w24, w24, wzr, eq  // eq = none
  404300:	mov	x0, x19
  404304:	bl	402890 <ferror@plt+0x160>
  404308:	mov	x0, x22
  40430c:	bl	4021d0 <blkid_do_probe@plt>
  404310:	cbnz	w0, 4040c4 <ferror@plt+0x1994>
  404314:	str	xzr, [sp, #128]
  404318:	str	xzr, [sp, #136]
  40431c:	add	x4, sp, #0x80
  404320:	add	x3, sp, #0x88
  404324:	mov	x2, x22
  404328:	mov	x1, #0x0                   	// #0
  40432c:	add	x0, sp, #0xb0
  404330:	bl	402e34 <ferror@plt+0x704>
  404334:	mov	x19, x0
  404338:	cbz	x0, 403f5c <ferror@plt+0x182c>
  40433c:	ldrb	w0, [sp, #232]
  404340:	tbnz	w0, #4, 40434c <ferror@plt+0x1c1c>
  404344:	ldrb	w0, [x19, #64]
  404348:	tbnz	w0, #1, 403f28 <ferror@plt+0x17f8>
  40434c:	ldr	x2, [sp, #120]
  404350:	cbz	x2, 4042d8 <ferror@plt+0x1ba8>
  404354:	str	xzr, [sp, #144]
  404358:	ldr	x3, [x19]
  40435c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404360:	add	x1, x1, #0xa70
  404364:	add	x0, sp, #0x90
  404368:	bl	402b14 <ferror@plt+0x3e4>
  40436c:	mov	w2, #0x180                 	// #384
  404370:	mov	w1, #0x41                  	// #65
  404374:	ldr	x0, [sp, #144]
  404378:	bl	402350 <open@plt>
  40437c:	mov	w28, w0
  404380:	tbnz	w0, #31, 403fd4 <ferror@plt+0x18a4>
  404384:	ldr	x23, [x19, #16]
  404388:	ldr	x21, [x19, #8]
  40438c:	cbz	x21, 4042c8 <ferror@plt+0x1b98>
  404390:	bl	4026a0 <__errno_location@plt>
  404394:	mov	x20, x0
  404398:	b	403f9c <ferror@plt+0x186c>
  40439c:	ldr	w0, [x20]
  4043a0:	cmp	w0, #0xb
  4043a4:	b.ne	4042c8 <ferror@plt+0x1b98>  // b.any
  4043a8:	str	xzr, [sp, #152]
  4043ac:	str	x27, [sp, #160]
  4043b0:	mov	x1, #0x0                   	// #0
  4043b4:	add	x0, sp, #0x98
  4043b8:	bl	402570 <nanosleep@plt>
  4043bc:	b	403f98 <ferror@plt+0x1868>
  4043c0:	stp	x29, x30, [sp, #-80]!
  4043c4:	mov	x29, sp
  4043c8:	stp	x21, x22, [sp, #32]
  4043cc:	str	x25, [sp, #64]
  4043d0:	mov	x21, x0
  4043d4:	orr	x0, x1, x0
  4043d8:	mov	w25, #0x1                   	// #1
  4043dc:	cbz	x0, 4044e0 <ferror@plt+0x1db0>
  4043e0:	stp	x19, x20, [sp, #16]
  4043e4:	mov	x19, x1
  4043e8:	cbz	x1, 4044cc <ferror@plt+0x1d9c>
  4043ec:	stp	x23, x24, [sp, #48]
  4043f0:	mov	x2, #0x2                   	// #2
  4043f4:	adrp	x1, 407000 <ferror@plt+0x48d0>
  4043f8:	add	x1, x1, #0x10
  4043fc:	mov	x0, x19
  404400:	bl	402370 <strncmp@plt>
  404404:	mov	w25, #0x0                   	// #0
  404408:	cbnz	w0, 404414 <ferror@plt+0x1ce4>
  40440c:	add	x19, x19, #0x2
  404410:	mov	w25, #0x1                   	// #1
  404414:	mov	x0, x21
  404418:	bl	402180 <strlen@plt>
  40441c:	adrp	x22, 407000 <ferror@plt+0x48d0>
  404420:	add	x22, x22, #0x10
  404424:	mov	x23, #0x2                   	// #2
  404428:	sxtw	x20, w0
  40442c:	mov	w24, #0x2c                  	// #44
  404430:	b	40446c <ferror@plt+0x1d3c>
  404434:	mov	x2, x20
  404438:	mov	x1, x21
  40443c:	mov	x0, x19
  404440:	bl	402560 <strncasecmp@plt>
  404444:	cbnz	w0, 404458 <ferror@plt+0x1d28>
  404448:	ldrsb	w0, [x19, x20]
  40444c:	cmp	w0, #0x2c
  404450:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404454:	b.eq	4044b8 <ferror@plt+0x1d88>  // b.none
  404458:	mov	w1, w24
  40445c:	mov	x0, x19
  404460:	bl	4025b0 <strchr@plt>
  404464:	cbz	x0, 4044d8 <ferror@plt+0x1da8>
  404468:	add	x19, x0, #0x1
  40446c:	mov	x2, x23
  404470:	mov	x1, x22
  404474:	mov	x0, x19
  404478:	bl	402370 <strncmp@plt>
  40447c:	cbnz	w0, 404434 <ferror@plt+0x1d04>
  404480:	mov	x2, x20
  404484:	mov	x1, x21
  404488:	add	x0, x19, #0x2
  40448c:	bl	402560 <strncasecmp@plt>
  404490:	cbnz	w0, 404434 <ferror@plt+0x1d04>
  404494:	add	x1, x19, x20
  404498:	ldrsb	w1, [x1, #2]
  40449c:	cmp	w1, #0x2c
  4044a0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4044a4:	b.ne	404434 <ferror@plt+0x1d04>  // b.any
  4044a8:	mov	w25, w0
  4044ac:	ldp	x19, x20, [sp, #16]
  4044b0:	ldp	x23, x24, [sp, #48]
  4044b4:	b	4044e0 <ferror@plt+0x1db0>
  4044b8:	cmp	w25, #0x0
  4044bc:	cset	w25, eq  // eq = none
  4044c0:	ldp	x19, x20, [sp, #16]
  4044c4:	ldp	x23, x24, [sp, #48]
  4044c8:	b	4044e0 <ferror@plt+0x1db0>
  4044cc:	mov	w25, #0x0                   	// #0
  4044d0:	ldp	x19, x20, [sp, #16]
  4044d4:	b	4044e0 <ferror@plt+0x1db0>
  4044d8:	ldp	x19, x20, [sp, #16]
  4044dc:	ldp	x23, x24, [sp, #48]
  4044e0:	mov	w0, w25
  4044e4:	ldp	x21, x22, [sp, #32]
  4044e8:	ldr	x25, [sp, #64]
  4044ec:	ldp	x29, x30, [sp], #80
  4044f0:	ret
  4044f4:	str	xzr, [x1]
  4044f8:	cbnz	x0, 404504 <ferror@plt+0x1dd4>
  4044fc:	b	40455c <ferror@plt+0x1e2c>
  404500:	add	x0, x0, #0x1
  404504:	ldrsb	w2, [x0]
  404508:	cmp	w2, #0x2f
  40450c:	b.ne	40451c <ferror@plt+0x1dec>  // b.any
  404510:	ldrsb	w2, [x0, #1]
  404514:	cmp	w2, #0x2f
  404518:	b.eq	404500 <ferror@plt+0x1dd0>  // b.none
  40451c:	ldrsb	w2, [x0]
  404520:	cbz	w2, 404560 <ferror@plt+0x1e30>
  404524:	mov	x2, #0x1                   	// #1
  404528:	str	x2, [x1]
  40452c:	add	x3, x0, x2
  404530:	ldrsb	w2, [x0, #1]
  404534:	cmp	w2, #0x2f
  404538:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40453c:	b.eq	40455c <ferror@plt+0x1e2c>  // b.none
  404540:	ldr	x2, [x1]
  404544:	add	x2, x2, #0x1
  404548:	str	x2, [x1]
  40454c:	ldrsb	w2, [x3, #1]!
  404550:	cmp	w2, #0x2f
  404554:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404558:	b.ne	404540 <ferror@plt+0x1e10>  // b.any
  40455c:	ret
  404560:	mov	x0, #0x0                   	// #0
  404564:	b	40455c <ferror@plt+0x1e2c>
  404568:	stp	x29, x30, [sp, #-80]!
  40456c:	mov	x29, sp
  404570:	stp	x19, x20, [sp, #16]
  404574:	stp	x21, x22, [sp, #32]
  404578:	stp	x23, x24, [sp, #48]
  40457c:	mov	x24, x1
  404580:	ldrsb	w1, [x0]
  404584:	cbz	w1, 404604 <ferror@plt+0x1ed4>
  404588:	str	x25, [sp, #64]
  40458c:	mov	x19, #0x1                   	// #1
  404590:	mov	w21, #0x0                   	// #0
  404594:	mov	w23, #0x0                   	// #0
  404598:	mov	w25, #0x1                   	// #1
  40459c:	sub	x22, x0, #0x1
  4045a0:	b	4045b8 <ferror@plt+0x1e88>
  4045a4:	mov	w21, w23
  4045a8:	mov	w20, w19
  4045ac:	add	x19, x19, #0x1
  4045b0:	ldrsb	w1, [x22, x19]
  4045b4:	cbz	w1, 4045e4 <ferror@plt+0x1eb4>
  4045b8:	sub	w20, w19, #0x1
  4045bc:	cbnz	w21, 4045a4 <ferror@plt+0x1e74>
  4045c0:	cmp	w1, #0x5c
  4045c4:	b.eq	4045dc <ferror@plt+0x1eac>  // b.none
  4045c8:	mov	x0, x24
  4045cc:	bl	4025b0 <strchr@plt>
  4045d0:	cbz	x0, 4045a8 <ferror@plt+0x1e78>
  4045d4:	ldr	x25, [sp, #64]
  4045d8:	b	4045e8 <ferror@plt+0x1eb8>
  4045dc:	mov	w21, w25
  4045e0:	b	4045a8 <ferror@plt+0x1e78>
  4045e4:	ldr	x25, [sp, #64]
  4045e8:	sub	w0, w20, w21
  4045ec:	sxtw	x0, w0
  4045f0:	ldp	x19, x20, [sp, #16]
  4045f4:	ldp	x21, x22, [sp, #32]
  4045f8:	ldp	x23, x24, [sp, #48]
  4045fc:	ldp	x29, x30, [sp], #80
  404600:	ret
  404604:	mov	w20, #0x0                   	// #0
  404608:	mov	w21, #0x0                   	// #0
  40460c:	b	4045e8 <ferror@plt+0x1eb8>
  404610:	stp	x29, x30, [sp, #-64]!
  404614:	mov	x29, sp
  404618:	stp	x19, x20, [sp, #16]
  40461c:	stp	x21, x22, [sp, #32]
  404620:	mov	x19, x0
  404624:	mov	x22, x1
  404628:	mov	w21, w2
  40462c:	str	xzr, [sp, #56]
  404630:	bl	4026a0 <__errno_location@plt>
  404634:	str	wzr, [x0]
  404638:	cbz	x19, 404648 <ferror@plt+0x1f18>
  40463c:	mov	x20, x0
  404640:	ldrsb	w0, [x19]
  404644:	cbnz	w0, 404664 <ferror@plt+0x1f34>
  404648:	mov	x3, x19
  40464c:	mov	x2, x22
  404650:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404654:	add	x1, x1, #0x18
  404658:	adrp	x0, 419000 <ferror@plt+0x168d0>
  40465c:	ldr	w0, [x0, #784]
  404660:	bl	402660 <errx@plt>
  404664:	mov	w3, #0x0                   	// #0
  404668:	mov	w2, w21
  40466c:	add	x1, sp, #0x38
  404670:	mov	x0, x19
  404674:	bl	4023e0 <__strtoul_internal@plt>
  404678:	ldr	w1, [x20]
  40467c:	cbnz	w1, 4046a8 <ferror@plt+0x1f78>
  404680:	ldr	x1, [sp, #56]
  404684:	cmp	x1, x19
  404688:	b.eq	404648 <ferror@plt+0x1f18>  // b.none
  40468c:	cbz	x1, 404698 <ferror@plt+0x1f68>
  404690:	ldrsb	w1, [x1]
  404694:	cbnz	w1, 404648 <ferror@plt+0x1f18>
  404698:	ldp	x19, x20, [sp, #16]
  40469c:	ldp	x21, x22, [sp, #32]
  4046a0:	ldp	x29, x30, [sp], #64
  4046a4:	ret
  4046a8:	cmp	w1, #0x22
  4046ac:	b.ne	404648 <ferror@plt+0x1f18>  // b.any
  4046b0:	mov	x3, x19
  4046b4:	mov	x2, x22
  4046b8:	adrp	x1, 407000 <ferror@plt+0x48d0>
  4046bc:	add	x1, x1, #0x18
  4046c0:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4046c4:	ldr	w0, [x0, #784]
  4046c8:	bl	4026f0 <err@plt>
  4046cc:	stp	x29, x30, [sp, #-32]!
  4046d0:	mov	x29, sp
  4046d4:	stp	x19, x20, [sp, #16]
  4046d8:	mov	x20, x0
  4046dc:	mov	x19, x1
  4046e0:	bl	404610 <ferror@plt+0x1ee0>
  4046e4:	mov	x1, #0xffffffff            	// #4294967295
  4046e8:	cmp	x0, x1
  4046ec:	b.hi	4046fc <ferror@plt+0x1fcc>  // b.pmore
  4046f0:	ldp	x19, x20, [sp, #16]
  4046f4:	ldp	x29, x30, [sp], #32
  4046f8:	ret
  4046fc:	bl	4026a0 <__errno_location@plt>
  404700:	mov	w1, #0x22                  	// #34
  404704:	str	w1, [x0]
  404708:	mov	x3, x20
  40470c:	mov	x2, x19
  404710:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404714:	add	x1, x1, #0x18
  404718:	adrp	x0, 419000 <ferror@plt+0x168d0>
  40471c:	ldr	w0, [x0, #784]
  404720:	bl	4026f0 <err@plt>
  404724:	stp	x29, x30, [sp, #-32]!
  404728:	mov	x29, sp
  40472c:	stp	x19, x20, [sp, #16]
  404730:	mov	x20, x0
  404734:	mov	x19, x1
  404738:	bl	4046cc <ferror@plt+0x1f9c>
  40473c:	mov	w1, #0xffff                	// #65535
  404740:	cmp	w0, w1
  404744:	b.hi	404754 <ferror@plt+0x2024>  // b.pmore
  404748:	ldp	x19, x20, [sp, #16]
  40474c:	ldp	x29, x30, [sp], #32
  404750:	ret
  404754:	bl	4026a0 <__errno_location@plt>
  404758:	mov	w1, #0x22                  	// #34
  40475c:	str	w1, [x0]
  404760:	mov	x3, x20
  404764:	mov	x2, x19
  404768:	adrp	x1, 407000 <ferror@plt+0x48d0>
  40476c:	add	x1, x1, #0x18
  404770:	adrp	x0, 419000 <ferror@plt+0x168d0>
  404774:	ldr	w0, [x0, #784]
  404778:	bl	4026f0 <err@plt>
  40477c:	adrp	x1, 419000 <ferror@plt+0x168d0>
  404780:	str	w0, [x1, #784]
  404784:	ret
  404788:	stp	x29, x30, [sp, #-128]!
  40478c:	mov	x29, sp
  404790:	stp	x19, x20, [sp, #16]
  404794:	str	xzr, [x1]
  404798:	cbz	x0, 404ba8 <ferror@plt+0x2478>
  40479c:	stp	x21, x22, [sp, #32]
  4047a0:	mov	x19, x0
  4047a4:	mov	x21, x1
  4047a8:	mov	x22, x2
  4047ac:	ldrsb	w0, [x0]
  4047b0:	cbz	w0, 404bb0 <ferror@plt+0x2480>
  4047b4:	stp	x23, x24, [sp, #48]
  4047b8:	bl	4024e0 <__ctype_b_loc@plt>
  4047bc:	mov	x24, x0
  4047c0:	ldr	x4, [x0]
  4047c4:	mov	x1, x19
  4047c8:	ldrsb	w2, [x1]
  4047cc:	and	x0, x2, #0xff
  4047d0:	ldrh	w3, [x4, x0, lsl #1]
  4047d4:	tbz	w3, #13, 4047e0 <ferror@plt+0x20b0>
  4047d8:	add	x1, x1, #0x1
  4047dc:	b	4047c8 <ferror@plt+0x2098>
  4047e0:	cmp	w2, #0x2d
  4047e4:	b.eq	404bd4 <ferror@plt+0x24a4>  // b.none
  4047e8:	stp	x25, x26, [sp, #64]
  4047ec:	bl	4026a0 <__errno_location@plt>
  4047f0:	mov	x25, x0
  4047f4:	str	wzr, [x0]
  4047f8:	str	xzr, [sp, #120]
  4047fc:	mov	w3, #0x0                   	// #0
  404800:	mov	w2, #0x0                   	// #0
  404804:	add	x1, sp, #0x78
  404808:	mov	x0, x19
  40480c:	bl	4023e0 <__strtoul_internal@plt>
  404810:	mov	x26, x0
  404814:	ldr	x20, [sp, #120]
  404818:	cmp	x20, x19
  40481c:	b.eq	404858 <ferror@plt+0x2128>  // b.none
  404820:	ldr	w0, [x25]
  404824:	cbz	w0, 404834 <ferror@plt+0x2104>
  404828:	sub	x1, x26, #0x1
  40482c:	cmn	x1, #0x3
  404830:	b.hi	404874 <ferror@plt+0x2144>  // b.pmore
  404834:	cbz	x20, 404b74 <ferror@plt+0x2444>
  404838:	ldrsb	w0, [x20]
  40483c:	cbz	w0, 404b7c <ferror@plt+0x244c>
  404840:	stp	x27, x28, [sp, #80]
  404844:	mov	w19, #0x0                   	// #0
  404848:	mov	x27, #0x0                   	// #0
  40484c:	add	x0, sp, #0x78
  404850:	str	x0, [sp, #104]
  404854:	b	404960 <ferror@plt+0x2230>
  404858:	ldr	w0, [x25]
  40485c:	mov	w20, #0xffffffea            	// #-22
  404860:	cbnz	w0, 404874 <ferror@plt+0x2144>
  404864:	ldp	x21, x22, [sp, #32]
  404868:	ldp	x23, x24, [sp, #48]
  40486c:	ldp	x25, x26, [sp, #64]
  404870:	b	404bb8 <ferror@plt+0x2488>
  404874:	neg	w20, w0
  404878:	b	404b84 <ferror@plt+0x2454>
  40487c:	ldrsb	w0, [x20, #2]
  404880:	and	w0, w0, #0xffffffdf
  404884:	cmp	w0, #0x42
  404888:	b.ne	404980 <ferror@plt+0x2250>  // b.any
  40488c:	ldrsb	w0, [x20, #3]
  404890:	cbnz	w0, 404980 <ferror@plt+0x2250>
  404894:	mov	w23, #0x400                 	// #1024
  404898:	b	4048a4 <ferror@plt+0x2174>
  40489c:	cbnz	w0, 404980 <ferror@plt+0x2250>
  4048a0:	mov	w23, #0x400                 	// #1024
  4048a4:	ldrsb	w20, [x20]
  4048a8:	mov	w1, w20
  4048ac:	adrp	x0, 407000 <ferror@plt+0x48d0>
  4048b0:	add	x0, x0, #0x28
  4048b4:	bl	4025b0 <strchr@plt>
  4048b8:	cbz	x0, 404a5c <ferror@plt+0x232c>
  4048bc:	adrp	x2, 407000 <ferror@plt+0x48d0>
  4048c0:	add	x2, x2, #0x28
  4048c4:	sub	x0, x0, x2
  4048c8:	add	w2, w0, #0x1
  4048cc:	cbz	w2, 404c74 <ferror@plt+0x2544>
  4048d0:	sxtw	x3, w23
  4048d4:	umulh	x0, x26, x3
  4048d8:	cbnz	x0, 404aa4 <ferror@plt+0x2374>
  4048dc:	sub	w1, w2, #0x2
  4048e0:	mul	x26, x26, x3
  4048e4:	cmn	w1, #0x1
  4048e8:	b.eq	404a84 <ferror@plt+0x2354>  // b.none
  4048ec:	umulh	x0, x26, x3
  4048f0:	sub	w1, w1, #0x1
  4048f4:	cbz	x0, 4048e0 <ferror@plt+0x21b0>
  4048f8:	mov	w20, #0xffffffde            	// #-34
  4048fc:	b	404a88 <ferror@plt+0x2358>
  404900:	ldrsb	w0, [x20]
  404904:	cbz	w0, 404c14 <ferror@plt+0x24e4>
  404908:	mov	x2, x23
  40490c:	mov	x1, x20
  404910:	mov	x0, x28
  404914:	bl	402370 <strncmp@plt>
  404918:	cbnz	w0, 404c2c <ferror@plt+0x24fc>
  40491c:	add	x1, x20, x23
  404920:	ldrsb	w0, [x20, x23]
  404924:	cmp	w0, #0x30
  404928:	b.ne	4049b8 <ferror@plt+0x2288>  // b.any
  40492c:	mov	x20, x1
  404930:	add	w2, w19, #0x1
  404934:	sub	w19, w20, w1
  404938:	add	w19, w19, w2
  40493c:	ldrsb	w0, [x20, #1]!
  404940:	cmp	w0, #0x30
  404944:	b.eq	404934 <ferror@plt+0x2204>  // b.none
  404948:	sxtb	x0, w0
  40494c:	ldr	x1, [x24]
  404950:	ldrh	w0, [x1, x0, lsl #1]
  404954:	tbnz	w0, #11, 4049c0 <ferror@plt+0x2290>
  404958:	str	x20, [sp, #120]
  40495c:	ldr	x20, [sp, #120]
  404960:	ldrsb	w0, [x20, #1]
  404964:	cmp	w0, #0x69
  404968:	b.eq	40487c <ferror@plt+0x214c>  // b.none
  40496c:	and	w1, w0, #0xffffffdf
  404970:	cmp	w1, #0x42
  404974:	b.ne	40489c <ferror@plt+0x216c>  // b.any
  404978:	ldrsb	w0, [x20, #2]
  40497c:	cbz	w0, 404a54 <ferror@plt+0x2324>
  404980:	bl	402300 <localeconv@plt>
  404984:	cbz	x0, 404be4 <ferror@plt+0x24b4>
  404988:	ldr	x28, [x0]
  40498c:	cbz	x28, 404bfc <ferror@plt+0x24cc>
  404990:	mov	x0, x28
  404994:	bl	402180 <strlen@plt>
  404998:	mov	x23, x0
  40499c:	cbz	x27, 404900 <ferror@plt+0x21d0>
  4049a0:	mov	w20, #0xffffffea            	// #-22
  4049a4:	ldp	x21, x22, [sp, #32]
  4049a8:	ldp	x23, x24, [sp, #48]
  4049ac:	ldp	x25, x26, [sp, #64]
  4049b0:	ldp	x27, x28, [sp, #80]
  4049b4:	b	404bb8 <ferror@plt+0x2488>
  4049b8:	mov	x20, x1
  4049bc:	b	404948 <ferror@plt+0x2218>
  4049c0:	str	wzr, [x25]
  4049c4:	str	xzr, [sp, #120]
  4049c8:	mov	w3, #0x0                   	// #0
  4049cc:	mov	w2, #0x0                   	// #0
  4049d0:	ldr	x1, [sp, #104]
  4049d4:	mov	x0, x20
  4049d8:	bl	4023e0 <__strtoul_internal@plt>
  4049dc:	mov	x27, x0
  4049e0:	ldr	x0, [sp, #120]
  4049e4:	cmp	x0, x20
  4049e8:	b.eq	404a28 <ferror@plt+0x22f8>  // b.none
  4049ec:	ldr	w1, [x25]
  4049f0:	cbz	w1, 404a00 <ferror@plt+0x22d0>
  4049f4:	sub	x2, x27, #0x1
  4049f8:	cmn	x2, #0x3
  4049fc:	b.hi	404a48 <ferror@plt+0x2318>  // b.pmore
  404a00:	cbz	x27, 40495c <ferror@plt+0x222c>
  404a04:	cbz	x0, 404c44 <ferror@plt+0x2514>
  404a08:	ldrsb	w0, [x0]
  404a0c:	cbnz	w0, 40495c <ferror@plt+0x222c>
  404a10:	mov	w20, #0xffffffea            	// #-22
  404a14:	ldp	x21, x22, [sp, #32]
  404a18:	ldp	x23, x24, [sp, #48]
  404a1c:	ldp	x25, x26, [sp, #64]
  404a20:	ldp	x27, x28, [sp, #80]
  404a24:	b	404bb8 <ferror@plt+0x2488>
  404a28:	ldr	w1, [x25]
  404a2c:	mov	w20, #0xffffffea            	// #-22
  404a30:	cbnz	w1, 404a48 <ferror@plt+0x2318>
  404a34:	ldp	x21, x22, [sp, #32]
  404a38:	ldp	x23, x24, [sp, #48]
  404a3c:	ldp	x25, x26, [sp, #64]
  404a40:	ldp	x27, x28, [sp, #80]
  404a44:	b	404bb8 <ferror@plt+0x2488>
  404a48:	neg	w20, w1
  404a4c:	ldp	x27, x28, [sp, #80]
  404a50:	b	404b84 <ferror@plt+0x2454>
  404a54:	mov	w23, #0x3e8                 	// #1000
  404a58:	b	4048a4 <ferror@plt+0x2174>
  404a5c:	mov	w1, w20
  404a60:	adrp	x0, 407000 <ferror@plt+0x48d0>
  404a64:	add	x0, x0, #0x38
  404a68:	bl	4025b0 <strchr@plt>
  404a6c:	cbz	x0, 404c5c <ferror@plt+0x252c>
  404a70:	adrp	x2, 407000 <ferror@plt+0x48d0>
  404a74:	add	x2, x2, #0x38
  404a78:	sub	x0, x0, x2
  404a7c:	add	w2, w0, #0x1
  404a80:	b	4048cc <ferror@plt+0x219c>
  404a84:	mov	w20, #0x0                   	// #0
  404a88:	cbz	x22, 404a90 <ferror@plt+0x2360>
  404a8c:	str	w2, [x22]
  404a90:	cmp	x27, #0x0
  404a94:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404a98:	b.ne	404aac <ferror@plt+0x237c>  // b.any
  404a9c:	ldp	x27, x28, [sp, #80]
  404aa0:	b	404b80 <ferror@plt+0x2450>
  404aa4:	mov	w20, #0xffffffde            	// #-34
  404aa8:	b	404a88 <ferror@plt+0x2358>
  404aac:	sxtw	x23, w23
  404ab0:	sub	w0, w2, #0x2
  404ab4:	mov	x4, #0x1                   	// #1
  404ab8:	mul	x4, x4, x23
  404abc:	cmn	w0, #0x1
  404ac0:	b.eq	404ad0 <ferror@plt+0x23a0>  // b.none
  404ac4:	umulh	x1, x4, x23
  404ac8:	sub	w0, w0, #0x1
  404acc:	cbz	x1, 404ab8 <ferror@plt+0x2388>
  404ad0:	cmp	x27, #0xa
  404ad4:	b.ls	404b20 <ferror@plt+0x23f0>  // b.plast
  404ad8:	mov	x0, #0xa                   	// #10
  404adc:	add	x0, x0, x0, lsl #2
  404ae0:	lsl	x1, x0, #1
  404ae4:	mov	x0, x1
  404ae8:	cmp	x27, x1
  404aec:	b.hi	404adc <ferror@plt+0x23ac>  // b.pmore
  404af0:	cmp	w19, #0x0
  404af4:	b.le	404b10 <ferror@plt+0x23e0>
  404af8:	mov	w1, #0x0                   	// #0
  404afc:	add	x0, x0, x0, lsl #2
  404b00:	lsl	x0, x0, #1
  404b04:	add	w1, w1, #0x1
  404b08:	cmp	w19, w1
  404b0c:	b.ne	404afc <ferror@plt+0x23cc>  // b.any
  404b10:	mov	x2, #0x1                   	// #1
  404b14:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  404b18:	movk	x6, #0xcccd
  404b1c:	b	404b30 <ferror@plt+0x2400>
  404b20:	mov	x0, #0xa                   	// #10
  404b24:	b	404af0 <ferror@plt+0x23c0>
  404b28:	cmp	x5, #0x9
  404b2c:	b.ls	404b6c <ferror@plt+0x243c>  // b.plast
  404b30:	umulh	x3, x27, x6
  404b34:	lsr	x1, x3, #3
  404b38:	add	x1, x1, x1, lsl #2
  404b3c:	sub	x1, x27, x1, lsl #1
  404b40:	mov	x5, x27
  404b44:	lsr	x27, x3, #3
  404b48:	mov	x3, x2
  404b4c:	add	x2, x2, x2, lsl #2
  404b50:	lsl	x2, x2, #1
  404b54:	cbz	w1, 404b28 <ferror@plt+0x23f8>
  404b58:	udiv	x3, x0, x3
  404b5c:	udiv	x1, x3, x1
  404b60:	udiv	x1, x4, x1
  404b64:	add	x26, x26, x1
  404b68:	b	404b28 <ferror@plt+0x23f8>
  404b6c:	ldp	x27, x28, [sp, #80]
  404b70:	b	404b80 <ferror@plt+0x2450>
  404b74:	mov	w20, #0x0                   	// #0
  404b78:	b	404b80 <ferror@plt+0x2450>
  404b7c:	mov	w20, #0x0                   	// #0
  404b80:	str	x26, [x21]
  404b84:	tbnz	w20, #31, 404b98 <ferror@plt+0x2468>
  404b88:	ldp	x21, x22, [sp, #32]
  404b8c:	ldp	x23, x24, [sp, #48]
  404b90:	ldp	x25, x26, [sp, #64]
  404b94:	b	404bc4 <ferror@plt+0x2494>
  404b98:	ldp	x21, x22, [sp, #32]
  404b9c:	ldp	x23, x24, [sp, #48]
  404ba0:	ldp	x25, x26, [sp, #64]
  404ba4:	b	404bb8 <ferror@plt+0x2488>
  404ba8:	mov	w20, #0xffffffea            	// #-22
  404bac:	b	404bb8 <ferror@plt+0x2488>
  404bb0:	mov	w20, #0xffffffea            	// #-22
  404bb4:	ldp	x21, x22, [sp, #32]
  404bb8:	bl	4026a0 <__errno_location@plt>
  404bbc:	neg	w1, w20
  404bc0:	str	w1, [x0]
  404bc4:	mov	w0, w20
  404bc8:	ldp	x19, x20, [sp, #16]
  404bcc:	ldp	x29, x30, [sp], #128
  404bd0:	ret
  404bd4:	mov	w20, #0xffffffea            	// #-22
  404bd8:	ldp	x21, x22, [sp, #32]
  404bdc:	ldp	x23, x24, [sp, #48]
  404be0:	b	404bb8 <ferror@plt+0x2488>
  404be4:	mov	w20, #0xffffffea            	// #-22
  404be8:	ldp	x21, x22, [sp, #32]
  404bec:	ldp	x23, x24, [sp, #48]
  404bf0:	ldp	x25, x26, [sp, #64]
  404bf4:	ldp	x27, x28, [sp, #80]
  404bf8:	b	404bb8 <ferror@plt+0x2488>
  404bfc:	mov	w20, #0xffffffea            	// #-22
  404c00:	ldp	x21, x22, [sp, #32]
  404c04:	ldp	x23, x24, [sp, #48]
  404c08:	ldp	x25, x26, [sp, #64]
  404c0c:	ldp	x27, x28, [sp, #80]
  404c10:	b	404bb8 <ferror@plt+0x2488>
  404c14:	mov	w20, #0xffffffea            	// #-22
  404c18:	ldp	x21, x22, [sp, #32]
  404c1c:	ldp	x23, x24, [sp, #48]
  404c20:	ldp	x25, x26, [sp, #64]
  404c24:	ldp	x27, x28, [sp, #80]
  404c28:	b	404bb8 <ferror@plt+0x2488>
  404c2c:	mov	w20, #0xffffffea            	// #-22
  404c30:	ldp	x21, x22, [sp, #32]
  404c34:	ldp	x23, x24, [sp, #48]
  404c38:	ldp	x25, x26, [sp, #64]
  404c3c:	ldp	x27, x28, [sp, #80]
  404c40:	b	404bb8 <ferror@plt+0x2488>
  404c44:	mov	w20, #0xffffffea            	// #-22
  404c48:	ldp	x21, x22, [sp, #32]
  404c4c:	ldp	x23, x24, [sp, #48]
  404c50:	ldp	x25, x26, [sp, #64]
  404c54:	ldp	x27, x28, [sp, #80]
  404c58:	b	404bb8 <ferror@plt+0x2488>
  404c5c:	mov	w20, #0xffffffea            	// #-22
  404c60:	ldp	x21, x22, [sp, #32]
  404c64:	ldp	x23, x24, [sp, #48]
  404c68:	ldp	x25, x26, [sp, #64]
  404c6c:	ldp	x27, x28, [sp, #80]
  404c70:	b	404bb8 <ferror@plt+0x2488>
  404c74:	mov	w20, w2
  404c78:	cbnz	x22, 404a8c <ferror@plt+0x235c>
  404c7c:	ldp	x27, x28, [sp, #80]
  404c80:	b	404b80 <ferror@plt+0x2450>
  404c84:	stp	x29, x30, [sp, #-16]!
  404c88:	mov	x29, sp
  404c8c:	mov	x2, #0x0                   	// #0
  404c90:	bl	404788 <ferror@plt+0x2058>
  404c94:	ldp	x29, x30, [sp], #16
  404c98:	ret
  404c9c:	stp	x29, x30, [sp, #-48]!
  404ca0:	mov	x29, sp
  404ca4:	stp	x19, x20, [sp, #16]
  404ca8:	stp	x21, x22, [sp, #32]
  404cac:	mov	x21, x0
  404cb0:	mov	x22, x1
  404cb4:	mov	x20, x0
  404cb8:	cbnz	x0, 404ccc <ferror@plt+0x259c>
  404cbc:	cbnz	x1, 404cec <ferror@plt+0x25bc>
  404cc0:	mov	w0, #0x0                   	// #0
  404cc4:	b	404d0c <ferror@plt+0x25dc>
  404cc8:	add	x20, x20, #0x1
  404ccc:	ldrsb	w19, [x20]
  404cd0:	cbz	w19, 404ce8 <ferror@plt+0x25b8>
  404cd4:	bl	4024e0 <__ctype_b_loc@plt>
  404cd8:	and	x19, x19, #0xff
  404cdc:	ldr	x2, [x0]
  404ce0:	ldrh	w2, [x2, x19, lsl #1]
  404ce4:	tbnz	w2, #11, 404cc8 <ferror@plt+0x2598>
  404ce8:	cbz	x22, 404cf0 <ferror@plt+0x25c0>
  404cec:	str	x20, [x22]
  404cf0:	cmp	x20, #0x0
  404cf4:	mov	w0, #0x0                   	// #0
  404cf8:	ccmp	x21, x20, #0x2, ne  // ne = any
  404cfc:	b.cs	404d0c <ferror@plt+0x25dc>  // b.hs, b.nlast
  404d00:	ldrsb	w0, [x20]
  404d04:	cmp	w0, #0x0
  404d08:	cset	w0, eq  // eq = none
  404d0c:	ldp	x19, x20, [sp, #16]
  404d10:	ldp	x21, x22, [sp, #32]
  404d14:	ldp	x29, x30, [sp], #48
  404d18:	ret
  404d1c:	stp	x29, x30, [sp, #-48]!
  404d20:	mov	x29, sp
  404d24:	stp	x19, x20, [sp, #16]
  404d28:	stp	x21, x22, [sp, #32]
  404d2c:	mov	x21, x0
  404d30:	mov	x22, x1
  404d34:	mov	x20, x0
  404d38:	cbnz	x0, 404d4c <ferror@plt+0x261c>
  404d3c:	cbnz	x1, 404d6c <ferror@plt+0x263c>
  404d40:	mov	w0, #0x0                   	// #0
  404d44:	b	404d8c <ferror@plt+0x265c>
  404d48:	add	x20, x20, #0x1
  404d4c:	ldrsb	w19, [x20]
  404d50:	cbz	w19, 404d68 <ferror@plt+0x2638>
  404d54:	bl	4024e0 <__ctype_b_loc@plt>
  404d58:	and	x19, x19, #0xff
  404d5c:	ldr	x2, [x0]
  404d60:	ldrh	w2, [x2, x19, lsl #1]
  404d64:	tbnz	w2, #12, 404d48 <ferror@plt+0x2618>
  404d68:	cbz	x22, 404d70 <ferror@plt+0x2640>
  404d6c:	str	x20, [x22]
  404d70:	cmp	x20, #0x0
  404d74:	mov	w0, #0x0                   	// #0
  404d78:	ccmp	x21, x20, #0x2, ne  // ne = any
  404d7c:	b.cs	404d8c <ferror@plt+0x265c>  // b.hs, b.nlast
  404d80:	ldrsb	w0, [x20]
  404d84:	cmp	w0, #0x0
  404d88:	cset	w0, eq  // eq = none
  404d8c:	ldp	x19, x20, [sp, #16]
  404d90:	ldp	x21, x22, [sp, #32]
  404d94:	ldp	x29, x30, [sp], #48
  404d98:	ret
  404d9c:	stp	x29, x30, [sp, #-128]!
  404da0:	mov	x29, sp
  404da4:	stp	x19, x20, [sp, #16]
  404da8:	stp	x21, x22, [sp, #32]
  404dac:	mov	x20, x0
  404db0:	mov	x22, x1
  404db4:	str	x2, [sp, #80]
  404db8:	str	x3, [sp, #88]
  404dbc:	str	x4, [sp, #96]
  404dc0:	str	x5, [sp, #104]
  404dc4:	str	x6, [sp, #112]
  404dc8:	str	x7, [sp, #120]
  404dcc:	add	x0, sp, #0x80
  404dd0:	str	x0, [sp, #48]
  404dd4:	str	x0, [sp, #56]
  404dd8:	add	x0, sp, #0x50
  404ddc:	str	x0, [sp, #64]
  404de0:	mov	w0, #0xffffffd0            	// #-48
  404de4:	str	w0, [sp, #72]
  404de8:	str	wzr, [sp, #76]
  404dec:	add	x21, sp, #0x80
  404df0:	b	404e90 <ferror@plt+0x2760>
  404df4:	add	w0, w3, #0x8
  404df8:	str	w0, [sp, #72]
  404dfc:	cmp	w0, #0x0
  404e00:	b.le	404e14 <ferror@plt+0x26e4>
  404e04:	add	x0, x2, #0xf
  404e08:	and	x0, x0, #0xfffffffffffffff8
  404e0c:	str	x0, [sp, #48]
  404e10:	b	404ea8 <ferror@plt+0x2778>
  404e14:	ldr	x1, [x21, w3, sxtw]
  404e18:	cbz	x1, 404eb0 <ferror@plt+0x2780>
  404e1c:	cbz	w0, 404e60 <ferror@plt+0x2730>
  404e20:	add	w3, w3, #0x10
  404e24:	str	w3, [sp, #72]
  404e28:	cmp	w3, #0x0
  404e2c:	b.le	404e40 <ferror@plt+0x2710>
  404e30:	add	x0, x2, #0xf
  404e34:	and	x0, x0, #0xfffffffffffffff8
  404e38:	str	x0, [sp, #48]
  404e3c:	b	404e6c <ferror@plt+0x273c>
  404e40:	add	x2, x21, w0, sxtw
  404e44:	b	404e6c <ferror@plt+0x273c>
  404e48:	mov	w0, #0x1                   	// #1
  404e4c:	ldp	x19, x20, [sp, #16]
  404e50:	ldp	x21, x22, [sp, #32]
  404e54:	ldp	x29, x30, [sp], #128
  404e58:	ret
  404e5c:	ldr	x2, [sp, #48]
  404e60:	add	x0, x2, #0xf
  404e64:	and	x0, x0, #0xfffffffffffffff8
  404e68:	str	x0, [sp, #48]
  404e6c:	ldr	x19, [x2]
  404e70:	cbz	x19, 404eb0 <ferror@plt+0x2780>
  404e74:	mov	x0, x20
  404e78:	bl	4024c0 <strcmp@plt>
  404e7c:	cbz	w0, 404e48 <ferror@plt+0x2718>
  404e80:	mov	x1, x19
  404e84:	mov	x0, x20
  404e88:	bl	4024c0 <strcmp@plt>
  404e8c:	cbz	w0, 404e4c <ferror@plt+0x271c>
  404e90:	ldr	w3, [sp, #72]
  404e94:	ldr	x2, [sp, #48]
  404e98:	tbnz	w3, #31, 404df4 <ferror@plt+0x26c4>
  404e9c:	add	x0, x2, #0xf
  404ea0:	and	x0, x0, #0xfffffffffffffff8
  404ea4:	str	x0, [sp, #48]
  404ea8:	ldr	x1, [x2]
  404eac:	cbnz	x1, 404e5c <ferror@plt+0x272c>
  404eb0:	mov	x3, x20
  404eb4:	mov	x2, x22
  404eb8:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404ebc:	add	x1, x1, #0x18
  404ec0:	adrp	x0, 419000 <ferror@plt+0x168d0>
  404ec4:	ldr	w0, [x0, #784]
  404ec8:	bl	402660 <errx@plt>
  404ecc:	cbz	x1, 404f04 <ferror@plt+0x27d4>
  404ed0:	add	x3, x0, x1
  404ed4:	sxtb	w2, w2
  404ed8:	ldrsb	w1, [x0]
  404edc:	cbz	w1, 404efc <ferror@plt+0x27cc>
  404ee0:	cmp	w2, w1
  404ee4:	b.eq	404f00 <ferror@plt+0x27d0>  // b.none
  404ee8:	add	x0, x0, #0x1
  404eec:	cmp	x3, x0
  404ef0:	b.ne	404ed8 <ferror@plt+0x27a8>  // b.any
  404ef4:	mov	x0, #0x0                   	// #0
  404ef8:	b	404f00 <ferror@plt+0x27d0>
  404efc:	mov	x0, #0x0                   	// #0
  404f00:	ret
  404f04:	mov	x0, #0x0                   	// #0
  404f08:	b	404f00 <ferror@plt+0x27d0>
  404f0c:	stp	x29, x30, [sp, #-16]!
  404f10:	mov	x29, sp
  404f14:	mov	w2, #0xa                   	// #10
  404f18:	bl	404724 <ferror@plt+0x1ff4>
  404f1c:	ldp	x29, x30, [sp], #16
  404f20:	ret
  404f24:	stp	x29, x30, [sp, #-16]!
  404f28:	mov	x29, sp
  404f2c:	mov	w2, #0x10                  	// #16
  404f30:	bl	404724 <ferror@plt+0x1ff4>
  404f34:	ldp	x29, x30, [sp], #16
  404f38:	ret
  404f3c:	stp	x29, x30, [sp, #-16]!
  404f40:	mov	x29, sp
  404f44:	mov	w2, #0xa                   	// #10
  404f48:	bl	4046cc <ferror@plt+0x1f9c>
  404f4c:	ldp	x29, x30, [sp], #16
  404f50:	ret
  404f54:	stp	x29, x30, [sp, #-16]!
  404f58:	mov	x29, sp
  404f5c:	mov	w2, #0x10                  	// #16
  404f60:	bl	4046cc <ferror@plt+0x1f9c>
  404f64:	ldp	x29, x30, [sp], #16
  404f68:	ret
  404f6c:	stp	x29, x30, [sp, #-64]!
  404f70:	mov	x29, sp
  404f74:	stp	x19, x20, [sp, #16]
  404f78:	str	x21, [sp, #32]
  404f7c:	mov	x19, x0
  404f80:	mov	x21, x1
  404f84:	str	xzr, [sp, #56]
  404f88:	bl	4026a0 <__errno_location@plt>
  404f8c:	str	wzr, [x0]
  404f90:	cbz	x19, 404fa0 <ferror@plt+0x2870>
  404f94:	mov	x20, x0
  404f98:	ldrsb	w0, [x19]
  404f9c:	cbnz	w0, 404fbc <ferror@plt+0x288c>
  404fa0:	mov	x3, x19
  404fa4:	mov	x2, x21
  404fa8:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404fac:	add	x1, x1, #0x18
  404fb0:	adrp	x0, 419000 <ferror@plt+0x168d0>
  404fb4:	ldr	w0, [x0, #784]
  404fb8:	bl	402660 <errx@plt>
  404fbc:	mov	w3, #0x0                   	// #0
  404fc0:	mov	w2, #0xa                   	// #10
  404fc4:	add	x1, sp, #0x38
  404fc8:	mov	x0, x19
  404fcc:	bl	402360 <__strtol_internal@plt>
  404fd0:	ldr	w1, [x20]
  404fd4:	cbnz	w1, 405000 <ferror@plt+0x28d0>
  404fd8:	ldr	x1, [sp, #56]
  404fdc:	cmp	x1, x19
  404fe0:	b.eq	404fa0 <ferror@plt+0x2870>  // b.none
  404fe4:	cbz	x1, 404ff0 <ferror@plt+0x28c0>
  404fe8:	ldrsb	w1, [x1]
  404fec:	cbnz	w1, 404fa0 <ferror@plt+0x2870>
  404ff0:	ldp	x19, x20, [sp, #16]
  404ff4:	ldr	x21, [sp, #32]
  404ff8:	ldp	x29, x30, [sp], #64
  404ffc:	ret
  405000:	cmp	w1, #0x22
  405004:	b.ne	404fa0 <ferror@plt+0x2870>  // b.any
  405008:	mov	x3, x19
  40500c:	mov	x2, x21
  405010:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405014:	add	x1, x1, #0x18
  405018:	adrp	x0, 419000 <ferror@plt+0x168d0>
  40501c:	ldr	w0, [x0, #784]
  405020:	bl	4026f0 <err@plt>
  405024:	stp	x29, x30, [sp, #-32]!
  405028:	mov	x29, sp
  40502c:	stp	x19, x20, [sp, #16]
  405030:	mov	x20, x0
  405034:	mov	x19, x1
  405038:	bl	404f6c <ferror@plt+0x283c>
  40503c:	mov	x2, #0x80000000            	// #2147483648
  405040:	add	x2, x0, x2
  405044:	mov	x1, #0xffffffff            	// #4294967295
  405048:	cmp	x2, x1
  40504c:	b.hi	40505c <ferror@plt+0x292c>  // b.pmore
  405050:	ldp	x19, x20, [sp, #16]
  405054:	ldp	x29, x30, [sp], #32
  405058:	ret
  40505c:	bl	4026a0 <__errno_location@plt>
  405060:	mov	w1, #0x22                  	// #34
  405064:	str	w1, [x0]
  405068:	mov	x3, x20
  40506c:	mov	x2, x19
  405070:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405074:	add	x1, x1, #0x18
  405078:	adrp	x0, 419000 <ferror@plt+0x168d0>
  40507c:	ldr	w0, [x0, #784]
  405080:	bl	4026f0 <err@plt>
  405084:	stp	x29, x30, [sp, #-32]!
  405088:	mov	x29, sp
  40508c:	stp	x19, x20, [sp, #16]
  405090:	mov	x20, x0
  405094:	mov	x19, x1
  405098:	bl	405024 <ferror@plt+0x28f4>
  40509c:	add	w2, w0, #0x8, lsl #12
  4050a0:	mov	w1, #0xffff                	// #65535
  4050a4:	cmp	w2, w1
  4050a8:	b.hi	4050b8 <ferror@plt+0x2988>  // b.pmore
  4050ac:	ldp	x19, x20, [sp, #16]
  4050b0:	ldp	x29, x30, [sp], #32
  4050b4:	ret
  4050b8:	bl	4026a0 <__errno_location@plt>
  4050bc:	mov	w1, #0x22                  	// #34
  4050c0:	str	w1, [x0]
  4050c4:	mov	x3, x20
  4050c8:	mov	x2, x19
  4050cc:	adrp	x1, 407000 <ferror@plt+0x48d0>
  4050d0:	add	x1, x1, #0x18
  4050d4:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4050d8:	ldr	w0, [x0, #784]
  4050dc:	bl	4026f0 <err@plt>
  4050e0:	stp	x29, x30, [sp, #-16]!
  4050e4:	mov	x29, sp
  4050e8:	mov	w2, #0xa                   	// #10
  4050ec:	bl	404610 <ferror@plt+0x1ee0>
  4050f0:	ldp	x29, x30, [sp], #16
  4050f4:	ret
  4050f8:	stp	x29, x30, [sp, #-16]!
  4050fc:	mov	x29, sp
  405100:	mov	w2, #0x10                  	// #16
  405104:	bl	404610 <ferror@plt+0x1ee0>
  405108:	ldp	x29, x30, [sp], #16
  40510c:	ret
  405110:	stp	x29, x30, [sp, #-64]!
  405114:	mov	x29, sp
  405118:	stp	x19, x20, [sp, #16]
  40511c:	str	x21, [sp, #32]
  405120:	mov	x19, x0
  405124:	mov	x21, x1
  405128:	str	xzr, [sp, #56]
  40512c:	bl	4026a0 <__errno_location@plt>
  405130:	str	wzr, [x0]
  405134:	cbz	x19, 405144 <ferror@plt+0x2a14>
  405138:	mov	x20, x0
  40513c:	ldrsb	w0, [x19]
  405140:	cbnz	w0, 405160 <ferror@plt+0x2a30>
  405144:	mov	x3, x19
  405148:	mov	x2, x21
  40514c:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405150:	add	x1, x1, #0x18
  405154:	adrp	x0, 419000 <ferror@plt+0x168d0>
  405158:	ldr	w0, [x0, #784]
  40515c:	bl	402660 <errx@plt>
  405160:	add	x1, sp, #0x38
  405164:	mov	x0, x19
  405168:	bl	402210 <strtod@plt>
  40516c:	ldr	w0, [x20]
  405170:	cbnz	w0, 40519c <ferror@plt+0x2a6c>
  405174:	ldr	x0, [sp, #56]
  405178:	cmp	x0, x19
  40517c:	b.eq	405144 <ferror@plt+0x2a14>  // b.none
  405180:	cbz	x0, 40518c <ferror@plt+0x2a5c>
  405184:	ldrsb	w0, [x0]
  405188:	cbnz	w0, 405144 <ferror@plt+0x2a14>
  40518c:	ldp	x19, x20, [sp, #16]
  405190:	ldr	x21, [sp, #32]
  405194:	ldp	x29, x30, [sp], #64
  405198:	ret
  40519c:	cmp	w0, #0x22
  4051a0:	b.ne	405144 <ferror@plt+0x2a14>  // b.any
  4051a4:	mov	x3, x19
  4051a8:	mov	x2, x21
  4051ac:	adrp	x1, 407000 <ferror@plt+0x48d0>
  4051b0:	add	x1, x1, #0x18
  4051b4:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4051b8:	ldr	w0, [x0, #784]
  4051bc:	bl	4026f0 <err@plt>
  4051c0:	stp	x29, x30, [sp, #-64]!
  4051c4:	mov	x29, sp
  4051c8:	stp	x19, x20, [sp, #16]
  4051cc:	str	x21, [sp, #32]
  4051d0:	mov	x19, x0
  4051d4:	mov	x21, x1
  4051d8:	str	xzr, [sp, #56]
  4051dc:	bl	4026a0 <__errno_location@plt>
  4051e0:	str	wzr, [x0]
  4051e4:	cbz	x19, 4051f4 <ferror@plt+0x2ac4>
  4051e8:	mov	x20, x0
  4051ec:	ldrsb	w0, [x19]
  4051f0:	cbnz	w0, 405210 <ferror@plt+0x2ae0>
  4051f4:	mov	x3, x19
  4051f8:	mov	x2, x21
  4051fc:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405200:	add	x1, x1, #0x18
  405204:	adrp	x0, 419000 <ferror@plt+0x168d0>
  405208:	ldr	w0, [x0, #784]
  40520c:	bl	402660 <errx@plt>
  405210:	mov	w2, #0xa                   	// #10
  405214:	add	x1, sp, #0x38
  405218:	mov	x0, x19
  40521c:	bl	402500 <strtol@plt>
  405220:	ldr	w1, [x20]
  405224:	cbnz	w1, 405250 <ferror@plt+0x2b20>
  405228:	ldr	x1, [sp, #56]
  40522c:	cmp	x1, x19
  405230:	b.eq	4051f4 <ferror@plt+0x2ac4>  // b.none
  405234:	cbz	x1, 405240 <ferror@plt+0x2b10>
  405238:	ldrsb	w1, [x1]
  40523c:	cbnz	w1, 4051f4 <ferror@plt+0x2ac4>
  405240:	ldp	x19, x20, [sp, #16]
  405244:	ldr	x21, [sp, #32]
  405248:	ldp	x29, x30, [sp], #64
  40524c:	ret
  405250:	cmp	w1, #0x22
  405254:	b.ne	4051f4 <ferror@plt+0x2ac4>  // b.any
  405258:	mov	x3, x19
  40525c:	mov	x2, x21
  405260:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405264:	add	x1, x1, #0x18
  405268:	adrp	x0, 419000 <ferror@plt+0x168d0>
  40526c:	ldr	w0, [x0, #784]
  405270:	bl	4026f0 <err@plt>
  405274:	stp	x29, x30, [sp, #-64]!
  405278:	mov	x29, sp
  40527c:	stp	x19, x20, [sp, #16]
  405280:	str	x21, [sp, #32]
  405284:	mov	x19, x0
  405288:	mov	x21, x1
  40528c:	str	xzr, [sp, #56]
  405290:	bl	4026a0 <__errno_location@plt>
  405294:	str	wzr, [x0]
  405298:	cbz	x19, 4052a8 <ferror@plt+0x2b78>
  40529c:	mov	x20, x0
  4052a0:	ldrsb	w0, [x19]
  4052a4:	cbnz	w0, 4052c4 <ferror@plt+0x2b94>
  4052a8:	mov	x3, x19
  4052ac:	mov	x2, x21
  4052b0:	adrp	x1, 407000 <ferror@plt+0x48d0>
  4052b4:	add	x1, x1, #0x18
  4052b8:	adrp	x0, 419000 <ferror@plt+0x168d0>
  4052bc:	ldr	w0, [x0, #784]
  4052c0:	bl	402660 <errx@plt>
  4052c4:	mov	w2, #0xa                   	// #10
  4052c8:	add	x1, sp, #0x38
  4052cc:	mov	x0, x19
  4052d0:	bl	402170 <strtoul@plt>
  4052d4:	ldr	w1, [x20]
  4052d8:	cbnz	w1, 405304 <ferror@plt+0x2bd4>
  4052dc:	ldr	x1, [sp, #56]
  4052e0:	cmp	x1, x19
  4052e4:	b.eq	4052a8 <ferror@plt+0x2b78>  // b.none
  4052e8:	cbz	x1, 4052f4 <ferror@plt+0x2bc4>
  4052ec:	ldrsb	w1, [x1]
  4052f0:	cbnz	w1, 4052a8 <ferror@plt+0x2b78>
  4052f4:	ldp	x19, x20, [sp, #16]
  4052f8:	ldr	x21, [sp, #32]
  4052fc:	ldp	x29, x30, [sp], #64
  405300:	ret
  405304:	cmp	w1, #0x22
  405308:	b.ne	4052a8 <ferror@plt+0x2b78>  // b.any
  40530c:	mov	x3, x19
  405310:	mov	x2, x21
  405314:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405318:	add	x1, x1, #0x18
  40531c:	adrp	x0, 419000 <ferror@plt+0x168d0>
  405320:	ldr	w0, [x0, #784]
  405324:	bl	4026f0 <err@plt>
  405328:	stp	x29, x30, [sp, #-48]!
  40532c:	mov	x29, sp
  405330:	stp	x19, x20, [sp, #16]
  405334:	mov	x20, x0
  405338:	mov	x19, x1
  40533c:	add	x1, sp, #0x28
  405340:	bl	404c84 <ferror@plt+0x2554>
  405344:	cbz	w0, 405370 <ferror@plt+0x2c40>
  405348:	bl	4026a0 <__errno_location@plt>
  40534c:	ldr	w0, [x0]
  405350:	cbz	w0, 405380 <ferror@plt+0x2c50>
  405354:	mov	x3, x20
  405358:	mov	x2, x19
  40535c:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405360:	add	x1, x1, #0x18
  405364:	adrp	x0, 419000 <ferror@plt+0x168d0>
  405368:	ldr	w0, [x0, #784]
  40536c:	bl	4026f0 <err@plt>
  405370:	ldr	x0, [sp, #40]
  405374:	ldp	x19, x20, [sp, #16]
  405378:	ldp	x29, x30, [sp], #48
  40537c:	ret
  405380:	mov	x3, x20
  405384:	mov	x2, x19
  405388:	adrp	x1, 407000 <ferror@plt+0x48d0>
  40538c:	add	x1, x1, #0x18
  405390:	adrp	x0, 419000 <ferror@plt+0x168d0>
  405394:	ldr	w0, [x0, #784]
  405398:	bl	402660 <errx@plt>
  40539c:	stp	x29, x30, [sp, #-32]!
  4053a0:	mov	x29, sp
  4053a4:	str	x19, [sp, #16]
  4053a8:	mov	x19, x1
  4053ac:	mov	x1, x2
  4053b0:	bl	405110 <ferror@plt+0x29e0>
  4053b4:	fcvtzs	d1, d0
  4053b8:	str	d1, [x19]
  4053bc:	scvtf	d1, d1
  4053c0:	fsub	d0, d0, d1
  4053c4:	mov	x0, #0x848000000000        	// #145685290680320
  4053c8:	movk	x0, #0x412e, lsl #48
  4053cc:	fmov	d1, x0
  4053d0:	fmul	d0, d0, d1
  4053d4:	fcvtzs	d0, d0
  4053d8:	str	d0, [x19, #8]
  4053dc:	ldr	x19, [sp, #16]
  4053e0:	ldp	x29, x30, [sp], #32
  4053e4:	ret
  4053e8:	mov	w2, w0
  4053ec:	mov	x0, x1
  4053f0:	and	w1, w2, #0xf000
  4053f4:	cmp	w1, #0x4, lsl #12
  4053f8:	b.eq	405440 <ferror@plt+0x2d10>  // b.none
  4053fc:	cmp	w1, #0xa, lsl #12
  405400:	b.eq	40556c <ferror@plt+0x2e3c>  // b.none
  405404:	cmp	w1, #0x2, lsl #12
  405408:	b.eq	40557c <ferror@plt+0x2e4c>  // b.none
  40540c:	cmp	w1, #0x6, lsl #12
  405410:	b.eq	40558c <ferror@plt+0x2e5c>  // b.none
  405414:	cmp	w1, #0xc, lsl #12
  405418:	b.eq	40559c <ferror@plt+0x2e6c>  // b.none
  40541c:	cmp	w1, #0x1, lsl #12
  405420:	b.eq	4055ac <ferror@plt+0x2e7c>  // b.none
  405424:	mov	w3, #0x0                   	// #0
  405428:	cmp	w1, #0x8, lsl #12
  40542c:	b.ne	40544c <ferror@plt+0x2d1c>  // b.any
  405430:	mov	w1, #0x2d                  	// #45
  405434:	strb	w1, [x0]
  405438:	mov	w3, #0x1                   	// #1
  40543c:	b	40544c <ferror@plt+0x2d1c>
  405440:	mov	w1, #0x64                  	// #100
  405444:	strb	w1, [x0]
  405448:	mov	w3, #0x1                   	// #1
  40544c:	tst	x2, #0x100
  405450:	mov	w1, #0x72                  	// #114
  405454:	mov	w4, #0x2d                  	// #45
  405458:	csel	w1, w1, w4, ne  // ne = any
  40545c:	add	w4, w3, #0x1
  405460:	and	x5, x3, #0xffff
  405464:	strb	w1, [x0, x5]
  405468:	tst	x2, #0x80
  40546c:	mov	w5, #0x77                  	// #119
  405470:	mov	w1, #0x2d                  	// #45
  405474:	csel	w5, w5, w1, ne  // ne = any
  405478:	add	w1, w3, #0x2
  40547c:	and	w1, w1, #0xffff
  405480:	and	x4, x4, #0x3
  405484:	strb	w5, [x0, x4]
  405488:	tbz	w2, #11, 4055bc <ferror@plt+0x2e8c>
  40548c:	tst	x2, #0x40
  405490:	mov	w5, #0x73                  	// #115
  405494:	mov	w4, #0x53                  	// #83
  405498:	csel	w5, w5, w4, ne  // ne = any
  40549c:	add	w4, w3, #0x3
  4054a0:	and	x1, x1, #0xffff
  4054a4:	strb	w5, [x0, x1]
  4054a8:	tst	x2, #0x20
  4054ac:	mov	w5, #0x72                  	// #114
  4054b0:	mov	w1, #0x2d                  	// #45
  4054b4:	csel	w5, w5, w1, ne  // ne = any
  4054b8:	add	w1, w3, #0x4
  4054bc:	and	x4, x4, #0x7
  4054c0:	strb	w5, [x0, x4]
  4054c4:	tst	x2, #0x10
  4054c8:	mov	w5, #0x77                  	// #119
  4054cc:	mov	w4, #0x2d                  	// #45
  4054d0:	csel	w5, w5, w4, ne  // ne = any
  4054d4:	add	w4, w3, #0x5
  4054d8:	and	w4, w4, #0xffff
  4054dc:	and	x1, x1, #0xf
  4054e0:	strb	w5, [x0, x1]
  4054e4:	tbz	w2, #10, 4055d0 <ferror@plt+0x2ea0>
  4054e8:	tst	x2, #0x8
  4054ec:	mov	w5, #0x73                  	// #115
  4054f0:	mov	w1, #0x53                  	// #83
  4054f4:	csel	w5, w5, w1, ne  // ne = any
  4054f8:	add	w1, w3, #0x6
  4054fc:	and	x4, x4, #0xffff
  405500:	strb	w5, [x0, x4]
  405504:	tst	x2, #0x4
  405508:	mov	w5, #0x72                  	// #114
  40550c:	mov	w4, #0x2d                  	// #45
  405510:	csel	w5, w5, w4, ne  // ne = any
  405514:	add	w4, w3, #0x7
  405518:	and	x1, x1, #0xf
  40551c:	strb	w5, [x0, x1]
  405520:	tst	x2, #0x2
  405524:	mov	w5, #0x77                  	// #119
  405528:	mov	w1, #0x2d                  	// #45
  40552c:	csel	w5, w5, w1, ne  // ne = any
  405530:	add	w1, w3, #0x8
  405534:	and	w1, w1, #0xffff
  405538:	and	x4, x4, #0xf
  40553c:	strb	w5, [x0, x4]
  405540:	tbz	w2, #9, 4055e4 <ferror@plt+0x2eb4>
  405544:	tst	x2, #0x1
  405548:	mov	w2, #0x74                  	// #116
  40554c:	mov	w4, #0x54                  	// #84
  405550:	csel	w2, w2, w4, ne  // ne = any
  405554:	and	x1, x1, #0xffff
  405558:	strb	w2, [x0, x1]
  40555c:	add	w3, w3, #0x9
  405560:	and	x3, x3, #0xffff
  405564:	strb	wzr, [x0, x3]
  405568:	ret
  40556c:	mov	w1, #0x6c                  	// #108
  405570:	strb	w1, [x0]
  405574:	mov	w3, #0x1                   	// #1
  405578:	b	40544c <ferror@plt+0x2d1c>
  40557c:	mov	w1, #0x63                  	// #99
  405580:	strb	w1, [x0]
  405584:	mov	w3, #0x1                   	// #1
  405588:	b	40544c <ferror@plt+0x2d1c>
  40558c:	mov	w1, #0x62                  	// #98
  405590:	strb	w1, [x0]
  405594:	mov	w3, #0x1                   	// #1
  405598:	b	40544c <ferror@plt+0x2d1c>
  40559c:	mov	w1, #0x73                  	// #115
  4055a0:	strb	w1, [x0]
  4055a4:	mov	w3, #0x1                   	// #1
  4055a8:	b	40544c <ferror@plt+0x2d1c>
  4055ac:	mov	w1, #0x70                  	// #112
  4055b0:	strb	w1, [x0]
  4055b4:	mov	w3, #0x1                   	// #1
  4055b8:	b	40544c <ferror@plt+0x2d1c>
  4055bc:	tst	x2, #0x40
  4055c0:	mov	w5, #0x78                  	// #120
  4055c4:	mov	w4, #0x2d                  	// #45
  4055c8:	csel	w5, w5, w4, ne  // ne = any
  4055cc:	b	40549c <ferror@plt+0x2d6c>
  4055d0:	tst	x2, #0x8
  4055d4:	mov	w5, #0x78                  	// #120
  4055d8:	mov	w1, #0x2d                  	// #45
  4055dc:	csel	w5, w5, w1, ne  // ne = any
  4055e0:	b	4054f8 <ferror@plt+0x2dc8>
  4055e4:	tst	x2, #0x1
  4055e8:	mov	w2, #0x78                  	// #120
  4055ec:	mov	w4, #0x2d                  	// #45
  4055f0:	csel	w2, w2, w4, ne  // ne = any
  4055f4:	b	405554 <ferror@plt+0x2e24>
  4055f8:	stp	x29, x30, [sp, #-80]!
  4055fc:	mov	x29, sp
  405600:	stp	x19, x20, [sp, #16]
  405604:	add	x5, sp, #0x28
  405608:	tbz	w0, #1, 405618 <ferror@plt+0x2ee8>
  40560c:	mov	w2, #0x20                  	// #32
  405610:	strb	w2, [sp, #40]
  405614:	add	x5, sp, #0x29
  405618:	cmp	x1, #0x3ff
  40561c:	b.ls	4057ac <ferror@plt+0x307c>  // b.plast
  405620:	mov	x2, #0xfffff               	// #1048575
  405624:	cmp	x1, x2
  405628:	b.ls	4056c4 <ferror@plt+0x2f94>  // b.plast
  40562c:	mov	x2, #0x3fffffff            	// #1073741823
  405630:	cmp	x1, x2
  405634:	b.ls	4056cc <ferror@plt+0x2f9c>  // b.plast
  405638:	mov	x2, #0xffffffffff          	// #1099511627775
  40563c:	cmp	x1, x2
  405640:	b.ls	4056d4 <ferror@plt+0x2fa4>  // b.plast
  405644:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  405648:	cmp	x1, x2
  40564c:	b.ls	4056dc <ferror@plt+0x2fac>  // b.plast
  405650:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  405654:	cmp	x1, x2
  405658:	mov	w19, #0x3c                  	// #60
  40565c:	mov	w2, #0x46                  	// #70
  405660:	csel	w19, w19, w2, ls  // ls = plast
  405664:	sub	w4, w19, #0xa
  405668:	mov	w3, #0x6667                	// #26215
  40566c:	movk	w3, #0x6666, lsl #16
  405670:	smull	x3, w4, w3
  405674:	asr	x3, x3, #34
  405678:	sub	w3, w3, w4, asr #31
  40567c:	adrp	x2, 407000 <ferror@plt+0x48d0>
  405680:	add	x2, x2, #0x50
  405684:	ldrsb	w3, [x2, w3, sxtw]
  405688:	lsr	x20, x1, x4
  40568c:	mov	x2, #0xffffffffffffffff    	// #-1
  405690:	lsl	x2, x2, x4
  405694:	bic	x1, x1, x2
  405698:	strb	w3, [x5]
  40569c:	and	w2, w0, #0x1
  4056a0:	cmp	w3, #0x42
  4056a4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4056a8:	b.eq	4057c0 <ferror@plt+0x3090>  // b.none
  4056ac:	mov	w2, #0x69                  	// #105
  4056b0:	strb	w2, [x5, #1]
  4056b4:	add	x2, x5, #0x3
  4056b8:	mov	w3, #0x42                  	// #66
  4056bc:	strb	w3, [x5, #2]
  4056c0:	b	4057c4 <ferror@plt+0x3094>
  4056c4:	mov	w19, #0x14                  	// #20
  4056c8:	b	405664 <ferror@plt+0x2f34>
  4056cc:	mov	w19, #0x1e                  	// #30
  4056d0:	b	405664 <ferror@plt+0x2f34>
  4056d4:	mov	w19, #0x28                  	// #40
  4056d8:	b	405664 <ferror@plt+0x2f34>
  4056dc:	mov	w19, #0x32                  	// #50
  4056e0:	b	405664 <ferror@plt+0x2f34>
  4056e4:	sub	w19, w19, #0x14
  4056e8:	lsr	x19, x1, x19
  4056ec:	add	x19, x19, #0x32
  4056f0:	lsr	x19, x19, #2
  4056f4:	mov	x0, #0xf5c3                	// #62915
  4056f8:	movk	x0, #0x5c28, lsl #16
  4056fc:	movk	x0, #0xc28f, lsl #32
  405700:	movk	x0, #0x28f5, lsl #48
  405704:	umulh	x19, x19, x0
  405708:	lsr	x19, x19, #2
  40570c:	cmp	x19, #0xa
  405710:	b.eq	405760 <ferror@plt+0x3030>  // b.none
  405714:	cbz	x19, 405764 <ferror@plt+0x3034>
  405718:	bl	402300 <localeconv@plt>
  40571c:	cbz	x0, 405794 <ferror@plt+0x3064>
  405720:	ldr	x4, [x0]
  405724:	cbz	x4, 4057a0 <ferror@plt+0x3070>
  405728:	ldrsb	w1, [x4]
  40572c:	adrp	x0, 407000 <ferror@plt+0x48d0>
  405730:	add	x0, x0, #0x48
  405734:	cmp	w1, #0x0
  405738:	csel	x4, x0, x4, eq  // eq = none
  40573c:	add	x6, sp, #0x28
  405740:	mov	x5, x19
  405744:	mov	w3, w20
  405748:	adrp	x2, 407000 <ferror@plt+0x48d0>
  40574c:	add	x2, x2, #0x58
  405750:	mov	x1, #0x20                  	// #32
  405754:	add	x0, sp, #0x30
  405758:	bl	4022f0 <snprintf@plt>
  40575c:	b	405780 <ferror@plt+0x3050>
  405760:	add	w20, w20, #0x1
  405764:	add	x4, sp, #0x28
  405768:	mov	w3, w20
  40576c:	adrp	x2, 407000 <ferror@plt+0x48d0>
  405770:	add	x2, x2, #0x68
  405774:	mov	x1, #0x20                  	// #32
  405778:	add	x0, sp, #0x30
  40577c:	bl	4022f0 <snprintf@plt>
  405780:	add	x0, sp, #0x30
  405784:	bl	402410 <strdup@plt>
  405788:	ldp	x19, x20, [sp, #16]
  40578c:	ldp	x29, x30, [sp], #80
  405790:	ret
  405794:	adrp	x4, 407000 <ferror@plt+0x48d0>
  405798:	add	x4, x4, #0x48
  40579c:	b	40573c <ferror@plt+0x300c>
  4057a0:	adrp	x4, 407000 <ferror@plt+0x48d0>
  4057a4:	add	x4, x4, #0x48
  4057a8:	b	40573c <ferror@plt+0x300c>
  4057ac:	mov	w20, w1
  4057b0:	mov	w1, #0x42                  	// #66
  4057b4:	strb	w1, [x5]
  4057b8:	mov	w19, #0xa                   	// #10
  4057bc:	mov	x1, #0x0                   	// #0
  4057c0:	add	x2, x5, #0x1
  4057c4:	strb	wzr, [x2]
  4057c8:	cbz	x1, 405764 <ferror@plt+0x3034>
  4057cc:	tbz	w0, #2, 4056e4 <ferror@plt+0x2fb4>
  4057d0:	sub	w19, w19, #0x14
  4057d4:	lsr	x19, x1, x19
  4057d8:	add	x19, x19, #0x5
  4057dc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4057e0:	movk	x0, #0xcccd
  4057e4:	umulh	x19, x19, x0
  4057e8:	lsr	x19, x19, #3
  4057ec:	umulh	x0, x19, x0
  4057f0:	lsr	x0, x0, #3
  4057f4:	add	x0, x0, x0, lsl #2
  4057f8:	cmp	x19, x0, lsl #1
  4057fc:	b.ne	405714 <ferror@plt+0x2fe4>  // b.any
  405800:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405804:	movk	x0, #0xcccd
  405808:	umulh	x19, x19, x0
  40580c:	lsr	x19, x19, #3
  405810:	b	405714 <ferror@plt+0x2fe4>
  405814:	cbz	x0, 4058f4 <ferror@plt+0x31c4>
  405818:	stp	x29, x30, [sp, #-64]!
  40581c:	mov	x29, sp
  405820:	stp	x19, x20, [sp, #16]
  405824:	stp	x21, x22, [sp, #32]
  405828:	stp	x23, x24, [sp, #48]
  40582c:	mov	x19, x0
  405830:	mov	x24, x1
  405834:	mov	x22, x2
  405838:	mov	x23, x3
  40583c:	ldrsb	w4, [x0]
  405840:	cbz	w4, 4058fc <ferror@plt+0x31cc>
  405844:	cmp	x1, #0x0
  405848:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40584c:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405850:	b.eq	405904 <ferror@plt+0x31d4>  // b.none
  405854:	mov	x21, #0x0                   	// #0
  405858:	mov	x0, #0x0                   	// #0
  40585c:	b	4058b4 <ferror@plt+0x3184>
  405860:	ldrsb	w1, [x19, #1]
  405864:	mov	x20, x19
  405868:	cbnz	w1, 405870 <ferror@plt+0x3140>
  40586c:	add	x20, x19, #0x1
  405870:	cmp	x0, #0x0
  405874:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405878:	b.eq	4058ac <ferror@plt+0x317c>  // b.none
  40587c:	cmp	x0, x20
  405880:	b.cs	405914 <ferror@plt+0x31e4>  // b.hs, b.nlast
  405884:	sub	x1, x20, x0
  405888:	blr	x23
  40588c:	cmn	w0, #0x1
  405890:	b.eq	4058e0 <ferror@plt+0x31b0>  // b.none
  405894:	add	x1, x21, #0x1
  405898:	str	w0, [x24, x21, lsl #2]
  40589c:	ldrsb	w0, [x20]
  4058a0:	cbz	w0, 4058d8 <ferror@plt+0x31a8>
  4058a4:	mov	x21, x1
  4058a8:	mov	x0, #0x0                   	// #0
  4058ac:	ldrsb	w4, [x19, #1]!
  4058b0:	cbz	w4, 4058dc <ferror@plt+0x31ac>
  4058b4:	cmp	x22, x21
  4058b8:	b.ls	40590c <ferror@plt+0x31dc>  // b.plast
  4058bc:	cmp	x0, #0x0
  4058c0:	csel	x0, x0, x19, ne  // ne = any
  4058c4:	cmp	w4, #0x2c
  4058c8:	b.eq	405860 <ferror@plt+0x3130>  // b.none
  4058cc:	ldrsb	w1, [x19, #1]
  4058d0:	cbz	w1, 40586c <ferror@plt+0x313c>
  4058d4:	b	4058ac <ferror@plt+0x317c>
  4058d8:	mov	x21, x1
  4058dc:	mov	w0, w21
  4058e0:	ldp	x19, x20, [sp, #16]
  4058e4:	ldp	x21, x22, [sp, #32]
  4058e8:	ldp	x23, x24, [sp, #48]
  4058ec:	ldp	x29, x30, [sp], #64
  4058f0:	ret
  4058f4:	mov	w0, #0xffffffff            	// #-1
  4058f8:	ret
  4058fc:	mov	w0, #0xffffffff            	// #-1
  405900:	b	4058e0 <ferror@plt+0x31b0>
  405904:	mov	w0, #0xffffffff            	// #-1
  405908:	b	4058e0 <ferror@plt+0x31b0>
  40590c:	mov	w0, #0xfffffffe            	// #-2
  405910:	b	4058e0 <ferror@plt+0x31b0>
  405914:	mov	w0, #0xffffffff            	// #-1
  405918:	b	4058e0 <ferror@plt+0x31b0>
  40591c:	cbz	x0, 405994 <ferror@plt+0x3264>
  405920:	stp	x29, x30, [sp, #-32]!
  405924:	mov	x29, sp
  405928:	str	x19, [sp, #16]
  40592c:	mov	x19, x3
  405930:	mov	x3, x4
  405934:	ldrsb	w4, [x0]
  405938:	cmp	x19, #0x0
  40593c:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  405940:	b.eq	40599c <ferror@plt+0x326c>  // b.none
  405944:	ldr	x5, [x19]
  405948:	cmp	x5, x2
  40594c:	b.hi	4059a4 <ferror@plt+0x3274>  // b.pmore
  405950:	cmp	w4, #0x2b
  405954:	b.eq	40598c <ferror@plt+0x325c>  // b.none
  405958:	str	xzr, [x19]
  40595c:	ldr	x4, [x19]
  405960:	sub	x2, x2, x4
  405964:	add	x1, x1, x4, lsl #2
  405968:	bl	405814 <ferror@plt+0x30e4>
  40596c:	cmp	w0, #0x0
  405970:	b.le	405980 <ferror@plt+0x3250>
  405974:	ldr	x1, [x19]
  405978:	add	x1, x1, w0, sxtw
  40597c:	str	x1, [x19]
  405980:	ldr	x19, [sp, #16]
  405984:	ldp	x29, x30, [sp], #32
  405988:	ret
  40598c:	add	x0, x0, #0x1
  405990:	b	40595c <ferror@plt+0x322c>
  405994:	mov	w0, #0xffffffff            	// #-1
  405998:	ret
  40599c:	mov	w0, #0xffffffff            	// #-1
  4059a0:	b	405980 <ferror@plt+0x3250>
  4059a4:	mov	w0, #0xffffffff            	// #-1
  4059a8:	b	405980 <ferror@plt+0x3250>
  4059ac:	cmp	x2, #0x0
  4059b0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4059b4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4059b8:	b.eq	405a94 <ferror@plt+0x3364>  // b.none
  4059bc:	stp	x29, x30, [sp, #-64]!
  4059c0:	mov	x29, sp
  4059c4:	stp	x19, x20, [sp, #16]
  4059c8:	stp	x21, x22, [sp, #32]
  4059cc:	str	x23, [sp, #48]
  4059d0:	mov	x19, x0
  4059d4:	mov	x21, x1
  4059d8:	mov	x22, x2
  4059dc:	mov	x0, #0x0                   	// #0
  4059e0:	mov	w23, #0x1                   	// #1
  4059e4:	b	405a58 <ferror@plt+0x3328>
  4059e8:	ldrsb	w1, [x19, #1]
  4059ec:	mov	x20, x19
  4059f0:	cbnz	w1, 4059f8 <ferror@plt+0x32c8>
  4059f4:	add	x20, x19, #0x1
  4059f8:	cmp	x0, #0x0
  4059fc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405a00:	b.eq	405a54 <ferror@plt+0x3324>  // b.none
  405a04:	cmp	x0, x20
  405a08:	b.cs	405a9c <ferror@plt+0x336c>  // b.hs, b.nlast
  405a0c:	sub	x1, x20, x0
  405a10:	blr	x22
  405a14:	tbnz	w0, #31, 405a80 <ferror@plt+0x3350>
  405a18:	add	w1, w0, #0x7
  405a1c:	cmp	w0, #0x0
  405a20:	csel	w1, w1, w0, lt  // lt = tstop
  405a24:	asr	w1, w1, #3
  405a28:	negs	w3, w0
  405a2c:	and	w0, w0, #0x7
  405a30:	and	w3, w3, #0x7
  405a34:	csneg	w0, w0, w3, mi  // mi = first
  405a38:	lsl	w3, w23, w0
  405a3c:	ldrb	w0, [x21, w1, sxtw]
  405a40:	orr	w3, w3, w0
  405a44:	strb	w3, [x21, w1, sxtw]
  405a48:	ldrsb	w0, [x20]
  405a4c:	cbz	w0, 405aa4 <ferror@plt+0x3374>
  405a50:	mov	x0, #0x0                   	// #0
  405a54:	add	x19, x19, #0x1
  405a58:	ldrsb	w1, [x19]
  405a5c:	cbz	w1, 405a7c <ferror@plt+0x334c>
  405a60:	cmp	x0, #0x0
  405a64:	csel	x0, x0, x19, ne  // ne = any
  405a68:	cmp	w1, #0x2c
  405a6c:	b.eq	4059e8 <ferror@plt+0x32b8>  // b.none
  405a70:	ldrsb	w1, [x19, #1]
  405a74:	cbz	w1, 4059f4 <ferror@plt+0x32c4>
  405a78:	b	405a54 <ferror@plt+0x3324>
  405a7c:	mov	w0, #0x0                   	// #0
  405a80:	ldp	x19, x20, [sp, #16]
  405a84:	ldp	x21, x22, [sp, #32]
  405a88:	ldr	x23, [sp, #48]
  405a8c:	ldp	x29, x30, [sp], #64
  405a90:	ret
  405a94:	mov	w0, #0xffffffea            	// #-22
  405a98:	ret
  405a9c:	mov	w0, #0xffffffff            	// #-1
  405aa0:	b	405a80 <ferror@plt+0x3350>
  405aa4:	mov	w0, #0x0                   	// #0
  405aa8:	b	405a80 <ferror@plt+0x3350>
  405aac:	cmp	x2, #0x0
  405ab0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405ab4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405ab8:	b.eq	405b64 <ferror@plt+0x3434>  // b.none
  405abc:	stp	x29, x30, [sp, #-48]!
  405ac0:	mov	x29, sp
  405ac4:	stp	x19, x20, [sp, #16]
  405ac8:	stp	x21, x22, [sp, #32]
  405acc:	mov	x19, x0
  405ad0:	mov	x21, x1
  405ad4:	mov	x22, x2
  405ad8:	mov	x0, #0x0                   	// #0
  405adc:	b	405b2c <ferror@plt+0x33fc>
  405ae0:	ldrsb	w1, [x19, #1]
  405ae4:	mov	x20, x19
  405ae8:	cbnz	w1, 405af0 <ferror@plt+0x33c0>
  405aec:	add	x20, x19, #0x1
  405af0:	cmp	x0, #0x0
  405af4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405af8:	b.eq	405b28 <ferror@plt+0x33f8>  // b.none
  405afc:	cmp	x0, x20
  405b00:	b.cs	405b6c <ferror@plt+0x343c>  // b.hs, b.nlast
  405b04:	sub	x1, x20, x0
  405b08:	blr	x22
  405b0c:	tbnz	x0, #63, 405b54 <ferror@plt+0x3424>
  405b10:	ldr	x3, [x21]
  405b14:	orr	x0, x3, x0
  405b18:	str	x0, [x21]
  405b1c:	ldrsb	w0, [x20]
  405b20:	cbz	w0, 405b74 <ferror@plt+0x3444>
  405b24:	mov	x0, #0x0                   	// #0
  405b28:	add	x19, x19, #0x1
  405b2c:	ldrsb	w3, [x19]
  405b30:	cbz	w3, 405b50 <ferror@plt+0x3420>
  405b34:	cmp	x0, #0x0
  405b38:	csel	x0, x0, x19, ne  // ne = any
  405b3c:	cmp	w3, #0x2c
  405b40:	b.eq	405ae0 <ferror@plt+0x33b0>  // b.none
  405b44:	ldrsb	w1, [x19, #1]
  405b48:	cbz	w1, 405aec <ferror@plt+0x33bc>
  405b4c:	b	405b28 <ferror@plt+0x33f8>
  405b50:	mov	w0, #0x0                   	// #0
  405b54:	ldp	x19, x20, [sp, #16]
  405b58:	ldp	x21, x22, [sp, #32]
  405b5c:	ldp	x29, x30, [sp], #48
  405b60:	ret
  405b64:	mov	w0, #0xffffffea            	// #-22
  405b68:	ret
  405b6c:	mov	w0, #0xffffffff            	// #-1
  405b70:	b	405b54 <ferror@plt+0x3424>
  405b74:	mov	w0, #0x0                   	// #0
  405b78:	b	405b54 <ferror@plt+0x3424>
  405b7c:	stp	x29, x30, [sp, #-80]!
  405b80:	mov	x29, sp
  405b84:	str	xzr, [sp, #72]
  405b88:	cbz	x0, 405cd4 <ferror@plt+0x35a4>
  405b8c:	stp	x19, x20, [sp, #16]
  405b90:	stp	x21, x22, [sp, #32]
  405b94:	str	x23, [sp, #48]
  405b98:	mov	x19, x0
  405b9c:	mov	x23, x1
  405ba0:	mov	x20, x2
  405ba4:	mov	w21, w3
  405ba8:	str	w3, [x1]
  405bac:	str	w3, [x2]
  405bb0:	bl	4026a0 <__errno_location@plt>
  405bb4:	mov	x22, x0
  405bb8:	str	wzr, [x0]
  405bbc:	ldrsb	w0, [x19]
  405bc0:	cmp	w0, #0x3a
  405bc4:	b.eq	405c20 <ferror@plt+0x34f0>  // b.none
  405bc8:	mov	w2, #0xa                   	// #10
  405bcc:	add	x1, sp, #0x48
  405bd0:	mov	x0, x19
  405bd4:	bl	402500 <strtol@plt>
  405bd8:	str	w0, [x23]
  405bdc:	str	w0, [x20]
  405be0:	ldr	w0, [x22]
  405be4:	cbnz	w0, 405d04 <ferror@plt+0x35d4>
  405be8:	ldr	x1, [sp, #72]
  405bec:	cmp	x1, #0x0
  405bf0:	ccmp	x1, x19, #0x4, ne  // ne = any
  405bf4:	b.eq	405d18 <ferror@plt+0x35e8>  // b.none
  405bf8:	ldrsb	w2, [x1]
  405bfc:	cmp	w2, #0x3a
  405c00:	b.eq	405c68 <ferror@plt+0x3538>  // b.none
  405c04:	cmp	w2, #0x2d
  405c08:	b.eq	405c84 <ferror@plt+0x3554>  // b.none
  405c0c:	ldp	x19, x20, [sp, #16]
  405c10:	ldp	x21, x22, [sp, #32]
  405c14:	ldr	x23, [sp, #48]
  405c18:	ldp	x29, x30, [sp], #80
  405c1c:	ret
  405c20:	add	x19, x19, #0x1
  405c24:	mov	w2, #0xa                   	// #10
  405c28:	add	x1, sp, #0x48
  405c2c:	mov	x0, x19
  405c30:	bl	402500 <strtol@plt>
  405c34:	str	w0, [x20]
  405c38:	ldr	w0, [x22]
  405c3c:	cbnz	w0, 405cdc <ferror@plt+0x35ac>
  405c40:	ldr	x0, [sp, #72]
  405c44:	cbz	x0, 405cf0 <ferror@plt+0x35c0>
  405c48:	ldrsb	w1, [x0]
  405c4c:	cmp	w1, #0x0
  405c50:	ccmp	x0, x19, #0x4, eq  // eq = none
  405c54:	csetm	w0, eq  // eq = none
  405c58:	ldp	x19, x20, [sp, #16]
  405c5c:	ldp	x21, x22, [sp, #32]
  405c60:	ldr	x23, [sp, #48]
  405c64:	b	405c18 <ferror@plt+0x34e8>
  405c68:	ldrsb	w2, [x1, #1]
  405c6c:	cbnz	w2, 405c84 <ferror@plt+0x3554>
  405c70:	str	w21, [x20]
  405c74:	ldp	x19, x20, [sp, #16]
  405c78:	ldp	x21, x22, [sp, #32]
  405c7c:	ldr	x23, [sp, #48]
  405c80:	b	405c18 <ferror@plt+0x34e8>
  405c84:	add	x19, x1, #0x1
  405c88:	str	xzr, [sp, #72]
  405c8c:	str	wzr, [x22]
  405c90:	mov	w2, #0xa                   	// #10
  405c94:	add	x1, sp, #0x48
  405c98:	mov	x0, x19
  405c9c:	bl	402500 <strtol@plt>
  405ca0:	str	w0, [x20]
  405ca4:	ldr	w0, [x22]
  405ca8:	cbnz	w0, 405d2c <ferror@plt+0x35fc>
  405cac:	ldr	x0, [sp, #72]
  405cb0:	cbz	x0, 405d40 <ferror@plt+0x3610>
  405cb4:	ldrsb	w1, [x0]
  405cb8:	cmp	w1, #0x0
  405cbc:	ccmp	x0, x19, #0x4, eq  // eq = none
  405cc0:	csetm	w0, eq  // eq = none
  405cc4:	ldp	x19, x20, [sp, #16]
  405cc8:	ldp	x21, x22, [sp, #32]
  405ccc:	ldr	x23, [sp, #48]
  405cd0:	b	405c18 <ferror@plt+0x34e8>
  405cd4:	mov	w0, #0x0                   	// #0
  405cd8:	b	405c18 <ferror@plt+0x34e8>
  405cdc:	mov	w0, #0xffffffff            	// #-1
  405ce0:	ldp	x19, x20, [sp, #16]
  405ce4:	ldp	x21, x22, [sp, #32]
  405ce8:	ldr	x23, [sp, #48]
  405cec:	b	405c18 <ferror@plt+0x34e8>
  405cf0:	mov	w0, #0xffffffff            	// #-1
  405cf4:	ldp	x19, x20, [sp, #16]
  405cf8:	ldp	x21, x22, [sp, #32]
  405cfc:	ldr	x23, [sp, #48]
  405d00:	b	405c18 <ferror@plt+0x34e8>
  405d04:	mov	w0, #0xffffffff            	// #-1
  405d08:	ldp	x19, x20, [sp, #16]
  405d0c:	ldp	x21, x22, [sp, #32]
  405d10:	ldr	x23, [sp, #48]
  405d14:	b	405c18 <ferror@plt+0x34e8>
  405d18:	mov	w0, #0xffffffff            	// #-1
  405d1c:	ldp	x19, x20, [sp, #16]
  405d20:	ldp	x21, x22, [sp, #32]
  405d24:	ldr	x23, [sp, #48]
  405d28:	b	405c18 <ferror@plt+0x34e8>
  405d2c:	mov	w0, #0xffffffff            	// #-1
  405d30:	ldp	x19, x20, [sp, #16]
  405d34:	ldp	x21, x22, [sp, #32]
  405d38:	ldr	x23, [sp, #48]
  405d3c:	b	405c18 <ferror@plt+0x34e8>
  405d40:	mov	w0, #0xffffffff            	// #-1
  405d44:	ldp	x19, x20, [sp, #16]
  405d48:	ldp	x21, x22, [sp, #32]
  405d4c:	ldr	x23, [sp, #48]
  405d50:	b	405c18 <ferror@plt+0x34e8>
  405d54:	cmp	x0, #0x0
  405d58:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405d5c:	b.eq	405e24 <ferror@plt+0x36f4>  // b.none
  405d60:	stp	x29, x30, [sp, #-80]!
  405d64:	mov	x29, sp
  405d68:	stp	x19, x20, [sp, #16]
  405d6c:	stp	x21, x22, [sp, #32]
  405d70:	stp	x23, x24, [sp, #48]
  405d74:	mov	x20, x1
  405d78:	add	x24, sp, #0x40
  405d7c:	add	x23, sp, #0x48
  405d80:	b	405db0 <ferror@plt+0x3680>
  405d84:	cmp	x19, #0x0
  405d88:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405d8c:	ccmp	x21, x22, #0x0, ne  // ne = any
  405d90:	b.ne	405e0c <ferror@plt+0x36dc>  // b.any
  405d94:	mov	x2, x21
  405d98:	mov	x1, x20
  405d9c:	mov	x0, x19
  405da0:	bl	402370 <strncmp@plt>
  405da4:	cbnz	w0, 405e0c <ferror@plt+0x36dc>
  405da8:	add	x0, x19, x21
  405dac:	add	x20, x20, x22
  405db0:	mov	x1, x24
  405db4:	bl	4044f4 <ferror@plt+0x1dc4>
  405db8:	mov	x19, x0
  405dbc:	mov	x1, x23
  405dc0:	mov	x0, x20
  405dc4:	bl	4044f4 <ferror@plt+0x1dc4>
  405dc8:	mov	x20, x0
  405dcc:	ldr	x21, [sp, #64]
  405dd0:	ldr	x22, [sp, #72]
  405dd4:	adds	x0, x21, x22
  405dd8:	b.eq	405e04 <ferror@plt+0x36d4>  // b.none
  405ddc:	cmp	x0, #0x1
  405de0:	b.ne	405d84 <ferror@plt+0x3654>  // b.any
  405de4:	cbz	x19, 405df4 <ferror@plt+0x36c4>
  405de8:	ldrsb	w0, [x19]
  405dec:	cmp	w0, #0x2f
  405df0:	b.eq	405e04 <ferror@plt+0x36d4>  // b.none
  405df4:	cbz	x20, 405e0c <ferror@plt+0x36dc>
  405df8:	ldrsb	w0, [x20]
  405dfc:	cmp	w0, #0x2f
  405e00:	b.ne	405d84 <ferror@plt+0x3654>  // b.any
  405e04:	mov	w0, #0x1                   	// #1
  405e08:	b	405e10 <ferror@plt+0x36e0>
  405e0c:	mov	w0, #0x0                   	// #0
  405e10:	ldp	x19, x20, [sp, #16]
  405e14:	ldp	x21, x22, [sp, #32]
  405e18:	ldp	x23, x24, [sp, #48]
  405e1c:	ldp	x29, x30, [sp], #80
  405e20:	ret
  405e24:	mov	w0, #0x0                   	// #0
  405e28:	ret
  405e2c:	stp	x29, x30, [sp, #-64]!
  405e30:	mov	x29, sp
  405e34:	stp	x19, x20, [sp, #16]
  405e38:	mov	x19, x0
  405e3c:	orr	x0, x0, x1
  405e40:	cbz	x0, 405ec4 <ferror@plt+0x3794>
  405e44:	stp	x21, x22, [sp, #32]
  405e48:	mov	x21, x1
  405e4c:	mov	x22, x2
  405e50:	cbz	x19, 405ed8 <ferror@plt+0x37a8>
  405e54:	cbz	x1, 405ef0 <ferror@plt+0x37c0>
  405e58:	stp	x23, x24, [sp, #48]
  405e5c:	mov	x0, x19
  405e60:	bl	402180 <strlen@plt>
  405e64:	mov	x23, x0
  405e68:	mvn	x0, x0
  405e6c:	mov	x20, #0x0                   	// #0
  405e70:	cmp	x0, x22
  405e74:	b.cc	405f04 <ferror@plt+0x37d4>  // b.lo, b.ul, b.last
  405e78:	add	x24, x23, x22
  405e7c:	add	x0, x24, #0x1
  405e80:	bl	402340 <malloc@plt>
  405e84:	mov	x20, x0
  405e88:	cbz	x0, 405f10 <ferror@plt+0x37e0>
  405e8c:	mov	x2, x23
  405e90:	mov	x1, x19
  405e94:	bl	402140 <memcpy@plt>
  405e98:	mov	x2, x22
  405e9c:	mov	x1, x21
  405ea0:	add	x0, x20, x23
  405ea4:	bl	402140 <memcpy@plt>
  405ea8:	strb	wzr, [x20, x24]
  405eac:	ldp	x21, x22, [sp, #32]
  405eb0:	ldp	x23, x24, [sp, #48]
  405eb4:	mov	x0, x20
  405eb8:	ldp	x19, x20, [sp, #16]
  405ebc:	ldp	x29, x30, [sp], #64
  405ec0:	ret
  405ec4:	adrp	x0, 406000 <ferror@plt+0x38d0>
  405ec8:	add	x0, x0, #0x4c0
  405ecc:	bl	402410 <strdup@plt>
  405ed0:	mov	x20, x0
  405ed4:	b	405eb4 <ferror@plt+0x3784>
  405ed8:	mov	x1, x2
  405edc:	mov	x0, x21
  405ee0:	bl	402590 <strndup@plt>
  405ee4:	mov	x20, x0
  405ee8:	ldp	x21, x22, [sp, #32]
  405eec:	b	405eb4 <ferror@plt+0x3784>
  405ef0:	mov	x0, x19
  405ef4:	bl	402410 <strdup@plt>
  405ef8:	mov	x20, x0
  405efc:	ldp	x21, x22, [sp, #32]
  405f00:	b	405eb4 <ferror@plt+0x3784>
  405f04:	ldp	x21, x22, [sp, #32]
  405f08:	ldp	x23, x24, [sp, #48]
  405f0c:	b	405eb4 <ferror@plt+0x3784>
  405f10:	ldp	x21, x22, [sp, #32]
  405f14:	ldp	x23, x24, [sp, #48]
  405f18:	b	405eb4 <ferror@plt+0x3784>
  405f1c:	stp	x29, x30, [sp, #-32]!
  405f20:	mov	x29, sp
  405f24:	stp	x19, x20, [sp, #16]
  405f28:	mov	x20, x0
  405f2c:	mov	x19, x1
  405f30:	mov	x2, #0x0                   	// #0
  405f34:	cbz	x1, 405f44 <ferror@plt+0x3814>
  405f38:	mov	x0, x1
  405f3c:	bl	402180 <strlen@plt>
  405f40:	mov	x2, x0
  405f44:	mov	x1, x19
  405f48:	mov	x0, x20
  405f4c:	bl	405e2c <ferror@plt+0x36fc>
  405f50:	ldp	x19, x20, [sp, #16]
  405f54:	ldp	x29, x30, [sp], #32
  405f58:	ret
  405f5c:	stp	x29, x30, [sp, #-288]!
  405f60:	mov	x29, sp
  405f64:	str	x19, [sp, #16]
  405f68:	mov	x19, x0
  405f6c:	str	x2, [sp, #240]
  405f70:	str	x3, [sp, #248]
  405f74:	str	x4, [sp, #256]
  405f78:	str	x5, [sp, #264]
  405f7c:	str	x6, [sp, #272]
  405f80:	str	x7, [sp, #280]
  405f84:	str	q0, [sp, #112]
  405f88:	str	q1, [sp, #128]
  405f8c:	str	q2, [sp, #144]
  405f90:	str	q3, [sp, #160]
  405f94:	str	q4, [sp, #176]
  405f98:	str	q5, [sp, #192]
  405f9c:	str	q6, [sp, #208]
  405fa0:	str	q7, [sp, #224]
  405fa4:	add	x0, sp, #0x120
  405fa8:	str	x0, [sp, #80]
  405fac:	str	x0, [sp, #88]
  405fb0:	add	x0, sp, #0xf0
  405fb4:	str	x0, [sp, #96]
  405fb8:	mov	w0, #0xffffffd0            	// #-48
  405fbc:	str	w0, [sp, #104]
  405fc0:	mov	w0, #0xffffff80            	// #-128
  405fc4:	str	w0, [sp, #108]
  405fc8:	ldp	x2, x3, [sp, #80]
  405fcc:	stp	x2, x3, [sp, #32]
  405fd0:	ldp	x2, x3, [sp, #96]
  405fd4:	stp	x2, x3, [sp, #48]
  405fd8:	add	x2, sp, #0x20
  405fdc:	add	x0, sp, #0x48
  405fe0:	bl	402580 <vasprintf@plt>
  405fe4:	tbnz	w0, #31, 406014 <ferror@plt+0x38e4>
  405fe8:	sxtw	x2, w0
  405fec:	ldr	x1, [sp, #72]
  405ff0:	mov	x0, x19
  405ff4:	bl	405e2c <ferror@plt+0x36fc>
  405ff8:	mov	x19, x0
  405ffc:	ldr	x0, [sp, #72]
  406000:	bl	402540 <free@plt>
  406004:	mov	x0, x19
  406008:	ldr	x19, [sp, #16]
  40600c:	ldp	x29, x30, [sp], #288
  406010:	ret
  406014:	mov	x19, #0x0                   	// #0
  406018:	b	406004 <ferror@plt+0x38d4>
  40601c:	stp	x29, x30, [sp, #-80]!
  406020:	mov	x29, sp
  406024:	stp	x19, x20, [sp, #16]
  406028:	stp	x21, x22, [sp, #32]
  40602c:	mov	x19, x0
  406030:	ldr	x21, [x0]
  406034:	ldrsb	w0, [x21]
  406038:	cbz	w0, 40616c <ferror@plt+0x3a3c>
  40603c:	stp	x23, x24, [sp, #48]
  406040:	mov	x24, x1
  406044:	mov	x22, x2
  406048:	mov	w23, w3
  40604c:	mov	x1, x2
  406050:	mov	x0, x21
  406054:	bl	4025a0 <strspn@plt>
  406058:	add	x20, x21, x0
  40605c:	ldrsb	w21, [x21, x0]
  406060:	cbz	w21, 4060d8 <ferror@plt+0x39a8>
  406064:	cbz	w23, 40613c <ferror@plt+0x3a0c>
  406068:	mov	w1, w21
  40606c:	adrp	x0, 407000 <ferror@plt+0x48d0>
  406070:	add	x0, x0, #0x70
  406074:	bl	4025b0 <strchr@plt>
  406078:	cbz	x0, 4060f8 <ferror@plt+0x39c8>
  40607c:	strb	w21, [sp, #72]
  406080:	strb	wzr, [sp, #73]
  406084:	add	x23, x20, #0x1
  406088:	add	x1, sp, #0x48
  40608c:	mov	x0, x23
  406090:	bl	404568 <ferror@plt+0x1e38>
  406094:	str	x0, [x24]
  406098:	add	x1, x20, x0
  40609c:	ldrsb	w1, [x1, #1]
  4060a0:	cmp	w1, #0x0
  4060a4:	ccmp	w21, w1, #0x0, ne  // ne = any
  4060a8:	b.ne	4060e8 <ferror@plt+0x39b8>  // b.any
  4060ac:	add	x0, x0, #0x2
  4060b0:	add	x21, x20, x0
  4060b4:	ldrsb	w1, [x20, x0]
  4060b8:	cbz	w1, 4060c8 <ferror@plt+0x3998>
  4060bc:	mov	x0, x22
  4060c0:	bl	4025b0 <strchr@plt>
  4060c4:	cbz	x0, 4060e8 <ferror@plt+0x39b8>
  4060c8:	str	x21, [x19]
  4060cc:	mov	x20, x23
  4060d0:	ldp	x23, x24, [sp, #48]
  4060d4:	b	406158 <ferror@plt+0x3a28>
  4060d8:	str	x20, [x19]
  4060dc:	mov	x20, #0x0                   	// #0
  4060e0:	ldp	x23, x24, [sp, #48]
  4060e4:	b	406158 <ferror@plt+0x3a28>
  4060e8:	str	x20, [x19]
  4060ec:	mov	x20, #0x0                   	// #0
  4060f0:	ldp	x23, x24, [sp, #48]
  4060f4:	b	406158 <ferror@plt+0x3a28>
  4060f8:	mov	x1, x22
  4060fc:	mov	x0, x20
  406100:	bl	404568 <ferror@plt+0x1e38>
  406104:	str	x0, [x24]
  406108:	add	x21, x20, x0
  40610c:	ldrsb	w1, [x20, x0]
  406110:	cbz	w1, 406120 <ferror@plt+0x39f0>
  406114:	mov	x0, x22
  406118:	bl	4025b0 <strchr@plt>
  40611c:	cbz	x0, 40612c <ferror@plt+0x39fc>
  406120:	str	x21, [x19]
  406124:	ldp	x23, x24, [sp, #48]
  406128:	b	406158 <ferror@plt+0x3a28>
  40612c:	str	x20, [x19]
  406130:	mov	x20, x0
  406134:	ldp	x23, x24, [sp, #48]
  406138:	b	406158 <ferror@plt+0x3a28>
  40613c:	mov	x1, x22
  406140:	mov	x0, x20
  406144:	bl	402670 <strcspn@plt>
  406148:	str	x0, [x24]
  40614c:	add	x0, x20, x0
  406150:	str	x0, [x19]
  406154:	ldp	x23, x24, [sp, #48]
  406158:	mov	x0, x20
  40615c:	ldp	x19, x20, [sp, #16]
  406160:	ldp	x21, x22, [sp, #32]
  406164:	ldp	x29, x30, [sp], #80
  406168:	ret
  40616c:	mov	x20, #0x0                   	// #0
  406170:	b	406158 <ferror@plt+0x3a28>
  406174:	stp	x29, x30, [sp, #-32]!
  406178:	mov	x29, sp
  40617c:	str	x19, [sp, #16]
  406180:	mov	x19, x0
  406184:	mov	x0, x19
  406188:	bl	4023a0 <fgetc@plt>
  40618c:	cmn	w0, #0x1
  406190:	b.eq	4061a4 <ferror@plt+0x3a74>  // b.none
  406194:	cmp	w0, #0xa
  406198:	b.ne	406184 <ferror@plt+0x3a54>  // b.any
  40619c:	mov	w0, #0x0                   	// #0
  4061a0:	b	4061a8 <ferror@plt+0x3a78>
  4061a4:	mov	w0, #0x1                   	// #1
  4061a8:	ldr	x19, [sp, #16]
  4061ac:	ldp	x29, x30, [sp], #32
  4061b0:	ret
  4061b4:	nop
  4061b8:	stp	x29, x30, [sp, #-64]!
  4061bc:	mov	x29, sp
  4061c0:	stp	x19, x20, [sp, #16]
  4061c4:	adrp	x20, 418000 <ferror@plt+0x158d0>
  4061c8:	add	x20, x20, #0xdd0
  4061cc:	stp	x21, x22, [sp, #32]
  4061d0:	adrp	x21, 418000 <ferror@plt+0x158d0>
  4061d4:	add	x21, x21, #0xdc8
  4061d8:	sub	x20, x20, x21
  4061dc:	mov	w22, w0
  4061e0:	stp	x23, x24, [sp, #48]
  4061e4:	mov	x23, x1
  4061e8:	mov	x24, x2
  4061ec:	bl	402100 <memcpy@plt-0x40>
  4061f0:	cmp	xzr, x20, asr #3
  4061f4:	b.eq	406220 <ferror@plt+0x3af0>  // b.none
  4061f8:	asr	x20, x20, #3
  4061fc:	mov	x19, #0x0                   	// #0
  406200:	ldr	x3, [x21, x19, lsl #3]
  406204:	mov	x2, x24
  406208:	add	x19, x19, #0x1
  40620c:	mov	x1, x23
  406210:	mov	w0, w22
  406214:	blr	x3
  406218:	cmp	x20, x19
  40621c:	b.ne	406200 <ferror@plt+0x3ad0>  // b.any
  406220:	ldp	x19, x20, [sp, #16]
  406224:	ldp	x21, x22, [sp, #32]
  406228:	ldp	x23, x24, [sp, #48]
  40622c:	ldp	x29, x30, [sp], #64
  406230:	ret
  406234:	nop
  406238:	ret
  40623c:	nop
  406240:	adrp	x2, 419000 <ferror@plt+0x168d0>
  406244:	mov	x1, #0x0                   	// #0
  406248:	ldr	x2, [x2, #776]
  40624c:	b	402290 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406250 <.fini>:
  406250:	stp	x29, x30, [sp, #-16]!
  406254:	mov	x29, sp
  406258:	ldp	x29, x30, [sp], #16
  40625c:	ret
