#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002e0b8b83c20 .scope module, "SPI_Master_TB" "SPI_Master_TB" 2 14;
 .timescale -9 -11;
v000002e0b8c0e980_0 .net "SPI_CSN", 0 0, L_000002e0b8bb4b10;  1 drivers
v000002e0b8c0d8a0_0 .net "SPI_MISO", 0 0, v000002e0b8c0d260_0;  1 drivers
v000002e0b8c0e020_0 .net "SPI_MOSI", 0 0, L_000002e0b8c19740;  1 drivers
v000002e0b8c0d4e0_0 .net "SPI_SCLK", 0 0, L_000002e0b8bb52f0;  1 drivers
v000002e0b8c0eac0_0 .net "clk", 0 0, v000002e0b8c0d800_0;  1 drivers
v000002e0b8c0d580_0 .net "rd_en", 0 0, v000002e0b8c0d1c0_0;  1 drivers
v000002e0b8c0ec00_0 .net "rd_finish", 0 0, L_000002e0b8bb48e0;  1 drivers
v000002e0b8c0da80_0 .net "rst_n", 0 0, v000002e0b8c0e700_0;  1 drivers
v000002e0b8c0d620_0 .net "rx_rd_data", 0 0, L_000002e0b8c19ba0;  1 drivers
v000002e0b8c0eca0_0 .net "sclk_divider", 7 0, v000002e0b8c0eb60_0;  1 drivers
v000002e0b8c0d6c0_0 .net "tx_wr_data", 7 0, v000002e0b8c0d9e0_0;  1 drivers
v000002e0b8c0d760_0 .net "wr_en", 0 0, v000002e0b8c0e3e0_0;  1 drivers
v000002e0b8c0db20_0 .net "wr_finish", 0 0, L_000002e0b8bb4db0;  1 drivers
S_000002e0b8ba9e00 .scope module, "u_SPI_Master" "SPI_Master" 2 42, 3 8 0, S_000002e0b8b83c20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "sclk_divider";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 1 "rx_rd_data";
    .port_info 6 /INPUT 1 "SPI_MISO";
    .port_info 7 /OUTPUT 1 "wr_finish";
    .port_info 8 /OUTPUT 1 "rd_finish";
    .port_info 9 /INPUT 8 "tx_wr_data";
    .port_info 10 /OUTPUT 1 "SPI_SCLK";
    .port_info 11 /OUTPUT 1 "SPI_CSN";
    .port_info 12 /OUTPUT 1 "SPI_MOSI";
P_000002e0b8ba9f90 .param/l "CSN_DISABLE" 1 3 94, C4<101>;
P_000002e0b8ba9fc8 .param/l "CSN_ENABLE" 1 3 89, C4<010>;
P_000002e0b8baa000 .param/l "FINISH" 1 3 95, C4<110>;
P_000002e0b8baa038 .param/l "IDLE" 1 3 88, C4<001>;
P_000002e0b8baa070 .param/l "READ_DATA" 1 3 93, C4<100>;
P_000002e0b8baa0a8 .param/l "WRITE_DATA" 1 3 92, C4<011>;
L_000002e0b8bb5670 .functor NOT 1, v000002e0b8c0e160_0, C4<0>, C4<0>, C4<0>;
L_000002e0b8bb4d40 .functor AND 1, L_000002e0b8bb5670, v000002e0b8baf260_0, C4<1>, C4<1>;
L_000002e0b8bb4f00 .functor NOT 1, v000002e0b8baf260_0, C4<0>, C4<0>, C4<0>;
L_000002e0b8bb5280 .functor AND 1, v000002e0b8c0e160_0, L_000002e0b8bb4f00, C4<1>, C4<1>;
L_000002e0b8bb4db0 .functor BUFZ 1, v000002e0b8c0e480_0, C4<0>, C4<0>, C4<0>;
L_000002e0b8bb48e0 .functor BUFZ 1, v000002e0b8baef40_0, C4<0>, C4<0>, C4<0>;
L_000002e0b8bb52f0 .functor BUFZ 1, v000002e0b8baf260_0, C4<0>, C4<0>, C4<0>;
L_000002e0b8bb4b10 .functor BUFZ 1, v000002e0b8baec20_0, C4<0>, C4<0>, C4<0>;
v000002e0b8bae900_0 .net "SPI_CSN", 0 0, L_000002e0b8bb4b10;  alias, 1 drivers
v000002e0b8bae540_0 .net "SPI_MISO", 0 0, v000002e0b8c0d260_0;  alias, 1 drivers
v000002e0b8baefe0_0 .net "SPI_MOSI", 0 0, L_000002e0b8c19740;  alias, 1 drivers
v000002e0b8bae860_0 .net "SPI_SCLK", 0 0, L_000002e0b8bb52f0;  alias, 1 drivers
v000002e0b8baeea0_0 .net *"_ivl_0", 0 0, L_000002e0b8bb5670;  1 drivers
L_000002e0b9740088 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002e0b8bae9a0_0 .net/2u *"_ivl_10", 2 0, L_000002e0b9740088;  1 drivers
v000002e0b8baf300_0 .net *"_ivl_12", 0 0, L_000002e0b8c0e0c0;  1 drivers
L_000002e0b97400d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002e0b8bae400_0 .net/2u *"_ivl_14", 7 0, L_000002e0b97400d0;  1 drivers
v000002e0b8baea40_0 .net *"_ivl_16", 7 0, L_000002e0b8c196a0;  1 drivers
v000002e0b8baeae0_0 .net *"_ivl_29", 0 0, L_000002e0b8c1afa0;  1 drivers
v000002e0b8bae5e0_0 .net *"_ivl_31", 0 0, L_000002e0b8c1a140;  1 drivers
L_000002e0b9740118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002e0b8baeb80_0 .net/2u *"_ivl_32", 0 0, L_000002e0b9740118;  1 drivers
v000002e0b8bae4a0_0 .net *"_ivl_4", 0 0, L_000002e0b8bb4f00;  1 drivers
v000002e0b8baf120_0 .net *"_ivl_9", 2 0, L_000002e0b8c0ede0;  1 drivers
v000002e0b8baecc0_0 .net "clk", 0 0, v000002e0b8c0d800_0;  alias, 1 drivers
v000002e0b8baf080_0 .var "curr_state", 7 0;
v000002e0b8baed60_0 .var "next_state", 7 0;
v000002e0b8baec20_0 .var "r_csn", 0 0;
v000002e0b8baee00_0 .var "r_rd_en", 0 0;
v000002e0b8baef40_0 .var "r_rd_finish", 0 0;
v000002e0b8baf1c0_0 .var "r_rx_rd_data", 7 0;
v000002e0b8baf260_0 .var "r_sclk", 0 0;
v000002e0b8c0e160_0 .var "r_sclk_d0", 0 0;
v000002e0b8c0ed40_0 .var "r_sclk_divider", 7 0;
v000002e0b8c0e840_0 .var "r_sclk_enable", 0 0;
v000002e0b8c0ee80_0 .var "r_spi_addr_cnt", 7 0;
v000002e0b8c0dda0_0 .var "r_wr_data", 7 0;
v000002e0b8c0e7a0_0 .var "r_wr_en", 0 0;
v000002e0b8c0e480_0 .var "r_wr_finish", 0 0;
v000002e0b8c0e200_0 .var "r_wr_mode", 1 0;
v000002e0b8c0e8e0_0 .net "rd_en", 0 0, v000002e0b8c0d1c0_0;  alias, 1 drivers
v000002e0b8c0e520_0 .net "rd_finish", 0 0, L_000002e0b8bb48e0;  alias, 1 drivers
v000002e0b8c0e2a0_0 .net "rst_n", 0 0, v000002e0b8c0e700_0;  alias, 1 drivers
v000002e0b8c0ea20_0 .net "rx_rd_data", 0 0, L_000002e0b8c19ba0;  alias, 1 drivers
v000002e0b8c0dbc0_0 .net "sclk_divider", 7 0, v000002e0b8c0eb60_0;  alias, 1 drivers
v000002e0b8c0dc60_0 .net "sclk_nedge", 0 0, L_000002e0b8bb5280;  1 drivers
v000002e0b8c0ef20_0 .net "sclk_pedge", 0 0, L_000002e0b8bb4d40;  1 drivers
v000002e0b8c0d120_0 .net "tx_wr_data", 7 0, v000002e0b8c0d9e0_0;  alias, 1 drivers
v000002e0b8c0de40_0 .net "wr_en", 0 0, v000002e0b8c0e3e0_0;  alias, 1 drivers
v000002e0b8c0e5c0_0 .net "wr_finish", 0 0, L_000002e0b8bb4db0;  alias, 1 drivers
E_000002e0b8bb7f00 .event posedge, v000002e0b8baecc0_0;
E_000002e0b8bb7ac0/0 .event anyedge, v000002e0b8baf080_0, v000002e0b8c0de40_0, v000002e0b8c0e8e0_0, v000002e0b8c0dc60_0;
E_000002e0b8bb7ac0/1 .event anyedge, v000002e0b8c0e200_0, v000002e0b8c0ee80_0;
E_000002e0b8bb7ac0 .event/or E_000002e0b8bb7ac0/0, E_000002e0b8bb7ac0/1;
L_000002e0b8c0ede0 .part v000002e0b8c0ee80_0, 0, 3;
L_000002e0b8c0e0c0 .cmp/eq 3, L_000002e0b8c0ede0, L_000002e0b9740088;
L_000002e0b8c196a0 .functor MUXZ 8, L_000002e0b97400d0, v000002e0b8baf1c0_0, L_000002e0b8c0e0c0, C4<>;
L_000002e0b8c19ba0 .part L_000002e0b8c196a0, 0, 1;
L_000002e0b8c1afa0 .reduce/nor v000002e0b8baec20_0;
L_000002e0b8c1a140 .part v000002e0b8c0dda0_0, 7, 1;
L_000002e0b8c19740 .functor MUXZ 1, L_000002e0b9740118, L_000002e0b8c1a140, L_000002e0b8c1afa0, C4<>;
S_000002e0b8baa0f0 .scope module, "u_SPI_Master_PAEETRN" "SPI_Master_PATTERN" 2 63, 4 12 0, S_000002e0b8b83c20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "sclk_divider";
    .port_info 3 /OUTPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "rx_rd_data";
    .port_info 6 /OUTPUT 1 "SPI_MISO";
    .port_info 7 /INPUT 1 "wr_finish";
    .port_info 8 /INPUT 1 "rd_finish";
    .port_info 9 /OUTPUT 8 "tx_wr_data";
    .port_info 10 /INPUT 1 "SPI_SCLK";
    .port_info 11 /INPUT 1 "SPI_CSN";
    .port_info 12 /INPUT 1 "SPI_MOSI";
v000002e0b8c0dee0_0 .var/i "PATNUM", 31 0;
v000002e0b8c0d080_0 .net "SPI_CSN", 0 0, L_000002e0b8bb4b10;  alias, 1 drivers
v000002e0b8c0d260_0 .var "SPI_MISO", 0 0;
v000002e0b8c0dd00_0 .net "SPI_MOSI", 0 0, L_000002e0b8c19740;  alias, 1 drivers
v000002e0b8c0e340_0 .net "SPI_SCLK", 0 0, L_000002e0b8bb52f0;  alias, 1 drivers
v000002e0b8c0e660_0 .var/i "a", 31 0;
v000002e0b8c0d800_0 .var "clk", 0 0;
v000002e0b8c0d300_0 .var/i "pat_file", 31 0;
v000002e0b8c0df80_0 .var/i "patcount", 31 0;
v000002e0b8c0d1c0_0 .var "rd_en", 0 0;
v000002e0b8c0d940_0 .net "rd_finish", 0 0, L_000002e0b8bb48e0;  alias, 1 drivers
v000002e0b8c0e700_0 .var "rst_n", 0 0;
v000002e0b8c0d3a0_0 .net "rx_rd_data", 0 0, L_000002e0b8c19ba0;  alias, 1 drivers
v000002e0b8c0eb60_0 .var "sclk_divider", 7 0;
v000002e0b8c0d9e0_0 .var "tx_wr_data", 7 0;
v000002e0b8c0e3e0_0 .var "wr_en", 0 0;
v000002e0b8c0d440_0 .net "wr_finish", 0 0, L_000002e0b8bb4db0;  alias, 1 drivers
S_000002e0b8b52c10 .scope task, "read_data" "read_data" 4 126, 4 126 0, S_000002e0b8baa0f0;
 .timescale -9 -11;
E_000002e0b8bb8740 .event negedge, v000002e0b8baecc0_0;
TD_SPI_Master_TB.u_SPI_Master_PAEETRN.read_data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e0b8c0d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e0b8c0e3e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e0b8c0d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002e0b8c0eb60_0, 0, 8;
    %pushi/vec4 64, 0, 7;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 7;
    %sub;
    %wait E_000002e0b8bb8740;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_000002e0b8c17050 .scope task, "write_data" "write_data" 4 114, 4 114 0, S_000002e0b8baa0f0;
 .timescale -9 -11;
TD_SPI_Master_TB.u_SPI_Master_PAEETRN.write_data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e0b8c0e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e0b8c0d1c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e0b8c0e3e0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002e0b8c0eb60_0, 0, 8;
    %vpi_func 4 119 "$fscanf" 32, v000002e0b8c0d300_0, "%h", v000002e0b8c0d9e0_0 {0 0 0};
    %store/vec4 v000002e0b8c0e660_0, 0, 32;
    %pushi/vec4 64, 0, 7;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 7;
    %sub;
    %wait E_000002e0b8bb8740;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %end;
    .scope S_000002e0b8ba9e00;
T_2 ;
    %wait E_000002e0b8bb7f00;
    %load/vec4 v000002e0b8c0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8c0e7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8baee00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002e0b8c0de40_0;
    %assign/vec4 v000002e0b8c0e7a0_0, 0;
    %load/vec4 v000002e0b8c0e8e0_0;
    %assign/vec4 v000002e0b8baee00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002e0b8ba9e00;
T_3 ;
    %wait E_000002e0b8bb7f00;
    %load/vec4 v000002e0b8c0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002e0b8c0e200_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002e0b8c0de40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002e0b8c0e200_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002e0b8c0e8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002e0b8c0e200_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002e0b8ba9e00;
T_4 ;
    %wait E_000002e0b8bb7f00;
    %load/vec4 v000002e0b8c0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8c0e840_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002e0b8baf080_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8c0e840_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002e0b8baf080_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e0b8c0e840_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002e0b8ba9e00;
T_5 ;
    %wait E_000002e0b8bb7f00;
    %load/vec4 v000002e0b8c0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8c0ed40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002e0b8c0e840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002e0b8c0ed40_0;
    %load/vec4 v000002e0b8c0dbc0_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8c0ed40_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000002e0b8c0ed40_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002e0b8c0ed40_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8c0ed40_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002e0b8ba9e00;
T_6 ;
    %wait E_000002e0b8bb7f00;
    %load/vec4 v000002e0b8c0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8baf260_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002e0b8c0e840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002e0b8c0ed40_0;
    %load/vec4 v000002e0b8c0dbc0_0;
    %cmp/e;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000002e0b8baf260_0;
    %inv;
    %assign/vec4 v000002e0b8baf260_0, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8baf260_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002e0b8ba9e00;
T_7 ;
    %wait E_000002e0b8bb7f00;
    %load/vec4 v000002e0b8c0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8c0e160_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002e0b8baf260_0;
    %assign/vec4 v000002e0b8c0e160_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002e0b8ba9e00;
T_8 ;
    %wait E_000002e0b8bb7f00;
    %load/vec4 v000002e0b8c0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e0b8baec20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002e0b8baf080_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e0b8baec20_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002e0b8baf080_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e0b8c0dc60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8baec20_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002e0b8ba9e00;
T_9 ;
    %wait E_000002e0b8bb7f00;
    %load/vec4 v000002e0b8c0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002e0b8baf080_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002e0b8baed60_0;
    %assign/vec4 v000002e0b8baf080_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002e0b8ba9e00;
T_10 ;
    %wait E_000002e0b8bb7ac0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
    %load/vec4 v000002e0b8baf080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v000002e0b8c0de40_0;
    %load/vec4 v000002e0b8c0e8e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
T_10.9 ;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v000002e0b8c0dc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v000002e0b8c0e200_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v000002e0b8c0e200_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
T_10.15 ;
T_10.13 ;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
T_10.11 ;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v000002e0b8c0ee80_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e0b8c0dc60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
T_10.17 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v000002e0b8c0ee80_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e0b8c0dc60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
T_10.19 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v000002e0b8c0dc60_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
T_10.21 ;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002e0b8baed60_0, 0, 8;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002e0b8ba9e00;
T_11 ;
    %wait E_000002e0b8bb7f00;
    %load/vec4 v000002e0b8c0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8c0ee80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8c0dda0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8baf1c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002e0b8baf080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8c0ee80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8c0dda0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8baf1c0_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8c0ee80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8c0dda0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8baf1c0_0, 0;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v000002e0b8c0dc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v000002e0b8c0d120_0;
    %assign/vec4 v000002e0b8c0dda0_0, 0;
T_11.10 ;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v000002e0b8c0dc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v000002e0b8c0ee80_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v000002e0b8c0dda0_0;
    %assign/vec4 v000002e0b8c0dda0_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v000002e0b8c0dda0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8c0dda0_0, 0;
    %load/vec4 v000002e0b8c0ee80_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002e0b8c0ee80_0, 0;
T_11.15 ;
T_11.12 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000002e0b8c0ef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e0b8c0dda0_0, 0;
    %load/vec4 v000002e0b8bae540_0;
    %pad/u 8;
    %assign/vec4 v000002e0b8baf1c0_0, 0;
    %load/vec4 v000002e0b8c0ee80_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002e0b8c0ee80_0, 0;
T_11.16 ;
    %jmp T_11.9;
T_11.6 ;
    %jmp T_11.9;
T_11.7 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002e0b8ba9e00;
T_12 ;
    %wait E_000002e0b8bb7f00;
    %load/vec4 v000002e0b8c0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8c0e480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0b8baef40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002e0b8baf080_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e0b8c0e200_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000002e0b8c0e480_0, 0;
    %load/vec4 v000002e0b8baf080_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e0b8c0e200_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000002e0b8baef40_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002e0b8baa0f0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e0b8c0d800_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000002e0b8baa0f0;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v000002e0b8c0d800_0;
    %inv;
    %store/vec4 v000002e0b8c0d800_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000002e0b8baa0f0;
T_15 ;
    %vpi_func 4 70 "$fopen" 32, "pattern.txt", "r" {0 0 0};
    %store/vec4 v000002e0b8c0d300_0, 0, 32;
    %vpi_func 4 71 "$fscanf" 32, v000002e0b8c0d300_0, "%d\012", v000002e0b8c0dee0_0 {0 0 0};
    %store/vec4 v000002e0b8c0e660_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e0b8c0d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e0b8c0d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e0b8c0d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e0b8c0e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002e0b8c0d9e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002e0b8c0eb60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e0b8c0e700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e0b8c0e700_0, 0, 1;
    %wait E_000002e0b8bb8740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002e0b8c0df80_0, 0, 32;
T_15.0 ;
    %load/vec4 v000002e0b8c0df80_0;
    %load/vec4 v000002e0b8c0dee0_0;
    %cmp/s;
    %jmp/0xz T_15.1, 5;
    %fork TD_SPI_Master_TB.u_SPI_Master_PAEETRN.write_data, S_000002e0b8c17050;
    %join;
    %fork TD_SPI_Master_TB.u_SPI_Master_PAEETRN.read_data, S_000002e0b8b52c10;
    %join;
    %load/vec4 v000002e0b8c0df80_0;
    %load/vec4 v000002e0b8c0dee0_0;
    %cmp/s;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v000002e0b8c0df80_0;
    %addi 1, 0, 32;
    %vpi_call 4 90 "$display", S<0,vec4,s32> {1 0 0};
T_15.2 ;
    %load/vec4 v000002e0b8c0df80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002e0b8c0df80_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 4 93 "$finish" {0 0 0};
    %delay 855000, 0;
    %vpi_call 4 108 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000002e0b8baa0f0;
T_16 ;
    %delay 10000, 0;
    %load/vec4 v000002e0b8c0d260_0;
    %inv;
    %store/vec4 v000002e0b8c0d260_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_000002e0b8b83c20;
T_17 ;
    %vpi_call 2 37 "$dumpfile", "SPI_Master.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "SPI_Master_TB.v";
    "./SPI_Master.v";
    "./SPI_Master_PATTERN.v";
