#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559064037730 .scope module, "cpu_tb" "cpu_tb" 2 1;
 .timescale 0 0;
v0x559064067480_0 .var "CLK", 0 0;
v0x559064067540_0 .var "INSTRUCTION", 31 0;
v0x559064067600_0 .net "PC", 31 0, v0x559064063ad0_0;  1 drivers
v0x5590640676a0_0 .var "RESET", 0 0;
v0x559064067740_0 .var/i "i", 31 0;
v0x559064067850 .array "instr_mem", 1023 0, 7 0;
E_0x5590640231a0 .event edge, v0x559064063ad0_0;
S_0x559064038db0 .scope module, "mycpu" "CPU" 2 10, 3 261 0, S_0x559064037730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "RESET"
    .port_info 3 /OUTPUT 32 "PC_OUT"
v0x5590640664a0_0 .net "ALUOP", 2 0, v0x559064062f60_0;  1 drivers
v0x559064066580_0 .net "ALURESULT", 7 0, v0x559064061330_0;  1 drivers
v0x559064066690_0 .net "CLK", 0 0, v0x559064067480_0;  1 drivers
v0x559064066780_0 .net "INSTRUCTION", 31 0, v0x559064067540_0;  1 drivers
v0x559064066840_0 .net "OPERAND1", 7 0, v0x559064064d90_0;  1 drivers
v0x559064066950_0 .net "OPERAND2", 7 0, v0x559064064fa0_0;  1 drivers
v0x5590640669f0_0 .net "PC_IN", 31 0, v0x5590640644a0_0;  1 drivers
v0x559064066ae0_0 .net "PC_OUT", 31 0, v0x559064063ad0_0;  alias, 1 drivers
v0x559064066bf0_0 .net "REG_WRITE_ENABLE", 0 0, v0x559064063480_0;  1 drivers
v0x559064066c90_0 .net "RESET", 0 0, v0x5590640676a0_0;  1 drivers
v0x559064066d80_0 .var "alu_data1", 7 0;
v0x559064066e40_0 .var "alu_data2", 7 0;
v0x559064066f00_0 .net "branchControl", 1 0, v0x559064063040_0;  1 drivers
v0x559064067010_0 .net "jumpControl", 0 0, v0x559064063100_0;  1 drivers
v0x559064067100_0 .net "operandControl", 0 0, v0x5590640632b0_0;  1 drivers
v0x5590640671a0_0 .net "signControl", 0 0, v0x5590640633c0_0;  1 drivers
v0x559064067240_0 .net "zeroFlag", 0 0, v0x5590640614d0_0;  1 drivers
E_0x559064023320/0 .event edge, v0x559064064fa0_0, v0x5590640632b0_0, v0x559064066780_0, v0x5590640633c0_0;
E_0x559064023320/1 .event edge, v0x559064064d90_0;
E_0x559064023320 .event/or E_0x559064023320/0, E_0x559064023320/1;
L_0x559064078410 .part v0x559064067540_0, 8, 3;
L_0x559064078500 .part v0x559064067540_0, 16, 3;
L_0x5590640785a0 .part v0x559064067540_0, 24, 3;
L_0x559064078670 .part v0x559064067540_0, 8, 8;
L_0x559064078770 .part v0x559064067540_0, 0, 8;
S_0x5590640370c0 .scope module, "u_alu" "aluUnit" 3 332, 3 88 0, S_0x559064038db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "SELECT"
    .port_info 3 /OUTPUT 8 "RESULT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x559064061190_0 .net "DATA1", 7 0, v0x559064066d80_0;  1 drivers
v0x559064061270_0 .net "DATA2", 7 0, v0x559064066e40_0;  1 drivers
v0x559064061330_0 .var "RESULT", 7 0;
v0x5590640613f0_0 .net "SELECT", 2 0, v0x559064062f60_0;  alias, 1 drivers
v0x5590640614d0_0 .var "ZERO", 0 0;
L_0x7f3bce883258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5590640615e0_0 .net/2u *"_s0", 2 0, L_0x7f3bce883258;  1 drivers
L_0x7f3bce883330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5590640616c0_0 .net/2u *"_s12", 2 0, L_0x7f3bce883330;  1 drivers
L_0x7f3bce883378 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5590640617a0_0 .net/2u *"_s16", 2 0, L_0x7f3bce883378;  1 drivers
L_0x7f3bce8833c0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x559064061880_0 .net/2u *"_s20", 2 0, L_0x7f3bce8833c0;  1 drivers
L_0x7f3bce8832a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5590640619f0_0 .net/2u *"_s4", 2 0, L_0x7f3bce8832a0;  1 drivers
L_0x7f3bce8832e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x559064061ad0_0 .net/2u *"_s8", 2 0, L_0x7f3bce8832e8;  1 drivers
v0x559064061bb0_0 .net "andOut", 7 0, L_0x5590640799f0;  1 drivers
v0x559064061c70_0 .net "enable_add", 0 0, L_0x5590640789a0;  1 drivers
v0x559064061d40_0 .net "enable_and", 0 0, L_0x559064078b20;  1 drivers
v0x559064061e10_0 .net "enable_fwd", 0 0, L_0x559064078900;  1 drivers
v0x559064061ee0_0 .net "enable_mul", 0 0, L_0x559064078dd0;  1 drivers
v0x559064061fb0_0 .net "enable_or", 0 0, L_0x559064078c60;  1 drivers
v0x559064062080_0 .net "enable_shift", 0 0, L_0x559064078f10;  1 drivers
v0x559064062150_0 .net "fwdOut", 7 0, L_0x5590640791a0;  1 drivers
v0x559064062220_0 .net "mulOut", 7 0, v0x5590640605f0_0;  1 drivers
v0x5590640622f0_0 .net "orOut", 7 0, L_0x559064079da0;  1 drivers
v0x5590640623c0_0 .net "shiftOut", 7 0, v0x559064060e90_0;  1 drivers
v0x559064062490_0 .net "sum", 7 0, L_0x5590640795a0;  1 drivers
E_0x559064022ec0/0 .event edge, v0x5590640613f0_0, v0x5590640306d0_0, v0x55906405ee60_0, v0x55906405f610_0;
E_0x559064022ec0/1 .event edge, v0x55906405fdc0_0, v0x5590640605f0_0, v0x559064060e90_0;
E_0x559064022ec0 .event/or E_0x559064022ec0/0, E_0x559064022ec0/1;
E_0x559063ff5540 .event edge, v0x55906405ee60_0;
L_0x559064078900 .cmp/eq 3, v0x559064062f60_0, L_0x7f3bce883258;
L_0x5590640789a0 .cmp/eq 3, v0x559064062f60_0, L_0x7f3bce8832a0;
L_0x559064078b20 .cmp/eq 3, v0x559064062f60_0, L_0x7f3bce8832e8;
L_0x559064078c60 .cmp/eq 3, v0x559064062f60_0, L_0x7f3bce883330;
L_0x559064078dd0 .cmp/eq 3, v0x559064062f60_0, L_0x7f3bce883378;
L_0x559064078f10 .cmp/eq 3, v0x559064062f60_0, L_0x7f3bce8833c0;
S_0x559064039590 .scope module, "u0" "forwardUnit" 3 105, 3 53 0, S_0x5590640370c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /INPUT 1 "ENABLE"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x559064044f40_0 .net "DATA2", 7 0, v0x559064066d80_0;  alias, 1 drivers
v0x559064045290_0 .net "ENABLE", 0 0, L_0x559064078900;  alias, 1 drivers
v0x5590640306d0_0 .net "RESULT", 7 0, L_0x5590640791a0;  alias, 1 drivers
L_0x7f3bce883408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55906405e910_0 .net/2u *"_s0", 7 0, L_0x7f3bce883408;  1 drivers
L_0x5590640791a0 .delay 8 (1,1,1) L_0x5590640791a0/d;
L_0x5590640791a0/d .functor MUXZ 8, L_0x7f3bce883408, v0x559064066d80_0, L_0x559064078900, C4<>;
S_0x55906405ea70 .scope module, "u1" "addUnit" 3 106, 3 61 0, S_0x5590640370c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x55906405ec40_0 .net "DATA1", 7 0, v0x559064066d80_0;  alias, 1 drivers
v0x55906405ed00_0 .net "DATA2", 7 0, v0x559064066e40_0;  alias, 1 drivers
v0x55906405edc0_0 .net "ENABLE", 0 0, L_0x5590640789a0;  alias, 1 drivers
v0x55906405ee60_0 .net "RESULT", 7 0, L_0x5590640795a0;  alias, 1 drivers
v0x55906405ef40_0 .net *"_s0", 7 0, L_0x559064079490;  1 drivers
L_0x7f3bce883450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55906405f070_0 .net/2u *"_s2", 7 0, L_0x7f3bce883450;  1 drivers
L_0x559064079490 .arith/sum 8, v0x559064066d80_0, v0x559064066e40_0;
L_0x5590640795a0 .delay 8 (2,2,2) L_0x5590640795a0/d;
L_0x5590640795a0/d .functor MUXZ 8, L_0x7f3bce883450, L_0x559064079490, L_0x5590640789a0, C4<>;
S_0x55906405f1d0 .scope module, "u3" "andUnit" 3 107, 3 70 0, S_0x5590640370c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
L_0x559064079530 .functor AND 8, v0x559064066d80_0, v0x559064066e40_0, C4<11111111>, C4<11111111>;
v0x55906405f3a0_0 .net "DATA1", 7 0, v0x559064066d80_0;  alias, 1 drivers
v0x55906405f4b0_0 .net "DATA2", 7 0, v0x559064066e40_0;  alias, 1 drivers
v0x55906405f570_0 .net "ENABLE", 0 0, L_0x559064078b20;  alias, 1 drivers
v0x55906405f610_0 .net "RESULT", 7 0, L_0x5590640799f0;  alias, 1 drivers
v0x55906405f6d0_0 .net *"_s0", 7 0, L_0x559064079530;  1 drivers
L_0x7f3bce883498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55906405f800_0 .net/2u *"_s2", 7 0, L_0x7f3bce883498;  1 drivers
L_0x5590640799f0 .delay 8 (1,1,1) L_0x5590640799f0/d;
L_0x5590640799f0/d .functor MUXZ 8, L_0x7f3bce883498, L_0x559064079530, L_0x559064078b20, C4<>;
S_0x55906405f960 .scope module, "u4" "orUnit" 3 108, 3 79 0, S_0x5590640370c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
L_0x559064079d30 .functor OR 8, v0x559064066d80_0, v0x559064066e40_0, C4<00000000>, C4<00000000>;
v0x55906405fb30_0 .net "DATA1", 7 0, v0x559064066d80_0;  alias, 1 drivers
v0x55906405fc10_0 .net "DATA2", 7 0, v0x559064066e40_0;  alias, 1 drivers
v0x55906405fd20_0 .net "ENABLE", 0 0, L_0x559064078c60;  alias, 1 drivers
v0x55906405fdc0_0 .net "RESULT", 7 0, L_0x559064079da0;  alias, 1 drivers
v0x55906405fea0_0 .net *"_s0", 7 0, L_0x559064079d30;  1 drivers
L_0x7f3bce8834e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55906405ffd0_0 .net/2u *"_s2", 7 0, L_0x7f3bce8834e0;  1 drivers
L_0x559064079da0 .delay 8 (1,1,1) L_0x559064079da0/d;
L_0x559064079da0/d .functor MUXZ 8, L_0x7f3bce8834e0, L_0x559064079d30, L_0x559064078c60, C4<>;
S_0x559064060130 .scope module, "u5" "mulUnit" 3 109, 3 1 0, S_0x5590640370c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x5590640603b0_0 .net "DATA1", 7 0, v0x559064066d80_0;  alias, 1 drivers
v0x559064060490_0 .net "DATA2", 7 0, v0x559064066e40_0;  alias, 1 drivers
v0x559064060550_0 .net "ENABLE", 0 0, L_0x559064078dd0;  alias, 1 drivers
v0x5590640605f0_0 .var "RESULT", 7 0;
v0x5590640606d0_0 .var/i "i", 31 0;
v0x5590640607b0_0 .var "temp1", 15 0;
v0x559064060890_0 .var "temp2", 15 0;
E_0x559064031270/0 .event edge, v0x5590640606d0_0, v0x559064044f40_0, v0x55906405ed00_0, v0x5590640607b0_0;
E_0x559064031270/1 .event edge, v0x559064060890_0, v0x559064060550_0;
E_0x559064031270 .event/or E_0x559064031270/0, E_0x559064031270/1;
S_0x5590640609f0 .scope module, "u6" "shifterUnit" 3 110, 3 26 0, S_0x5590640370c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x559064060c20_0 .net "DATA1", 7 0, v0x559064066d80_0;  alias, 1 drivers
v0x559064060d00_0 .net "DATA2", 7 0, v0x559064066e40_0;  alias, 1 drivers
v0x559064060dc0_0 .net "ENABLE", 0 0, L_0x559064078f10;  alias, 1 drivers
v0x559064060e90_0 .var "RESULT", 7 0;
v0x559064060f70_0 .var/i "i", 31 0;
v0x559064061050_0 .var "sign", 0 0;
E_0x559064032f00/0 .event edge, v0x559064060dc0_0, v0x559064044f40_0, v0x559064060f70_0, v0x55906405ed00_0;
E_0x559064032f00/1 .event edge, v0x559064060e90_0, v0x559064061050_0;
E_0x559064032f00 .event/or E_0x559064032f00/0, E_0x559064032f00/1;
S_0x559064062590 .scope module, "u_control" "control_unit" 3 305, 3 188 0, S_0x559064038db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode"
    .port_info 1 /OUTPUT 1 "writeEn"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "signControl"
    .port_info 4 /OUTPUT 1 "operandControl"
    .port_info 5 /OUTPUT 2 "branchControl"
    .port_info 6 /OUTPUT 1 "jumpControl"
P_0x559064062710 .param/l "OP_ADD" 1 3 201, C4<00000010>;
P_0x559064062750 .param/l "OP_AND" 1 3 203, C4<00000100>;
P_0x559064062790 .param/l "OP_BEQ" 1 3 206, C4<00000111>;
P_0x5590640627d0 .param/l "OP_BNE" 1 3 210, C4<00001010>;
P_0x559064062810 .param/l "OP_J" 1 3 205, C4<00000110>;
P_0x559064062850 .param/l "OP_LOADI" 1 3 199, C4<00000000>;
P_0x559064062890 .param/l "OP_MOV" 1 3 200, C4<00000001>;
P_0x5590640628d0 .param/l "OP_MUL" 1 3 208, C4<00001000>;
P_0x559064062910 .param/l "OP_OR" 1 3 204, C4<00000101>;
P_0x559064062950 .param/l "OP_SHIFT" 1 3 209, C4<00001001>;
P_0x559064062990 .param/l "OP_SUB" 1 3 202, C4<00000011>;
v0x559064062f60_0 .var "ALUOP", 2 0;
v0x559064063040_0 .var "branchControl", 1 0;
v0x559064063100_0 .var "jumpControl", 0 0;
v0x5590640631d0_0 .net "opcode", 7 0, L_0x559064078770;  1 drivers
v0x5590640632b0_0 .var "operandControl", 0 0;
v0x5590640633c0_0 .var "signControl", 0 0;
v0x559064063480_0 .var "writeEn", 0 0;
E_0x559064022db0 .event edge, v0x5590640631d0_0;
S_0x559064063620 .scope module, "u_pc" "ProgramCounter" 3 277, 3 172 0, S_0x559064038db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 32 "pc_in"
    .port_info 3 /OUTPUT 32 "pc_out"
v0x559064063840_0 .net "CLK", 0 0, v0x559064067480_0;  alias, 1 drivers
v0x559064063920_0 .net "RESET", 0 0, v0x5590640676a0_0;  alias, 1 drivers
v0x5590640639e0_0 .net "pc_in", 31 0, v0x5590640644a0_0;  alias, 1 drivers
v0x559064063ad0_0 .var "pc_out", 31 0;
E_0x559064036550 .event posedge, v0x559064063920_0, v0x559064063840_0;
S_0x559064063c60 .scope module, "u_pcIncrementer" "pcIncrementer" 3 296, 3 238 0, S_0x559064038db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /INPUT 8 "branchAddress"
    .port_info 2 /INPUT 2 "branch"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 32 "pc_out"
v0x559064063f70_0 .var "PC", 31 0;
v0x559064064070_0 .net "branch", 1 0, v0x559064063040_0;  alias, 1 drivers
v0x559064064130_0 .net "branchAddress", 7 0, L_0x559064078670;  1 drivers
v0x559064064200_0 .net "jump", 0 0, v0x559064063100_0;  alias, 1 drivers
v0x5590640642d0_0 .var "offset", 31 0;
v0x5590640643e0_0 .net "pc_in", 31 0, v0x559064063ad0_0;  alias, 1 drivers
v0x5590640644a0_0 .var "pc_out", 31 0;
v0x559064064570_0 .net "zero", 0 0, v0x5590640614d0_0;  alias, 1 drivers
E_0x559064063ed0/0 .event edge, v0x559064063ad0_0, v0x559064064130_0, v0x559064063f70_0, v0x5590640642d0_0;
E_0x559064063ed0/1 .event edge, v0x559064063100_0, v0x559064063040_0, v0x5590640614d0_0;
E_0x559064063ed0 .event/or E_0x559064063ed0/0, E_0x559064063ed0/1;
S_0x559064064700 .scope module, "u_regfile" "reg_file" 3 284, 3 129 0, S_0x559064038db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /INPUT 3 "INADDRESS"
    .port_info 2 /INPUT 3 "OUT1ADDRESS"
    .port_info 3 /INPUT 3 "OUT2ADDRESS"
    .port_info 4 /OUTPUT 8 "OUT1"
    .port_info 5 /OUTPUT 8 "OUT2"
    .port_info 6 /INPUT 1 "CLK"
    .port_info 7 /INPUT 1 "RESET"
    .port_info 8 /INPUT 1 "WRITE"
v0x559064064b30_0 .net "CLK", 0 0, v0x559064067480_0;  alias, 1 drivers
v0x559064064bf0_0 .net "IN", 7 0, v0x559064061330_0;  alias, 1 drivers
v0x559064064cc0_0 .net "INADDRESS", 2 0, L_0x559064078410;  1 drivers
v0x559064064d90_0 .var "OUT1", 7 0;
v0x559064064e70_0 .net "OUT1ADDRESS", 2 0, L_0x559064078500;  1 drivers
v0x559064064fa0_0 .var "OUT2", 7 0;
v0x559064065080_0 .net "OUT2ADDRESS", 2 0, L_0x5590640785a0;  1 drivers
v0x559064065160_0 .net "RESET", 0 0, v0x5590640676a0_0;  alias, 1 drivers
v0x559064065200_0 .net "WRITE", 0 0, v0x559064063480_0;  alias, 1 drivers
L_0x7f3bce8830a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5590640652d0_0 .net *"_s14", 23 0, L_0x7f3bce8830a8;  1 drivers
L_0x7f3bce8830f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559064065370_0 .net *"_s19", 23 0, L_0x7f3bce8830f0;  1 drivers
L_0x7f3bce883138 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559064065450_0 .net *"_s24", 23 0, L_0x7f3bce883138;  1 drivers
L_0x7f3bce883180 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559064065530_0 .net *"_s29", 23 0, L_0x7f3bce883180;  1 drivers
L_0x7f3bce8831c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559064065610_0 .net *"_s34", 23 0, L_0x7f3bce8831c8;  1 drivers
L_0x7f3bce883210 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5590640656f0_0 .net *"_s39", 23 0, L_0x7f3bce883210;  1 drivers
L_0x7f3bce883018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5590640657d0_0 .net *"_s4", 23 0, L_0x7f3bce883018;  1 drivers
L_0x7f3bce883060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5590640658b0_0 .net *"_s9", 23 0, L_0x7f3bce883060;  1 drivers
v0x559064065990_0 .var/i "counter", 31 0;
v0x559064065a70_0 .net "r0", 31 0, L_0x559064067910;  1 drivers
v0x559064065b50_0 .net "r1", 31 0, L_0x559064077a30;  1 drivers
v0x559064065c30_0 .net "r2", 31 0, L_0x559064077b50;  1 drivers
v0x559064065d10_0 .net "r3", 31 0, L_0x559064077ca0;  1 drivers
v0x559064065df0_0 .net "r4", 31 0, L_0x559064077e50;  1 drivers
v0x559064065ed0_0 .net "r5", 31 0, L_0x559064077ff0;  1 drivers
v0x559064065fb0_0 .net "r6", 31 0, L_0x559064078150;  1 drivers
v0x559064066090_0 .net "r7", 31 0, L_0x559064078270;  1 drivers
v0x559064066170 .array "reg_array", 7 0, 7 0;
E_0x559064045870 .event posedge, v0x559064063840_0;
v0x559064066170_0 .array/port v0x559064066170, 0;
v0x559064066170_1 .array/port v0x559064066170, 1;
v0x559064066170_2 .array/port v0x559064066170, 2;
E_0x559064064a90/0 .event edge, v0x559064064e70_0, v0x559064066170_0, v0x559064066170_1, v0x559064066170_2;
v0x559064066170_3 .array/port v0x559064066170, 3;
v0x559064066170_4 .array/port v0x559064066170, 4;
v0x559064066170_5 .array/port v0x559064066170, 5;
v0x559064066170_6 .array/port v0x559064066170, 6;
E_0x559064064a90/1 .event edge, v0x559064066170_3, v0x559064066170_4, v0x559064066170_5, v0x559064066170_6;
v0x559064066170_7 .array/port v0x559064066170, 7;
E_0x559064064a90/2 .event edge, v0x559064066170_7, v0x559064065080_0;
E_0x559064064a90 .event/or E_0x559064064a90/0, E_0x559064064a90/1, E_0x559064064a90/2;
L_0x559064067910 .concat [ 8 24 0 0], v0x559064066170_0, L_0x7f3bce883018;
L_0x559064077a30 .concat [ 8 24 0 0], v0x559064066170_1, L_0x7f3bce883060;
L_0x559064077b50 .concat [ 8 24 0 0], v0x559064066170_2, L_0x7f3bce8830a8;
L_0x559064077ca0 .concat [ 8 24 0 0], v0x559064066170_3, L_0x7f3bce8830f0;
L_0x559064077e50 .concat [ 8 24 0 0], v0x559064066170_4, L_0x7f3bce883138;
L_0x559064077ff0 .concat [ 8 24 0 0], v0x559064066170_5, L_0x7f3bce883180;
L_0x559064078150 .concat [ 8 24 0 0], v0x559064066170_6, L_0x7f3bce8831c8;
L_0x559064078270 .concat [ 8 24 0 0], v0x559064066170_7, L_0x7f3bce883210;
    .scope S_0x559064063620;
T_0 ;
    %wait E_0x559064036550;
    %load/vec4 v0x559064063920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559064063ad0_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5590640639e0_0;
    %assign/vec4 v0x559064063ad0_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x559064064700;
T_1 ;
    %wait E_0x559064064a90;
    %load/vec4 v0x559064064e70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x559064066170, 4;
    %assign/vec4 v0x559064064d90_0, 2;
    %load/vec4 v0x559064065080_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x559064066170, 4;
    %assign/vec4 v0x559064064fa0_0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x559064064700;
T_2 ;
    %wait E_0x559064045870;
    %load/vec4 v0x559064065200_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559064065160_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x559064064bf0_0;
    %load/vec4 v0x559064064cc0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x559064066170, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x559064064700;
T_3 ;
    %wait E_0x559064045870;
    %load/vec4 v0x559064065160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559064065990_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x559064065990_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x559064065990_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x559064066170, 0, 4;
    %load/vec4 v0x559064065990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559064065990_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559064063c60;
T_4 ;
    %wait E_0x559064063ed0;
    %load/vec4 v0x5590640643e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x559064063f70_0, 1;
    %load/vec4 v0x559064064130_0;
    %parti/s 1, 7, 4;
    %replicate 22;
    %load/vec4 v0x559064064130_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5590640642d0_0, 1;
    %load/vec4 v0x559064063f70_0;
    %load/vec4 v0x5590640642d0_0;
    %add;
    %assign/vec4 v0x5590640642d0_0, 1;
    %load/vec4 v0x559064064200_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x5590640642d0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x559064064070_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559064064570_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x5590640642d0_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0x559064064070_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559064064570_0;
    %nor/r;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_4.4, 10;
    %load/vec4 v0x5590640642d0_0;
    %jmp/1 T_4.5, 10;
T_4.4 ; End of true expr.
    %load/vec4 v0x559064063f70_0;
    %jmp/0 T_4.5, 10;
 ; End of false expr.
    %blend;
T_4.5;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x5590640644a0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x559064062590;
T_5 ;
    %wait E_0x559064022db0;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_5.2, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 4, 0, 8;
    %flag_mov 10, 4;
    %jmp/0 T_5.4, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.5, 10;
T_5.4 ; End of true expr.
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 5, 0, 8;
    %flag_mov 11, 4;
    %jmp/0 T_5.6, 11;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.7, 11;
T_5.6 ; End of true expr.
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 12, 4;
    %jmp/0 T_5.8, 12;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_5.9, 12;
T_5.8 ; End of true expr.
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 13, 4;
    %jmp/0 T_5.10, 13;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_5.11, 13;
T_5.10 ; End of true expr.
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 8, 0, 8;
    %flag_mov 14, 4;
    %jmp/0 T_5.12, 14;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_5.13, 14;
T_5.12 ; End of true expr.
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 9, 0, 8;
    %flag_mov 15, 4;
    %jmp/0 T_5.14, 15;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_5.15, 15;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.15, 15;
 ; End of false expr.
    %blend;
T_5.15;
    %jmp/0 T_5.13, 14;
 ; End of false expr.
    %blend;
T_5.13;
    %jmp/0 T_5.11, 13;
 ; End of false expr.
    %blend;
T_5.11;
    %jmp/0 T_5.9, 12;
 ; End of false expr.
    %blend;
T_5.9;
    %jmp/0 T_5.7, 11;
 ; End of false expr.
    %blend;
T_5.7;
    %jmp/0 T_5.5, 10;
 ; End of false expr.
    %blend;
T_5.5;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x559064062f60_0, 1;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 7, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_5.18, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_5.19, 9;
T_5.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.19, 9;
 ; End of false expr.
    %blend;
T_5.19;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v0x559064063040_0, 0, 2;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 6, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %store/vec4 v0x559064063100_0, 0, 1;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v0x5590640633c0_0, 0, 1;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v0x5590640632b0_0, 0, 1;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 1, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 2, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 3, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 4, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 5, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 8, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5590640631d0_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %store/vec4 v0x559064063480_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x559064060130;
T_6 ;
    %wait E_0x559064031270;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5590640607b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559064060890_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5590640606d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5590640606d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x5590640603b0_0;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %store/vec4 v0x559064060890_0, 0, 16;
    %load/vec4 v0x559064060490_0;
    %load/vec4 v0x5590640606d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5590640607b0_0;
    %load/vec4 v0x559064060890_0;
    %add;
    %store/vec4 v0x5590640607b0_0, 0, 16;
T_6.2 ;
    %load/vec4 v0x5590640606d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5590640606d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v0x559064060550_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0x5590640607b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v0x5590640605f0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5590640609f0;
T_7 ;
    %wait E_0x559064032f00;
    %load/vec4 v0x559064060dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x559064060c20_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x559064060e90_0, 0, 8;
    %load/vec4 v0x559064060c20_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x559064061050_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559064060f70_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x559064060f70_0;
    %load/vec4 v0x559064060d00_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x559064060d00_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %load/vec4 v0x559064060e90_0;
    %store/vec4 v0x559064060e90_0, 0, 8;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x559064060e90_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x559064060e90_0, 0, 8;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x559064060e90_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559064060e90_0, 0, 8;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x559064061050_0;
    %load/vec4 v0x559064060e90_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559064060e90_0, 0, 8;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x559064060e90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x559064060e90_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559064060e90_0, 0, 8;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %load/vec4 v0x559064060f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559064060f70_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5590640370c0;
T_8 ;
    %wait E_0x559063ff5540;
    %load/vec4 v0x559064062490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x5590640614d0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5590640370c0;
T_9 ;
    %wait E_0x559064022ec0;
    %load/vec4 v0x5590640613f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559064061330_0, 0, 8;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x559064062150_0;
    %store/vec4 v0x559064061330_0, 0, 8;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x559064062490_0;
    %store/vec4 v0x559064061330_0, 0, 8;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x559064061bb0_0;
    %store/vec4 v0x559064061330_0, 0, 8;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5590640622f0_0;
    %store/vec4 v0x559064061330_0, 0, 8;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x559064062220_0;
    %store/vec4 v0x559064061330_0, 0, 8;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5590640623c0_0;
    %store/vec4 v0x559064061330_0, 0, 8;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x559064038db0;
T_10 ;
    %wait E_0x559064023320;
    %load/vec4 v0x559064066950_0;
    %store/vec4 v0x559064066e40_0, 0, 8;
    %load/vec4 v0x559064067100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x559064066780_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x559064066d80_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5590640671a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x559064066840_0;
    %inv;
    %addi 1, 0, 8;
    %assign/vec4 v0x559064066d80_0, 2;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x559064066840_0;
    %store/vec4 v0x559064066d80_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x559064037730;
T_11 ;
    %delay 4, 0;
    %load/vec4 v0x559064067480_0;
    %inv;
    %store/vec4 v0x559064067480_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x559064037730;
T_12 ;
    %wait E_0x5590640231a0;
    %load/vec4 v0x559064067600_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x559064067850, 4;
    %load/vec4 v0x559064067600_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x559064067850, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559064067600_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x559064067850, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559064067600_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x559064067850, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559064067540_0, 2;
    %vpi_call 2 29 "$display", "->    Cycle %0d: PC = %0d, Instruction = %b", v0x559064067740_0, v0x559064067600_0, v0x559064067540_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x559064037730;
T_13 ;
    %vpi_call 2 34 "$readmemb", "instr_mem.mem", v0x559064067850 {0 0 0};
    %vpi_call 2 45 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559064037730 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559064067480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590640676a0_0, 0, 1;
    %delay 8, 0;
    %wait E_0x559064045870;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590640676a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559064067740_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x559064067740_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_13.1, 5;
    %wait E_0x559064045870;
    %load/vec4 v0x559064067740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559064067740_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %delay 10, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu_units2.v";
