v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 280 -370 280 -330 {
lab=GND}
N 210 -370 210 -350 {
lab=GND}
N 210 -350 280 -350 {
lab=GND}
N 210 -470 210 -430 {
lab=vdd}
N 280 -470 280 -430 {
lab=vsignal}
N 440 -790 440 -740 {
lab=vdd}
N 440 -790 500 -790 {
lab=vdd}
N 440 -670 440 -620 {
lab=vdd}
N 440 -670 500 -670 {
lab=vdd}
N 610 -790 610 -740 {
lab=vdd}
N 610 -790 670 -790 {
lab=vdd}
N 610 -670 610 -620 {
lab=vdd}
N 610 -670 670 -670 {
lab=vdd}
N 440 -470 440 -420 {
lab=gnd}
N 440 -420 500 -420 {
lab=gnd}
N 440 -350 440 -300 {
lab=gnd}
N 440 -300 500 -300 {
lab=gnd}
N 610 -470 610 -420 {
lab=gnd}
N 610 -420 670 -420 {
lab=gnd}
N 610 -350 610 -300 {
lab=gnd}
N 610 -300 670 -300 {
lab=gnd}
N 440 -220 440 -170 {
lab=gnd}
N 440 -170 500 -170 {
lab=gnd}
N 610 -220 610 -170 {
lab=gnd}
N 610 -170 670 -170 {
lab=gnd}
N 440 -90 440 -40 {
lab=gnd}
N 440 -40 500 -40 {
lab=gnd}
N 610 -90 610 -40 {
lab=gnd}
N 610 -40 670 -40 {
lab=gnd}
N 440 40 440 90 {
lab=gnd}
N 440 90 500 90 {
lab=gnd}
N 790 -790 790 -740 {
lab=vdd}
N 790 -790 850 -790 {
lab=vdd}
N 790 -670 790 -620 {
lab=vdd}
N 790 -670 850 -670 {
lab=vdd}
N 960 -790 960 -740 {
lab=vdd}
N 960 -790 1020 -790 {
lab=vdd}
N 960 -670 960 -620 {
lab=vdd}
N 960 -670 1020 -670 {
lab=vdd}
N 790 -470 790 -420 {
lab=gnd}
N 790 -420 850 -420 {
lab=gnd}
N 790 -350 790 -300 {
lab=gnd}
N 790 -300 850 -300 {
lab=gnd}
N 960 -470 960 -420 {
lab=gnd}
N 960 -420 1020 -420 {
lab=gnd}
N 960 -350 960 -300 {
lab=gnd}
N 960 -300 1020 -300 {
lab=gnd}
N 790 -220 790 -170 {
lab=gnd}
N 790 -170 850 -170 {
lab=gnd}
N 960 -220 960 -170 {
lab=gnd}
N 960 -170 1020 -170 {
lab=gnd}
N 790 -90 790 -40 {
lab=gnd}
N 790 -40 850 -40 {
lab=gnd}
N 960 -90 960 -40 {
lab=gnd}
N 960 -40 1020 -40 {
lab=gnd}
N 790 40 790 90 {
lab=gnd}
N 790 90 850 90 {
lab=gnd}
N 610 40 610 90 {
lab=gnd}
N 610 90 670 90 {
lab=gnd}
N 1180 -790 1180 -740 {
lab=vdd}
N 1180 -790 1240 -790 {
lab=vdd}
N 1180 -670 1180 -620 {
lab=vdd}
N 1180 -670 1240 -670 {
lab=vdd}
N 1350 -790 1350 -740 {
lab=vdd}
N 1350 -790 1410 -790 {
lab=vdd}
N 1350 -670 1350 -620 {
lab=vdd}
N 1350 -670 1410 -670 {
lab=vdd}
N 1180 -470 1180 -420 {
lab=gnd}
N 1180 -420 1240 -420 {
lab=gnd}
N 1180 -350 1180 -300 {
lab=gnd}
N 1180 -300 1240 -300 {
lab=gnd}
N 1350 -470 1350 -420 {
lab=gnd}
N 1350 -420 1410 -420 {
lab=gnd}
N 1350 -350 1350 -300 {
lab=gnd}
N 1350 -300 1410 -300 {
lab=gnd}
N 1180 -220 1180 -170 {
lab=gnd}
N 1180 -170 1240 -170 {
lab=gnd}
N 1350 -220 1350 -170 {
lab=gnd}
N 1350 -170 1410 -170 {
lab=gnd}
N 1180 -90 1180 -40 {
lab=gnd}
N 1180 -40 1240 -40 {
lab=gnd}
N 1350 -90 1350 -40 {
lab=gnd}
N 1350 -40 1410 -40 {
lab=gnd}
N 1180 40 1180 90 {
lab=gnd}
N 1180 90 1240 90 {
lab=gnd}
N 1530 -790 1530 -740 {
lab=vdd}
N 1530 -790 1590 -790 {
lab=vdd}
N 1530 -670 1530 -620 {
lab=vdd}
N 1530 -670 1590 -670 {
lab=vdd}
N 1700 -790 1700 -740 {
lab=vdd}
N 1700 -790 1760 -790 {
lab=vdd}
N 1700 -670 1700 -620 {
lab=vdd}
N 1700 -670 1760 -670 {
lab=vdd}
N 1530 -470 1530 -420 {
lab=gnd}
N 1530 -420 1590 -420 {
lab=gnd}
N 1530 -350 1530 -300 {
lab=gnd}
N 1530 -300 1590 -300 {
lab=gnd}
N 1700 -470 1700 -420 {
lab=gnd}
N 1700 -420 1760 -420 {
lab=gnd}
N 1700 -350 1700 -300 {
lab=gnd}
N 1700 -300 1760 -300 {
lab=gnd}
N 1530 -220 1530 -170 {
lab=gnd}
N 1530 -170 1590 -170 {
lab=gnd}
N 1700 -220 1700 -170 {
lab=gnd}
N 1700 -170 1760 -170 {
lab=gnd}
N 1530 -90 1530 -40 {
lab=gnd}
N 1530 -40 1590 -40 {
lab=gnd}
N 1700 -90 1700 -40 {
lab=gnd}
N 1700 -40 1760 -40 {
lab=gnd}
N 1530 40 1530 90 {
lab=gnd}
N 1530 90 1590 90 {
lab=gnd}
N 1350 40 1350 90 {
lab=gnd}
N 1350 90 1410 90 {
lab=gnd}
N 1110 390 1160 390 {
lab=#net1}
N 1120 430 1170 430 {
lab=#net2}
N 1050 400 1110 400 {
lab=#net1}
N 1110 390 1110 400 {
lab=#net1}
N 1050 420 1110 420 {
lab=#net2}
N 1110 420 1110 430 {
lab=#net2}
N 1110 430 1120 430 {
lab=#net2}
N 1170 430 1210 430 {
lab=#net2}
N 1160 370 1210 370 {
lab=#net1}
N 1160 370 1160 390 {
lab=#net1}
N 950 370 970 370 {
lab=vdd}
N 1260 370 1260 390 {
lab=#net1}
N 1210 370 1260 370 {
lab=#net1}
N 1210 430 1260 430 {
lab=#net2}
N 1260 410 1260 430 {
lab=#net2}
N 1350 360 1370 360 {
lab=vdd}
N 1490 430 1530 430 {
lab=#net3}
N 1480 370 1530 370 {
lab=#net4}
N 1480 370 1480 390 {
lab=#net4}
N 1580 370 1580 390 {
lab=#net4}
N 1530 370 1580 370 {
lab=#net4}
N 1530 430 1580 430 {
lab=#net3}
N 1580 410 1580 430 {
lab=#net3}
N 1450 390 1480 390 {
lab=#net4}
N 1450 410 1480 410 {
lab=#net3}
N 1480 410 1480 430 {
lab=#net3}
N 1480 430 1490 430 {
lab=#net3}
N 1670 360 1690 360 {
lab=vdd}
N 1770 390 1840 390 {
lab=vop}
N 1840 370 1840 390 {
lab=vop}
N 1840 370 1870 370 {
lab=vop}
N 1770 410 1840 410 {
lab=von}
N 1840 410 1840 430 {
lab=von}
N 1840 430 1870 430 {
lab=von}
C {devices/vsource.sym} 210 -400 0 0 {name=V1 value=2}
C {devices/vsource.sym} 280 -400 0 0 {name=V2 value="PULSE(0 2 0 1n 1n 100n 200n)"}
C {devices/gnd.sym} 280 -330 0 0 {name=l1 lab=GND}
C {inv1.sym} 500 -740 0 0 {name=x1}
C {inv1.sym} 500 -620 0 0 {name=x2}
C {devices/lab_wire.sym} 280 -470 0 0 {name=p1 sig_type=std_logic lab=vsignal}
C {devices/lab_wire.sym} 210 -470 0 0 {name=p2 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 500 -790 0 0 {name=p3 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 500 -690 0 0 {name=p4 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 500 -670 0 0 {name=p5 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 500 -570 0 0 {name=p6 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 560 -740 0 1 {name=p7 sig_type=std_logic lab=vout}
C {devices/lab_wire.sym} 560 -620 0 1 {name=p8 sig_type=std_logic lab=vout}
C {inv1.sym} 670 -740 0 0 {name=x3}
C {inv1.sym} 670 -620 0 0 {name=x4}
C {devices/lab_wire.sym} 670 -790 0 0 {name=p9 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 670 -690 0 0 {name=p10 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 670 -670 0 0 {name=p11 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 670 -570 0 0 {name=p12 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 730 -740 0 1 {name=p13 sig_type=std_logic lab=vout}
C {devices/lab_wire.sym} 730 -620 0 1 {name=p14 sig_type=std_logic lab=vout}
C {inv1.sym} 500 -470 0 0 {name=x5}
C {inv1.sym} 500 -350 0 0 {name=x6}
C {devices/lab_wire.sym} 500 -520 0 0 {name=p15 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 500 -420 0 0 {name=p16 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 500 -400 0 0 {name=p17 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 500 -300 0 0 {name=p18 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 560 -470 0 1 {name=p19 sig_type=std_logic lab=vout}
C {devices/lab_wire.sym} 560 -350 0 1 {name=p20 sig_type=std_logic lab=vout}
C {inv1.sym} 670 -470 0 0 {name=x7}
C {inv1.sym} 670 -350 0 0 {name=x8}
C {devices/lab_wire.sym} 670 -520 0 0 {name=p21 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 670 -420 0 0 {name=p22 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 670 -400 0 0 {name=p23 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 670 -300 0 0 {name=p24 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 730 -470 0 1 {name=p25 sig_type=std_logic lab=vout}
C {devices/lab_wire.sym} 730 -350 0 1 {name=p26 sig_type=std_logic lab=vout}
C {devices/code_shown.sym} -200 50 0 0 {name=MODELS only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.spice
.lib $::180MCU_MODELS/sm141064.spice typical
"}
C {devices/code_shown.sym} -200 -140 0 0 {name=NGSPICE only_toplevel=true
value=".tran 0.1ns 1000ns
.save all
.control
run
display
plot vout
.endc
"}
C {inv1.sym} 500 -220 0 0 {name=x9}
C {devices/lab_wire.sym} 500 -270 0 0 {name=p27 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 500 -170 0 0 {name=p28 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 560 -220 0 1 {name=p29 sig_type=std_logic lab=vout}
C {inv1.sym} 670 -220 0 0 {name=x10}
C {devices/lab_wire.sym} 670 -270 0 0 {name=p30 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 670 -170 0 0 {name=p31 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 730 -220 0 1 {name=p32 sig_type=std_logic lab=vout}
C {inv1.sym} 500 -90 0 0 {name=x11}
C {devices/lab_wire.sym} 500 -140 0 0 {name=p33 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 500 -40 0 0 {name=p34 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 560 -90 0 1 {name=p35 sig_type=std_logic lab=vout}
C {inv1.sym} 670 -90 0 0 {name=x12}
C {devices/lab_wire.sym} 670 -140 0 0 {name=p36 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 670 -40 0 0 {name=p37 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 730 -90 0 1 {name=p38 sig_type=std_logic lab=vout}
C {inv1.sym} 500 40 0 0 {name=x13}
C {devices/lab_wire.sym} 500 -10 0 0 {name=p39 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 500 90 0 0 {name=p40 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 560 40 0 1 {name=p41 sig_type=std_logic lab=vout}
C {inv1.sym} 500 180 0 0 {name=x14}
C {devices/lab_wire.sym} 500 130 0 0 {name=p42 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 500 230 0 0 {name=p43 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 560 180 0 1 {name=p44 sig_type=std_logic lab=vout}
C {devices/lab_wire.sym} 440 180 0 0 {name=p45 sig_type=std_logic lab=vsignal}
C {inv1.sym} 850 -740 0 0 {name=x15}
C {inv1.sym} 850 -620 0 0 {name=x16}
C {devices/lab_wire.sym} 850 -790 0 0 {name=p46 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 850 -690 0 0 {name=p47 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 850 -670 0 0 {name=p48 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 850 -570 0 0 {name=p49 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 910 -740 0 1 {name=p50 sig_type=std_logic lab=vout}
C {devices/lab_wire.sym} 910 -620 0 1 {name=p51 sig_type=std_logic lab=vout}
C {inv1.sym} 1020 -740 0 0 {name=x17}
C {inv1.sym} 1020 -620 0 0 {name=x18}
C {devices/lab_wire.sym} 1020 -790 0 0 {name=p52 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1020 -690 0 0 {name=p53 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1020 -670 0 0 {name=p54 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1020 -570 0 0 {name=p55 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1080 -740 0 1 {name=p56 sig_type=std_logic lab=vout}
C {devices/lab_wire.sym} 1080 -620 0 1 {name=p57 sig_type=std_logic lab=vout}
C {inv1.sym} 850 -470 0 0 {name=x19}
C {inv1.sym} 850 -350 0 0 {name=x20}
C {devices/lab_wire.sym} 850 -520 0 0 {name=p58 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 850 -420 0 0 {name=p59 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 850 -400 0 0 {name=p60 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 850 -300 0 0 {name=p61 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 910 -470 0 1 {name=p62 sig_type=std_logic lab=vout}
C {devices/lab_wire.sym} 910 -350 0 1 {name=p63 sig_type=std_logic lab=vout}
C {inv1.sym} 1020 -470 0 0 {name=x21}
C {inv1.sym} 1020 -350 0 0 {name=x22}
C {devices/lab_wire.sym} 1020 -520 0 0 {name=p64 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1020 -420 0 0 {name=p65 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1020 -400 0 0 {name=p66 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1020 -300 0 0 {name=p67 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1080 -470 0 1 {name=p68 sig_type=std_logic lab=vout}
C {devices/lab_wire.sym} 1080 -350 0 1 {name=p69 sig_type=std_logic lab=vout}
C {inv1.sym} 850 -220 0 0 {name=x23}
C {devices/lab_wire.sym} 850 -270 0 0 {name=p70 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 850 -170 0 0 {name=p71 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 910 -220 0 1 {name=p72 sig_type=std_logic lab=vout}
C {inv1.sym} 1020 -220 0 0 {name=x24}
C {devices/lab_wire.sym} 1020 -270 0 0 {name=p73 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1020 -170 0 0 {name=p74 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1080 -220 0 1 {name=p75 sig_type=std_logic lab=vout}
C {inv1.sym} 850 -90 0 0 {name=x25}
C {devices/lab_wire.sym} 850 -140 0 0 {name=p76 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 850 -40 0 0 {name=p77 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 910 -90 0 1 {name=p78 sig_type=std_logic lab=vout}
C {inv1.sym} 1020 -90 0 0 {name=x26}
C {devices/lab_wire.sym} 1020 -140 0 0 {name=p79 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1020 -40 0 0 {name=p80 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1080 -90 0 1 {name=p81 sig_type=std_logic lab=vout}
C {inv1.sym} 850 40 0 0 {name=x27}
C {devices/lab_wire.sym} 850 -10 0 0 {name=p82 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 850 90 0 0 {name=p83 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 910 40 0 1 {name=p84 sig_type=std_logic lab=vout}
C {inv1.sym} 670 40 0 0 {name=x28}
C {devices/lab_wire.sym} 670 -10 0 0 {name=p85 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 670 90 0 0 {name=p86 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 730 40 0 1 {name=p87 sig_type=std_logic lab=vout}
C {inv1.sym} 1240 -740 0 0 {name=x29}
C {inv1.sym} 1240 -620 0 0 {name=x30}
C {devices/lab_wire.sym} 1240 -790 0 0 {name=p88 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1240 -690 0 0 {name=p89 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1240 -670 0 0 {name=p90 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1240 -570 0 0 {name=p91 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1300 -740 0 1 {name=p92 sig_type=std_logic lab=voutn}
C {inv1.sym} 1410 -740 0 0 {name=x31}
C {inv1.sym} 1410 -620 0 0 {name=x32}
C {devices/lab_wire.sym} 1410 -790 0 0 {name=p94 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1410 -690 0 0 {name=p95 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1410 -670 0 0 {name=p96 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1410 -570 0 0 {name=p97 sig_type=std_logic lab=gnd}
C {inv1.sym} 1240 -470 0 0 {name=x33}
C {inv1.sym} 1240 -350 0 0 {name=x34}
C {devices/lab_wire.sym} 1240 -520 0 0 {name=p100 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1240 -420 0 0 {name=p101 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1240 -400 0 0 {name=p102 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1240 -300 0 0 {name=p103 sig_type=std_logic lab=gnd}
C {inv1.sym} 1410 -470 0 0 {name=x35}
C {inv1.sym} 1410 -350 0 0 {name=x36}
C {devices/lab_wire.sym} 1410 -520 0 0 {name=p106 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1410 -420 0 0 {name=p107 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1410 -400 0 0 {name=p108 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1410 -300 0 0 {name=p109 sig_type=std_logic lab=gnd}
C {inv1.sym} 1240 -220 0 0 {name=x37}
C {devices/lab_wire.sym} 1240 -270 0 0 {name=p112 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1240 -170 0 0 {name=p113 sig_type=std_logic lab=gnd}
C {inv1.sym} 1410 -220 0 0 {name=x38}
C {devices/lab_wire.sym} 1410 -270 0 0 {name=p115 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1410 -170 0 0 {name=p116 sig_type=std_logic lab=gnd}
C {inv1.sym} 1240 -90 0 0 {name=x39}
C {devices/lab_wire.sym} 1240 -140 0 0 {name=p118 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1240 -40 0 0 {name=p119 sig_type=std_logic lab=gnd}
C {inv1.sym} 1410 -90 0 0 {name=x40}
C {devices/lab_wire.sym} 1410 -140 0 0 {name=p121 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1410 -40 0 0 {name=p122 sig_type=std_logic lab=gnd}
C {inv1.sym} 1240 40 0 0 {name=x41}
C {devices/lab_wire.sym} 1240 -10 0 0 {name=p124 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1240 90 0 0 {name=p125 sig_type=std_logic lab=gnd}
C {inv1.sym} 1240 180 0 0 {name=x42}
C {devices/lab_wire.sym} 1240 130 0 0 {name=p127 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1240 230 0 0 {name=p128 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1180 180 0 0 {name=p130 sig_type=std_logic lab=vsignal}
C {inv1.sym} 1590 -740 0 0 {name=x43}
C {inv1.sym} 1590 -620 0 0 {name=x44}
C {devices/lab_wire.sym} 1590 -790 0 0 {name=p131 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1590 -690 0 0 {name=p132 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1590 -670 0 0 {name=p133 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1590 -570 0 0 {name=p134 sig_type=std_logic lab=gnd}
C {inv1.sym} 1760 -740 0 0 {name=x45}
C {inv1.sym} 1760 -620 0 0 {name=x46}
C {devices/lab_wire.sym} 1760 -790 0 0 {name=p137 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1760 -690 0 0 {name=p138 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1760 -670 0 0 {name=p139 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1760 -570 0 0 {name=p140 sig_type=std_logic lab=gnd}
C {inv1.sym} 1590 -470 0 0 {name=x47}
C {inv1.sym} 1590 -350 0 0 {name=x48}
C {devices/lab_wire.sym} 1590 -520 0 0 {name=p143 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1590 -420 0 0 {name=p144 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1590 -400 0 0 {name=p145 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1590 -300 0 0 {name=p146 sig_type=std_logic lab=gnd}
C {inv1.sym} 1760 -470 0 0 {name=x49}
C {inv1.sym} 1760 -350 0 0 {name=x50}
C {devices/lab_wire.sym} 1760 -520 0 0 {name=p149 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1760 -420 0 0 {name=p150 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1760 -400 0 0 {name=p151 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1760 -300 0 0 {name=p152 sig_type=std_logic lab=gnd}
C {inv1.sym} 1590 -220 0 0 {name=x51}
C {devices/lab_wire.sym} 1590 -270 0 0 {name=p155 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1590 -170 0 0 {name=p156 sig_type=std_logic lab=gnd}
C {inv1.sym} 1760 -220 0 0 {name=x52}
C {devices/lab_wire.sym} 1760 -270 0 0 {name=p158 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1760 -170 0 0 {name=p159 sig_type=std_logic lab=gnd}
C {inv1.sym} 1590 -90 0 0 {name=x53}
C {devices/lab_wire.sym} 1590 -140 0 0 {name=p161 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1590 -40 0 0 {name=p162 sig_type=std_logic lab=gnd}
C {inv1.sym} 1760 -90 0 0 {name=x54}
C {devices/lab_wire.sym} 1760 -140 0 0 {name=p164 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1760 -40 0 0 {name=p165 sig_type=std_logic lab=gnd}
C {inv1.sym} 1590 40 0 0 {name=x55}
C {devices/lab_wire.sym} 1590 -10 0 0 {name=p167 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1590 90 0 0 {name=p168 sig_type=std_logic lab=gnd}
C {inv1.sym} 1410 40 0 0 {name=x56}
C {devices/lab_wire.sym} 1410 -10 0 0 {name=p170 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1410 90 0 0 {name=p171 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1470 -740 0 1 {name=p98 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1650 -740 0 1 {name=p135 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1820 -740 0 1 {name=p141 sig_type=std_logic lab=voutn}
C {nauta_4.sym} 970 410 0 0 {name=x57 }
C {devices/res.sym} 1210 400 0 0 {name=R1
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 860 400 0 0 {name=p104 sig_type=std_logic lab=vout}
C {devices/lab_wire.sym} 1300 -620 0 1 {name=p105 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1470 -620 0 1 {name=p110 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1650 -620 0 1 {name=p111 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1820 -620 0 1 {name=p136 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1300 -470 0 1 {name=p114 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1470 -470 0 1 {name=p117 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1650 -470 0 1 {name=p120 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1820 -470 0 1 {name=p123 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1300 -350 0 1 {name=p126 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1470 -350 0 1 {name=p142 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1650 -350 0 1 {name=p147 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1820 -350 0 1 {name=p148 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1300 -220 0 1 {name=p153 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1470 -220 0 1 {name=p154 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1650 -220 0 1 {name=p157 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1820 -220 0 1 {name=p160 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1300 -90 0 1 {name=p163 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1470 -90 0 1 {name=p166 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1650 -90 0 1 {name=p169 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1820 -90 0 1 {name=p172 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1300 40 0 1 {name=p173 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1470 40 0 1 {name=p174 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1650 40 0 1 {name=p175 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 1420 180 0 1 {name=p176 sig_type=std_logic lab=voutn}
C {inv1.sym} 1360 180 0 0 {name=x58}
C {devices/lab_wire.sym} 1360 130 0 0 {name=p129 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1360 230 0 0 {name=p177 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 860 420 0 0 {name=p178 sig_type=std_logic lab=voutn}
C {devices/lab_wire.sym} 950 370 0 0 {name=p179 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 970 450 0 0 {name=p180 sig_type=std_logic lab=gnd}
C {nauta_4.sym} 1370 400 0 0 {name=x59 }
C {devices/lab_wire.sym} 1350 360 0 0 {name=p181 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1370 440 0 0 {name=p182 sig_type=std_logic lab=gnd}
C {devices/res.sym} 1530 400 0 0 {name=R2
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 1790 390 0 1 {name=p183 sig_type=std_logic lab=vop}
C {devices/lab_wire.sym} 1790 410 0 1 {name=p184 sig_type=std_logic lab=von}
C {nauta_4.sym} 1690 400 0 0 {name=x60 }
C {devices/lab_wire.sym} 1690 440 0 0 {name=p93 sig_type=std_logic lab=gnd}
C {devices/lab_wire.sym} 1670 360 0 0 {name=p99 sig_type=std_logic lab=vdd}
C {devices/capa.sym} 1870 400 0 0 {name=C1
m=1
value=0.1p
footprint=1206
device="ceramic capacitor"}
