/*
 * Copyright (C) 2017-2025 Heinrich Heine University Düsseldorf,
 * Institute of Computer Science, Department Operating Systems
 * Main developers: Christian Gesse <christian.gesse@hhu.de>, Fabian Ruhland <ruhland@hhu.de>
 * Original development team: Burak Akguel, Christian Gesse, Fabian Ruhland, Filip Krakowski, Michael Schöttner
 * This project has been supported by several students.
 * A full list of integrated student theses can be found here: https://github.com/hhuOS/hhuOS/wiki/Student-theses
 *
 * This program is free software: you can redistribute it and/or modify it under the terms of the GNU General Public
 * License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any
 * later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied
 * warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>
 */

#ifndef HHUOS_ISA_H
#define HHUOS_ISA_H

#include <stdint.h>

#include "device/cpu/IoPort.h"

namespace Device {

/**
 * Contains static functions, which can be used to communicate with the ISA DMA controller.
 */
class Isa {

public:

    enum TransferMode : uint8_t {
        SELF_TEST = 0x00,
        WRITE = 0x04,
        READ = 0x08
    };

    enum DmaMode : uint8_t {
        ON_DEMAND = 0x00,
        SINGLE_TRANSFER = 0x40,
        BLOCK_TRANSFER = 0x80,
        CASCADE = 0xc0
    };

    /**
     * Default Constructor.
     * Deleted, as this class has only static members.
     */
    Isa() = delete;

    /**
     * Copy Constructor.
     */
    Isa(const Isa &other) = delete;

    /**
     * Assignment operator.
     */
    Isa &operator=(const Isa &other) = delete;

    /**
     * Destructor.
     */
    ~Isa() = delete;

    /**
     * Select a DMA channel for further operations.
     *
     * @param channel The channel number (0-7)
     */
    static void selectChannel(uint8_t channel);

    /**
     * Deselect a DMA channel.
     *
     * @param channel The channel number (0-7)
     */
    static void deselectChannel(uint8_t channel);

    /**
     * Set the address for a DMA transfer.
     *
     * @param channel The channel number (0-7)
     * @param address The address (must point to a buffer, that has been allocated by Isa::allocDmaBuffer()).
     */
    static void setAddress(uint8_t channel, const uint8_t *address);

    /**
     * Set the amount of bytes to transfer.
     *
     * @param channel The channel number (0-7)
     * @param count The amount of bytes
     */
    static void setCount(uint8_t channel, uint16_t count);

    /**
     * Set the controller's operating mode.
     *
     * @param channel The channel number (0-7)
     * @param transferMode The transfer mode to use (read/write)
     * @param autoReset true, if the address and counters shall be reset after a DMA transfer
     * @param reverseMemoryOrder true, if the memory order shall be reversed (High addresses to low addresses)
     * @param dmaMode The DMA to use
     */
    static void setMode(uint8_t channel, TransferMode transferMode, bool autoReset, bool reverseMemoryOrder, DmaMode dmaMode);

    /**
     * Reset the controller's mask register (all bits are set to OFF).
     *
     * @param channel The channel number (0-7)
     */
    static void resetMask(uint8_t channel);

    /**
     * Reset the controller's flip-flop, clear the status register and set all bits in the mask register to ON.
     *
     * @param channel The channel number (0-7)
     */
    static void resetAll(uint8_t channel);

    static const constexpr uint32_t MAX_DMA_ADDRESS = 16 * 1024 * 1024;
    static const constexpr uint32_t MAX_DMA_PAGESIZE = 64 * 1024;

private:
    /**
     * Reset the controller's flip-flop.
     *
     * @param channel The channel number (0-7)
     */
    static void resetFlipFlop(uint8_t channel);

    static IoPort startAddressRegisters[8];
    static IoPort pageAddressRegisters[8];
    static IoPort countRegisters[8];
    static IoPort statusRegisters[2];
    static IoPort commandRegisters[2];
    static IoPort requestRegisters[2];
    static IoPort singleChannelMaskRegisters[2];
    static IoPort modeRegisters[2];
    static IoPort flipFlopResetRegisters[2];
    static IoPort intermediateRegisters[2];
    static IoPort masterResetRegisters[2];
    static IoPort maskResetRegisters[2];
    static IoPort multiChannelMaskRegisters[2];
};

}

#endif
