# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_UART.srcs/sources_1/new/baud_gen.vhd" \
"../../../../project_UART.srcs/Baud_gen_sim/new/Baud_Gen_TB.vhd" \

# Do not sort compile order
nosort
