
\subsection{Case Study: ILCS-TSP}
Here is the ILCS framework pseudo-code. User needs to write \texttt{CPU\_Init()},\texttt{CPU\_Exec()} and \texttt{CPU\_Output()}.
% ILCS Code for later references
\input{ilcsPseudoCode.tex}

\clearpage

Table \ref{tab.ilcsTspBugs} describes the bug that I injected to ILCS-TSP
\input{tabs/tabs.ilcsTspBugs.tex}


\subsubsection{3: Missing Critical Section one thread in on process}

I planted the bug (missing critical section) in process 2

\begin{figure*}[t]
\centering
\includegraphics[width=6in]{figs/{miscrit-1-1-ranking}.png}
\caption{Part of ranking table for MisCrit 1-1}
\label{miscrit-1-1-rank}
\end{figure*}



\begin{figure*}[t]
\centering
\includegraphics[width=5.9in]{figs/{miscrit-1-1-1.3_2.3}.pdf}
\caption{diffNLR of process 1 thread 3 and process 2 thread 3 buggy(missing critical section) vs. bug-free}
\label{bug2.2}
\end{figure*}


