Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Thu Feb 26 23:28:51 2015
| Host              : Dowon running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file vgadisplaydriver_timing_summary_routed.rpt -rpx vgadisplaydriver_timing_summary_routed.rpx
| Design            : vgadisplaydriver
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.131        0.000                      0                   64        0.224        0.000                      0                   64        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.131        0.000                      0                   64        0.224        0.000                      0                   64        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.840ns (24.837%)  route 2.542ns (75.163%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 f  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.874     6.365    myvgatimer/xy/n_0_x_reg[7]
    SLICE_X88Y141        LUT4 (Prop_lut4_I2_O)        0.297     6.662 f  myvgatimer/xy/y[9]_i_4/O
                         net (fo=2, routed)           1.025     7.687    myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X87Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.811 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.644     8.454    myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X86Y144        FDRE                                         r  myvgatimer/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.596    14.781    myvgatimer/xy/CLK
    SLICE_X86Y144                                                     r  myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X86Y144        FDRE (Setup_fdre_C_R)       -0.429    14.585    myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.840ns (24.837%)  route 2.542ns (75.163%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 f  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.874     6.365    myvgatimer/xy/n_0_x_reg[7]
    SLICE_X88Y141        LUT4 (Prop_lut4_I2_O)        0.297     6.662 f  myvgatimer/xy/y[9]_i_4/O
                         net (fo=2, routed)           1.025     7.687    myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X87Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.811 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.644     8.454    myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X86Y144        FDRE                                         r  myvgatimer/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.596    14.781    myvgatimer/xy/CLK
    SLICE_X86Y144                                                     r  myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X86Y144        FDRE (Setup_fdre_C_R)       -0.429    14.585    myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.840ns (24.837%)  route 2.542ns (75.163%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 f  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.874     6.365    myvgatimer/xy/n_0_x_reg[7]
    SLICE_X88Y141        LUT4 (Prop_lut4_I2_O)        0.297     6.662 f  myvgatimer/xy/y[9]_i_4/O
                         net (fo=2, routed)           1.025     7.687    myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X87Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.811 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.644     8.454    myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X86Y144        FDRE                                         r  myvgatimer/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.596    14.781    myvgatimer/xy/CLK
    SLICE_X86Y144                                                     r  myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X86Y144        FDRE (Setup_fdre_C_R)       -0.429    14.585    myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.840ns (25.897%)  route 2.404ns (74.103%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 f  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.874     6.365    myvgatimer/xy/n_0_x_reg[7]
    SLICE_X88Y141        LUT4 (Prop_lut4_I2_O)        0.297     6.662 f  myvgatimer/xy/y[9]_i_4/O
                         net (fo=2, routed)           1.025     7.687    myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X87Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.811 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.505     8.316    myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X86Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.596    14.781    myvgatimer/xy/CLK
    SLICE_X86Y143                                                     r  myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X86Y143        FDRE (Setup_fdre_C_R)       -0.429    14.585    myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.840ns (26.656%)  route 2.311ns (73.344%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 f  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.874     6.365    myvgatimer/xy/n_0_x_reg[7]
    SLICE_X88Y141        LUT4 (Prop_lut4_I2_O)        0.297     6.662 f  myvgatimer/xy/y[9]_i_4/O
                         net (fo=2, routed)           1.025     7.687    myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X87Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.811 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.413     8.224    myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X86Y141        FDRE                                         r  myvgatimer/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X86Y141                                                     r  myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X86Y141        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.840ns (26.656%)  route 2.311ns (73.344%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 f  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.874     6.365    myvgatimer/xy/n_0_x_reg[7]
    SLICE_X88Y141        LUT4 (Prop_lut4_I2_O)        0.297     6.662 f  myvgatimer/xy/y[9]_i_4/O
                         net (fo=2, routed)           1.025     7.687    myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X87Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.811 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.413     8.224    myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X86Y141        FDRE                                         r  myvgatimer/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X86Y141                                                     r  myvgatimer/xy/y_reg[5]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X86Y141        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.840ns (26.693%)  route 2.307ns (73.307%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 f  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.874     6.365    myvgatimer/xy/n_0_x_reg[7]
    SLICE_X88Y141        LUT4 (Prop_lut4_I2_O)        0.297     6.662 f  myvgatimer/xy/y[9]_i_4/O
                         net (fo=2, routed)           1.025     7.687    myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X87Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.811 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.409     8.219    myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X87Y141                                                     r  myvgatimer/xy/y_reg[0]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X87Y141        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.840ns (26.693%)  route 2.307ns (73.307%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 f  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.874     6.365    myvgatimer/xy/n_0_x_reg[7]
    SLICE_X88Y141        LUT4 (Prop_lut4_I2_O)        0.297     6.662 f  myvgatimer/xy/y[9]_i_4/O
                         net (fo=2, routed)           1.025     7.687    myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X87Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.811 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.409     8.219    myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X87Y141                                                     r  myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X87Y141        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.840ns (26.693%)  route 2.307ns (73.307%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 f  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.874     6.365    myvgatimer/xy/n_0_x_reg[7]
    SLICE_X88Y141        LUT4 (Prop_lut4_I2_O)        0.297     6.662 f  myvgatimer/xy/y[9]_i_4/O
                         net (fo=2, routed)           1.025     7.687    myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X87Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.811 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.409     8.219    myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X87Y141                                                     r  myvgatimer/xy/y_reg[2]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X87Y141        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.840ns (26.693%)  route 2.307ns (73.307%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 f  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.874     6.365    myvgatimer/xy/n_0_x_reg[7]
    SLICE_X88Y141        LUT4 (Prop_lut4_I2_O)        0.297     6.662 f  myvgatimer/xy/y[9]_i_4/O
                         net (fo=2, routed)           1.025     7.687    myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X87Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.811 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.409     8.219    myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X87Y141                                                     r  myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X87Y141        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.433    myvgatimer/xy/CLK
    SLICE_X87Y141                                                     r  myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.142     1.717    myvgatimer/xy/n_0_y_reg[0]
    SLICE_X86Y141        LUT5 (Prop_lut5_I2_O)        0.045     1.762 r  myvgatimer/xy/y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.762    myvgatimer/xy/p_0_in[4]
    SLICE_X86Y141        FDRE                                         r  myvgatimer/xy/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X86Y141                                                     r  myvgatimer/xy/y_reg[4]/C
                         clock pessimism             -0.494     1.446    
    SLICE_X86Y141        FDRE (Hold_fdre_C_D)         0.091     1.537    myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.433    myvgatimer/xy/CLK
    SLICE_X87Y141                                                     r  myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.143     1.718    myvgatimer/xy/n_0_y_reg[0]
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  myvgatimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    myvgatimer/xy/p_0_in[5]
    SLICE_X86Y141        FDRE                                         r  myvgatimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X86Y141                                                     r  myvgatimer/xy/y_reg[5]/C
                         clock pessimism             -0.494     1.446    
    SLICE_X86Y141        FDRE (Hold_fdre_C_D)         0.092     1.538    myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.433    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  myvgatimer/xy/x_reg[0]/Q
                         net (fo=6, routed)           0.179     1.754    myvgatimer/xy/n_0_x_reg[0]
    SLICE_X87Y140        LUT2 (Prop_lut2_I1_O)        0.042     1.796 r  myvgatimer/xy/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    myvgatimer/xy/x[1]
    SLICE_X87Y140        FDRE                                         r  myvgatimer/xy/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[1]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X87Y140        FDRE (Hold_fdre_C_D)         0.107     1.540    myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.433    myvgatimer/CLK
    SLICE_X87Y142                                                     r  myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  myvgatimer/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.180     1.755    myvgatimer/clk_count[0]
    SLICE_X87Y142        LUT2 (Prop_lut2_I0_O)        0.042     1.797 r  myvgatimer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    myvgatimer/n_0_clk_count[1]_i_1
    SLICE_X87Y142        FDRE                                         r  myvgatimer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     1.941    myvgatimer/CLK
    SLICE_X87Y142                                                     r  myvgatimer/clk_count_reg[1]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.107     1.540    myvgatimer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.433    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  myvgatimer/xy/x_reg[0]/Q
                         net (fo=6, routed)           0.181     1.756    myvgatimer/xy/n_0_x_reg[0]
    SLICE_X87Y140        LUT4 (Prop_lut4_I1_O)        0.043     1.799 r  myvgatimer/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    myvgatimer/xy/x[3]
    SLICE_X87Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X87Y140                                                     r  myvgatimer/xy/x_reg[3]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X87Y140        FDRE (Hold_fdre_C_D)         0.107     1.540    myvgatimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 colorcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.433    clk_IBUF_BUFG
    SLICE_X89Y142                                                     r  colorcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  colorcounter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.694    colorcounter_reg[3]
    SLICE_X89Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  colorcounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    n_4_colorcounter_reg[0]_i_1
    SLICE_X89Y142        FDRE                                         r  colorcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     1.941    clk_IBUF_BUFG
    SLICE_X89Y142                                                     r  colorcounter_reg[3]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.105     1.538    colorcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 colorcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.601     1.434    clk_IBUF_BUFG
    SLICE_X89Y143                                                     r  colorcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141     1.575 r  colorcounter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.695    colorcounter_reg[7]
    SLICE_X89Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  colorcounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    n_4_colorcounter_reg[4]_i_1
    SLICE_X89Y143        FDRE                                         r  colorcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.873     1.942    clk_IBUF_BUFG
    SLICE_X89Y143                                                     r  colorcounter_reg[7]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X89Y143        FDRE (Hold_fdre_C_D)         0.105     1.539    colorcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 colorcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorcounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.601     1.434    clk_IBUF_BUFG
    SLICE_X89Y144                                                     r  colorcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y144        FDRE (Prop_fdre_C_Q)         0.141     1.575 r  colorcounter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.696    colorcounter_reg[11]
    SLICE_X89Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  colorcounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    n_4_colorcounter_reg[8]_i_1
    SLICE_X89Y144        FDRE                                         r  colorcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.873     1.942    clk_IBUF_BUFG
    SLICE_X89Y144                                                     r  colorcounter_reg[11]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X89Y144        FDRE (Hold_fdre_C_D)         0.105     1.539    colorcounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 colorcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.601     1.434    clk_IBUF_BUFG
    SLICE_X89Y143                                                     r  colorcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141     1.575 r  colorcounter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.692    colorcounter_reg[4]
    SLICE_X89Y143        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  colorcounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    n_7_colorcounter_reg[4]_i_1
    SLICE_X89Y143        FDRE                                         r  colorcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.873     1.942    clk_IBUF_BUFG
    SLICE_X89Y143                                                     r  colorcounter_reg[4]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X89Y143        FDRE (Hold_fdre_C_D)         0.105     1.539    colorcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 colorcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.601     1.434    clk_IBUF_BUFG
    SLICE_X89Y144                                                     r  colorcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y144        FDRE (Prop_fdre_C_Q)         0.141     1.575 r  colorcounter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.692    colorcounter_reg[8]
    SLICE_X89Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  colorcounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    n_7_colorcounter_reg[8]_i_1
    SLICE_X89Y144        FDRE                                         r  colorcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.873     1.942    clk_IBUF_BUFG
    SLICE_X89Y144                                                     r  colorcounter_reg[8]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X89Y144        FDRE (Hold_fdre_C_D)         0.105     1.539    colorcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                       
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X89Y142   colorcounter_reg[0]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X89Y144   colorcounter_reg[10]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X89Y144   colorcounter_reg[11]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X89Y142   colorcounter_reg[1]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X89Y142   colorcounter_reg[2]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X89Y142   colorcounter_reg[3]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X89Y143   colorcounter_reg[4]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X89Y143   colorcounter_reg[5]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X89Y143   colorcounter_reg[6]/C     
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y144   colorcounter_reg[10]/C    
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y144   colorcounter_reg[11]/C    
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y143   colorcounter_reg[4]/C     
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y143   colorcounter_reg[5]/C     
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y143   colorcounter_reg[6]/C     
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y143   colorcounter_reg[7]/C     
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y144   colorcounter_reg[8]/C     
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y144   colorcounter_reg[9]/C     
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y144   myvgatimer/xy/y_reg[6]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y144   myvgatimer/xy/y_reg[7]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y142   colorcounter_reg[0]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y142   colorcounter_reg[0]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y144   colorcounter_reg[10]/C    
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y144   colorcounter_reg[11]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y142   colorcounter_reg[1]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y142   colorcounter_reg[1]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y142   colorcounter_reg[2]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y142   colorcounter_reg[2]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y142   colorcounter_reg[3]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y142   colorcounter_reg[3]/C     



