<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="VERID" description="Version ID Register">
    <alias type="CMSIS" value="VERID"/>
    <bit_field offset="0" width="32" name="VERSION" access="RO" reset_value="0x1000000" description="SCG Version Number">
      <alias type="CMSIS" value="SCG_VERID_VERSION(x)"/>
    </bit_field>
  </register>
  <register offset="0x4" width="32" name="PARAM" description="Parameter Register">
    <alias type="CMSIS" value="PARAM"/>
    <bit_field offset="0" width="8" name="CLKPRES" access="RO" reset_value="0xFE" description="Clock Present">
      <alias type="CMSIS" value="SCG_PARAM_CLKPRES(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="11" reset_value="0"/>
    <bit_field offset="27" width="5" name="DIVPRES" access="RO" reset_value="0x1F" description="Divider Present">
      <alias type="CMSIS" value="SCG_PARAM_DIVPRES(x)"/>
    </bit_field>
  </register>
  <register offset="0x10" width="32" name="CSR" description="Clock Status Register">
    <alias type="CMSIS" value="CSR"/>
    <bit_field offset="0" width="4" name="DIVSLOW" access="RO" reset_value="0x1" description="Slow Clock Divide Ratio">
      <alias type="CMSIS" value="SCG_CSR_DIVSLOW(x)"/>
      <bit_field_value name="CSR_DIVSLOW_DIV1" value="0b0000" description="Reserved"/>
      <bit_field_value name="CSR_DIVSLOW_DIV2" value="0b0001" description="Divide-by-2"/>
      <bit_field_value name="CSR_DIVSLOW_DIV3" value="0b0010" description="Divide-by-3"/>
      <bit_field_value name="CSR_DIVSLOW_DIV4" value="0b0011" description="Divide-by-4"/>
      <bit_field_value name="CSR_DIVSLOW_DIV5" value="0b0100" description="Divide-by-5"/>
      <bit_field_value name="CSR_DIVSLOW_DIV6" value="0b0101" description="Divide-by-6"/>
      <bit_field_value name="CSR_DIVSLOW_DIV7" value="0b0110" description="Divide-by-7"/>
      <bit_field_value name="CSR_DIVSLOW_DIV8" value="0b0111" description="Divide-by-8"/>
      <bit_field_value name="CSR_DIVSLOW_DIV9" value="0b1000" description="Reserved"/>
      <bit_field_value name="CSR_DIVSLOW_DIV10" value="0b1001" description="Reserved"/>
      <bit_field_value name="CSR_DIVSLOW_DIV11" value="0b1010" description="Reserved"/>
      <bit_field_value name="CSR_DIVSLOW_DIV12" value="0b1011" description="Reserved"/>
      <bit_field_value name="CSR_DIVSLOW_DIV13" value="0b1100" description="Reserved"/>
      <bit_field_value name="CSR_DIVSLOW_DIV14" value="0b1101" description="Reserved"/>
      <bit_field_value name="CSR_DIVSLOW_DIV15" value="0b1110" description="Reserved"/>
      <bit_field_value name="CSR_DIVSLOW_DIV16" value="0b1111" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="4" width="4" reset_value="0"/>
    <reserved_bit_field offset="8" width="4" reset_value="0"/>
    <reserved_bit_field offset="12" width="4" reset_value="0"/>
    <bit_field offset="16" width="4" name="DIVCORE" access="RO" reset_value="0" description="Core Clock Divide Ratio">
      <alias type="CMSIS" value="SCG_CSR_DIVCORE(x)"/>
      <bit_field_value name="CSR_DIVCORE_DIV1" value="0b0000" description="Divide-by-1"/>
      <bit_field_value name="CSR_DIVCORE_DIV2" value="0b0001" description="Divide-by-2"/>
      <bit_field_value name="CSR_DIVCORE_DIV3" value="0b0010" description="Divide-by-3"/>
      <bit_field_value name="CSR_DIVCORE_DIV4" value="0b0011" description="Divide-by-4"/>
      <bit_field_value name="CSR_DIVCORE_DIV5" value="0b0100" description="Divide-by-5"/>
      <bit_field_value name="CSR_DIVCORE_DIV6" value="0b0101" description="Divide-by-6"/>
      <bit_field_value name="CSR_DIVCORE_DIV7" value="0b0110" description="Divide-by-7"/>
      <bit_field_value name="CSR_DIVCORE_DIV8" value="0b0111" description="Divide-by-8"/>
      <bit_field_value name="CSR_DIVCORE_DIV9" value="0b1000" description="Divide-by-9"/>
      <bit_field_value name="CSR_DIVCORE_DIV10" value="0b1001" description="Divide-by-10"/>
      <bit_field_value name="CSR_DIVCORE_DIV11" value="0b1010" description="Divide-by-11"/>
      <bit_field_value name="CSR_DIVCORE_DIV12" value="0b1011" description="Divide-by-12"/>
      <bit_field_value name="CSR_DIVCORE_DIV13" value="0b1100" description="Divide-by-13"/>
      <bit_field_value name="CSR_DIVCORE_DIV14" value="0b1101" description="Divide-by-14"/>
      <bit_field_value name="CSR_DIVCORE_DIV15" value="0b1110" description="Divide-by-15"/>
      <bit_field_value name="CSR_DIVCORE_DIV16" value="0b1111" description="Divide-by-16"/>
    </bit_field>
    <reserved_bit_field offset="20" width="4" reset_value="0"/>
    <bit_field offset="24" width="4" name="SCS" access="RO" reset_value="0x3" description="System Clock Source">
      <alias type="CMSIS" value="SCG_CSR_SCS(x)"/>
      <bit_field_value name="CSR_SCS_RESERVED0" value="0b0000" description="Reserved"/>
      <bit_field_value name="CSR_SCS_SOCS" value="0b0001" description="System OSC (SOSC_CLK)"/>
      <bit_field_value name="CSR_SCS_SIRC" value="0b0010" description="Slow IRC (SIRC_CLK)"/>
      <bit_field_value name="CSR_SCS_FIRC" value="0b0011" description="Fast IRC (FIRC_CLK)"/>
      <bit_field_value name="CSR_SCS_RESERVED4" value="0b0100" description="Reserved"/>
      <bit_field_value name="CSR_SCS_LPFLL" value="0b0101" description="Low Power FLL (LPFLL_CLK)"/>
      <!-- unlisted bit_field_value from register "CSR" and bit_field "SCS" with value="0b0110" and description="Reserved" -->
      <bit_field_value name="CSR_SCS_RESERVED7" value="0b0111" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="28" width="4" reset_value="0"/>
  </register>
  <register offset="0x14" width="32" name="RCCR" description="Run Clock Control Register">
    <alias type="CMSIS" value="RCCR"/>
    <bit_field offset="0" width="4" name="DIVSLOW" access="RW" reset_value="0x1" description="Slow Clock Divide Ratio">
      <alias type="CMSIS" value="SCG_RCCR_DIVSLOW(x)"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV1" value="0b0000" description="Reserved"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV2" value="0b0001" description="Divide-by-2"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV3" value="0b0010" description="Divide-by-3"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV4" value="0b0011" description="Divide-by-4"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV5" value="0b0100" description="Divide-by-5"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV6" value="0b0101" description="Divide-by-6"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV7" value="0b0110" description="Divide-by-7"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV8" value="0b0111" description="Divide-by-8"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV9" value="0b1000" description="Reserved"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV10" value="0b1001" description="Reserved"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV11" value="0b1010" description="Reserved"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV12" value="0b1011" description="Reserved"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV13" value="0b1100" description="Reserved"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV14" value="0b1101" description="Reserved"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV15" value="0b1110" description="Reserved"/>
      <bit_field_value name="RCCR_DIVSLOW_DIV16" value="0b1111" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="4" width="4" reset_value="0"/>
    <reserved_bit_field offset="8" width="4" reset_value="0"/>
    <reserved_bit_field offset="12" width="4" reset_value="0"/>
    <bit_field offset="16" width="4" name="DIVCORE" access="RW" reset_value="0" description="Core Clock Divide Ratio">
      <alias type="CMSIS" value="SCG_RCCR_DIVCORE(x)"/>
      <bit_field_value name="RCCR_DIVCORE_DIV1" value="0b0000" description="Divide-by-1"/>
      <bit_field_value name="RCCR_DIVCORE_DIV2" value="0b0001" description="Divide-by-2"/>
      <bit_field_value name="RCCR_DIVCORE_DIV3" value="0b0010" description="Divide-by-3"/>
      <bit_field_value name="RCCR_DIVCORE_DIV4" value="0b0011" description="Divide-by-4"/>
      <bit_field_value name="RCCR_DIVCORE_DIV5" value="0b0100" description="Divide-by-5"/>
      <bit_field_value name="RCCR_DIVCORE_DIV6" value="0b0101" description="Divide-by-6"/>
      <bit_field_value name="RCCR_DIVCORE_DIV7" value="0b0110" description="Divide-by-7"/>
      <bit_field_value name="RCCR_DIVCORE_DIV8" value="0b0111" description="Divide-by-8"/>
      <bit_field_value name="RCCR_DIVCORE_DIV9" value="0b1000" description="Divide-by-9"/>
      <bit_field_value name="RCCR_DIVCORE_DIV10" value="0b1001" description="Divide-by-10"/>
      <bit_field_value name="RCCR_DIVCORE_DIV11" value="0b1010" description="Divide-by-11"/>
      <bit_field_value name="RCCR_DIVCORE_DIV12" value="0b1011" description="Divide-by-12"/>
      <bit_field_value name="RCCR_DIVCORE_DIV13" value="0b1100" description="Divide-by-13"/>
      <bit_field_value name="RCCR_DIVCORE_DIV14" value="0b1101" description="Divide-by-14"/>
      <bit_field_value name="RCCR_DIVCORE_DIV15" value="0b1110" description="Divide-by-15"/>
      <bit_field_value name="RCCR_DIVCORE_DIV16" value="0b1111" description="Divide-by-16"/>
    </bit_field>
    <reserved_bit_field offset="20" width="4" reset_value="0"/>
    <bit_field offset="24" width="4" name="SCS" access="RW" reset_value="0x3" description="System Clock Source">
      <alias type="CMSIS" value="SCG_RCCR_SCS(x)"/>
      <bit_field_value name="RCCR_SCS_RESERVED0" value="0b0000" description="Reserved"/>
      <bit_field_value name="RCCR_SCS_SOCS" value="0b0001" description="System OSC (SOSC_CLK)"/>
      <bit_field_value name="RCCR_SCS_SIRC" value="0b0010" description="Slow IRC (SIRC_CLK)"/>
      <bit_field_value name="RCCR_SCS_FIRC" value="0b0011" description="Fast IRC (FIRC_CLK)"/>
      <bit_field_value name="RCCR_SCS_RESERVED4" value="0b0100" description="Reserved"/>
      <bit_field_value name="RCCR_SCS_RESERVED5" value="0b0101" description="Low Power FLL (LPFLL_CLK)"/>
      <bit_field_value name="RCCR_SCS_LPFLL" value="0b0110" description="Reserved"/>
      <bit_field_value name="RCCR_SCS_RESERVED7" value="0b0111" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="28" width="4" reset_value="0"/>
  </register>
  <register offset="0x18" width="32" name="VCCR" description="VLPR Clock Control Register">
    <alias type="CMSIS" value="VCCR"/>
    <bit_field offset="0" width="4" name="DIVSLOW" access="RW" reset_value="0x1" description="Slow Clock Divide Ratio">
      <alias type="CMSIS" value="SCG_VCCR_DIVSLOW(x)"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV1" value="0b0000" description="Reserved"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV2" value="0b0001" description="Divide-by-2"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV3" value="0b0010" description="Divide-by-3"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV4" value="0b0011" description="Divide-by-4"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV5" value="0b0100" description="Divide-by-5"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV6" value="0b0101" description="Divide-by-6"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV7" value="0b0110" description="Divide-by-7"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV8" value="0b0111" description="Divide-by-8"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV9" value="0b1000" description="Reserved"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV10" value="0b1001" description="Reserved"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV11" value="0b1010" description="Reserved"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV12" value="0b1011" description="Reserved"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV13" value="0b1100" description="Reserved"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV14" value="0b1101" description="Reserved"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV15" value="0b1110" description="Reserved"/>
      <bit_field_value name="VCCR_DIVSLOW_DIV16" value="0b1111" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="4" width="4" reset_value="0"/>
    <reserved_bit_field offset="8" width="4" reset_value="0"/>
    <reserved_bit_field offset="12" width="4" reset_value="0"/>
    <bit_field offset="16" width="4" name="DIVCORE" access="RW" reset_value="0" description="Core Clock Divide Ratio">
      <alias type="CMSIS" value="SCG_VCCR_DIVCORE(x)"/>
      <bit_field_value name="VCCR_DIVCORE_DIV1" value="0b0000" description="Divide-by-1"/>
      <bit_field_value name="VCCR_DIVCORE_DIV2" value="0b0001" description="Divide-by-2"/>
      <bit_field_value name="VCCR_DIVCORE_DIV3" value="0b0010" description="Divide-by-3"/>
      <bit_field_value name="VCCR_DIVCORE_DIV4" value="0b0011" description="Divide-by-4"/>
      <bit_field_value name="VCCR_DIVCORE_DIV5" value="0b0100" description="Divide-by-5"/>
      <bit_field_value name="VCCR_DIVCORE_DIV6" value="0b0101" description="Divide-by-6"/>
      <bit_field_value name="VCCR_DIVCORE_DIV7" value="0b0110" description="Divide-by-7"/>
      <bit_field_value name="VCCR_DIVCORE_DIV8" value="0b0111" description="Divide-by-8"/>
      <bit_field_value name="VCCR_DIVCORE_DIV9" value="0b1000" description="Divide-by-9"/>
      <bit_field_value name="VCCR_DIVCORE_DIV10" value="0b1001" description="Divide-by-10"/>
      <bit_field_value name="VCCR_DIVCORE_DIV11" value="0b1010" description="Divide-by-11"/>
      <bit_field_value name="VCCR_DIVCORE_DIV12" value="0b1011" description="Divide-by-12"/>
      <bit_field_value name="VCCR_DIVCORE_DIV13" value="0b1100" description="Divide-by-13"/>
      <bit_field_value name="VCCR_DIVCORE_DIV14" value="0b1101" description="Divide-by-14"/>
      <bit_field_value name="VCCR_DIVCORE_DIV15" value="0b1110" description="Divide-by-15"/>
      <bit_field_value name="VCCR_DIVCORE_DIV16" value="0b1111" description="Divide-by-16"/>
    </bit_field>
    <reserved_bit_field offset="20" width="4" reset_value="0"/>
    <bit_field offset="24" width="4" name="SCS" access="RW" reset_value="0x2" description="System Clock Source">
      <alias type="CMSIS" value="SCG_VCCR_SCS(x)"/>
      <bit_field_value name="VCCR_SCS_RESERVED0" value="0b0000" description="Reserved"/>
      <bit_field_value name="VCCR_SCS_SOCS" value="0b0001" description="System OSC (SOSC_CLK)"/>
      <bit_field_value name="VCCR_SCS_SIRC" value="0b0010" description="Slow IRC (SIRC_CLK)"/>
      <bit_field_value name="VCCR_SCS_RESERVED3" value="0b0011" description="Reserved"/>
      <bit_field_value name="VCCR_SCS_RESERVED4" value="0b0100" description="Reserved"/>
      <bit_field_value name="VCCR_SCS_RESERVED5" value="0b0101" description="Reserved"/>
      <bit_field_value name="VCCR_SCS_RESERVED6" value="0b0110" description="Reserved"/>
      <bit_field_value name="VCCR_SCS_RESERVED7" value="0b0111" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="28" width="4" reset_value="0"/>
  </register>
  <register offset="0x20" width="32" name="CLKOUTCNFG" description="SCG CLKOUT Configuration Register">
    <alias type="CMSIS" value="CLKOUTCNFG"/>
    <reserved_bit_field offset="0" width="24" reset_value="0"/>
    <bit_field offset="24" width="4" name="CLKOUTSEL" access="RW" reset_value="0x3" description="SCG Clkout Select">
      <alias type="CMSIS" value="SCG_CLKOUTCNFG_CLKOUTSEL(x)"/>
      <bit_field_value name="CLKOUTCNFG_CLKOUTSEL_SLOW" value="0b0000" description="SCG SLOW Clock"/>
      <bit_field_value name="CLKOUTCNFG_CLKOUTSEL_SOCS" value="0b0001" description="System OSC (SOSC_CLK)"/>
      <bit_field_value name="CLKOUTCNFG_CLKOUTSEL_SIRC" value="0b0010" description="Slow IRC (SIRC_CLK)"/>
      <bit_field_value name="CLKOUTCNFG_CLKOUTSEL_FIRC" value="0b0011" description="Fast IRC (FIRC_CLK)"/>
      <!-- unlisted bit_field_value from register "CLKOUTCNFG" and bit_field "CLKOUTSEL" with value="0b0100" and description="Reserved" -->
      <!-- unlisted bit_field_value from register "CLKOUTCNFG" and bit_field "CLKOUTSEL" with value="0b0101" and description="Low Power FLL (LPFLL_CLK)" -->
      <bit_field_value name="CLKOUTCNFG_CLKOUTSEL_PLL" value="0b0110" description="Reserved"/>
      <bit_field_value name="CLKOUTCNFG_CLKOUTSEL_RESERVED7" value="0b0111" description="Reserved"/>
      <!-- unlisted bit_field_value from register "CLKOUTCNFG" and bit_field "CLKOUTSEL" with value="0b1111" and description="Reserved" -->
    </bit_field>
    <reserved_bit_field offset="28" width="4" reset_value="0"/>
  </register>
  <register offset="0x100" width="32" name="SOSCCSR" description="System OSC Control Status Register">
    <alias type="CMSIS" value="SOSCCSR"/>
    <bit_field offset="0" width="1" name="SOSCEN" access="RW" reset_value="0" description="System OSC Enable">
      <alias type="CMSIS" value="SCG_SOSCCSR_SOSCEN(x)"/>
      <bit_field_value name="SOSCCSR_SOSCEN_DISABLED" value="0b0" description="System OSC is disabled"/>
      <bit_field_value name="SOSCCSR_SOSCEN_ENABLED" value="0b1" description="System OSC is enabled"/>
    </bit_field>
    <bit_field offset="1" width="1" name="SOSCSTEN" access="RW" reset_value="0" description="System OSC Stop Enable">
      <alias type="CMSIS" value="SCG_SOSCCSR_SOSCSTEN(x)"/>
      <bit_field_value name="SOSCCSR_SOSCSTEN_DISABLED" value="0b0" description="System OSC is disabled in Stop modes"/>
      <bit_field_value name="SOSCCSR_SOSCSTEN_ENABLED" value="0b1" description="System OSC is enabled in Stop modes if SOSCEN=1."/>
    </bit_field>
    <bit_field offset="2" width="1" name="SOSCLPEN" access="RW" reset_value="0" description="System OSC Low Power Enable">
      <alias type="CMSIS" value="SCG_SOSCCSR_SOSCLPEN(x)"/>
      <bit_field_value name="SOSCCSR_SOSCLPEN_DISABLED" value="0b0" description="System OSC is disabled in VLP modes"/>
      <bit_field_value name="SOSCCSR_SOSCLPEN_ENABLED" value="0b1" description="System OSC is enabled in VLP modes"/>
    </bit_field>
    <bit_field offset="3" width="1" name="SOSCERCLKEN" access="RW" reset_value="0" description="System OSC 3V ERCLK Enable">
      <alias type="CMSIS" value="SCG_SOSCCSR_SOSCERCLKEN(x)"/>
      <bit_field_value name="SOSCCSR_SOSCERCLKEN_DISABLED" value="0b0" description="System OSC 3V ERCLK output clock is disabled."/>
      <bit_field_value name="SOSCCSR_SOSCERCLKEN_ENABLED" value="0b1" description="System OSC 3V ERCLK output clock is enabled when SYSOSC is enabled."/>
    </bit_field>
    <reserved_bit_field offset="4" width="12" reset_value="0"/>
    <bit_field offset="16" width="1" name="SOSCCM" access="RW" reset_value="0" description="System OSC Clock Monitor">
      <alias type="CMSIS" value="SCG_SOSCCSR_SOSCCM(x)"/>
      <bit_field_value name="SOSCCSR_SOSCCM_DISABLED" value="0b0" description="System OSC Clock Monitor is disabled"/>
      <bit_field_value name="SOSCCSR_SOSCCM_ENABLED" value="0b1" description="System OSC Clock Monitor is enabled"/>
    </bit_field>
    <bit_field offset="17" width="1" name="SOSCCMRE" access="RW" reset_value="0" description="System OSC Clock Monitor Reset Enable">
      <alias type="CMSIS" value="SCG_SOSCCSR_SOSCCMRE(x)"/>
      <bit_field_value name="SOSCCSR_SOSCCMRE_IRQ" value="0b0" description="Clock Monitor generates interrupt when error detected"/>
      <bit_field_value name="SOSCCSR_SOSCCMRE_RESET" value="0b1" description="Clock Monitor generates reset when error detected"/>
    </bit_field>
    <reserved_bit_field offset="18" width="5" reset_value="0"/>
    <bit_field offset="23" width="1" name="LK" access="RW" reset_value="0" description="Lock Register">
      <alias type="CMSIS" value="SCG_SOSCCSR_LK(x)"/>
      <bit_field_value name="SOSCCSR_LK_WRITEABLE" value="0b0" description="This Control Status Register can be written."/>
      <bit_field_value name="SOSCCSR_LK_PROTECTED" value="0b1" description="This Control Status Register cannot be written."/>
    </bit_field>
    <bit_field offset="24" width="1" name="SOSCVLD" access="RO" reset_value="0" description="System OSC Valid">
      <alias type="CMSIS" value="SCG_SOSCCSR_SOSCVLD(x)"/>
      <bit_field_value name="SOSCCSR_SOSCVLD_INVALID" value="0b0" description="System OSC is not enabled or clock is not valid"/>
      <bit_field_value name="SOSCCSR_SOSCVLD_VALID" value="0b1" description="System OSC is enabled and output clock is valid"/>
    </bit_field>
    <bit_field offset="25" width="1" name="SOSCSEL" access="RO" reset_value="0" description="System OSC Selected">
      <alias type="CMSIS" value="SCG_SOSCCSR_SOSCSEL(x)"/>
      <bit_field_value name="SOSCCSR_SOSCSEL_NOT_SYSTEM" value="0b0" description="System OSC is not the system clock source"/>
      <bit_field_value name="SOSCCSR_SOSCSEL_SYSTEM" value="0b1" description="System OSC is the system clock source"/>
    </bit_field>
    <bit_field offset="26" width="1" name="SOSCERR" access="W1C" reset_value="0" description="System OSC Clock Error">
      <alias type="CMSIS" value="SCG_SOSCCSR_SOSCERR(x)"/>
      <bit_field_value name="SOSCCSR_SOSCERR_NOT_ERROR" value="0b0" description="System OSC Clock Monitor is disabled or has not detected an error"/>
      <bit_field_value name="SOSCCSR_SOSCERR_ERROR" value="0b1" description="System OSC Clock Monitor is enabled and detected an error"/>
    </bit_field>
    <reserved_bit_field offset="27" width="5" reset_value="0"/>
  </register>
  <register offset="0x104" width="32" name="SOSCDIV" description="System OSC Divide Register">
    <alias type="CMSIS" value="SOSCDIV"/>
    <bit_field offset="0" width="3" name="SOSCDIV1" access="RW" reset_value="0" description="System OSC Clock Divide 1">
      <alias type="CMSIS" value="SCG_SOSCDIV_SOSCDIV1(x)"/>
      <bit_field_value name="SOSCDIV_SOSCDIV1_DISABLED" value="0b000" description="Output disabled"/>
      <bit_field_value name="SOSCDIV_SOSCDIV1_DIV1" value="0b001" description="Divide by 1"/>
      <bit_field_value name="SOSCDIV_SOSCDIV1_DIV2" value="0b010" description="Divide by 2"/>
      <bit_field_value name="SOSCDIV_SOSCDIV1_DIV4" value="0b011" description="Divide by 4"/>
      <bit_field_value name="SOSCDIV_SOSCDIV1_DIV8" value="0b100" description="Divide by 8"/>
      <bit_field_value name="SOSCDIV_SOSCDIV1_DIV16" value="0b101" description="Divide by 16"/>
      <bit_field_value name="SOSCDIV_SOSCDIV1_DIV32" value="0b110" description="Divide by 32"/>
      <bit_field_value name="SOSCDIV_SOSCDIV1_DIV64" value="0b111" description="Divide by 64"/>
    </bit_field>
    <reserved_bit_field offset="3" width="5" reset_value="0"/>
    <bit_field offset="8" width="3" name="SOSCDIV2" access="RW" reset_value="0" description="System OSC Clock Divide 2">
      <alias type="CMSIS" value="SCG_SOSCDIV_SOSCDIV2(x)"/>
      <bit_field_value name="SOSCDIV_SOSCDIV2_DISABLED" value="0b000" description="Output disabled"/>
      <bit_field_value name="SOSCDIV_SOSCDIV2_DIV1" value="0b001" description="Divide by 1"/>
      <bit_field_value name="SOSCDIV_SOSCDIV2_DIV2" value="0b010" description="Divide by 2"/>
      <bit_field_value name="SOSCDIV_SOSCDIV2_DIV4" value="0b011" description="Divide by 4"/>
      <bit_field_value name="SOSCDIV_SOSCDIV2_DIV8" value="0b100" description="Divide by 8"/>
      <bit_field_value name="SOSCDIV_SOSCDIV2_DIV16" value="0b101" description="Divide by 16"/>
      <bit_field_value name="SOSCDIV_SOSCDIV2_DIV32" value="0b110" description="Divide by 32"/>
      <bit_field_value name="SOSCDIV_SOSCDIV2_DIV64" value="0b111" description="Divide by 64"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <reserved_bit_field offset="16" width="3" reset_value="0"/>
    <reserved_bit_field offset="19" width="13" reset_value="0"/>
  </register>
  <register offset="0x108" width="32" name="SOSCCFG" description="System Oscillator Configuration Register">
    <alias type="CMSIS" value="SOSCCFG"/>
    <reserved_bit_field offset="0" width="2" reset_value="0"/>
    <bit_field offset="2" width="1" name="EREFS" access="RW" reset_value="0" description="External Reference Select">
      <alias type="CMSIS" value="SCG_SOSCCFG_EREFS(x)"/>
      <bit_field_value name="SOSCCFG_EREFS_ERC" value="0b0" description="External reference clock selected"/>
      <bit_field_value name="SOSCCFG_EREFS_OSC" value="0b1" description="Internal crystal oscillator of OSC requested."/>
    </bit_field>
    <bit_field offset="3" width="1" name="HGO" access="RW" reset_value="0" description="High Gain Oscillator Select">
      <alias type="CMSIS" value="SCG_SOSCCFG_HGO(x)"/>
      <bit_field_value name="SOSCCFG_HGO_LOW_POWER" value="0b0" description="Configure crystal oscillator for low-power operation"/>
      <bit_field_value name="SOSCCFG_HGO_HIGH_GAIN" value="0b1" description="Configure crystal oscillator for high-gain operation"/>
    </bit_field>
    <bit_field offset="4" width="2" name="RANGE" access="RW" reset_value="0x1" description="System OSC Range Select">
      <alias type="CMSIS" value="SCG_SOSCCFG_RANGE(x)"/>
      <bit_field_value name="SOSCCFG_RANGE_RESERVED0" value="0b00" description="Reserved"/>
      <bit_field_value name="SOSCCFG_RANGE_LOW" value="0b01" description="Low frequency range selected for the crystal oscillator of 32 kHz to 40 kHz."/>
      <bit_field_value name="SOSCCFG_RANGE_MEDIUM" value="0b10" description="Medium frequency range selected for the crytstal oscillator of 1 Mhz to 8 Mhz."/>
      <bit_field_value name="SOSCCFG_RANGE_HIGH" value="0b11" description="High frequency range selected for the crystal oscillator of 8 Mhz to 32 Mhz."/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="4" reset_value="0"/>
    <reserved_bit_field offset="12" width="20" reset_value="0"/>
  </register>
  <register offset="0x200" width="32" name="SIRCCSR" description="Slow IRC Control Status Register">
    <alias type="CMSIS" value="SIRCCSR"/>
    <bit_field offset="0" width="1" name="SIRCEN" access="RW" reset_value="0x1" description="Slow IRC Enable">
      <alias type="CMSIS" value="SCG_SIRCCSR_SIRCEN(x)"/>
      <bit_field_value name="SIRCCSR_SIRCEN_DISABLED" value="0b0" description="Slow IRC is disabled"/>
      <bit_field_value name="SIRCCSR_SIRCEN_ENABLED" value="0b1" description="Slow IRC is enabled"/>
    </bit_field>
    <bit_field offset="1" width="1" name="SIRCSTEN" access="RW" reset_value="0" description="Slow IRC Stop Enable">
      <alias type="CMSIS" value="SCG_SIRCCSR_SIRCSTEN(x)"/>
      <bit_field_value name="SIRCCSR_SIRCSTEN_DISABLED" value="0b0" description="Slow IRC is disabled in Stop modes"/>
      <bit_field_value name="SIRCCSR_SIRCSTEN_ENABLED" value="0b1" description="Slow IRC is enabled in Stop modes"/>
    </bit_field>
    <bit_field offset="2" width="1" name="SIRCLPEN" access="RW" reset_value="0x1" description="Slow IRC Low Power Enable">
      <alias type="CMSIS" value="SCG_SIRCCSR_SIRCLPEN(x)"/>
      <bit_field_value name="SIRCCSR_SIRCLPEN_DISABLED" value="0b0" description="Slow IRC is disabled in VLP modes"/>
      <bit_field_value name="SIRCCSR_SIRCLPEN_ENABLED" value="0b1" description="Slow IRC is enabled in VLP modes"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="19" reset_value="0"/>
    <bit_field offset="23" width="1" name="LK" access="RW" reset_value="0" description="Lock Register">
      <alias type="CMSIS" value="SCG_SIRCCSR_LK(x)"/>
      <bit_field_value name="SIRCCSR_LK_WRITEABLE" value="0b0" description="Control Status Register can be written."/>
      <bit_field_value name="SIRCCSR_LK_PROTECTED" value="0b1" description="Control Status Register cannot be written."/>
    </bit_field>
    <bit_field offset="24" width="1" name="SIRCVLD" access="RO" reset_value="0x1" description="Slow IRC Valid">
      <alias type="CMSIS" value="SCG_SIRCCSR_SIRCVLD(x)"/>
      <bit_field_value name="SIRCCSR_SIRCVLD_INVALID" value="0b0" description="Slow IRC is not enabled or clock is not valid"/>
      <bit_field_value name="SIRCCSR_SIRCVLD_VALID" value="0b1" description="Slow IRC is enabled and output clock is valid"/>
    </bit_field>
    <bit_field offset="25" width="1" name="SIRCSEL" access="RO" reset_value="0" description="Slow IRC Selected">
      <alias type="CMSIS" value="SCG_SIRCCSR_SIRCSEL(x)"/>
      <bit_field_value name="SIRCCSR_SIRCSEL_NOT_SYSTEM" value="0b0" description="Slow IRC is not the system clock source"/>
      <bit_field_value name="SIRCCSR_SIRCSEL_SYSTEM" value="0b1" description="Slow IRC is the system clock source"/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x204" width="32" name="SIRCDIV" description="Slow IRC Divide Register">
    <alias type="CMSIS" value="SIRCDIV"/>
    <bit_field offset="0" width="3" name="SIRCDIV1" access="RW" reset_value="0" description="Slow IRC Clock Divide 1">
      <alias type="CMSIS" value="SCG_SIRCDIV_SIRCDIV1(x)"/>
      <bit_field_value name="SIRCDIV_SIRCDIV1_DISABLED" value="0b000" description="Output disabled"/>
      <bit_field_value name="SIRCDIV_SIRCDIV1_DIV1" value="0b001" description="Divide by 1"/>
      <bit_field_value name="SIRCDIV_SIRCDIV1_DIV2" value="0b010" description="Divide by 2"/>
      <bit_field_value name="SIRCDIV_SIRCDIV1_DIV4" value="0b011" description="Divide by 4"/>
      <bit_field_value name="SIRCDIV_SIRCDIV1_DIV8" value="0b100" description="Divide by 8"/>
      <bit_field_value name="SIRCDIV_SIRCDIV1_DIV16" value="0b101" description="Divide by 16"/>
      <bit_field_value name="SIRCDIV_SIRCDIV1_DIV32" value="0b110" description="Divide by 32"/>
      <bit_field_value name="SIRCDIV_SIRCDIV1_DIV64" value="0b111" description="Divide by 64"/>
    </bit_field>
    <reserved_bit_field offset="3" width="5" reset_value="0"/>
    <bit_field offset="8" width="3" name="SIRCDIV2" access="RW" reset_value="0" description="Slow IRC Clock Divide 2">
      <alias type="CMSIS" value="SCG_SIRCDIV_SIRCDIV2(x)"/>
      <bit_field_value name="SIRCDIV_SIRCDIV2_DISABLED" value="0b000" description="Output disabled"/>
      <bit_field_value name="SIRCDIV_SIRCDIV2_DIV1" value="0b001" description="Divide by 1"/>
      <bit_field_value name="SIRCDIV_SIRCDIV2_DIV2" value="0b010" description="Divide by 2"/>
      <bit_field_value name="SIRCDIV_SIRCDIV2_DIV4" value="0b011" description="Divide by 4"/>
      <bit_field_value name="SIRCDIV_SIRCDIV2_DIV8" value="0b100" description="Divide by 8"/>
      <bit_field_value name="SIRCDIV_SIRCDIV2_DIV16" value="0b101" description="Divide by 16"/>
      <bit_field_value name="SIRCDIV_SIRCDIV2_DIV32" value="0b110" description="Divide by 32"/>
      <bit_field_value name="SIRCDIV_SIRCDIV2_DIV64" value="0b111" description="Divide by 64"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <reserved_bit_field offset="16" width="3" reset_value="0"/>
    <reserved_bit_field offset="19" width="13" reset_value="0"/>
  </register>
  <register offset="0x208" width="32" name="SIRCCFG" description="Slow IRC Configuration Register">
    <alias type="CMSIS" value="SIRCCFG"/>
    <bit_field offset="0" width="1" name="RANGE" access="RW" reset_value="0x1" description="Frequency Range">
      <alias type="CMSIS" value="SCG_SIRCCFG_RANGE(x)"/>
      <bit_field_value name="SIRCCFG_RANGE_LOW" value="0b0" description="Slow IRC low range clock (2 MHz)"/>
      <bit_field_value name="SIRCCFG_RANGE_HIGH" value="0b1" description="Slow IRC high range clock (8 MHz )"/>
    </bit_field>
    <reserved_bit_field offset="1" width="31" reset_value="0"/>
  </register>
  <register offset="0x300" width="32" name="FIRCCSR" description="Fast IRC Control Status Register">
    <alias type="CMSIS" value="FIRCCSR"/>
    <bit_field offset="0" width="1" name="FIRCEN" access="RW" reset_value="0x1" description="Fast IRC Enable">
      <alias type="CMSIS" value="SCG_FIRCCSR_FIRCEN(x)"/>
      <bit_field_value name="FIRCCSR_FIRCEN_DISABLED" value="0b0" description="Fast IRC is disabled"/>
      <bit_field_value name="FIRCCSR_FIRCEN_ENABLED" value="0b1" description="Fast IRC is enabled"/>
    </bit_field>
    <bit_field offset="1" width="1" name="FIRCSTEN" access="RW" reset_value="0" description="Fast IRC Stop Enable">
      <alias type="CMSIS" value="SCG_FIRCCSR_FIRCSTEN(x)"/>
      <bit_field_value name="FIRCCSR_FIRCSTEN_DISABLED" value="0b0" description="Fast IRC is disabled in Stop modes."/>
      <bit_field_value name="FIRCCSR_FIRCSTEN_ENABLED" value="0b1" description="Fast IRC is enabled in Stop modes"/>
    </bit_field>
    <bit_field offset="2" width="1" name="FIRCLPEN" access="RW" reset_value="0" description="Fast IRC Low Power Enable">
      <alias type="CMSIS" value="SCG_FIRCCSR_FIRCLPEN(x)"/>
      <bit_field_value name="FIRCCSR_FIRCLPEN_DISABLED" value="0b0" description="Fast IRC is disabled in VLP modes"/>
      <bit_field_value name="FIRCCSR_FIRCLPEN_ENABLED" value="0b1" description="Fast IRC is enabled in VLP modes"/>
    </bit_field>
    <bit_field offset="3" width="1" name="FIRCREGOFF" access="RW" reset_value="0" description="Fast IRC Regulator Enable">
      <alias type="CMSIS" value="SCG_FIRCCSR_FIRCREGOFF(x)"/>
      <bit_field_value name="FIRCCSR_FIRCREGOFF_DISABLED" value="0b0" description="Fast IRC Regulator is enabled."/>
      <bit_field_value name="FIRCCSR_FIRCREGOFF_ENABLED" value="0b1" description="Fast IRC Regulator is disabled."/>
    </bit_field>
    <reserved_bit_field offset="4" width="4" reset_value="0"/>
    <bit_field offset="8" width="1" name="FIRCTREN" access="RW" reset_value="0" description="Fast IRC Trim Enable">
      <alias type="CMSIS" value="SCG_FIRCCSR_FIRCTREN(x)"/>
      <bit_field_value name="FIRCCSR_FIRCTREN_DISABLE" value="0b0" description="Disable trimming Fast IRC to an external clock source"/>
      <bit_field_value name="FIRCCSR_FIRCTREN_ENABLE" value="0b1" description="Enable trimming Fast IRC to an external clock source"/>
    </bit_field>
    <bit_field offset="9" width="1" name="FIRCTRUP" access="RW" reset_value="0" description="Fast IRC Trim Update">
      <alias type="CMSIS" value="SCG_FIRCCSR_FIRCTRUP(x)"/>
      <bit_field_value name="FIRCCSR_FIRCTRUP_DISABLE" value="0b0" description="Disable Fast IRC trimming updates"/>
      <bit_field_value name="FIRCCSR_FIRCTRUP_ENABLE" value="0b1" description="Enable Fast IRC trimming updates"/>
    </bit_field>
    <reserved_bit_field offset="10" width="13" reset_value="0"/>
    <bit_field offset="23" width="1" name="LK" access="RW" reset_value="0" description="Lock Register">
      <alias type="CMSIS" value="SCG_FIRCCSR_LK(x)"/>
      <bit_field_value name="FIRCCSR_LK_WRITEABLE" value="0b0" description="Control Status Register can be written."/>
      <bit_field_value name="FIRCCSR_LK_PROTECTED" value="0b1" description="Control Status Register cannot be written."/>
    </bit_field>
    <bit_field offset="24" width="1" name="FIRCVLD" access="RO" reset_value="0" description="Fast IRC Valid status">
      <alias type="CMSIS" value="SCG_FIRCCSR_FIRCVLD(x)"/>
      <bit_field_value name="FIRCCSR_FIRCVLD_INVALID" value="0b0" description="Fast IRC is not enabled or clock is not valid."/>
      <bit_field_value name="FIRCCSR_FIRCVLD_VALID" value="0b1" description="Fast IRC is enabled and output clock is valid. The clock is valid once there is an output clock from the FIRC analog."/>
    </bit_field>
    <bit_field offset="25" width="1" name="FIRCSEL" access="RO" reset_value="0" description="Fast IRC Selected status">
      <alias type="CMSIS" value="SCG_FIRCCSR_FIRCSEL(x)"/>
      <bit_field_value name="FIRCCSR_FIRCSEL_NOT_SYSTEM" value="0b0" description="Fast IRC is not the system clock source"/>
      <bit_field_value name="FIRCCSR_FIRCSEL_SYSTEM" value="0b1" description="Fast IRC is the system clock source"/>
    </bit_field>
    <bit_field offset="26" width="1" name="FIRCERR" access="W1C" reset_value="0" description="Fast IRC Clock Error">
      <alias type="CMSIS" value="SCG_FIRCCSR_FIRCERR(x)"/>
      <bit_field_value name="FIRCCSR_FIRCERR_NOT_ERROR" value="0b0" description="Error not detected with the Fast IRC trimming."/>
      <bit_field_value name="FIRCCSR_FIRCERR_ERROR" value="0b1" description="Error detected with the Fast IRC trimming."/>
    </bit_field>
    <reserved_bit_field offset="27" width="5" reset_value="0"/>
  </register>
  <register offset="0x304" width="32" name="FIRCDIV" description="Fast IRC Divide Register">
    <alias type="CMSIS" value="FIRCDIV"/>
    <bit_field offset="0" width="3" name="FIRCDIV1" access="RW" reset_value="0" description="Fast IRC Clock Divide 1">
      <alias type="CMSIS" value="SCG_FIRCDIV_FIRCDIV1(x)"/>
      <bit_field_value name="FIRCDIV_FIRCDIV1_DISABLED" value="0b000" description="Output disabled"/>
      <bit_field_value name="FIRCDIV_FIRCDIV1_DIV1" value="0b001" description="Divide by 1"/>
      <bit_field_value name="FIRCDIV_FIRCDIV1_DIV2" value="0b010" description="Divide by 2"/>
      <bit_field_value name="FIRCDIV_FIRCDIV1_DIV4" value="0b011" description="Divide by 4"/>
      <bit_field_value name="FIRCDIV_FIRCDIV1_DIV8" value="0b100" description="Divide by 8"/>
      <bit_field_value name="FIRCDIV_FIRCDIV1_DIV16" value="0b101" description="Divide by 16"/>
      <bit_field_value name="FIRCDIV_FIRCDIV1_DIV32" value="0b110" description="Divide by 32"/>
      <bit_field_value name="FIRCDIV_FIRCDIV1_DIV64" value="0b111" description="Divide by 64"/>
    </bit_field>
    <reserved_bit_field offset="3" width="5" reset_value="0"/>
    <bit_field offset="8" width="3" name="FIRCDIV2" access="RW" reset_value="0" description="Fast IRC Clock Divide 2">
      <alias type="CMSIS" value="SCG_FIRCDIV_FIRCDIV2(x)"/>
      <bit_field_value name="FIRCDIV_FIRCDIV2_DISABLED" value="0b000" description="Output disabled"/>
      <bit_field_value name="FIRCDIV_FIRCDIV2_DIV1" value="0b001" description="Divide by 1"/>
      <bit_field_value name="FIRCDIV_FIRCDIV2_DIV2" value="0b010" description="Divide by 2"/>
      <bit_field_value name="FIRCDIV_FIRCDIV2_DIV4" value="0b011" description="Divide by 4"/>
      <bit_field_value name="FIRCDIV_FIRCDIV2_DIV8" value="0b100" description="Divide by 8"/>
      <bit_field_value name="FIRCDIV_FIRCDIV2_DIV16" value="0b101" description="Divide by 16"/>
      <bit_field_value name="FIRCDIV_FIRCDIV2_DIV32" value="0b110" description="Divide by 32"/>
      <bit_field_value name="FIRCDIV_FIRCDIV2_DIV64" value="0b111" description="Divide by 64"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <reserved_bit_field offset="16" width="3" reset_value="0"/>
    <reserved_bit_field offset="19" width="13" reset_value="0"/>
  </register>
  <register offset="0x308" width="32" name="FIRCCFG" description="Fast IRC Configuration Register">
    <alias type="CMSIS" value="FIRCCFG"/>
    <bit_field offset="0" width="2" name="RANGE" access="RW" reset_value="0" description="Frequency Range">
      <alias type="CMSIS" value="SCG_FIRCCFG_RANGE(x)"/>
      <bit_field_value name="FIRCCFG_RANGE_F48MHZ" value="0b00" description="Fast IRC is trimmed to 48 MHz"/>
      <bit_field_value name="FIRCCFG_RANGE_F52MHZ" value="0b01" description="Fast IRC is trimmed to 52 MHz"/>
      <bit_field_value name="FIRCCFG_RANGE_F56MHZ" value="0b10" description="Fast IRC is trimmed to 56 MHz"/>
      <bit_field_value name="FIRCCFG_RANGE_F60MHZ" value="0b11" description="Fast IRC is trimmed to 60 MHz"/>
    </bit_field>
    <reserved_bit_field offset="2" width="30" reset_value="0"/>
  </register>
  <register offset="0x30C" width="32" name="FIRCTCFG" description="Fast IRC Trim Configuration Register">
    <alias type="CMSIS" value="FIRCTCFG"/>
    <bit_field offset="0" width="2" name="TRIMSRC" access="RW" reset_value="0" description="Trim Source">
      <alias type="CMSIS" value="SCG_FIRCTCFG_TRIMSRC(x)"/>
      <!-- unlisted bit_field_value from register "FIRCTCFG" and bit_field "TRIMSRC" with value="0b00" and description="Reserved" and is reset value -->
      <bit_field_value name="FIRCTCFG_TRIMSRC_RESERVED1" value="0b01" description="Reserved"/>
      <bit_field_value name="FIRCTCFG_TRIMSRC_SOCS" value="0b10" description="System OSC"/>
      <bit_field_value name="FIRCTCFG_TRIMSRC_RESERVED3" value="0b11" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="2" width="6" reset_value="0"/>
    <bit_field offset="8" width="3" name="TRIMDIV" access="RW" reset_value="0" description="Fast IRC Trim Predivide">
      <alias type="CMSIS" value="SCG_FIRCTCFG_TRIMDIV(x)"/>
      <bit_field_value name="FIRCTCFG_TRIMDIV_DIV1" value="0b000" description="Divide by 1"/>
      <bit_field_value name="FIRCTCFG_TRIMDIV_DIV128" value="0b001" description="Divide by 128"/>
      <bit_field_value name="FIRCTCFG_TRIMDIV_DIV256" value="0b010" description="Divide by 256"/>
      <bit_field_value name="FIRCTCFG_TRIMDIV_DIV512" value="0b011" description="Divide by 512"/>
      <bit_field_value name="FIRCTCFG_TRIMDIV_DIV1024" value="0b100" description="Divide by 1024"/>
      <bit_field_value name="FIRCTCFG_TRIMDIV_DIV2048" value="0b101" description="Divide by 2048"/>
      <bit_field_value name="FIRCTCFG_TRIMDIV_RESERVED6" value="0b110" description="Reserved. Writing this value will result in Divide by 1."/>
      <bit_field_value name="FIRCTCFG_TRIMDIV_RESERVED7" value="0b111" description="Reserved. Writing this value will result in a Divide by 1."/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x318" width="32" name="FIRCSTAT" description="Fast IRC Status Register">
    <alias type="CMSIS" value="FIRCSTAT"/>
    <bit_field offset="0" width="7" name="TRIMFINE" access="RW" reset_value="0" description="Trim Fine Status">
      <alias type="CMSIS" value="SCG_FIRCSTAT_TRIMFINE(x)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="6" name="TRIMCOAR" access="RW" reset_value="0" description="Trim Coarse">
      <alias type="CMSIS" value="SCG_FIRCSTAT_TRIMCOAR(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x500" width="32" name="LPFLLCSR" description="Low Power FLL Control Status Register">
    <alias type="CMSIS" value="LPFLLCSR"/>
    <bit_field offset="0" width="1" name="LPFLLEN" access="RW" reset_value="0" description="LPFLL Enable">
      <alias type="CMSIS" value="SCG_LPFLLCSR_LPFLLEN(x)"/>
      <bit_field_value name="LPFLLCSR_LPFLLEN_DISABLED" value="0b0" description="LPFLL is disabled"/>
      <bit_field_value name="LPFLLCSR_LPFLLEN_ENABLED" value="0b1" description="LPFLL is enabled"/>
    </bit_field>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="6" reset_value="0"/>
    <bit_field offset="8" width="1" name="LPFLLTREN" access="RW" reset_value="0" description="LPFLL Trim Enable">
      <alias type="CMSIS" value="SCG_LPFLLCSR_LPFLLTREN(x)"/>
      <bit_field_value name="LPFLLCSR_LPFLLTREN_DISABLED" value="0b0" description="Disable trimming LPFLL to an reference clock source"/>
      <bit_field_value name="LPFLLCSR_LPFLLTREN_ENABLED" value="0b1" description="Enable trimming LPFLL to an reference clock source"/>
    </bit_field>
    <bit_field offset="9" width="1" name="LPFLLTRUP" access="RW" reset_value="0" description="LPFLL Trim Update">
      <alias type="CMSIS" value="SCG_LPFLLCSR_LPFLLTRUP(x)"/>
      <bit_field_value name="LPFLLCSR_LPFLLTRUP_DISABLED" value="0b0" description="Disable LPFLL trimming updates. LPFLL frequency determined by AUTOTRIM written value."/>
      <bit_field_value name="LPFLLCSR_LPFLLTRUP_ENABLED" value="0b1" description="Enable LPFLL trimming updates. LPFLL frequency determined by reference clock multiplication"/>
    </bit_field>
    <bit_field offset="10" width="1" name="LPFLLTRMLOCK" access="RO" reset_value="0" description="LPFLL Trim LOCK">
      <alias type="CMSIS" value="SCG_LPFLLCSR_LPFLLTRMLOCK(x)"/>
      <bit_field_value name="LPFLLCSR_LPFLLTRMLOCK_UNLOCKED" value="0b0" description="LPFLL not Locked"/>
      <bit_field_value name="LPFLLCSR_LPFLLTRMLOCK_LOCKED" value="0b1" description="LPFLL trimmed and Locked"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <bit_field offset="16" width="1" name="LPFLLCM" access="RW" reset_value="0" description="LPFLL Clock Monitor">
      <alias type="CMSIS" value="SCG_LPFLLCSR_LPFLLCM(x)"/>
      <!-- unlisted bit_field_value from register "LPFLLCSR" and bit_field "LPFLLCM" with value="0b0" and description="LPFLL Clock Monitor is disabled" and is reset value -->
      <!-- unlisted bit_field_value from register "LPFLLCSR" and bit_field "LPFLLCM" with value="0b1" and description="LPFLL Clock Monitor is enabled" -->
    </bit_field>
    <bit_field offset="17" width="1" name="LPFLLCMRE" access="RW" reset_value="0" description="LPFLL Clock Monitor Reset Enable">
      <alias type="CMSIS" value="SCG_LPFLLCSR_LPFLLCMRE(x)"/>
      <!-- unlisted bit_field_value from register "LPFLLCSR" and bit_field "LPFLLCMRE" with value="0b0" and description="Clock Monitor generates interrupt when error detected" and is reset value -->
      <!-- unlisted bit_field_value from register "LPFLLCSR" and bit_field "LPFLLCMRE" with value="0b1" and description="Clock Monitor generates reset when error detected" -->
    </bit_field>
    <reserved_bit_field offset="18" width="5" reset_value="0"/>
    <bit_field offset="23" width="1" name="LK" access="RW" reset_value="0" description="Lock Register">
      <alias type="CMSIS" value="SCG_LPFLLCSR_LK(x)"/>
      <bit_field_value name="LPFLLCSR_LK_WRITTEN" value="0b0" description="Control Status Register can be written."/>
      <bit_field_value name="LPFLLCSR_LK_PROTECTED" value="0b1" description="Control Status Register cannot be written."/>
    </bit_field>
    <bit_field offset="24" width="1" name="LPFLLVLD" access="RO" reset_value="0" description="LPFLL Valid">
      <alias type="CMSIS" value="SCG_LPFLLCSR_LPFLLVLD(x)"/>
      <!-- unlisted bit_field_value from register "LPFLLCSR" and bit_field "LPFLLVLD" with value="0b0" and description="LPFLL is not enabled or clock is not valid." and is reset value -->
      <!-- unlisted bit_field_value from register "LPFLLCSR" and bit_field "LPFLLVLD" with value="0b1" and description="LPFLL is enabled and output clock is valid." -->
    </bit_field>
    <bit_field offset="25" width="1" name="LPFLLSEL" access="RO" reset_value="0" description="LPFLL Selected">
      <alias type="CMSIS" value="SCG_LPFLLCSR_LPFLLSEL(x)"/>
      <bit_field_value name="LPFLLCSR_LPFLLSEL_NOT_SYSTEM" value="0b0" description="LPFLL is not the system clock source"/>
      <bit_field_value name="LPFLLCSR_LPFLLSEL_SYSTEM" value="0b1" description="LPFLL is the system clock source"/>
    </bit_field>
    <bit_field offset="26" width="1" name="LPFLLERR" access="W1C" reset_value="0" description="LPFLL Clock Error">
      <alias type="CMSIS" value="SCG_LPFLLCSR_LPFLLERR(x)"/>
      <alias type="id" value="FLLERR"/>
      <bit_field_value name="LPFLLCSR_LPFLLERR_NOT_ERROR" value="0b0" description="Error not detected with the LPFLL trimming."/>
      <bit_field_value name="LPFLLCSR_LPFLLERR_ERROR" value="0b1" description="Error detected with the LPFLL trimming."/>
    </bit_field>
    <reserved_bit_field offset="27" width="5" reset_value="0"/>
  </register>
  <register offset="0x504" width="32" name="LPFLLDIV" description="Low Power FLL Divide Register">
    <alias type="CMSIS" value="LPFLLDIV"/>
    <bit_field offset="0" width="3" name="LPFLLDIV1" access="RW" reset_value="0" description="LPFLL Clock Divide 1">
      <alias type="CMSIS" value="SCG_LPFLLDIV_LPFLLDIV1(x)"/>
      <alias type="id" value="FLLDIV1"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV1_DISABLED" value="0b000" description="Output disabled"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV1_DIV1" value="0b001" description="Divide by 1"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV1_DIV2" value="0b010" description="Divide by 2"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV1_DIV4" value="0b011" description="Divide by 4"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV1_DIV8" value="0b100" description="Divide by 8"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV1_DIV16" value="0b101" description="Divide by 16"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV1_DIV32" value="0b110" description="Divide by 32"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV1_DIV64" value="0b111" description="Divide by 64"/>
    </bit_field>
    <reserved_bit_field offset="3" width="5" reset_value="0"/>
    <bit_field offset="8" width="3" name="LPFLLDIV2" access="RW" reset_value="0" description="LPFLL Clock Divide 2">
      <alias type="CMSIS" value="SCG_LPFLLDIV_LPFLLDIV2(x)"/>
      <alias type="id" value="FLLDIV2"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV2_DISABLED" value="0b000" description="Output disabled"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV2_DIV1" value="0b001" description="Divide by 1"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV2_DIV2" value="0b010" description="Divide by 2"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV2_DIV4" value="0b011" description="Divide by 4"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV2_DIV8" value="0b100" description="Divide by 8"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV2_DIV16" value="0b101" description="Divide by 16"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV2_DIV32" value="0b110" description="Divide by 32"/>
      <bit_field_value name="LPFLLDIV_LPFLLDIV2_DIV64" value="0b111" description="Divide by 64"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <reserved_bit_field offset="16" width="3" reset_value="0"/>
    <reserved_bit_field offset="19" width="13" reset_value="0"/>
  </register>
  <register offset="0x508" width="32" name="LPFLLCFG" description="Low Power FLL Configuration Register">
    <alias type="CMSIS" value="LPFLLCFG"/>
    <bit_field offset="0" width="2" name="FSEL" access="RW" reset_value="0" description="Frequency Select">
      <alias type="CMSIS" value="SCG_LPFLLCFG_FSEL(x)"/>
      <bit_field_value name="LPFLLCFG_FSEL_F48MHZ" value="0b00" description="LPFLL is trimmed to 48 MHz"/>
      <bit_field_value name="LPFLLCFG_FSEL_F72MHZ" value="0b01" description="LPFLL is trimmed to 72 MHz"/>
      <bit_field_value name="LPFLLCFG_FSEL_F96MHZ" value="0b10" description="Reserved"/>
      <bit_field_value name="LPFLLCFG_FSEL_F120MHZ" value="0b11" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="2" width="30" reset_value="0"/>
  </register>
  <register offset="0x50C" width="32" name="LPFLLTCFG" description="Low Power FLL Trim Configuration Register">
    <alias type="CMSIS" value="LPFLLTCFG"/>
    <bit_field offset="0" width="2" name="TRIMSRC" access="RW" reset_value="0" description="Trim Source">
      <alias type="CMSIS" value="SCG_LPFLLTCFG_TRIMSRC(x)"/>
      <bit_field_value name="LPFLLTCFG_TRIMSRC_SIRC" value="0b00" description="SIRC"/>
      <bit_field_value name="LPFLLTCFG_TRIMSRC_FIRC" value="0b01" description="FIRC"/>
      <bit_field_value name="LPFLLTCFG_TRIMSRC_SOCS" value="0b10" description="System OSC"/>
      <bit_field_value name="LPFLLTCFG_TRIMSRC_RTCOSC" value="0b11" description="RTC OSC"/>
    </bit_field>
    <reserved_bit_field offset="2" width="6" reset_value="0"/>
    <bit_field offset="8" width="5" name="TRIMDIV" access="RW" reset_value="0" description="LPFLL Trim Predivide">
      <alias type="CMSIS" value="SCG_LPFLLTCFG_TRIMDIV(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="1" name="LOCKW2LSB" access="RW" reset_value="0" description="Lock LPFLL with 2 LSBS">
      <alias type="CMSIS" value="SCG_LPFLLTCFG_LOCKW2LSB(x)"/>
      <!-- unlisted bit_field_value from register "LPFLLTCFG" and bit_field "LOCKW2LSB" with value="0b0" and description="LPFLL locks within 1LSB (0.4%)" and is reset value -->
      <!-- unlisted bit_field_value from register "LPFLLTCFG" and bit_field "LOCKW2LSB" with value="0b1" and description="LPFLL locks within 2LSB (0.8%)" -->
    </bit_field>
    <reserved_bit_field offset="17" width="15" reset_value="0"/>
  </register>
  <register offset="0x514" width="32" name="LPFLLSTAT" description="Low Power FLL Status Register">
    <alias type="CMSIS" value="LPFLLSTAT"/>
    <bit_field offset="0" width="8" name="AUTOTRIM" access="RW" reset_value="0" description="Auto Tune Trim Status">
      <alias type="CMSIS" value="SCG_LPFLLSTAT_AUTOTRIM(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
</regs:peripheral>