/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  wire [19:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z & celloutsig_0_2z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z & celloutsig_0_2z);
  assign celloutsig_1_12z = ~(celloutsig_1_11z & celloutsig_1_0z);
  assign celloutsig_1_16z = ~(celloutsig_1_14z & celloutsig_1_1z);
  assign celloutsig_0_8z = ~(celloutsig_0_3z & celloutsig_0_3z);
  assign celloutsig_0_9z = ~(celloutsig_0_6z[4] & celloutsig_0_4z);
  assign celloutsig_0_10z = ~(celloutsig_0_5z & celloutsig_0_6z[1]);
  assign celloutsig_0_13z = ~(celloutsig_0_5z & celloutsig_0_11z);
  assign celloutsig_0_17z = ~(celloutsig_0_10z & celloutsig_0_7z[1]);
  assign celloutsig_0_28z = ~(celloutsig_0_24z[1] & celloutsig_0_9z);
  assign celloutsig_1_19z = ~((celloutsig_1_1z | celloutsig_1_7z[1]) & celloutsig_1_16z);
  assign celloutsig_0_12z = ~((celloutsig_0_11z | celloutsig_0_10z) & celloutsig_0_11z);
  assign celloutsig_0_14z = ~((celloutsig_0_6z[1] | celloutsig_0_3z) & celloutsig_0_12z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[33]) & celloutsig_0_1z);
  assign celloutsig_0_46z = celloutsig_0_13z ^ celloutsig_0_1z;
  assign celloutsig_1_3z = ~(celloutsig_1_2z[10] ^ celloutsig_1_2z[8]);
  assign celloutsig_1_14z = ~(celloutsig_1_0z ^ celloutsig_1_1z);
  assign celloutsig_0_11z = ~(celloutsig_0_5z ^ celloutsig_0_0z);
  assign celloutsig_0_1z = ~(in_data[13] ^ celloutsig_0_0z);
  reg [19:0] _21_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _21_ <= 20'h00000;
    else _21_ <= { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_4z };
  assign { _01_[19:16], _00_[2], _01_[14:0] } = _21_;
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } == in_data[51:43];
  assign celloutsig_1_0z = in_data[139:130] == in_data[129:120];
  assign celloutsig_1_1z = in_data[131:112] == { in_data[160:142], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_4z[5:1], celloutsig_1_5z } == { in_data[181:171], celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_9z } == { in_data[60:55], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_6z[3:0], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_8z } == { celloutsig_0_6z[2], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_32z = celloutsig_0_24z[2:0] == { _01_[5:4], celloutsig_0_28z };
  assign celloutsig_0_0z = in_data[88:66] || in_data[46:24];
  assign celloutsig_1_6z = { celloutsig_1_4z[5:1], celloutsig_1_1z, celloutsig_1_1z } || celloutsig_1_4z[12:6];
  assign celloutsig_1_11z = 1'h1 || celloutsig_1_4z[5:3];
  assign celloutsig_1_4z = - { in_data[152:139], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_6z = - { in_data[68:65], celloutsig_0_5z };
  assign celloutsig_0_15z = - { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_18z = - { celloutsig_0_6z[1:0], celloutsig_0_2z };
  assign celloutsig_0_47z = { celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_17z } - celloutsig_0_24z[8:4];
  assign celloutsig_1_2z = { in_data[144:135], celloutsig_1_0z, celloutsig_1_0z } - { in_data[151:145], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[134:128] - { celloutsig_1_4z[9:5], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z } - { celloutsig_1_5z[5:4], celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_2z[11:6] - celloutsig_1_4z[10:5];
  assign celloutsig_1_13z = { celloutsig_1_2z[10:9], celloutsig_1_1z } - { celloutsig_1_7z[2:1], celloutsig_1_12z };
  assign celloutsig_1_17z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_12z, 1'h1, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_11z } - { celloutsig_1_5z[6:5], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_7z[2:1], celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_6z } - { in_data[178], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } - celloutsig_0_6z[2:0];
  assign celloutsig_0_24z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_16z } - { celloutsig_0_19z, celloutsig_0_15z };
  assign _00_[1] = celloutsig_0_3z;
  assign _01_[15] = _00_[2];
  assign { out_data[144:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
