$date
	Mon Aug 31 21:07:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BancoPrueba1bit_tarea34 $end
$var wire 1 ! selector $end
$var wire 1 " salida $end
$var wire 1 # clk $end
$var wire 1 $ F_or $end
$var wire 1 % F_not $end
$var wire 1 & F_and $end
$var wire 1 ' B $end
$var wire 1 ( A $end
$scope module and1 $end
$var wire 1 & F_and $end
$var wire 1 ' B $end
$var wire 1 ( A $end
$upscope $end
$scope module mux1 $end
$var wire 1 ! selector $end
$var wire 1 " salida $end
$var wire 1 ) not1_a_and1 $end
$var wire 1 * and2_a_or1 $end
$var wire 1 + and1_a_or1 $end
$var wire 1 ' B $end
$var wire 1 ( A $end
$scope module and1 $end
$var wire 1 + F_and $end
$var wire 1 ) B $end
$var wire 1 ( A $end
$upscope $end
$scope module and2 $end
$var wire 1 * F_and $end
$var wire 1 ! B $end
$var wire 1 ' A $end
$upscope $end
$scope module not1 $end
$var wire 1 ) F_not $end
$var wire 1 ! A $end
$upscope $end
$scope module or1 $end
$var wire 1 + A $end
$var wire 1 * B $end
$var wire 1 " F_or $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 % F_not $end
$var wire 1 ( A $end
$upscope $end
$scope module or1 $end
$var wire 1 $ F_or $end
$var wire 1 ' B $end
$var wire 1 ( A $end
$upscope $end
$scope module prob $end
$var wire 1 & F_and $end
$var wire 1 % F_not $end
$var wire 1 $ F_or $end
$var wire 1 " salida $end
$var reg 1 ( A $end
$var reg 1 ' B $end
$var reg 1 # clk $end
$var reg 1 ! selector $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
0(
0'
x&
x%
x$
0#
x"
0!
$end
#50
0+
0&
0*
#53
1%
1)
#54
0$
#100
1'
1#
#104
0"
#154
1$
#200
0#
#300
0'
1(
1#
#350
1+
#353
0%
#400
0#
#404
1"
#500
1'
1#
#550
1&
#600
0#
#700
0'
0(
1!
1#
#750
0+
0&
#753
1%
0)
#754
0$
#800
0#
#804
0"
#900
1'
1#
#950
1*
#954
1$
#1000
0#
#1004
1"
#1100
0'
1(
1#
#1150
0*
#1153
0%
#1200
0#
#1204
0"
#1300
1'
1#
