INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Verification/Part_2/Section_7/Section_7.srcs/sources_1/new/axi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
WARNING: [VRFC 10-3380] identifier 'wstate' is used before its declaration [D:/Vivado/Verification/Part_2/Section_7/Section_7.srcs/sources_1/new/axi_top.sv:110]
WARNING: [VRFC 10-3380] identifier 'bstate' is used before its declaration [D:/Vivado/Verification/Part_2/Section_7/Section_7.srcs/sources_1/new/axi_top.sv:111]
WARNING: [VRFC 10-3380] identifier 'wstate' is used before its declaration [D:/Vivado/Verification/Part_2/Section_7/Section_7.srcs/sources_1/new/axi_top.sv:116]
WARNING: [VRFC 10-3380] identifier 'bstate' is used before its declaration [D:/Vivado/Verification/Part_2/Section_7/Section_7.srcs/sources_1/new/axi_top.sv:117]
WARNING: [VRFC 10-3380] identifier 'arstate' is used before its declaration [D:/Vivado/Verification/Part_2/Section_7/Section_7.srcs/sources_1/new/axi_top.sv:789]
WARNING: [VRFC 10-3380] identifier 'rstate' is used before its declaration [D:/Vivado/Verification/Part_2/Section_7/Section_7.srcs/sources_1/new/axi_top.sv:790]
WARNING: [VRFC 10-3380] identifier 'arstate' is used before its declaration [D:/Vivado/Verification/Part_2/Section_7/Section_7.srcs/sources_1/new/axi_top.sv:794]
WARNING: [VRFC 10-3380] identifier 'rstate' is used before its declaration [D:/Vivado/Verification/Part_2/Section_7/Section_7.srcs/sources_1/new/axi_top.sv:795]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Verification/Part_2/Section_7/Section_7.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
