verilog xil_defaultlib --include "../../../../tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/b65a" --include "../../../../tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_2/sim/design_1_xlconstant_1_2.v" \
"../../../bd/design_1/ipshared/061f/sim/modul_puz.v" \
"../../../bd/design_1/ipshared/061f/sim/puz.v" \
"../../../bd/design_1/ipshared/061f/sim/rgb2ycbcr.v" \
"../../../bd/design_1/ip/design_1_rgb2ycbcr_0_0/sim/design_1_rgb2ycbcr_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/4155/hdl/parameter_register_v1_0.v" \
"../../../bd/design_1/ip/design_1_parameter_register_0_0/sim/design_1_parameter_register_0_0.v" \
"../../../bd/design_1/ipshared/6ece/sim/bin_mask.v" \
"../../../bd/design_1/ip/design_1_bin_mask_0_0/sim/design_1_bin_mask_0_0.v" \
"../../../bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/divider_32_20.v" \
"../../../bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/sim/divider_32_20_0.v" \
"../../../bd/design_1/ipshared/fade/sim/centroid.v" \
"../../../bd/design_1/ip/design_1_centroid_0_0/sim/design_1_centroid_0_0.v" \
"../../../bd/design_1/ipshared/4946/sim/wysw.v" \
"../../../bd/design_1/ipshared/4946/src/wysw.v" \
"../../../bd/design_1/ip/design_1_wysw_0_0/sim/design_1_wysw_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ipshared/4845/sim/mux.v" \
"../../../bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
