

================================================================
== Vitis HLS Report for 'store_stream6'
================================================================
* Date:           Tue Oct 28 17:30:09 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Out_writey   |        ?|        ?|   8 ~ 773|          -|          -|        ?|        no|
        | + Out_writex  |        0|      765|         3|          -|          -|  0 ~ 255|        no|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.88ns)   --->   "%out = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_ftmap"   --->   Operation 14 'read' 'out' <Predicate = true> <Delay = 1.88> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%h0_1 = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %h0"   --->   Operation 16 'read' 'h0_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%w0_1 = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %w0"   --->   Operation 18 'read' 'w0_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tw_eff_loc_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%tw_eff = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %tw_eff_loc_i" [src/srcnn.cpp:406->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 20 'read' 'tw_eff' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln609 = add i9 %h0_1, i9 16" [src/srcnn.cpp:609]   --->   Operation 21 'add' 'add_ln609' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln609, i32 8" [src/srcnn.cpp:609]   --->   Operation 22 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%trunc_ln608 = trunc i9 %h0_1" [src/srcnn.cpp:608]   --->   Operation 23 'trunc' 'trunc_ln608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%xor_ln609 = xor i8 %trunc_ln608, i8 255" [src/srcnn.cpp:609]   --->   Operation 24 'xor' 'xor_ln609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.39ns) (out node of the LUT)   --->   "%th_eff = select i1 %tmp_2, i8 %xor_ln609, i8 16" [src/srcnn.cpp:609]   --->   Operation 25 'select' 'th_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_out_i, void @empty_17, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_22, i32 0, i32 0, void @empty_3, i32 0, i32 65025, void @empty_24, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln411 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/srcnn.cpp:411->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 28 'specpipeline' 'specpipeline_ln411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i9 %h0_1" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 29 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %w0_1, i2 0"   --->   Operation 30 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i10 %tmp_1" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 31 'zext' 'zext_ln414_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i8 %tw_eff" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 32 'zext' 'zext_ln414_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln414 = store i8 0, i8 %y" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 33 'store' 'store_ln414' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln414 = br void %Out_writex.i" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 34 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%y_1 = load i8 %y" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 35 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln414_3 = zext i8 %y_1" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 36 'zext' 'zext_ln414_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.76ns)   --->   "%icmp_ln414 = icmp_eq  i8 %y_1, i8 %th_eff" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 37 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln414 = add i8 %y_1, i8 1" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 38 'add' 'add_ln414' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %Out_writex.split.i, void %store_stream6.exit" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 39 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%empty = add i10 %zext_ln414, i10 %zext_ln414_3" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 40 'add' 'empty' <Predicate = (!icmp_ln414)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty, i10 0" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 41 'bitconcatenate' 'p_shl_i' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl_cast7_i = zext i20 %p_shl_i" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 42 'zext' 'p_shl_cast7_i' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty, i2 0" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 43 'bitconcatenate' 'p_shl1_i' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl1_cast8_i = zext i12 %p_shl1_i" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 44 'zext' 'p_shl1_cast8_i' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.89ns)   --->   "%empty_83 = sub i21 %p_shl_cast7_i, i21 %p_shl1_cast8_i" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 45 'sub' 'empty_83' <Predicate = (!icmp_ln414)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast = sext i21 %empty_83" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 46 'sext' 'p_cast' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.90ns)   --->   "%tmp = add i22 %p_cast, i22 %zext_ln414_1" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 47 'add' 'tmp' <Predicate = (!icmp_ln414)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_cast = sext i22 %tmp" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 48 'sext' 'tmp_cast' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.08ns)   --->   "%empty_84 = add i64 %tmp_cast, i64 %out" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 49 'add' 'empty_84' <Predicate = (!icmp_ln414)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_84, i32 2, i32 63" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 50 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln416 = sext i62 %trunc_ln1" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 51 'sext' 'sext_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln416" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 52 'getelementptr' 'gmem_out_addr' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln632 = ret" [src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 53 'ret' 'ret_ln632' <Predicate = (icmp_ln414)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln414 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 54 'specloopname' 'specloopname_ln414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (7.30ns)   --->   "%empty_85 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_out_addr, i32 %zext_ln414_2" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 55 'writereq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln416 = br void %for.body4.i" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 56 'br' 'br_ln416' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%x = phi i8 0, void %Out_writex.split.i, i8 %add_ln416, void %for.body4.split.i_ifconv" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 57 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.76ns)   --->   "%icmp_ln416 = icmp_eq  i8 %x, i8 %tw_eff" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 59 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln416 = add i8 %x, i8 1" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 60 'add' 'add_ln416' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.body4.split.i_ifconv, void %for.inc9.loopexit.i" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 61 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.75ns)   --->   "%s_out_i_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %s_out_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 62 'read' 's_out_i_read' <Predicate = (!icmp_ln416)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1024> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %s_out_i_read, i32 23" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 63 'bitselect' 'tmp_3' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.93ns)   --->   "%sub_ln417 = sub i24 0, i24 %s_out_i_read" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 64 'sub' 'sub_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln414 = store i8 %add_ln414, i8 %y" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 65 'store' 'store_ln414' <Predicate = (icmp_ln416)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 66 [1/1] (0.93ns)   --->   "%icmp_ln417 = icmp_eq  i24 %s_out_i_read, i24 0" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 66 'icmp' 'icmp_ln417' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.32ns)   --->   "%select_ln417 = select i1 %tmp_3, i24 %sub_ln417, i24 %s_out_i_read" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 67 'select' 'select_ln417' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i = partselect i24 @llvm.part.select.i24, i24 %select_ln417, i32 23, i32 0" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 68 'partselect' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1_i = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %tmp_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 69 'bitconcatenate' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln417 = sext i25 %tmp_1_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 70 'sext' 'sext_ln417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2_i = cttz i32 @llvm.cttz.i32, i32 %sext_ln417, i1 1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 71 'cttz' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.01ns)   --->   "%sub_ln417_1 = sub i32 24, i32 %tmp_2_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 72 'sub' 'sub_ln417_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln417 = trunc i32 %sub_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 73 'trunc' 'trunc_ln417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.01ns)   --->   "%add_ln417 = add i32 %sub_ln417_1, i32 4294967272" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 74 'add' 'add_ln417' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln417, i32 1, i32 31" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 75 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.00ns)   --->   "%icmp_ln417_1 = icmp_sgt  i31 %tmp_4, i31 0" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 76 'icmp' 'icmp_ln417_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln417_1 = trunc i32 %sub_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 77 'trunc' 'trunc_ln417_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.78ns)   --->   "%sub_ln417_4 = sub i5 17, i5 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 78 'sub' 'sub_ln417_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln417_5 = zext i5 %sub_ln417_4" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 79 'zext' 'zext_ln417_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.68ns)   --->   "%lshr_ln417_2 = lshr i24 16777215, i24 %zext_ln417_5" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 80 'lshr' 'lshr_ln417_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln417_2)   --->   "%and_ln417_2 = and i24 %select_ln417, i24 %lshr_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 81 'and' 'and_ln417_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.93ns) (out node of the LUT)   --->   "%icmp_ln417_2 = icmp_ne  i24 %and_ln417_2, i24 0" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 82 'icmp' 'icmp_ln417_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln417 = and i1 %icmp_ln417_1, i1 %icmp_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 83 'and' 'and_ln417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln417, i32 31" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 84 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln417 = xor i1 %tmp_5, i1 1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 85 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.93ns)   --->   "%add_ln417_1 = add i24 %trunc_ln417, i24 16777192" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 86 'add' 'add_ln417_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bit_select30_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %select_ln417, i24 %add_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 87 'bitselect' 'bit_select30_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln417_1 = and i1 %bit_select30_i_i_i, i1 %xor_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 88 'and' 'and_ln417_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln417 = or i1 %and_ln417_1, i1 %and_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 89 'or' 'or_ln417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 90 'bitconcatenate' 'or_ln_i' <Predicate = true> <Delay = 0.28>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i24 %select_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 91 'zext' 'zext_ln417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.01ns)   --->   "%icmp_ln417_3 = icmp_sgt  i32 %add_ln417, i32 0" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 92 'icmp' 'icmp_ln417_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.01ns)   --->   "%add_ln417_2 = add i32 %sub_ln417_1, i32 4294967271" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 93 'add' 'add_ln417_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln417_1 = zext i32 %add_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 94 'zext' 'zext_ln417_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.38ns)   --->   "%lshr_ln417 = lshr i64 %zext_ln417, i64 %zext_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 95 'lshr' 'lshr_ln417' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.01ns)   --->   "%sub_ln417_2 = sub i32 25, i32 %sub_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 96 'sub' 'sub_ln417_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln417_2 = zext i32 %sub_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 97 'zext' 'zext_ln417_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.38ns)   --->   "%shl_ln417 = shl i64 %zext_ln417, i64 %zext_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 98 'shl' 'shl_ln417' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln417_3)   --->   "%select_ln417_1 = select i1 %icmp_ln417_3, i64 %lshr_ln417, i64 %shl_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 99 'select' 'select_ln417_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln417_3)   --->   "%zext_ln417_3 = zext i2 %or_ln_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 100 'zext' 'zext_ln417_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln417_3 = add i64 %select_ln417_1, i64 %zext_ln417_3" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 101 'add' 'add_ln417_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln417_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln417_3, i32 1, i32 63" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 102 'partselect' 'lshr_ln417_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln417_4 = zext i63 %lshr_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 103 'zext' 'zext_ln417_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln417_3, i32 25" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 104 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.39ns)   --->   "%select_ln417_2 = select i1 %tmp_6, i8 127, i8 126" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 105 'select' 'select_ln417_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln417_2 = trunc i32 %tmp_2_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 106 'trunc' 'trunc_ln417_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln417_3 = sub i8 14, i8 %trunc_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 107 'sub' 'sub_ln417_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln417_4 = add i8 %sub_ln417_3, i8 %select_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 108 'add' 'add_ln417_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_5_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_3, i8 %add_ln417_4" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 109 'bitconcatenate' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln417_4, i9 %tmp_5_i, i32 23, i32 31" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 110 'partset' 'pi_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%LD = trunc i64 %pi_assign" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 111 'trunc' 'LD' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.44ns)   --->   "%select_ln417_3 = select i1 %icmp_ln417, i32 0, i32 %LD" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 112 'select' 'select_ln417_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln416 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 113 'specloopname' 'specloopname_ln416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (7.30ns)   --->   "%write_ln417 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_out_addr, i32 %select_ln417_3, i4 15" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 114 'write' 'write_ln417' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.body4.i" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 115 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 116 [5/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 116 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 117 [4/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 117 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 118 [3/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 118 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 119 [2/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 119 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 120 [1/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 120 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln414 = br void %Out_writex.i" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 121 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.007ns
The critical path consists of the following:
	fifo read operation ('h0') on port 'h0' [11]  (1.838 ns)
	'add' operation ('add_ln609', src/srcnn.cpp:609) [16]  (0.776 ns)
	'select' operation ('th_eff', src/srcnn.cpp:609) [20]  (0.393 ns)

 <State 2>: 3.659ns
The critical path consists of the following:
	'load' operation ('y', src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) on local variable 'y' [31]  (0.000 ns)
	'add' operation ('empty', src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) [38]  (0.776 ns)
	'sub' operation ('empty_83', src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) [43]  (0.894 ns)
	'add' operation ('tmp', src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) [45]  (0.904 ns)
	'add' operation ('empty_84', src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) [47]  (1.085 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_85', src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616) on port 'gmem_out' (src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616) [51]  (7.300 ns)

 <State 4>: 2.684ns
The critical path consists of the following:
	fifo read operation ('s_out_i_read', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) on port 's_out_i' (src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [61]  (1.750 ns)
	'sub' operation ('sub_ln417', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [64]  (0.934 ns)

 <State 5>: 7.006ns
The critical path consists of the following:
	'select' operation ('select_ln417', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [65]  (0.321 ns)
	'cttz' operation ('tmp_2_i', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [69]  (0.000 ns)
	'sub' operation ('sub_ln417_1', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [70]  (1.016 ns)
	'sub' operation ('sub_ln417_4', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [76]  (0.789 ns)
	'lshr' operation ('lshr_ln417_2', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [78]  (0.680 ns)
	'and' operation ('and_ln417_2', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [79]  (0.000 ns)
	'icmp' operation ('icmp_ln417_2', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [80]  (0.934 ns)
	'and' operation ('and_ln417', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [81]  (0.000 ns)
	'or' operation ('or_ln417', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [87]  (0.000 ns)
	'add' operation ('add_ln417_3', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [99]  (1.085 ns)
	'select' operation ('select_ln417_2', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [103]  (0.393 ns)
	'add' operation ('add_ln417_4', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [106]  (1.051 ns)
	'select' operation ('select_ln417_3', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [110]  (0.449 ns)
	blocking operation 0.287 ns on control path)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln417', src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) on port 'gmem_out' (src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616) [111]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_86', src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) on port 'gmem_out' (src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) [114]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_86', src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) on port 'gmem_out' (src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) [114]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_86', src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) on port 'gmem_out' (src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) [114]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_86', src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) on port 'gmem_out' (src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) [114]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_86', src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) on port 'gmem_out' (src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616) [114]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
