12-15:32:45  INFO: ************Create Cell Apr: c110 Logger************
12-15:32:45  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-15:32:47  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-15:32:47  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-15:32:47  INFO: tech->Load tech files of tech:c110 sucessfully
12-15:32:49  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 15:32:49 2025
12-15:32:49  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-15:32:49  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-15:32:49  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-15:32:49  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-15:32:49  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-15:32:50  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-15:32:50  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-15:32:50  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-15:32:50  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-15:32:50  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-15:32:50  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-15:32:50  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-15:32:50  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-15:32:50  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-15:32:50  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-15:32:50  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-15:32:50  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-15:32:50  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in DFANRQ0: inputs
12-15:32:50  INFO: c110, (DFANRQ1, 28 devices), 28 devices
12-15:32:50  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
12-15:32:50  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in DFANRQ1: inputs
12-15:32:50  INFO: c110, (DFANRQ2, 28 devices), 28 devices
12-15:32:50  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
12-15:32:50  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in DFANRQ2: inputs
12-15:32:50  INFO: c110, (DFBFB0, 32 devices), 32 devices
12-15:32:50  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
12-15:32:50  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
12-15:32:50  INFO: c110, (DFBFB1, 32 devices), 32 devices
12-15:32:50  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
12-15:32:50  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
12-15:32:50  INFO: c110, (DFBFB2, 32 devices), 32 devices
12-15:32:50  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
12-15:32:50  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
12-15:32:50  INFO: c110, (DFBRB0, 32 devices), 32 devices
12-15:32:50  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
12-15:32:50  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
12-15:32:50  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
12-15:32:50  INFO: c110, (DFBRB1, 32 devices), 32 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
12-15:32:51  INFO: c110, (DFBRB2, 32 devices), 32 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
12-15:32:51  INFO: c110, (DFBRBM, 32 devices), 32 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
12-15:32:51  INFO: c110, (DFBRQ0, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
12-15:32:51  INFO: c110, (DFBRQ1, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
12-15:32:51  INFO: c110, (DFBRQ2, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
12-15:32:51  INFO: c110, (DFCFB0, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
12-15:32:51  INFO: c110, (DFCFB1, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
12-15:32:51  INFO: c110, (DFCFB2, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
12-15:32:51  INFO: c110, (DFCRB0, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
12-15:32:51  INFO: c110, (DFCRB1, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
12-15:32:51  INFO: c110, (DFCRB2, 32 devices), 32 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
12-15:32:51  INFO: c110, (DFCRBM, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
12-15:32:51  INFO: c110, (DFCRQ0, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
12-15:32:51  INFO: c110, (DFCRQ1, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
12-15:32:51  INFO: c110, (DFCRQ2, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
12-15:32:51  INFO: c110, (DFCRQ3, 28 devices), 28 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
12-15:32:51  INFO: c110, (DFCRQM, 30 devices), 30 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
12-15:32:51  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
12-15:32:51  INFO: c110, (DFNFB0, 28 devices), 28 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
12-15:32:51  INFO: c110, (DFNFB1, 28 devices), 28 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
12-15:32:51  INFO: c110, (DFNFB2, 28 devices), 28 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
12-15:32:51  INFO: c110, (DFNFQ0, 26 devices), 26 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
12-15:32:51  INFO: c110, (DFNFQ1, 26 devices), 26 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
12-15:32:51  INFO: c110, (DFNFQ2, 26 devices), 26 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
12-15:32:51  INFO: c110, (DFNRB0, 28 devices), 28 devices
12-15:32:51  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
12-15:32:51  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
12-15:32:51  INFO: c110, (DFNRB1, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
12-15:32:52  INFO: c110, (DFNRB2, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
12-15:32:52  INFO: c110, (DFNRQ0, 26 devices), 26 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
12-15:32:52  INFO: c110, (DFNRQ1, 26 devices), 26 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
12-15:32:52  INFO: c110, (DFNRQ2, 26 devices), 26 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
12-15:32:52  INFO: c110, (DFPFB0, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
12-15:32:52  INFO: c110, (DFPFB1, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
12-15:32:52  INFO: c110, (DFPFB2, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
12-15:32:52  INFO: c110, (DFPRB0, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
12-15:32:52  INFO: c110, (DFPRB1, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
12-15:32:52  INFO: c110, (DFPRB2, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
12-15:32:52  INFO: c110, (DFPRQ0, 30 devices), 30 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
12-15:32:52  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
12-15:32:52  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
12-15:32:52  INFO: c110, (DFPRQ1, 30 devices), 30 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
12-15:32:52  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
12-15:32:52  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
12-15:32:52  INFO: c110, (DFPRQ2, 30 devices), 30 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
12-15:32:52  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
12-15:32:52  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
12-15:32:52  INFO: c110, (DFPRQM, 30 devices), 30 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
12-15:32:52  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
12-15:32:52  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
12-15:32:52  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
12-15:32:52  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
12-15:32:52  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
12-15:32:52  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
12-15:32:52  INFO: c110, (DMNRQ0, 34 devices), 34 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
12-15:32:52  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
12-15:32:52  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
12-15:32:52  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DMNRQ0: inputs
12-15:32:52  INFO: c110, (DMNRQ1, 34 devices), 34 devices
12-15:32:52  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
12-15:32:52  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
12-15:32:52  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
12-15:32:53  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DMNRQ1: inputs
12-15:32:53  INFO: c110, (DMNRQ2, 34 devices), 34 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
12-15:32:53  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DMNRQ2: inputs
12-15:32:53  INFO: c110, (SDANRQ0, 36 devices), 36 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
12-15:32:53  INFO: c110, (SDANRQ1, 36 devices), 36 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
12-15:32:53  INFO: c110, (SDANRQ2, 36 devices), 36 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
12-15:32:53  INFO: c110, (SDBFB0, 40 devices), 40 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
12-15:32:53  INFO: c110, (SDBFB1, 40 devices), 40 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
12-15:32:53  INFO: c110, (SDBFB2, 40 devices), 40 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
12-15:32:53  INFO: c110, (SDBRB0, 40 devices), 40 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
12-15:32:53  INFO: c110, (SDBRB1, 40 devices), 40 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
12-15:32:53  INFO: c110, (SDBRB2, 44 devices), 44 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
12-15:32:53  INFO: c110, (SDBRBM, 40 devices), 40 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
12-15:32:53  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
12-15:32:53  INFO: c110, (SDBRQ0, 38 devices), 38 devices
12-15:32:53  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
12-15:32:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
12-15:32:54  INFO: c110, (SDBRQ1, 38 devices), 38 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
12-15:32:54  INFO: c110, (SDBRQ2, 42 devices), 42 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
12-15:32:54  INFO: c110, (SDCFB0, 38 devices), 38 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
12-15:32:54  INFO: c110, (SDCFB1, 38 devices), 38 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
12-15:32:54  INFO: c110, (SDCFB2, 38 devices), 38 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
12-15:32:54  INFO: c110, (SDCRB0, 38 devices), 38 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
12-15:32:54  INFO: c110, (SDCRB1, 38 devices), 38 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
12-15:32:54  INFO: c110, (SDCRB2, 40 devices), 40 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
12-15:32:54  INFO: c110, (SDCRBM, 38 devices), 38 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
12-15:32:54  INFO: c110, (SDCRQ0, 36 devices), 36 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
12-15:32:54  INFO: c110, (SDCRQ1, 36 devices), 36 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
12-15:32:54  INFO: c110, (SDCRQ2, 36 devices), 36 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
12-15:32:54  INFO: c110, (SDCRQM, 36 devices), 36 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
12-15:32:54  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
12-15:32:54  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
12-15:32:54  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
12-15:32:54  INFO: c110, (SDNFB0, 36 devices), 36 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
12-15:32:54  INFO: c110, (SDNFB1, 36 devices), 36 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
12-15:32:54  INFO: c110, (SDNFB2, 40 devices), 40 devices
12-15:32:54  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
12-15:32:54  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
12-15:32:54  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
12-15:32:54  INFO: c110, (SDNFQ0, 34 devices), 34 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
12-15:32:55  INFO: c110, (SDNFQ1, 34 devices), 34 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
12-15:32:55  INFO: c110, (SDNFQ2, 38 devices), 38 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
12-15:32:55  INFO: c110, (SDNRB0, 36 devices), 36 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
12-15:32:55  INFO: c110, (SDNRB1, 36 devices), 36 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
12-15:32:55  INFO: c110, (SDNRB2, 40 devices), 40 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
12-15:32:55  INFO: c110, (SDNRQ0, 34 devices), 34 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
12-15:32:55  INFO: c110, (SDNRQ1, 34 devices), 34 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
12-15:32:55  INFO: c110, (SDNRQ2, 38 devices), 38 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
12-15:32:55  INFO: c110, (SDPFB0, 36 devices), 36 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
12-15:32:55  INFO: c110, (SDPFB1, 36 devices), 36 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
12-15:32:55  INFO: c110, (SDPFB2, 36 devices), 36 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
12-15:32:55  INFO: c110, (SDPRB0, 36 devices), 36 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
12-15:32:55  INFO: c110, (SDPRB1, 36 devices), 36 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
12-15:32:55  INFO: c110, (SDPRB2, 36 devices), 36 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
12-15:32:55  INFO: c110, (SDPRQ0, 38 devices), 38 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
12-15:32:55  INFO: c110, (SDPRQ1, 38 devices), 38 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
12-15:32:55  INFO: c110, (SDPRQ2, 38 devices), 38 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
12-15:32:55  INFO: c110, (SDPRQM, 38 devices), 38 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
12-15:32:55  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
12-15:32:55  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
12-15:32:55  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
12-15:32:55  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
12-15:32:56  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
12-15:32:56  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
12-15:32:56  INFO: c110, (SENRQ0, 42 devices), 42 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
12-15:32:56  INFO: c110, (SENRQ1, 42 devices), 42 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
12-15:32:56  INFO: c110, (SENRQ2, 42 devices), 42 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
12-15:32:56  INFO: c110, (LABHB0, 24 devices), 24 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
12-15:32:56  INFO: c110, (LABHB1, 24 devices), 24 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
12-15:32:56  INFO: c110, (LABHB2, 24 devices), 24 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
12-15:32:56  INFO: c110, (LABHB3, 24 devices), 24 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
12-15:32:56  INFO: c110, (LABLB0, 24 devices), 24 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
12-15:32:56  INFO: c110, (LABLB1, 24 devices), 24 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
12-15:32:56  INFO: c110, (LABLB2, 24 devices), 24 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
12-15:32:56  INFO: c110, (LABLB3, 24 devices), 24 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
12-15:32:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
12-15:32:56  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
12-15:32:56  INFO: c110, (LACHB0, 21 devices), 21 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
12-15:32:56  INFO: c110, (LACHB1, 21 devices), 21 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
12-15:32:56  INFO: c110, (LACHB2, 21 devices), 21 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
12-15:32:56  INFO: c110, (LACHB3, 25 devices), 25 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
12-15:32:56  INFO: c110, (LACLB0, 21 devices), 21 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
12-15:32:56  INFO: c110, (LACLB1, 21 devices), 21 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
12-15:32:56  INFO: c110, (LACLB2, 21 devices), 21 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
12-15:32:56  INFO: c110, (LACLB3, 23 devices), 23 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
12-15:32:56  INFO: c110, (LANHB0, 18 devices), 18 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
12-15:32:56  INFO: c110, (LANHB1, 18 devices), 18 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
12-15:32:56  INFO: c110, (LANHB2, 22 devices), 22 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
12-15:32:56  INFO: c110, (LANHB3, 26 devices), 26 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
12-15:32:56  INFO: c110, (LANLB0, 18 devices), 18 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
12-15:32:56  INFO: c110, (LANLB1, 18 devices), 18 devices
12-15:32:56  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
12-15:32:56  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
12-15:32:56  INFO: c110, (LANLB2, 24 devices), 24 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
12-15:32:57  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
12-15:32:57  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
12-15:32:57  INFO: c110, (LANLB3, 26 devices), 26 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
12-15:32:57  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
12-15:32:57  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
12-15:32:57  INFO: c110, (LAPHB0, 23 devices), 23 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
12-15:32:57  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
12-15:32:57  INFO: c110, (LAPHB1, 23 devices), 23 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
12-15:32:57  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
12-15:32:57  INFO: c110, (LAPHB2, 25 devices), 25 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
12-15:32:57  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
12-15:32:57  INFO: c110, (LAPHB3, 25 devices), 25 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
12-15:32:57  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
12-15:32:57  INFO: c110, (LAPLB0, 23 devices), 23 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
12-15:32:57  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
12-15:32:57  INFO: c110, (LAPLB1, 25 devices), 25 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
12-15:32:57  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
12-15:32:57  INFO: c110, (LAPLB2, 25 devices), 25 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
12-15:32:57  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
12-15:32:57  INFO: c110, (LAPLB3, 25 devices), 25 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
12-15:32:57  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
12-15:32:57  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
12-15:32:57  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD0: out_ECK
12-15:32:57  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD1: out_ECK
12-15:32:57  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD2: out_ECK
12-15:32:57  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNCAD4: out_ECK
12-15:32:57  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD0: out_ECK
12-15:32:57  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD1: out_ECK
12-15:32:57  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD2: out_ECK
12-15:32:57  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD4: out_ECK
12-15:32:57  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD0: out_ECK
12-15:32:57  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD0: inputs
12-15:32:57  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD1: out_ECK
12-15:32:57  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD1: inputs
12-15:32:57  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
12-15:32:57  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD2: out_ECK
12-15:32:57  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD2: inputs
12-15:32:57  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
12-15:32:57  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
12-15:32:58  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFTSCAD4: out_ECK
12-15:32:58  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD4: inputs
12-15:32:58  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
12-15:32:58  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
12-15:32:58  INFO: 3. output pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: out_ECK
12-15:32:58  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: inputs
12-15:32:58  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
12-15:32:58  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
12-15:32:58  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD1: out_ECK
12-15:32:58  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD1: inputs
12-15:32:58  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
12-15:32:58  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
12-15:32:58  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD2: out_ECK
12-15:32:58  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD2: inputs
12-15:32:58  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
12-15:32:58  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
12-15:32:58  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNTSCAD4: out_ECK
12-15:32:58  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD4: inputs
12-15:57:55  INFO: ************Create Cell Apr: c110 Logger************
12-15:57:55  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-15:57:56  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-15:57:56  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-15:57:56  INFO: tech->Load tech files of tech:c110 sucessfully
12-15:57:57  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 15:57:57 2025
12-15:57:57  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-15:57:57  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-15:57:57  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-15:57:57  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-15:57:57  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-15:57:57  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-15:57:58  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-15:57:58  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-15:57:58  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-15:57:58  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-15:57:58  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-15:57:58  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-15:57:58  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-15:57:58  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-15:57:58  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in DFANRQ0: inputs
12-15:57:58  INFO: c110, (DFANRQ1, 28 devices), 28 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
12-15:57:58  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in DFANRQ1: inputs
12-15:57:58  INFO: c110, (DFANRQ2, 28 devices), 28 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
12-15:57:58  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in DFANRQ2: inputs
12-15:57:58  INFO: c110, (DFBFB0, 32 devices), 32 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
12-15:57:58  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
12-15:57:58  INFO: c110, (DFBFB1, 32 devices), 32 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
12-15:57:58  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
12-15:57:58  INFO: c110, (DFBFB2, 32 devices), 32 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
12-15:57:58  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
12-15:57:58  INFO: c110, (DFBRB0, 32 devices), 32 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
12-15:57:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
12-15:57:58  INFO: c110, (DFBRB1, 32 devices), 32 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
12-15:57:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
12-15:57:58  INFO: c110, (DFBRB2, 32 devices), 32 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
12-15:57:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
12-15:57:58  INFO: c110, (DFBRBM, 32 devices), 32 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
12-15:57:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
12-15:57:58  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
12-15:57:58  INFO: c110, (DFBRQ0, 30 devices), 30 devices
12-15:57:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
12-15:57:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
12-15:57:59  INFO: c110, (DFBRQ1, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
12-15:57:59  INFO: c110, (DFBRQ2, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
12-15:57:59  INFO: c110, (DFCFB0, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
12-15:57:59  INFO: c110, (DFCFB1, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
12-15:57:59  INFO: c110, (DFCFB2, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
12-15:57:59  INFO: c110, (DFCRB0, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
12-15:57:59  INFO: c110, (DFCRB1, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
12-15:57:59  INFO: c110, (DFCRB2, 32 devices), 32 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
12-15:57:59  INFO: c110, (DFCRBM, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
12-15:57:59  INFO: c110, (DFCRQ0, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
12-15:57:59  INFO: c110, (DFCRQ1, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
12-15:57:59  INFO: c110, (DFCRQ2, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
12-15:57:59  INFO: c110, (DFCRQ3, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
12-15:57:59  INFO: c110, (DFCRQM, 30 devices), 30 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
12-15:57:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
12-15:57:59  INFO: c110, (DFNFB0, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
12-15:57:59  INFO: c110, (DFNFB1, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
12-15:57:59  INFO: c110, (DFNFB2, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
12-15:57:59  INFO: c110, (DFNFQ0, 26 devices), 26 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
12-15:57:59  INFO: c110, (DFNFQ1, 26 devices), 26 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
12-15:57:59  INFO: c110, (DFNFQ2, 26 devices), 26 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
12-15:57:59  INFO: c110, (DFNRB0, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
12-15:57:59  INFO: c110, (DFNRB1, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
12-15:57:59  INFO: c110, (DFNRB2, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
12-15:57:59  INFO: c110, (DFNRQ0, 26 devices), 26 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
12-15:57:59  INFO: c110, (DFNRQ1, 26 devices), 26 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
12-15:57:59  INFO: c110, (DFNRQ2, 26 devices), 26 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
12-15:57:59  INFO: c110, (DFPFB0, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
12-15:57:59  INFO: c110, (DFPFB1, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
12-15:57:59  INFO: c110, (DFPFB2, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
12-15:57:59  INFO: c110, (DFPRB0, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
12-15:57:59  INFO: c110, (DFPRB1, 28 devices), 28 devices
12-15:57:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
12-15:57:59  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
12-15:57:59  INFO: c110, (DFPRB2, 28 devices), 28 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
12-15:58:00  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
12-15:58:00  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
12-15:58:00  INFO: c110, (DFPRQ0, 30 devices), 30 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
12-15:58:00  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
12-15:58:00  INFO: c110, (DFPRQ1, 30 devices), 30 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
12-15:58:00  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
12-15:58:00  INFO: c110, (DFPRQ2, 30 devices), 30 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
12-15:58:00  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
12-15:58:00  INFO: c110, (DFPRQM, 30 devices), 30 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
12-15:58:00  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
12-15:58:00  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
12-15:58:00  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
12-15:58:00  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
12-15:58:00  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
12-15:58:00  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
12-15:58:00  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
12-15:58:00  INFO: c110, (DMNRQ0, 34 devices), 34 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
12-15:58:00  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
12-15:58:00  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DMNRQ0: inputs
12-15:58:00  INFO: c110, (DMNRQ1, 34 devices), 34 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
12-15:58:00  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
12-15:58:00  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DMNRQ1: inputs
12-15:58:00  INFO: c110, (DMNRQ2, 34 devices), 34 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
12-15:58:00  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
12-15:58:00  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
12-15:58:00  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DMNRQ2: inputs
12-15:58:00  INFO: c110, (SDANRQ0, 36 devices), 36 devices
12-15:58:00  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
12-15:58:01  INFO: c110, (SDANRQ1, 36 devices), 36 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
12-15:58:01  INFO: c110, (SDANRQ2, 36 devices), 36 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
12-15:58:01  INFO: c110, (SDBFB0, 40 devices), 40 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
12-15:58:01  INFO: c110, (SDBFB1, 40 devices), 40 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
12-15:58:01  INFO: c110, (SDBFB2, 40 devices), 40 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
12-15:58:01  INFO: c110, (SDBRB0, 40 devices), 40 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
12-15:58:01  INFO: c110, (SDBRB1, 40 devices), 40 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
12-15:58:01  INFO: c110, (SDBRB2, 44 devices), 44 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
12-15:58:01  INFO: c110, (SDBRBM, 40 devices), 40 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
12-15:58:01  INFO: c110, (SDBRQ0, 38 devices), 38 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
12-15:58:01  INFO: c110, (SDBRQ1, 38 devices), 38 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
12-15:58:01  INFO: c110, (SDBRQ2, 42 devices), 42 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
12-15:58:01  INFO: c110, (SDCFB0, 38 devices), 38 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
12-15:58:01  INFO: c110, (SDCFB1, 38 devices), 38 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
12-15:58:01  INFO: c110, (SDCFB2, 38 devices), 38 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
12-15:58:01  INFO: c110, (SDCRB0, 38 devices), 38 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
12-15:58:01  INFO: c110, (SDCRB1, 38 devices), 38 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
12-15:58:01  INFO: c110, (SDCRB2, 40 devices), 40 devices
12-15:58:01  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
12-15:58:01  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
12-15:58:01  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
12-15:58:02  INFO: c110, (SDCRBM, 38 devices), 38 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
12-15:58:02  INFO: c110, (SDCRQ0, 36 devices), 36 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
12-15:58:02  INFO: c110, (SDCRQ1, 36 devices), 36 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
12-15:58:02  INFO: c110, (SDCRQ2, 36 devices), 36 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
12-15:58:02  INFO: c110, (SDCRQM, 36 devices), 36 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
12-15:58:02  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
12-15:58:02  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
12-15:58:02  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
12-15:58:02  INFO: c110, (SDNFB0, 36 devices), 36 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
12-15:58:02  INFO: c110, (SDNFB1, 36 devices), 36 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
12-15:58:02  INFO: c110, (SDNFB2, 40 devices), 40 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
12-15:58:02  INFO: c110, (SDNFQ0, 34 devices), 34 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
12-15:58:02  INFO: c110, (SDNFQ1, 34 devices), 34 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
12-15:58:02  INFO: c110, (SDNFQ2, 38 devices), 38 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
12-15:58:02  INFO: c110, (SDNRB0, 36 devices), 36 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
12-15:58:02  INFO: c110, (SDNRB1, 36 devices), 36 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
12-15:58:02  INFO: c110, (SDNRB2, 40 devices), 40 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
12-15:58:02  INFO: c110, (SDNRQ0, 34 devices), 34 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
12-15:58:02  INFO: c110, (SDNRQ1, 34 devices), 34 devices
12-15:58:02  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
12-15:58:02  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
12-15:58:02  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
12-15:58:03  INFO: c110, (SDNRQ2, 38 devices), 38 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
12-15:58:03  INFO: c110, (SDPFB0, 36 devices), 36 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
12-15:58:03  INFO: c110, (SDPFB1, 36 devices), 36 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
12-15:58:03  INFO: c110, (SDPFB2, 36 devices), 36 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
12-15:58:03  INFO: c110, (SDPRB0, 36 devices), 36 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
12-15:58:03  INFO: c110, (SDPRB1, 36 devices), 36 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
12-15:58:03  INFO: c110, (SDPRB2, 36 devices), 36 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
12-15:58:03  INFO: c110, (SDPRQ0, 38 devices), 38 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
12-15:58:03  INFO: c110, (SDPRQ1, 38 devices), 38 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
12-15:58:03  INFO: c110, (SDPRQ2, 38 devices), 38 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
12-15:58:03  INFO: c110, (SDPRQM, 38 devices), 38 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
12-15:58:03  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
12-15:58:03  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
12-15:58:03  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
12-15:58:03  INFO: c110, (SENRQ0, 42 devices), 42 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
12-15:58:03  INFO: c110, (SENRQ1, 42 devices), 42 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
12-15:58:03  INFO: c110, (SENRQ2, 42 devices), 42 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
12-15:58:03  INFO: c110, (LABHB0, 24 devices), 24 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
12-15:58:03  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
12-15:58:03  INFO: c110, (LABHB1, 24 devices), 24 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
12-15:58:03  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
12-15:58:03  INFO: c110, (LABHB2, 24 devices), 24 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
12-15:58:03  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
12-15:58:03  INFO: c110, (LABHB3, 24 devices), 24 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
12-15:58:03  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
12-15:58:03  INFO: c110, (LABLB0, 24 devices), 24 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
12-15:58:03  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
12-15:58:03  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
12-15:58:03  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
12-15:58:03  INFO: c110, (LABLB1, 24 devices), 24 devices
12-15:58:03  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
12-15:58:04  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
12-15:58:04  INFO: c110, (LABLB2, 24 devices), 24 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
12-15:58:04  INFO: c110, (LABLB3, 24 devices), 24 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
12-15:58:04  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
12-15:58:04  INFO: c110, (LACHB0, 21 devices), 21 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
12-15:58:04  INFO: c110, (LACHB1, 21 devices), 21 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
12-15:58:04  INFO: c110, (LACHB2, 21 devices), 21 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
12-15:58:04  INFO: c110, (LACHB3, 25 devices), 25 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
12-15:58:04  INFO: c110, (LACLB0, 21 devices), 21 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
12-15:58:04  INFO: c110, (LACLB1, 21 devices), 21 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
12-15:58:04  INFO: c110, (LACLB2, 21 devices), 21 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
12-15:58:04  INFO: c110, (LACLB3, 23 devices), 23 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
12-15:58:04  INFO: c110, (LANHB0, 18 devices), 18 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
12-15:58:04  INFO: c110, (LANHB1, 18 devices), 18 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
12-15:58:04  INFO: c110, (LANHB2, 22 devices), 22 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
12-15:58:04  INFO: c110, (LANHB3, 26 devices), 26 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
12-15:58:04  INFO: c110, (LANLB0, 18 devices), 18 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
12-15:58:04  INFO: c110, (LANLB1, 18 devices), 18 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
12-15:58:04  INFO: c110, (LANLB2, 24 devices), 24 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
12-15:58:04  INFO: c110, (LANLB3, 26 devices), 26 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
12-15:58:04  INFO: c110, (LAPHB0, 23 devices), 23 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
12-15:58:04  INFO: c110, (LAPHB1, 23 devices), 23 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
12-15:58:04  INFO: c110, (LAPHB2, 25 devices), 25 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
12-15:58:04  INFO: c110, (LAPHB3, 25 devices), 25 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
12-15:58:04  INFO: c110, (LAPLB0, 23 devices), 23 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
12-15:58:04  INFO: c110, (LAPLB1, 25 devices), 25 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
12-15:58:04  INFO: c110, (LAPLB2, 25 devices), 25 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
12-15:58:04  INFO: c110, (LAPLB3, 25 devices), 25 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
12-15:58:04  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
12-15:58:04  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
12-15:58:04  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
12-15:58:04  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD0: out_ECK
12-15:58:04  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
12-15:58:04  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD1: out_ECK
12-15:58:04  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
12-15:58:04  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD2: out_ECK
12-15:58:05  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNCAD4: out_ECK
12-15:58:05  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD0: out_ECK
12-15:58:05  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD1: out_ECK
12-15:58:05  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD2: out_ECK
12-15:58:05  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD4: out_ECK
12-15:58:05  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD0: out_ECK
12-15:58:05  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD0: inputs
12-15:58:05  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD1: out_ECK
12-15:58:05  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD1: inputs
12-15:58:05  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD2: out_ECK
12-15:58:05  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD2: inputs
12-15:58:05  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFTSCAD4: out_ECK
12-15:58:05  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD4: inputs
12-15:58:05  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: out_ECK
12-15:58:05  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: inputs
12-15:58:05  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD1: out_ECK
12-15:58:05  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD1: inputs
12-15:58:05  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD2: out_ECK
12-15:58:05  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD2: inputs
12-15:58:05  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
12-15:58:05  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
12-15:58:05  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNTSCAD4: out_ECK
12-15:58:05  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD4: inputs
12-16:41:55  INFO: ************Create Cell Apr: c110 Logger************
12-16:41:55  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-16:41:57  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-16:41:57  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-16:41:57  INFO: tech->Load tech files of tech:c110 sucessfully
12-16:42:23  INFO: ************Create Cell Apr: c110 Logger************
12-16:42:23  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-16:42:24  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-16:42:24  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-16:42:24  INFO: tech->Load tech files of tech:c110 sucessfully
12-16:42:25  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 16:42:25 2025
12-16:42:25  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-16:42:25  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-16:42:25  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-16:42:25  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-16:42:26  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-16:42:26  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-16:42:26  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-16:42:26  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-16:42:26  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-16:42:26  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-16:42:26  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-16:42:26  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-16:42:26  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-16:42:26  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-16:42:26  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in DFANRQ0: inputs
12-16:42:26  INFO: c110, (DFANRQ1, 28 devices), 28 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
12-16:42:26  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in DFANRQ1: inputs
12-16:42:26  INFO: c110, (DFANRQ2, 28 devices), 28 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
12-16:42:26  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in DFANRQ2: inputs
12-16:42:26  INFO: c110, (DFBFB0, 32 devices), 32 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
12-16:42:26  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
12-16:42:26  INFO: c110, (DFBFB1, 32 devices), 32 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
12-16:42:26  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
12-16:42:26  INFO: c110, (DFBFB2, 32 devices), 32 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
12-16:42:26  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
12-16:42:26  INFO: c110, (DFBRB0, 32 devices), 32 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
12-16:42:26  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
12-16:42:26  INFO: c110, (DFBRB1, 32 devices), 32 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
12-16:42:26  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
12-16:42:26  INFO: c110, (DFBRB2, 32 devices), 32 devices
12-16:42:26  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
12-16:42:26  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
12-16:42:26  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
12-16:42:26  INFO: c110, (DFBRBM, 32 devices), 32 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
12-16:42:27  INFO: c110, (DFBRQ0, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
12-16:42:27  INFO: c110, (DFBRQ1, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
12-16:42:27  INFO: c110, (DFBRQ2, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
12-16:42:27  INFO: c110, (DFCFB0, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
12-16:42:27  INFO: c110, (DFCFB1, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
12-16:42:27  INFO: c110, (DFCFB2, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
12-16:42:27  INFO: c110, (DFCRB0, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
12-16:42:27  INFO: c110, (DFCRB1, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
12-16:42:27  INFO: c110, (DFCRB2, 32 devices), 32 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
12-16:42:27  INFO: c110, (DFCRBM, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
12-16:42:27  INFO: c110, (DFCRQ0, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
12-16:42:27  INFO: c110, (DFCRQ1, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
12-16:42:27  INFO: c110, (DFCRQ2, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
12-16:42:27  INFO: c110, (DFCRQ3, 28 devices), 28 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
12-16:42:27  INFO: c110, (DFCRQM, 30 devices), 30 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
12-16:42:27  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
12-16:42:27  INFO: c110, (DFNFB0, 28 devices), 28 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
12-16:42:27  INFO: c110, (DFNFB1, 28 devices), 28 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
12-16:42:27  INFO: c110, (DFNFB2, 28 devices), 28 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
12-16:42:27  INFO: c110, (DFNFQ0, 26 devices), 26 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
12-16:42:27  INFO: c110, (DFNFQ1, 26 devices), 26 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
12-16:42:27  INFO: c110, (DFNFQ2, 26 devices), 26 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
12-16:42:27  INFO: c110, (DFNRB0, 28 devices), 28 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
12-16:42:27  INFO: c110, (DFNRB1, 28 devices), 28 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
12-16:42:27  INFO: c110, (DFNRB2, 28 devices), 28 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
12-16:42:27  INFO: c110, (DFNRQ0, 26 devices), 26 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
12-16:42:27  INFO: c110, (DFNRQ1, 26 devices), 26 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
12-16:42:27  INFO: c110, (DFNRQ2, 26 devices), 26 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
12-16:42:27  INFO: c110, (DFPFB0, 28 devices), 28 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
12-16:42:27  INFO: c110, (DFPFB1, 28 devices), 28 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
12-16:42:27  INFO: c110, (DFPFB2, 28 devices), 28 devices
12-16:42:27  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
12-16:42:27  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
12-16:42:28  INFO: c110, (DFPRB0, 28 devices), 28 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
12-16:42:28  INFO: c110, (DFPRB1, 28 devices), 28 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
12-16:42:28  INFO: c110, (DFPRB2, 28 devices), 28 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
12-16:42:28  INFO: c110, (DFPRQ0, 30 devices), 30 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
12-16:42:28  INFO: c110, (DFPRQ1, 30 devices), 30 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
12-16:42:28  INFO: c110, (DFPRQ2, 30 devices), 30 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
12-16:42:28  INFO: c110, (DFPRQM, 30 devices), 30 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
12-16:42:28  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
12-16:42:28  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
12-16:42:28  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
12-16:42:28  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
12-16:42:28  INFO: c110, (DMNRQ0, 34 devices), 34 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
12-16:42:28  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
12-16:42:28  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DMNRQ0: inputs
12-16:42:28  INFO: c110, (DMNRQ1, 34 devices), 34 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
12-16:42:28  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
12-16:42:28  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DMNRQ1: inputs
12-16:42:28  INFO: c110, (DMNRQ2, 34 devices), 34 devices
12-16:42:28  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
12-16:42:28  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
12-16:42:28  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
12-16:42:29  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in DMNRQ2: inputs
12-16:42:29  INFO: c110, (SDANRQ0, 36 devices), 36 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
12-16:42:29  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in SDANRQ0: inputs
12-16:42:29  INFO: c110, (SDANRQ1, 36 devices), 36 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
12-16:42:29  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in SDANRQ1: inputs
12-16:42:29  INFO: c110, (SDANRQ2, 36 devices), 36 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
12-16:42:29  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NAND2 in SDANRQ2: inputs
12-16:42:29  INFO: c110, (SDBFB0, 40 devices), 40 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
12-16:42:29  INFO: c110, (SDBFB1, 40 devices), 40 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
12-16:42:29  INFO: c110, (SDBFB2, 40 devices), 40 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
12-16:42:29  INFO: c110, (SDBRB0, 40 devices), 40 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
12-16:42:29  INFO: c110, (SDBRB1, 40 devices), 40 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
12-16:42:29  INFO: c110, (SDBRB2, 44 devices), 44 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
12-16:42:29  INFO: c110, (SDBRBM, 40 devices), 40 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
12-16:42:29  INFO: c110, (SDBRQ0, 38 devices), 38 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
12-16:42:29  INFO: c110, (SDBRQ1, 38 devices), 38 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
12-16:42:29  INFO: c110, (SDBRQ2, 42 devices), 42 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
12-16:42:29  INFO: c110, (SDCFB0, 38 devices), 38 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
12-16:42:29  INFO: c110, (SDCFB1, 38 devices), 38 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
12-16:42:29  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
12-16:42:29  INFO: c110, (SDCFB2, 38 devices), 38 devices
12-16:42:29  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
12-16:42:29  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
12-16:42:30  INFO: c110, (SDCRB0, 38 devices), 38 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
12-16:42:30  INFO: c110, (SDCRB1, 38 devices), 38 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
12-16:42:30  INFO: c110, (SDCRB2, 40 devices), 40 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
12-16:42:30  INFO: c110, (SDCRBM, 38 devices), 38 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
12-16:42:30  INFO: c110, (SDCRQ0, 36 devices), 36 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
12-16:42:30  INFO: c110, (SDCRQ1, 36 devices), 36 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
12-16:42:30  INFO: c110, (SDCRQ2, 36 devices), 36 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
12-16:42:30  INFO: c110, (SDCRQM, 36 devices), 36 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
12-16:42:30  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
12-16:42:30  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
12-16:42:30  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
12-16:42:30  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
12-16:42:30  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
12-16:42:30  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
12-16:42:30  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
12-16:42:30  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
12-16:42:31  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
12-16:42:31  INFO: c110, (SDNFB0, 36 devices), 36 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
12-16:42:31  INFO: c110, (SDNFB1, 36 devices), 36 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
12-16:42:31  INFO: c110, (SDNFB2, 40 devices), 40 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
12-16:42:31  INFO: c110, (SDNFQ0, 34 devices), 34 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
12-16:42:31  INFO: c110, (SDNFQ1, 34 devices), 34 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
12-16:42:31  INFO: c110, (SDNFQ2, 38 devices), 38 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
12-16:42:31  INFO: c110, (SDNRB0, 36 devices), 36 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
12-16:42:31  INFO: c110, (SDNRB1, 36 devices), 36 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
12-16:42:31  INFO: c110, (SDNRB2, 40 devices), 40 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
12-16:42:31  INFO: c110, (SDNRQ0, 34 devices), 34 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
12-16:42:31  INFO: c110, (SDNRQ1, 34 devices), 34 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
12-16:42:31  INFO: c110, (SDNRQ2, 38 devices), 38 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
12-16:42:31  INFO: c110, (SDPFB0, 36 devices), 36 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
12-16:42:31  INFO: c110, (SDPFB1, 36 devices), 36 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
12-16:42:31  INFO: c110, (SDPFB2, 36 devices), 36 devices
12-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
12-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
12-16:42:31  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
12-16:42:31  INFO: c110, (SDPRB0, 36 devices), 36 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
12-16:42:32  INFO: c110, (SDPRB1, 36 devices), 36 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
12-16:42:32  INFO: c110, (SDPRB2, 36 devices), 36 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
12-16:42:32  INFO: c110, (SDPRQ0, 38 devices), 38 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
12-16:42:32  INFO: c110, (SDPRQ1, 38 devices), 38 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
12-16:42:32  INFO: c110, (SDPRQ2, 38 devices), 38 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
12-16:42:32  INFO: c110, (SDPRQM, 38 devices), 38 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
12-16:42:32  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
12-16:42:32  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
12-16:42:32  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
12-16:42:32  INFO: c110, (SENRQ0, 42 devices), 42 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
12-16:42:32  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in SENRQ0: inputs
12-16:42:32  INFO: c110, (SENRQ1, 42 devices), 42 devices
12-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
12-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
12-16:42:32  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
12-16:42:33  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in SENRQ1: inputs
12-16:42:33  INFO: c110, (SENRQ2, 42 devices), 42 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
12-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
12-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
12-16:42:33  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
12-16:42:33  INFO: 4. inputs with more than 1 pins pattern: pattern: FCROSS_4 in SENRQ2: inputs
12-16:42:33  INFO: c110, (LABHB0, 24 devices), 24 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
12-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
12-16:42:33  INFO: c110, (LABHB1, 24 devices), 24 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
12-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
12-16:42:33  INFO: c110, (LABHB2, 24 devices), 24 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
12-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
12-16:42:33  INFO: c110, (LABHB3, 24 devices), 24 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
12-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
12-16:42:33  INFO: c110, (LABLB0, 24 devices), 24 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
12-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
12-16:42:33  INFO: c110, (LABLB1, 24 devices), 24 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
12-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
12-16:42:33  INFO: c110, (LABLB2, 24 devices), 24 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
12-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
12-16:42:33  INFO: c110, (LABLB3, 24 devices), 24 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
12-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
12-16:42:33  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
12-16:42:33  INFO: c110, (LACHB0, 21 devices), 21 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
12-16:42:33  INFO: c110, (LACHB1, 21 devices), 21 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
12-16:42:33  INFO: c110, (LACHB2, 21 devices), 21 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
12-16:42:33  INFO: c110, (LACHB3, 25 devices), 25 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
12-16:42:33  INFO: c110, (LACLB0, 21 devices), 21 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
12-16:42:33  INFO: c110, (LACLB1, 21 devices), 21 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
12-16:42:33  INFO: c110, (LACLB2, 21 devices), 21 devices
12-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
12-16:42:33  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
12-16:42:34  INFO: c110, (LACLB3, 23 devices), 23 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
12-16:42:34  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
12-16:42:34  INFO: c110, (LANHB0, 18 devices), 18 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
12-16:42:34  INFO: c110, (LANHB1, 18 devices), 18 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
12-16:42:34  INFO: c110, (LANHB2, 22 devices), 22 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
12-16:42:34  INFO: c110, (LANHB3, 26 devices), 26 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
12-16:42:34  INFO: c110, (LANLB0, 18 devices), 18 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
12-16:42:34  INFO: c110, (LANLB1, 18 devices), 18 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
12-16:42:34  INFO: c110, (LANLB2, 24 devices), 24 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
12-16:42:34  INFO: c110, (LANLB3, 26 devices), 26 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
12-16:42:34  INFO: c110, (LAPHB0, 23 devices), 23 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
12-16:42:34  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
12-16:42:34  INFO: c110, (LAPHB1, 23 devices), 23 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
12-16:42:34  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
12-16:42:34  INFO: c110, (LAPHB2, 25 devices), 25 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
12-16:42:34  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
12-16:42:34  INFO: c110, (LAPHB3, 25 devices), 25 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
12-16:42:34  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
12-16:42:34  INFO: c110, (LAPLB0, 23 devices), 23 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
12-16:42:34  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
12-16:42:34  INFO: c110, (LAPLB1, 25 devices), 25 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
12-16:42:34  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
12-16:42:34  INFO: c110, (LAPLB2, 25 devices), 25 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
12-16:42:34  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
12-16:42:34  INFO: c110, (LAPLB3, 25 devices), 25 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
12-16:42:34  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
12-16:42:34  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
12-16:42:34  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
12-16:42:34  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD0: out_ECK
12-16:42:34  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
12-16:42:34  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD1: out_ECK
12-16:42:34  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
12-16:42:34  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD2: out_ECK
12-16:42:34  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
12-16:42:34  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNCAD4: out_ECK
12-16:42:34  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
12-16:42:34  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD0: out_ECK
12-16:42:34  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
12-16:42:34  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD1: out_ECK
12-16:42:34  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
12-16:42:34  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD2: out_ECK
12-16:42:34  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
12-16:42:34  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD4: out_ECK
12-16:42:34  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
12-16:42:34  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD0: out_ECK
12-16:42:34  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD0: inputs
12-16:42:34  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
12-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
12-16:42:34  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD1: out_ECK
12-16:42:34  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD1: inputs
12-16:42:35  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
12-16:42:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
12-16:42:35  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD2: out_ECK
12-16:42:35  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD2: inputs
12-16:42:35  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
12-16:42:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
12-16:42:35  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFTSCAD4: out_ECK
12-16:42:35  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD4: inputs
12-16:42:35  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
12-16:42:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
12-16:42:35  INFO: 3. output pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: out_ECK
12-16:42:35  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: inputs
12-16:42:35  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
12-16:42:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
12-16:42:35  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD1: out_ECK
12-16:42:35  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD1: inputs
12-16:42:35  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
12-16:42:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
12-16:42:35  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD2: out_ECK
12-16:42:35  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD2: inputs
12-16:42:35  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
12-16:42:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
12-16:42:35  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNTSCAD4: out_ECK
12-16:42:35  INFO: 4. inputs with more than 1 pins pattern: pattern: LOGIC_NOR2 in TLATNTSCAD4: inputs
12-16:50:18  INFO: ************Create Cell Apr: c110 Logger************
12-16:50:18  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-16:50:19  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-16:50:19  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-16:50:19  INFO: tech->Load tech files of tech:c110 sucessfully
12-16:50:20  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 16:50:20 2025
12-16:50:20  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-16:50:32  INFO: ************Create Cell Apr: c110 Logger************
12-16:50:32  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-16:50:33  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-16:50:33  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-16:50:33  INFO: tech->Load tech files of tech:c110 sucessfully
12-16:50:33  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 16:50:33 2025
12-16:50:33  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-16:50:33  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-16:50:33  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-16:50:33  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-16:50:34  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-16:50:34  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-16:50:34  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-16:50:34  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-16:50:34  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-16:50:34  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-16:50:34  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-16:50:34  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-16:50:34  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-16:50:34  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-16:50:34  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-16:50:34  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-16:50:34  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-16:50:34  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-16:50:34  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ0: inputs
12-16:50:34  INFO: c110, (DFANRQ1, 28 devices), 28 devices
12-16:50:34  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
12-16:50:34  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
12-16:50:34  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ1: inputs
12-16:50:34  INFO: c110, (DFANRQ2, 28 devices), 28 devices
12-16:50:34  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
12-16:50:34  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
12-16:50:34  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ2: inputs
12-16:50:34  INFO: c110, (DFBFB0, 32 devices), 32 devices
12-16:50:34  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
12-16:50:34  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
12-16:50:35  INFO: c110, (DFBFB1, 32 devices), 32 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
12-16:50:35  INFO: c110, (DFBFB2, 32 devices), 32 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
12-16:50:35  INFO: c110, (DFBRB0, 32 devices), 32 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
12-16:50:35  INFO: c110, (DFBRB1, 32 devices), 32 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
12-16:50:35  INFO: c110, (DFBRB2, 32 devices), 32 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
12-16:50:35  INFO: c110, (DFBRBM, 32 devices), 32 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
12-16:50:35  INFO: c110, (DFBRQ0, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
12-16:50:35  INFO: c110, (DFBRQ1, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
12-16:50:35  INFO: c110, (DFBRQ2, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
12-16:50:35  INFO: c110, (DFCFB0, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
12-16:50:35  INFO: c110, (DFCFB1, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
12-16:50:35  INFO: c110, (DFCFB2, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
12-16:50:35  INFO: c110, (DFCRB0, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
12-16:50:35  INFO: c110, (DFCRB1, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
12-16:50:35  INFO: c110, (DFCRB2, 32 devices), 32 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
12-16:50:35  INFO: c110, (DFCRBM, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
12-16:50:35  INFO: c110, (DFCRQ0, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
12-16:50:35  INFO: c110, (DFCRQ1, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
12-16:50:35  INFO: c110, (DFCRQ2, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
12-16:50:35  INFO: c110, (DFCRQ3, 28 devices), 28 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
12-16:50:35  INFO: c110, (DFCRQM, 30 devices), 30 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
12-16:50:35  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
12-16:50:35  INFO: c110, (DFNFB0, 28 devices), 28 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
12-16:50:35  INFO: c110, (DFNFB1, 28 devices), 28 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
12-16:50:35  INFO: c110, (DFNFB2, 28 devices), 28 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
12-16:50:35  INFO: c110, (DFNFQ0, 26 devices), 26 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
12-16:50:35  INFO: c110, (DFNFQ1, 26 devices), 26 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
12-16:50:35  INFO: c110, (DFNFQ2, 26 devices), 26 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
12-16:50:35  INFO: c110, (DFNRB0, 28 devices), 28 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
12-16:50:35  INFO: c110, (DFNRB1, 28 devices), 28 devices
12-16:50:35  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
12-16:50:35  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
12-16:50:36  INFO: c110, (DFNRB2, 28 devices), 28 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
12-16:50:36  INFO: c110, (DFNRQ0, 26 devices), 26 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
12-16:50:36  INFO: c110, (DFNRQ1, 26 devices), 26 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
12-16:50:36  INFO: c110, (DFNRQ2, 26 devices), 26 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
12-16:50:36  INFO: c110, (DFPFB0, 28 devices), 28 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
12-16:50:36  INFO: c110, (DFPFB1, 28 devices), 28 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
12-16:50:36  INFO: c110, (DFPFB2, 28 devices), 28 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
12-16:50:36  INFO: c110, (DFPRB0, 28 devices), 28 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
12-16:50:36  INFO: c110, (DFPRB1, 28 devices), 28 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
12-16:50:36  INFO: c110, (DFPRB2, 28 devices), 28 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
12-16:50:36  INFO: c110, (DFPRQ0, 30 devices), 30 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
12-16:50:36  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
12-16:50:36  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
12-16:50:36  INFO: c110, (DFPRQ1, 30 devices), 30 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
12-16:50:36  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
12-16:50:36  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
12-16:50:36  INFO: c110, (DFPRQ2, 30 devices), 30 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
12-16:50:36  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
12-16:50:36  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
12-16:50:36  INFO: c110, (DFPRQM, 30 devices), 30 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
12-16:50:36  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
12-16:50:36  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
12-16:50:36  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
12-16:50:36  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
12-16:50:36  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
12-16:50:36  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
12-16:50:36  INFO: c110, (DMNRQ0, 34 devices), 34 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
12-16:50:36  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
12-16:50:36  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
12-16:50:36  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
12-16:50:36  INFO: c110, (DMNRQ1, 34 devices), 34 devices
12-16:50:36  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
12-16:50:36  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
12-16:50:36  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
12-16:50:37  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
12-16:50:37  INFO: c110, (DMNRQ2, 34 devices), 34 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
12-16:50:37  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
12-16:50:37  INFO: c110, (SDANRQ0, 36 devices), 36 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
12-16:50:37  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ0: inputs
12-16:50:37  INFO: c110, (SDANRQ1, 36 devices), 36 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
12-16:50:37  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ1: inputs
12-16:50:37  INFO: c110, (SDANRQ2, 36 devices), 36 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
12-16:50:37  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ2: inputs
12-16:50:37  INFO: c110, (SDBFB0, 40 devices), 40 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
12-16:50:37  INFO: c110, (SDBFB1, 40 devices), 40 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
12-16:50:37  INFO: c110, (SDBFB2, 40 devices), 40 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
12-16:50:37  INFO: c110, (SDBRB0, 40 devices), 40 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
12-16:50:37  INFO: c110, (SDBRB1, 40 devices), 40 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
12-16:50:37  INFO: c110, (SDBRB2, 44 devices), 44 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
12-16:50:37  INFO: c110, (SDBRBM, 40 devices), 40 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
12-16:50:37  INFO: c110, (SDBRQ0, 38 devices), 38 devices
12-16:50:37  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
12-16:50:37  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
12-16:50:37  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
12-16:50:37  INFO: c110, (SDBRQ1, 38 devices), 38 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
12-16:50:38  INFO: c110, (SDBRQ2, 42 devices), 42 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
12-16:50:38  INFO: c110, (SDCFB0, 38 devices), 38 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
12-16:50:38  INFO: c110, (SDCFB1, 38 devices), 38 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
12-16:50:38  INFO: c110, (SDCFB2, 38 devices), 38 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
12-16:50:38  INFO: c110, (SDCRB0, 38 devices), 38 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
12-16:50:38  INFO: c110, (SDCRB1, 38 devices), 38 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
12-16:50:38  INFO: c110, (SDCRB2, 40 devices), 40 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
12-16:50:38  INFO: c110, (SDCRBM, 38 devices), 38 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
12-16:50:38  INFO: c110, (SDCRQ0, 36 devices), 36 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
12-16:50:38  INFO: c110, (SDCRQ1, 36 devices), 36 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
12-16:50:38  INFO: c110, (SDCRQ2, 36 devices), 36 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
12-16:50:38  INFO: c110, (SDCRQM, 36 devices), 36 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
12-16:50:38  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
12-16:50:38  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
12-16:50:38  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
12-16:50:38  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
12-16:50:38  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
12-16:50:38  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
12-16:50:39  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
12-16:50:39  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
12-16:50:39  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
12-16:50:39  INFO: c110, (SDNFB0, 36 devices), 36 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
12-16:50:39  INFO: c110, (SDNFB1, 36 devices), 36 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
12-16:50:39  INFO: c110, (SDNFB2, 40 devices), 40 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
12-16:50:39  INFO: c110, (SDNFQ0, 34 devices), 34 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
12-16:50:39  INFO: c110, (SDNFQ1, 34 devices), 34 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
12-16:50:39  INFO: c110, (SDNFQ2, 38 devices), 38 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
12-16:50:39  INFO: c110, (SDNRB0, 36 devices), 36 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
12-16:50:39  INFO: c110, (SDNRB1, 36 devices), 36 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
12-16:50:39  INFO: c110, (SDNRB2, 40 devices), 40 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
12-16:50:39  INFO: c110, (SDNRQ0, 34 devices), 34 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
12-16:50:39  INFO: c110, (SDNRQ1, 34 devices), 34 devices
12-16:50:39  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
12-16:50:39  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
12-16:50:39  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
12-16:50:39  INFO: c110, (SDNRQ2, 38 devices), 38 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
12-16:50:40  INFO: c110, (SDPFB0, 36 devices), 36 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
12-16:50:40  INFO: c110, (SDPFB1, 36 devices), 36 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
12-16:50:40  INFO: c110, (SDPFB2, 36 devices), 36 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
12-16:50:40  INFO: c110, (SDPRB0, 36 devices), 36 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
12-16:50:40  INFO: c110, (SDPRB1, 36 devices), 36 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
12-16:50:40  INFO: c110, (SDPRB2, 36 devices), 36 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
12-16:50:40  INFO: c110, (SDPRQ0, 38 devices), 38 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
12-16:50:40  INFO: c110, (SDPRQ1, 38 devices), 38 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
12-16:50:40  INFO: c110, (SDPRQ2, 38 devices), 38 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
12-16:50:40  INFO: c110, (SDPRQM, 38 devices), 38 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
12-16:50:40  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
12-16:50:40  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
12-16:50:40  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
12-16:50:40  INFO: c110, (SENRQ0, 42 devices), 42 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
12-16:50:40  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
12-16:50:40  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
12-16:50:40  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
12-16:50:40  INFO: c110, (SENRQ1, 42 devices), 42 devices
12-16:50:40  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
12-16:50:41  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
12-16:50:41  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
12-16:50:41  INFO: c110, (SENRQ2, 42 devices), 42 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
12-16:50:41  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
12-16:50:41  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
12-16:50:41  INFO: c110, (LABHB0, 24 devices), 24 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
12-16:50:41  INFO: c110, (LABHB1, 24 devices), 24 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
12-16:50:41  INFO: c110, (LABHB2, 24 devices), 24 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
12-16:50:41  INFO: c110, (LABHB3, 24 devices), 24 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
12-16:50:41  INFO: c110, (LABLB0, 24 devices), 24 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
12-16:50:41  INFO: c110, (LABLB1, 24 devices), 24 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
12-16:50:41  INFO: c110, (LABLB2, 24 devices), 24 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
12-16:50:41  INFO: c110, (LABLB3, 24 devices), 24 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
12-16:50:41  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
12-16:50:41  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
12-16:50:41  INFO: c110, (LACHB0, 21 devices), 21 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
12-16:50:41  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
12-16:50:41  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
12-16:50:41  INFO: c110, (LACHB1, 21 devices), 21 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
12-16:50:41  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
12-16:50:41  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
12-16:50:41  INFO: c110, (LACHB2, 21 devices), 21 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
12-16:50:41  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
12-16:50:41  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
12-16:50:41  INFO: c110, (LACHB3, 25 devices), 25 devices
12-16:50:41  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
12-16:50:41  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
12-16:50:41  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
12-16:50:42  INFO: c110, (LACLB0, 21 devices), 21 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
12-16:50:42  INFO: c110, (LACLB1, 21 devices), 21 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
12-16:50:42  INFO: c110, (LACLB2, 21 devices), 21 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
12-16:50:42  INFO: c110, (LACLB3, 23 devices), 23 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
12-16:50:42  INFO: c110, (LANHB0, 18 devices), 18 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
12-16:50:42  INFO: c110, (LANHB1, 18 devices), 18 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
12-16:50:42  INFO: c110, (LANHB2, 22 devices), 22 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
12-16:50:42  INFO: c110, (LANHB3, 26 devices), 26 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
12-16:50:42  INFO: c110, (LANLB0, 18 devices), 18 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
12-16:50:42  INFO: c110, (LANLB1, 18 devices), 18 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
12-16:50:42  INFO: c110, (LANLB2, 24 devices), 24 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
12-16:50:42  INFO: c110, (LANLB3, 26 devices), 26 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
12-16:50:42  INFO: c110, (LAPHB0, 23 devices), 23 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
12-16:50:42  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
12-16:50:42  INFO: c110, (LAPHB1, 23 devices), 23 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
12-16:50:42  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
12-16:50:42  INFO: c110, (LAPHB2, 25 devices), 25 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
12-16:50:42  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
12-16:50:42  INFO: c110, (LAPHB3, 25 devices), 25 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
12-16:50:42  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
12-16:50:42  INFO: c110, (LAPLB0, 23 devices), 23 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
12-16:50:42  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
12-16:50:42  INFO: c110, (LAPLB1, 25 devices), 25 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
12-16:50:42  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
12-16:50:42  INFO: c110, (LAPLB2, 25 devices), 25 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
12-16:50:42  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
12-16:50:42  INFO: c110, (LAPLB3, 25 devices), 25 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
12-16:50:42  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
12-16:50:42  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
12-16:50:42  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
12-16:50:42  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD0: out_ECK
12-16:50:42  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
12-16:50:42  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD1: out_ECK
12-16:50:42  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
12-16:50:42  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD2: out_ECK
12-16:50:42  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
12-16:50:42  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNCAD4: out_ECK
12-16:50:42  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
12-16:50:42  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD0: out_ECK
12-16:50:42  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
12-16:50:42  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD1: out_ECK
12-16:50:42  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
12-16:50:42  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD2: out_ECK
12-16:50:42  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
12-16:50:42  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD4: out_ECK
12-16:50:42  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
12-16:50:42  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD0: out_ECK
12-16:50:42  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD0: inputs
12-16:50:42  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
12-16:50:42  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
12-16:50:43  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD1: out_ECK
12-16:50:43  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD1: inputs
12-16:50:43  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
12-16:50:43  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
12-16:50:43  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD2: out_ECK
12-16:50:43  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD2: inputs
12-16:50:43  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
12-16:50:43  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
12-16:50:43  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFTSCAD4: out_ECK
12-16:50:43  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD4: inputs
12-16:50:43  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
12-16:50:43  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
12-16:50:43  INFO: 3. output pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: out_ECK
12-16:50:43  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: inputs
12-16:50:43  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
12-16:50:43  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
12-16:50:43  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD1: out_ECK
12-16:50:43  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD1: inputs
12-16:50:43  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
12-16:50:43  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
12-16:50:43  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD2: out_ECK
12-16:50:43  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD2: inputs
12-16:50:43  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
12-16:50:43  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
12-16:50:43  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNTSCAD4: out_ECK
12-16:50:43  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD4: inputs
12-16:59:32  INFO: ************Create Cell Apr: c110 Logger************
12-16:59:32  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-16:59:34  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-16:59:34  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-16:59:34  INFO: tech->Load tech files of tech:c110 sucessfully
12-16:59:35  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 16:59:35 2025
12-16:59:35  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-16:59:35  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-16:59:35  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-16:59:35  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-16:59:35  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-16:59:35  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-16:59:36  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-16:59:36  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-16:59:36  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-16:59:36  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-16:59:36  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-16:59:36  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-16:59:36  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-16:59:36  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-16:59:36  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-16:59:36  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-16:59:36  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-16:59:36  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-16:59:36  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ0: inputs
12-16:59:36  INFO: c110, (DFANRQ1, 28 devices), 28 devices
12-16:59:36  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
12-16:59:36  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
12-16:59:36  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ1: inputs
12-16:59:36  INFO: c110, (DFANRQ2, 28 devices), 28 devices
12-16:59:36  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
12-16:59:36  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
12-16:59:36  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ2: inputs
12-16:59:36  INFO: c110, (DFBFB0, 32 devices), 32 devices
12-16:59:36  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
12-16:59:36  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
12-16:59:36  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
12-16:59:36  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
12-16:59:36  INFO: c110, (DFBFB1, 32 devices), 32 devices
12-16:59:36  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
12-16:59:36  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
12-16:59:36  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
12-16:59:36  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
12-16:59:36  INFO: c110, (DFBFB2, 32 devices), 32 devices
12-16:59:36  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
12-16:59:36  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
12-16:59:37  INFO: c110, (DFBRB0, 32 devices), 32 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
12-16:59:37  INFO: c110, (DFBRB1, 32 devices), 32 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
12-16:59:37  INFO: c110, (DFBRB2, 32 devices), 32 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
12-16:59:37  INFO: c110, (DFBRBM, 32 devices), 32 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
12-16:59:37  INFO: c110, (DFBRQ0, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
12-16:59:37  INFO: c110, (DFBRQ1, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
12-16:59:37  INFO: c110, (DFBRQ2, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
12-16:59:37  INFO: c110, (DFCFB0, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
12-16:59:37  INFO: c110, (DFCFB1, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
12-16:59:37  INFO: c110, (DFCFB2, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
12-16:59:37  INFO: c110, (DFCRB0, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
12-16:59:37  INFO: c110, (DFCRB1, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
12-16:59:37  INFO: c110, (DFCRB2, 32 devices), 32 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
12-16:59:37  INFO: c110, (DFCRBM, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
12-16:59:37  INFO: c110, (DFCRQ0, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
12-16:59:37  INFO: c110, (DFCRQ1, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
12-16:59:37  INFO: c110, (DFCRQ2, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
12-16:59:37  INFO: c110, (DFCRQ3, 28 devices), 28 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
12-16:59:37  INFO: c110, (DFCRQM, 30 devices), 30 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
12-16:59:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
12-16:59:37  INFO: c110, (DFNFB0, 28 devices), 28 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
12-16:59:37  INFO: c110, (DFNFB1, 28 devices), 28 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
12-16:59:37  INFO: c110, (DFNFB2, 28 devices), 28 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
12-16:59:37  INFO: c110, (DFNFQ0, 26 devices), 26 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
12-16:59:37  INFO: c110, (DFNFQ1, 26 devices), 26 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
12-16:59:37  INFO: c110, (DFNFQ2, 26 devices), 26 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
12-16:59:37  INFO: c110, (DFNRB0, 28 devices), 28 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
12-16:59:37  INFO: c110, (DFNRB1, 28 devices), 28 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
12-16:59:37  INFO: c110, (DFNRB2, 28 devices), 28 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
12-16:59:37  INFO: c110, (DFNRQ0, 26 devices), 26 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
12-16:59:37  INFO: c110, (DFNRQ1, 26 devices), 26 devices
12-16:59:37  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
12-16:59:37  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
12-16:59:38  INFO: c110, (DFNRQ2, 26 devices), 26 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
12-16:59:38  INFO: c110, (DFPFB0, 28 devices), 28 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
12-16:59:38  INFO: c110, (DFPFB1, 28 devices), 28 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
12-16:59:38  INFO: c110, (DFPFB2, 28 devices), 28 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
12-16:59:38  INFO: c110, (DFPRB0, 28 devices), 28 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
12-16:59:38  INFO: c110, (DFPRB1, 28 devices), 28 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
12-16:59:38  INFO: c110, (DFPRB2, 28 devices), 28 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
12-16:59:38  INFO: c110, (DFPRQ0, 30 devices), 30 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
12-16:59:38  INFO: c110, (DFPRQ1, 30 devices), 30 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
12-16:59:38  INFO: c110, (DFPRQ2, 30 devices), 30 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
12-16:59:38  INFO: c110, (DFPRQM, 30 devices), 30 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
12-16:59:38  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
12-16:59:38  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
12-16:59:38  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
12-16:59:38  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
12-16:59:38  INFO: c110, (DMNRQ0, 34 devices), 34 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
12-16:59:38  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
12-16:59:38  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
12-16:59:38  INFO: c110, (DMNRQ1, 34 devices), 34 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
12-16:59:38  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
12-16:59:38  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
12-16:59:38  INFO: c110, (DMNRQ2, 34 devices), 34 devices
12-16:59:38  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
12-16:59:38  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
12-16:59:38  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
12-16:59:39  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
12-16:59:39  INFO: c110, (SDANRQ0, 36 devices), 36 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
12-16:59:39  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ0: inputs
12-16:59:39  INFO: c110, (SDANRQ1, 36 devices), 36 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
12-16:59:39  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ1: inputs
12-16:59:39  INFO: c110, (SDANRQ2, 36 devices), 36 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
12-16:59:39  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ2: inputs
12-16:59:39  INFO: c110, (SDBFB0, 40 devices), 40 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
12-16:59:39  INFO: c110, (SDBFB1, 40 devices), 40 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
12-16:59:39  INFO: c110, (SDBFB2, 40 devices), 40 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
12-16:59:39  INFO: c110, (SDBRB0, 40 devices), 40 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
12-16:59:39  INFO: c110, (SDBRB1, 40 devices), 40 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
12-16:59:39  INFO: c110, (SDBRB2, 44 devices), 44 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
12-16:59:39  INFO: c110, (SDBRBM, 40 devices), 40 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
12-16:59:39  INFO: c110, (SDBRQ0, 38 devices), 38 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
12-16:59:39  INFO: c110, (SDBRQ1, 38 devices), 38 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
12-16:59:39  INFO: c110, (SDBRQ2, 42 devices), 42 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
12-16:59:39  INFO: c110, (SDCFB0, 38 devices), 38 devices
12-16:59:39  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
12-16:59:39  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
12-16:59:39  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
12-16:59:40  INFO: c110, (SDCFB1, 38 devices), 38 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
12-16:59:40  INFO: c110, (SDCFB2, 38 devices), 38 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
12-16:59:40  INFO: c110, (SDCRB0, 38 devices), 38 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
12-16:59:40  INFO: c110, (SDCRB1, 38 devices), 38 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
12-16:59:40  INFO: c110, (SDCRB2, 40 devices), 40 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
12-16:59:40  INFO: c110, (SDCRBM, 38 devices), 38 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
12-16:59:40  INFO: c110, (SDCRQ0, 36 devices), 36 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
12-16:59:40  INFO: c110, (SDCRQ1, 36 devices), 36 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
12-16:59:40  INFO: c110, (SDCRQ2, 36 devices), 36 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
12-16:59:40  INFO: c110, (SDCRQM, 36 devices), 36 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
12-16:59:40  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
12-16:59:40  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
12-16:59:40  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
12-16:59:40  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
12-16:59:40  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
12-16:59:40  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
12-16:59:41  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
12-16:59:41  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
12-16:59:41  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
12-16:59:41  INFO: c110, (SDNFB0, 36 devices), 36 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
12-16:59:41  INFO: c110, (SDNFB1, 36 devices), 36 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
12-16:59:41  INFO: c110, (SDNFB2, 40 devices), 40 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
12-16:59:41  INFO: c110, (SDNFQ0, 34 devices), 34 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
12-16:59:41  INFO: c110, (SDNFQ1, 34 devices), 34 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
12-16:59:41  INFO: c110, (SDNFQ2, 38 devices), 38 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
12-16:59:41  INFO: c110, (SDNRB0, 36 devices), 36 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
12-16:59:41  INFO: c110, (SDNRB1, 36 devices), 36 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
12-16:59:41  INFO: c110, (SDNRB2, 40 devices), 40 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
12-16:59:41  INFO: c110, (SDNRQ0, 34 devices), 34 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
12-16:59:41  INFO: c110, (SDNRQ1, 34 devices), 34 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
12-16:59:41  INFO: c110, (SDNRQ2, 38 devices), 38 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
12-16:59:41  INFO: c110, (SDPFB0, 36 devices), 36 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
12-16:59:41  INFO: c110, (SDPFB1, 36 devices), 36 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
12-16:59:41  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
12-16:59:41  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
12-16:59:41  INFO: c110, (SDPFB2, 36 devices), 36 devices
12-16:59:41  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
12-16:59:42  INFO: c110, (SDPRB0, 36 devices), 36 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
12-16:59:42  INFO: c110, (SDPRB1, 36 devices), 36 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
12-16:59:42  INFO: c110, (SDPRB2, 36 devices), 36 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
12-16:59:42  INFO: c110, (SDPRQ0, 38 devices), 38 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
12-16:59:42  INFO: c110, (SDPRQ1, 38 devices), 38 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
12-16:59:42  INFO: c110, (SDPRQ2, 38 devices), 38 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
12-16:59:42  INFO: c110, (SDPRQM, 38 devices), 38 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
12-16:59:42  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
12-16:59:42  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
12-16:59:42  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
12-16:59:42  INFO: c110, (SENRQ0, 42 devices), 42 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
12-16:59:42  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
12-16:59:42  INFO: c110, (SENRQ1, 42 devices), 42 devices
12-16:59:42  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
12-16:59:42  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
12-16:59:42  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
12-16:59:43  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
12-16:59:43  INFO: c110, (SENRQ2, 42 devices), 42 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
12-16:59:43  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
12-16:59:43  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
12-16:59:43  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
12-16:59:43  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
12-16:59:43  INFO: c110, (LABHB0, 24 devices), 24 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
12-16:59:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
12-16:59:43  INFO: c110, (LABHB1, 24 devices), 24 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
12-16:59:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
12-16:59:43  INFO: c110, (LABHB2, 24 devices), 24 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
12-16:59:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
12-16:59:43  INFO: c110, (LABHB3, 24 devices), 24 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
12-16:59:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
12-16:59:43  INFO: c110, (LABLB0, 24 devices), 24 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
12-16:59:43  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
12-16:59:43  INFO: c110, (LABLB1, 24 devices), 24 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
12-16:59:43  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
12-16:59:43  INFO: c110, (LABLB2, 24 devices), 24 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
12-16:59:43  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
12-16:59:43  INFO: c110, (LABLB3, 24 devices), 24 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
12-16:59:43  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
12-16:59:43  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
12-16:59:43  INFO: c110, (LACHB0, 21 devices), 21 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
12-16:59:43  INFO: c110, (LACHB1, 21 devices), 21 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
12-16:59:43  INFO: c110, (LACHB2, 21 devices), 21 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
12-16:59:43  INFO: c110, (LACHB3, 25 devices), 25 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
12-16:59:43  INFO: c110, (LACLB0, 21 devices), 21 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
12-16:59:43  INFO: c110, (LACLB1, 21 devices), 21 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
12-16:59:43  INFO: c110, (LACLB2, 21 devices), 21 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
12-16:59:43  INFO: c110, (LACLB3, 23 devices), 23 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
12-16:59:43  INFO: c110, (LANHB0, 18 devices), 18 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
12-16:59:43  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
12-16:59:43  INFO: c110, (LANHB1, 18 devices), 18 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
12-16:59:43  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
12-16:59:43  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
12-16:59:43  INFO: c110, (LANHB2, 22 devices), 22 devices
12-16:59:43  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
12-16:59:44  INFO: c110, (LANHB3, 26 devices), 26 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
12-16:59:44  INFO: c110, (LANLB0, 18 devices), 18 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
12-16:59:44  INFO: c110, (LANLB1, 18 devices), 18 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
12-16:59:44  INFO: c110, (LANLB2, 24 devices), 24 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
12-16:59:44  INFO: c110, (LANLB3, 26 devices), 26 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
12-16:59:44  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
12-16:59:44  INFO: c110, (LAPHB0, 23 devices), 23 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
12-16:59:44  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
12-16:59:44  INFO: c110, (LAPHB1, 23 devices), 23 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
12-16:59:44  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
12-16:59:44  INFO: c110, (LAPHB2, 25 devices), 25 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
12-16:59:44  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
12-16:59:44  INFO: c110, (LAPHB3, 25 devices), 25 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
12-16:59:44  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
12-16:59:44  INFO: c110, (LAPLB0, 23 devices), 23 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
12-16:59:44  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
12-16:59:44  INFO: c110, (LAPLB1, 25 devices), 25 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
12-16:59:44  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
12-16:59:44  INFO: c110, (LAPLB2, 25 devices), 25 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
12-16:59:44  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
12-16:59:44  INFO: c110, (LAPLB3, 25 devices), 25 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
12-16:59:44  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
12-16:59:44  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
12-16:59:44  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD0: out_ECK
12-16:59:44  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD1: out_ECK
12-16:59:44  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD2: out_ECK
12-16:59:44  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNCAD4: out_ECK
12-16:59:44  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD0: out_ECK
12-16:59:44  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD1: out_ECK
12-16:59:44  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD2: out_ECK
12-16:59:44  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD4: out_ECK
12-16:59:44  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD0: out_ECK
12-16:59:44  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD0: inputs
12-16:59:44  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD1: out_ECK
12-16:59:44  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD1: inputs
12-16:59:44  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD2: out_ECK
12-16:59:44  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD2: inputs
12-16:59:44  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFTSCAD4: out_ECK
12-16:59:44  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD4: inputs
12-16:59:44  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
12-16:59:44  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
12-16:59:44  INFO: 3. output pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: out_ECK
12-16:59:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: inputs
12-16:59:45  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
12-16:59:45  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
12-16:59:45  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD1: out_ECK
12-16:59:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD1: inputs
12-16:59:45  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
12-16:59:45  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
12-16:59:45  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD2: out_ECK
12-16:59:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD2: inputs
12-16:59:45  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
12-16:59:45  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
12-16:59:45  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNTSCAD4: out_ECK
12-16:59:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD4: inputs
12-17:23:14  INFO: ************Create Cell Apr: c110 Logger************
12-17:23:14  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-17:23:15  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-17:23:15  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-17:23:15  INFO: tech->Load tech files of tech:c110 sucessfully
12-17:23:16  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 17:23:16 2025
12-17:23:16  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-17:23:16  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-17:23:16  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-17:23:16  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-17:23:16  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-17:23:16  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-17:23:16  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-17:23:16  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-17:23:16  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-17:23:16  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-17:23:16  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-17:23:16  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-17:23:16  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-17:23:16  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-17:23:16  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-17:23:16  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-17:23:16  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-17:23:16  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-17:23:17  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ0: inputs
12-17:23:17  INFO: c110, (DFANRQ1, 28 devices), 28 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
12-17:23:17  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ1: inputs
12-17:23:17  INFO: c110, (DFANRQ2, 28 devices), 28 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
12-17:23:17  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ2: inputs
12-17:23:17  INFO: c110, (DFBFB0, 32 devices), 32 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
12-17:23:17  INFO: c110, (DFBFB1, 32 devices), 32 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
12-17:23:17  INFO: c110, (DFBFB2, 32 devices), 32 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
12-17:23:17  INFO: c110, (DFBRB0, 32 devices), 32 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
12-17:23:17  INFO: c110, (DFBRB1, 32 devices), 32 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
12-17:23:17  INFO: c110, (DFBRB2, 32 devices), 32 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
12-17:23:17  INFO: c110, (DFBRBM, 32 devices), 32 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
12-17:23:17  INFO: c110, (DFBRQ0, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
12-17:23:17  INFO: c110, (DFBRQ1, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
12-17:23:17  INFO: c110, (DFBRQ2, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
12-17:23:17  INFO: c110, (DFCFB0, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
12-17:23:17  INFO: c110, (DFCFB1, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
12-17:23:17  INFO: c110, (DFCFB2, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
12-17:23:17  INFO: c110, (DFCRB0, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
12-17:23:17  INFO: c110, (DFCRB1, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
12-17:23:17  INFO: c110, (DFCRB2, 32 devices), 32 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
12-17:23:17  INFO: c110, (DFCRBM, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
12-17:23:17  INFO: c110, (DFCRQ0, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
12-17:23:17  INFO: c110, (DFCRQ1, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
12-17:23:17  INFO: c110, (DFCRQ2, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
12-17:23:17  INFO: c110, (DFCRQ3, 28 devices), 28 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
12-17:23:17  INFO: c110, (DFCRQM, 30 devices), 30 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
12-17:23:17  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
12-17:23:17  INFO: c110, (DFNFB0, 28 devices), 28 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
12-17:23:17  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
12-17:23:17  INFO: c110, (DFNFB1, 28 devices), 28 devices
12-17:23:17  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
12-17:23:18  INFO: c110, (DFNFB2, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
12-17:23:18  INFO: c110, (DFNFQ0, 26 devices), 26 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
12-17:23:18  INFO: c110, (DFNFQ1, 26 devices), 26 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
12-17:23:18  INFO: c110, (DFNFQ2, 26 devices), 26 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
12-17:23:18  INFO: c110, (DFNRB0, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
12-17:23:18  INFO: c110, (DFNRB1, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
12-17:23:18  INFO: c110, (DFNRB2, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
12-17:23:18  INFO: c110, (DFNRQ0, 26 devices), 26 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
12-17:23:18  INFO: c110, (DFNRQ1, 26 devices), 26 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
12-17:23:18  INFO: c110, (DFNRQ2, 26 devices), 26 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
12-17:23:18  INFO: c110, (DFPFB0, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
12-17:23:18  INFO: c110, (DFPFB1, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
12-17:23:18  INFO: c110, (DFPFB2, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
12-17:23:18  INFO: c110, (DFPRB0, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
12-17:23:18  INFO: c110, (DFPRB1, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
12-17:23:18  INFO: c110, (DFPRB2, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
12-17:23:18  INFO: c110, (DFPRQ0, 30 devices), 30 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
12-17:23:18  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
12-17:23:18  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
12-17:23:18  INFO: c110, (DFPRQ1, 30 devices), 30 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
12-17:23:18  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
12-17:23:18  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
12-17:23:18  INFO: c110, (DFPRQ2, 30 devices), 30 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
12-17:23:18  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
12-17:23:18  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
12-17:23:18  INFO: c110, (DFPRQM, 30 devices), 30 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
12-17:23:18  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
12-17:23:18  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
12-17:23:18  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
12-17:23:18  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
12-17:23:18  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
12-17:23:18  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
12-17:23:18  INFO: c110, (DMNRQ0, 34 devices), 34 devices
12-17:23:18  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
12-17:23:18  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
12-17:23:18  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
12-17:23:19  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
12-17:23:19  INFO: c110, (DMNRQ1, 34 devices), 34 devices
12-17:23:19  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
12-17:23:19  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
12-17:23:19  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
12-17:23:19  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
12-17:23:19  INFO: c110, (DMNRQ2, 34 devices), 34 devices
12-17:23:19  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
12-17:23:19  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
12-17:23:19  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
12-17:23:19  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
12-17:23:19  INFO: c110, (SDANRQ0, 36 devices), 36 devices
12-17:23:19  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
12-17:23:19  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
12-17:23:19  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
12-17:23:19  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ0: inputs
12-17:23:19  INFO: c110, (SDANRQ1, 36 devices), 36 devices
12-17:23:19  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
12-17:23:19  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
12-17:23:19  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
12-17:23:19  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ1: inputs
12-17:23:19  INFO: c110, (SDANRQ2, 36 devices), 36 devices
12-17:23:19  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
12-17:23:19  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
12-17:23:19  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
12-17:23:19  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ2: inputs
12-17:23:19  INFO: c110, (SDBFB0, 40 devices), 40 devices
12-17:23:19  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
12-17:23:19  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
12-17:23:19  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
12-17:23:19  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
12-17:23:19  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
12-17:23:19  INFO: c110, (SDBFB1, 40 devices), 40 devices
12-17:23:19  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
12-17:23:19  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
12-17:23:19  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
12-17:23:19  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
12-17:23:19  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
12-17:23:20  INFO: c110, (SDBFB2, 40 devices), 40 devices
12-17:23:20  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
12-17:23:20  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
12-17:23:20  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
12-17:23:20  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
12-17:23:20  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
12-17:23:20  INFO: c110, (SDBRB0, 40 devices), 40 devices
12-17:23:20  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
12-17:23:20  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
12-17:23:20  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
12-17:23:20  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
12-17:23:20  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
12-17:23:20  INFO: c110, (SDBRB1, 40 devices), 40 devices
12-17:23:20  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
12-17:23:20  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
12-17:23:20  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
12-17:23:20  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
12-17:23:20  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
12-17:23:20  INFO: c110, (SDBRB2, 44 devices), 44 devices
12-17:23:20  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
12-17:23:20  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
12-17:23:20  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
12-17:23:20  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
12-17:23:20  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
12-17:23:20  INFO: c110, (SDBRBM, 40 devices), 40 devices
12-17:23:20  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
12-17:23:20  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
12-17:23:20  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
12-17:23:20  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
12-17:23:20  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
12-17:23:21  INFO: c110, (SDBRQ0, 38 devices), 38 devices
12-17:23:21  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
12-17:23:21  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
12-17:23:21  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
12-17:23:21  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
12-17:23:21  INFO: c110, (SDBRQ1, 38 devices), 38 devices
12-17:23:21  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
12-17:23:21  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
12-17:23:21  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
12-17:23:21  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
12-17:23:21  INFO: c110, (SDBRQ2, 42 devices), 42 devices
12-17:23:21  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
12-17:23:21  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
12-17:23:21  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
12-17:23:21  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
12-17:23:21  INFO: c110, (SDCFB0, 38 devices), 38 devices
12-17:23:21  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
12-17:23:21  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
12-17:23:21  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
12-17:23:21  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
12-17:23:21  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
12-17:23:21  INFO: c110, (SDCFB1, 38 devices), 38 devices
12-17:23:21  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
12-17:23:21  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
12-17:23:21  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
12-17:23:21  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
12-17:23:21  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
12-17:23:21  INFO: c110, (SDCFB2, 38 devices), 38 devices
12-17:23:21  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
12-17:23:22  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
12-17:23:22  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
12-17:23:22  INFO: c110, (SDCRB0, 38 devices), 38 devices
12-17:23:22  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
12-17:23:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
12-17:23:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
12-17:23:22  INFO: c110, (SDCRB1, 38 devices), 38 devices
12-17:23:22  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
12-17:23:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
12-17:23:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
12-17:23:22  INFO: c110, (SDCRB2, 40 devices), 40 devices
12-17:23:22  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
12-17:23:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
12-17:23:22  INFO: c110, (SDCRBM, 38 devices), 38 devices
12-17:23:22  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
12-17:23:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
12-17:23:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
12-17:23:22  INFO: c110, (SDCRQ0, 36 devices), 36 devices
12-17:23:22  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
12-17:23:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
12-17:23:22  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
12-17:23:23  INFO: c110, (SDCRQ1, 36 devices), 36 devices
12-17:23:23  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
12-17:23:23  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
12-17:23:23  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
12-17:23:23  INFO: c110, (SDCRQ2, 36 devices), 36 devices
12-17:23:23  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
12-17:23:23  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
12-17:23:23  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
12-17:23:23  INFO: c110, (SDCRQM, 36 devices), 36 devices
12-17:23:23  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
12-17:23:23  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
12-17:23:23  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
12-17:23:23  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
12-17:23:23  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
12-17:23:23  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
12-17:23:23  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
12-17:23:23  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
12-17:23:24  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
12-17:23:24  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
12-17:23:24  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
12-17:23:24  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
12-17:23:24  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
12-17:23:24  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
12-17:23:24  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
12-17:23:24  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
12-17:23:24  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
12-17:23:24  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
12-17:23:24  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
12-17:23:24  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
12-17:23:24  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
12-17:23:24  INFO: c110, (SDNFB0, 36 devices), 36 devices
12-17:23:24  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
12-17:23:24  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
12-17:23:24  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
12-17:23:24  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
12-17:23:24  INFO: c110, (SDNFB1, 36 devices), 36 devices
12-17:23:24  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
12-17:23:24  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
12-17:23:24  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
12-17:23:24  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
12-17:23:25  INFO: c110, (SDNFB2, 40 devices), 40 devices
12-17:23:25  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
12-17:23:25  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
12-17:23:25  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
12-17:23:25  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
12-17:23:25  INFO: c110, (SDNFQ0, 34 devices), 34 devices
12-17:23:25  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
12-17:23:25  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
12-17:23:25  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
12-17:23:25  INFO: c110, (SDNFQ1, 34 devices), 34 devices
12-17:23:25  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
12-17:23:25  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
12-17:23:25  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
12-17:23:26  INFO: c110, (SDNFQ2, 38 devices), 38 devices
12-17:23:26  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
12-17:23:26  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
12-17:23:26  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
12-17:23:26  INFO: c110, (SDNRB0, 36 devices), 36 devices
12-17:23:26  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
12-17:23:26  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
12-17:23:26  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
12-17:23:26  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
12-17:23:26  INFO: c110, (SDNRB1, 36 devices), 36 devices
12-17:23:26  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
12-17:23:26  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
12-17:23:26  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
12-17:23:26  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
12-17:23:27  INFO: c110, (SDNRB2, 40 devices), 40 devices
12-17:23:27  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
12-17:23:27  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
12-17:23:27  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
12-17:23:27  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
12-17:23:27  INFO: c110, (SDNRQ0, 34 devices), 34 devices
12-17:23:27  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
12-17:23:27  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
12-17:23:27  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
12-17:23:27  INFO: c110, (SDNRQ1, 34 devices), 34 devices
12-17:23:27  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
12-17:23:27  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
12-17:23:27  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
12-17:23:27  INFO: c110, (SDNRQ2, 38 devices), 38 devices
12-17:23:27  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
12-17:23:27  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
12-17:23:27  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
12-17:23:28  INFO: c110, (SDPFB0, 36 devices), 36 devices
12-17:23:28  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
12-17:23:28  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
12-17:23:28  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
12-17:23:28  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
12-17:23:28  INFO: c110, (SDPFB1, 36 devices), 36 devices
12-17:23:28  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
12-17:23:28  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
12-17:23:28  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
12-17:23:28  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
12-17:23:28  INFO: c110, (SDPFB2, 36 devices), 36 devices
12-17:23:28  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
12-17:23:28  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
12-17:23:28  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
12-17:23:28  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
12-17:23:28  INFO: c110, (SDPRB0, 36 devices), 36 devices
12-17:23:28  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
12-17:23:28  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
12-17:23:28  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
12-17:23:28  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
12-17:23:29  INFO: c110, (SDPRB1, 36 devices), 36 devices
12-17:23:29  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
12-17:23:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
12-17:23:29  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
12-17:23:29  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
12-17:23:29  INFO: c110, (SDPRB2, 36 devices), 36 devices
12-17:23:29  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
12-17:23:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
12-17:23:29  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
12-17:23:29  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
12-17:23:29  INFO: c110, (SDPRQ0, 38 devices), 38 devices
12-17:23:29  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
12-17:23:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
12-17:23:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
12-17:23:29  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
12-17:23:29  INFO: c110, (SDPRQ1, 38 devices), 38 devices
12-17:23:29  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
12-17:23:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
12-17:23:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
12-17:23:29  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
12-17:23:29  INFO: c110, (SDPRQ2, 38 devices), 38 devices
12-17:23:29  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
12-17:23:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
12-17:23:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
12-17:23:29  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
12-17:23:29  INFO: c110, (SDPRQM, 38 devices), 38 devices
12-17:23:29  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
12-17:23:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
12-17:23:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
12-17:23:29  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
12-17:23:30  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
12-17:23:30  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
12-17:23:30  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
12-17:23:30  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
12-17:23:58  INFO: ************Create Cell Apr: c110 Logger************
12-17:23:58  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-17:24:00  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-17:24:00  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-17:24:00  INFO: tech->Load tech files of tech:c110 sucessfully
12-17:24:02  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 17:24:02 2025
12-17:24:02  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-17:24:02  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-17:24:02  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-17:24:02  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-17:24:02  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-17:24:02  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-17:24:02  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-17:24:02  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-17:24:02  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-17:24:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-17:24:03  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-17:24:03  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-17:24:03  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-17:24:03  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-17:24:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-17:24:03  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-17:24:03  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-17:24:03  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-17:24:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ0: inputs
12-17:24:03  INFO: c110, (DFANRQ1, 28 devices), 28 devices
12-17:24:03  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
12-17:24:03  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
12-17:24:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ1: inputs
12-17:24:04  INFO: c110, (DFANRQ2, 28 devices), 28 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
12-17:24:04  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ2: inputs
12-17:24:04  INFO: c110, (DFBFB0, 32 devices), 32 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
12-17:24:04  INFO: c110, (DFBFB1, 32 devices), 32 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
12-17:24:04  INFO: c110, (DFBFB2, 32 devices), 32 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
12-17:24:04  INFO: c110, (DFBRB0, 32 devices), 32 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
12-17:24:04  INFO: c110, (DFBRB1, 32 devices), 32 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
12-17:24:04  INFO: c110, (DFBRB2, 32 devices), 32 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
12-17:24:04  INFO: c110, (DFBRBM, 32 devices), 32 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
12-17:24:04  INFO: c110, (DFBRQ0, 30 devices), 30 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
12-17:24:04  INFO: c110, (DFBRQ1, 30 devices), 30 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
12-17:24:04  INFO: c110, (DFBRQ2, 30 devices), 30 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
12-17:24:04  INFO: c110, (DFCFB0, 30 devices), 30 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
12-17:24:04  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
12-17:24:04  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
12-17:24:04  INFO: c110, (DFCFB1, 30 devices), 30 devices
12-17:24:04  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
12-17:24:05  INFO: c110, (DFCFB2, 30 devices), 30 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
12-17:24:05  INFO: c110, (DFCRB0, 30 devices), 30 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
12-17:24:05  INFO: c110, (DFCRB1, 30 devices), 30 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
12-17:24:05  INFO: c110, (DFCRB2, 32 devices), 32 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
12-17:24:05  INFO: c110, (DFCRBM, 30 devices), 30 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
12-17:24:05  INFO: c110, (DFCRQ0, 30 devices), 30 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
12-17:24:05  INFO: c110, (DFCRQ1, 30 devices), 30 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
12-17:24:05  INFO: c110, (DFCRQ2, 30 devices), 30 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
12-17:24:05  INFO: c110, (DFCRQ3, 28 devices), 28 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
12-17:24:05  INFO: c110, (DFCRQM, 30 devices), 30 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
12-17:24:05  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
12-17:24:05  INFO: c110, (DFNFB0, 28 devices), 28 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
12-17:24:05  INFO: c110, (DFNFB1, 28 devices), 28 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
12-17:24:05  INFO: c110, (DFNFB2, 28 devices), 28 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
12-17:24:05  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
12-17:24:05  INFO: c110, (DFNFQ0, 26 devices), 26 devices
12-17:24:05  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
12-17:24:06  INFO: c110, (DFNFQ1, 26 devices), 26 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
12-17:24:06  INFO: c110, (DFNFQ2, 26 devices), 26 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
12-17:24:06  INFO: c110, (DFNRB0, 28 devices), 28 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
12-17:24:06  INFO: c110, (DFNRB1, 28 devices), 28 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
12-17:24:06  INFO: c110, (DFNRB2, 28 devices), 28 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
12-17:24:06  INFO: c110, (DFNRQ0, 26 devices), 26 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
12-17:24:06  INFO: c110, (DFNRQ1, 26 devices), 26 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
12-17:24:06  INFO: c110, (DFNRQ2, 26 devices), 26 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
12-17:24:06  INFO: c110, (DFPFB0, 28 devices), 28 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
12-17:24:06  INFO: c110, (DFPFB1, 28 devices), 28 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
12-17:24:06  INFO: c110, (DFPFB2, 28 devices), 28 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
12-17:24:06  INFO: c110, (DFPRB0, 28 devices), 28 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
12-17:24:06  INFO: c110, (DFPRB1, 28 devices), 28 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
12-17:24:06  INFO: c110, (DFPRB2, 28 devices), 28 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
12-17:24:06  INFO: c110, (DFPRQ0, 30 devices), 30 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
12-17:24:06  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
12-17:24:06  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
12-17:24:06  INFO: c110, (DFPRQ1, 30 devices), 30 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
12-17:24:06  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
12-17:24:06  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
12-17:24:06  INFO: c110, (DFPRQ2, 30 devices), 30 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
12-17:24:06  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
12-17:24:06  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
12-17:24:06  INFO: c110, (DFPRQM, 30 devices), 30 devices
12-17:24:06  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
12-17:24:06  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
12-17:24:06  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
12-17:24:06  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
12-17:24:07  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
12-17:24:07  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
12-17:24:07  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
12-17:24:07  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
12-17:24:07  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
12-17:24:07  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
12-17:24:07  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
12-17:24:07  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
12-17:24:07  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
12-17:24:07  INFO: c110, (DMNRQ0, 34 devices), 34 devices
12-17:24:07  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
12-17:24:07  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
12-17:24:07  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
12-17:24:07  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
12-17:24:07  INFO: c110, (DMNRQ1, 34 devices), 34 devices
12-17:24:07  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
12-17:24:07  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
12-17:24:07  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
12-17:24:07  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
12-17:24:07  INFO: c110, (DMNRQ2, 34 devices), 34 devices
12-17:24:07  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
12-17:24:07  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
12-17:24:07  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
12-17:24:07  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
12-17:24:07  INFO: c110, (SDANRQ0, 36 devices), 36 devices
12-17:24:07  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
12-17:24:07  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
12-17:24:07  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
12-17:24:07  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ0: inputs
12-17:24:07  INFO: c110, (SDANRQ1, 36 devices), 36 devices
12-17:24:07  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
12-17:24:07  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
12-17:24:07  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
12-17:24:07  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ1: inputs
12-17:24:07  INFO: c110, (SDANRQ2, 36 devices), 36 devices
12-17:24:07  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
12-17:24:07  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
12-17:24:07  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
12-17:24:08  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ2: inputs
12-17:24:08  INFO: c110, (SDBFB0, 40 devices), 40 devices
12-17:24:08  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
12-17:24:08  INFO: c110, (SDBFB1, 40 devices), 40 devices
12-17:24:08  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
12-17:24:08  INFO: c110, (SDBFB2, 40 devices), 40 devices
12-17:24:08  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
12-17:24:08  INFO: c110, (SDBRB0, 40 devices), 40 devices
12-17:24:08  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
12-17:24:08  INFO: c110, (SDBRB1, 40 devices), 40 devices
12-17:24:08  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
12-17:24:08  INFO: c110, (SDBRB2, 44 devices), 44 devices
12-17:24:08  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
12-17:24:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
12-17:24:08  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
12-17:24:09  INFO: c110, (SDBRBM, 40 devices), 40 devices
12-17:24:09  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
12-17:24:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
12-17:24:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
12-17:24:09  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
12-17:24:09  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
12-17:24:09  INFO: c110, (SDBRQ0, 38 devices), 38 devices
12-17:24:09  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
12-17:24:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
12-17:24:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
12-17:24:09  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
12-17:24:09  INFO: c110, (SDBRQ1, 38 devices), 38 devices
12-17:24:09  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
12-17:24:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
12-17:24:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
12-17:24:09  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
12-17:24:09  INFO: c110, (SDBRQ2, 42 devices), 42 devices
12-17:24:09  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
12-17:24:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
12-17:24:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
12-17:24:09  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
12-17:24:09  INFO: c110, (SDCFB0, 38 devices), 38 devices
12-17:24:09  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
12-17:24:09  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
12-17:24:09  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
12-17:24:09  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
12-17:24:09  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
12-17:24:10  INFO: c110, (SDCFB1, 38 devices), 38 devices
12-17:24:10  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
12-17:24:10  INFO: c110, (SDCFB2, 38 devices), 38 devices
12-17:24:10  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
12-17:24:10  INFO: c110, (SDCRB0, 38 devices), 38 devices
12-17:24:10  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
12-17:24:10  INFO: c110, (SDCRB1, 38 devices), 38 devices
12-17:24:10  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
12-17:24:10  INFO: c110, (SDCRB2, 40 devices), 40 devices
12-17:24:10  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
12-17:24:10  INFO: c110, (SDCRBM, 38 devices), 38 devices
12-17:24:10  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
12-17:24:10  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
12-17:24:10  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
12-17:24:11  INFO: c110, (SDCRQ0, 36 devices), 36 devices
12-17:24:11  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
12-17:24:11  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
12-17:24:11  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
12-17:24:11  INFO: c110, (SDCRQ1, 36 devices), 36 devices
12-17:24:11  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
12-17:24:11  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
12-17:24:11  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
12-17:24:11  INFO: c110, (SDCRQ2, 36 devices), 36 devices
12-17:24:11  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
12-17:24:11  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
12-17:24:11  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
12-17:24:11  INFO: c110, (SDCRQM, 36 devices), 36 devices
12-17:24:11  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
12-17:24:11  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
12-17:24:11  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
12-17:24:12  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
12-17:24:12  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
12-17:24:12  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
12-17:24:12  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
12-17:24:12  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
12-17:24:12  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
12-17:24:12  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
12-17:24:12  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
12-17:24:12  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
12-17:24:12  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
12-17:24:12  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
12-17:24:12  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
12-17:24:12  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
12-17:24:12  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
12-17:24:12  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
12-17:24:12  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
12-17:24:12  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
12-17:24:12  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
12-17:24:12  INFO: c110, (SDNFB0, 36 devices), 36 devices
12-17:24:12  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
12-17:24:12  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
12-17:24:12  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
12-17:24:12  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
12-17:24:13  INFO: c110, (SDNFB1, 36 devices), 36 devices
12-17:24:13  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
12-17:24:13  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
12-17:24:13  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
12-17:24:13  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
12-17:24:13  INFO: c110, (SDNFB2, 40 devices), 40 devices
12-17:24:13  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
12-17:24:13  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
12-17:24:13  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
12-17:24:13  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
12-17:24:13  INFO: c110, (SDNFQ0, 34 devices), 34 devices
12-17:24:13  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
12-17:24:13  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
12-17:24:13  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
12-17:24:14  INFO: c110, (SDNFQ1, 34 devices), 34 devices
12-17:24:14  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
12-17:24:14  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
12-17:24:14  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
12-17:24:14  INFO: c110, (SDNFQ2, 38 devices), 38 devices
12-17:24:14  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
12-17:24:14  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
12-17:24:14  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
12-17:24:14  INFO: c110, (SDNRB0, 36 devices), 36 devices
12-17:24:14  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
12-17:24:14  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
12-17:24:14  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
12-17:24:14  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
12-17:24:14  INFO: c110, (SDNRB1, 36 devices), 36 devices
12-17:24:14  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
12-17:24:14  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
12-17:24:14  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
12-17:24:14  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
12-17:24:15  INFO: c110, (SDNRB2, 40 devices), 40 devices
12-17:24:15  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
12-17:24:15  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
12-17:24:15  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
12-17:24:15  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
12-17:24:15  INFO: c110, (SDNRQ0, 34 devices), 34 devices
12-17:24:15  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
12-17:24:15  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
12-17:24:15  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
12-17:24:15  INFO: c110, (SDNRQ1, 34 devices), 34 devices
12-17:24:15  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
12-17:24:15  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
12-17:24:15  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
12-17:24:16  INFO: c110, (SDNRQ2, 38 devices), 38 devices
12-17:24:16  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
12-17:24:16  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
12-17:24:16  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
12-17:24:16  INFO: c110, (SDPFB0, 36 devices), 36 devices
12-17:24:16  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
12-17:24:16  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
12-17:24:16  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
12-17:24:16  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
12-17:24:16  INFO: c110, (SDPFB1, 36 devices), 36 devices
12-17:24:16  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
12-17:24:16  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
12-17:24:16  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
12-17:24:16  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
12-17:24:16  INFO: c110, (SDPFB2, 36 devices), 36 devices
12-17:24:16  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
12-17:24:16  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
12-17:24:16  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
12-17:24:16  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
12-17:24:17  INFO: c110, (SDPRB0, 36 devices), 36 devices
12-17:24:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
12-17:24:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
12-17:24:17  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
12-17:24:17  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
12-17:24:17  INFO: c110, (SDPRB1, 36 devices), 36 devices
12-17:24:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
12-17:24:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
12-17:24:17  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
12-17:24:17  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
12-17:24:17  INFO: c110, (SDPRB2, 36 devices), 36 devices
12-17:24:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
12-17:24:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
12-17:24:17  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
12-17:24:17  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
12-17:24:17  INFO: c110, (SDPRQ0, 38 devices), 38 devices
12-17:24:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
12-17:24:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
12-17:24:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
12-17:24:17  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
12-17:24:17  INFO: c110, (SDPRQ1, 38 devices), 38 devices
12-17:24:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
12-17:24:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
12-17:24:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
12-17:24:17  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
12-17:24:17  INFO: c110, (SDPRQ2, 38 devices), 38 devices
12-17:24:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
12-17:24:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
12-17:24:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
12-17:24:17  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
12-17:24:18  INFO: c110, (SDPRQM, 38 devices), 38 devices
12-17:24:18  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
12-17:24:18  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
12-17:24:18  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
12-17:24:18  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
12-17:24:18  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
12-17:24:18  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
12-17:24:18  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
12-17:24:18  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
12-17:29:40  INFO: ************Create Cell Apr: c110 Logger************
12-17:29:40  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-17:29:42  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-17:29:42  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-17:29:42  INFO: tech->Load tech files of tech:c110 sucessfully
12-17:29:43  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 17:29:43 2025
12-17:29:43  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-17:29:43  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-17:29:43  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-17:29:43  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-17:29:44  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-17:29:44  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-17:29:44  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-17:29:44  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-17:29:44  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-17:29:44  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-17:29:44  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-17:29:44  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-17:29:44  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-17:29:44  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-17:29:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-17:29:45  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-17:29:45  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-17:29:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ0: inputs
12-17:29:45  INFO: c110, (DFANRQ1, 28 devices), 28 devices
12-17:29:45  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
12-17:29:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ1: inputs
12-17:29:45  INFO: c110, (DFANRQ2, 28 devices), 28 devices
12-17:29:45  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
12-17:29:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ2: inputs
12-17:29:45  INFO: c110, (DFBFB0, 32 devices), 32 devices
12-17:29:45  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
12-17:29:45  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
12-17:29:45  INFO: c110, (DFBFB1, 32 devices), 32 devices
12-17:29:45  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
12-17:29:45  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
12-17:29:45  INFO: c110, (DFBFB2, 32 devices), 32 devices
12-17:29:45  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
12-17:29:45  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
12-17:29:45  INFO: c110, (DFBRB0, 32 devices), 32 devices
12-17:29:45  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
12-17:29:45  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
12-17:29:45  INFO: c110, (DFBRB1, 32 devices), 32 devices
12-17:29:45  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
12-17:29:45  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
12-17:29:45  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
12-17:29:45  INFO: c110, (DFBRB2, 32 devices), 32 devices
12-17:29:45  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
12-17:29:46  INFO: c110, (DFBRBM, 32 devices), 32 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
12-17:29:46  INFO: c110, (DFBRQ0, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
12-17:29:46  INFO: c110, (DFBRQ1, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
12-17:29:46  INFO: c110, (DFBRQ2, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
12-17:29:46  INFO: c110, (DFCFB0, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
12-17:29:46  INFO: c110, (DFCFB1, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
12-17:29:46  INFO: c110, (DFCFB2, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
12-17:29:46  INFO: c110, (DFCRB0, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
12-17:29:46  INFO: c110, (DFCRB1, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
12-17:29:46  INFO: c110, (DFCRB2, 32 devices), 32 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
12-17:29:46  INFO: c110, (DFCRBM, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
12-17:29:46  INFO: c110, (DFCRQ0, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
12-17:29:46  INFO: c110, (DFCRQ1, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
12-17:29:46  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
12-17:29:46  INFO: c110, (DFCRQ2, 30 devices), 30 devices
12-17:29:46  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
12-17:29:46  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
12-17:29:47  INFO: c110, (DFCRQ3, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
12-17:29:47  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
12-17:29:47  INFO: c110, (DFCRQM, 30 devices), 30 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
12-17:29:47  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
12-17:29:47  INFO: c110, (DFNFB0, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
12-17:29:47  INFO: c110, (DFNFB1, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
12-17:29:47  INFO: c110, (DFNFB2, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
12-17:29:47  INFO: c110, (DFNFQ0, 26 devices), 26 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
12-17:29:47  INFO: c110, (DFNFQ1, 26 devices), 26 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
12-17:29:47  INFO: c110, (DFNFQ2, 26 devices), 26 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
12-17:29:47  INFO: c110, (DFNRB0, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
12-17:29:47  INFO: c110, (DFNRB1, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
12-17:29:47  INFO: c110, (DFNRB2, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
12-17:29:47  INFO: c110, (DFNRQ0, 26 devices), 26 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
12-17:29:47  INFO: c110, (DFNRQ1, 26 devices), 26 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
12-17:29:47  INFO: c110, (DFNRQ2, 26 devices), 26 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
12-17:29:47  INFO: c110, (DFPFB0, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
12-17:29:47  INFO: c110, (DFPFB1, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
12-17:29:47  INFO: c110, (DFPFB2, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
12-17:29:47  INFO: c110, (DFPRB0, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
12-17:29:47  INFO: c110, (DFPRB1, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
12-17:29:47  INFO: c110, (DFPRB2, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
12-17:29:47  INFO: c110, (DFPRQ0, 30 devices), 30 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
12-17:29:47  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
12-17:29:47  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
12-17:29:47  INFO: c110, (DFPRQ1, 30 devices), 30 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
12-17:29:47  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
12-17:29:47  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
12-17:29:47  INFO: c110, (DFPRQ2, 30 devices), 30 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
12-17:29:47  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
12-17:29:47  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
12-17:29:47  INFO: c110, (DFPRQM, 30 devices), 30 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
12-17:29:47  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
12-17:29:47  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
12-17:29:47  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
12-17:29:47  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
12-17:29:47  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
12-17:29:47  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
12-17:29:47  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
12-17:29:48  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
12-17:29:48  INFO: c110, (DMNRQ0, 34 devices), 34 devices
12-17:29:48  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
12-17:29:48  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
12-17:29:48  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
12-17:29:48  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
12-17:29:48  INFO: c110, (DMNRQ1, 34 devices), 34 devices
12-17:29:48  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
12-17:29:48  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
12-17:29:48  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
12-17:29:48  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
12-17:29:48  INFO: c110, (DMNRQ2, 34 devices), 34 devices
12-17:29:48  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
12-17:29:48  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
12-17:29:48  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
12-17:29:48  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
12-17:29:48  INFO: c110, (SDANRQ0, 36 devices), 36 devices
12-17:29:48  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
12-17:29:48  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
12-17:29:48  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
12-17:29:48  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ0: inputs
12-17:29:48  INFO: c110, (SDANRQ1, 36 devices), 36 devices
12-17:29:48  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
12-17:29:48  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
12-17:29:48  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
12-17:29:48  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ1: inputs
12-17:29:48  INFO: c110, (SDANRQ2, 36 devices), 36 devices
12-17:29:48  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
12-17:29:48  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
12-17:29:48  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
12-17:29:49  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ2: inputs
12-17:29:49  INFO: c110, (SDBFB0, 40 devices), 40 devices
12-17:29:49  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
12-17:29:49  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
12-17:29:49  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
12-17:29:49  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
12-17:29:49  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
12-17:29:49  INFO: c110, (SDBFB1, 40 devices), 40 devices
12-17:29:49  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
12-17:29:49  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
12-17:29:49  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
12-17:29:49  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
12-17:29:49  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
12-17:29:49  INFO: c110, (SDBFB2, 40 devices), 40 devices
12-17:29:49  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
12-17:29:49  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
12-17:29:49  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
12-17:29:49  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
12-17:29:49  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
12-17:29:49  INFO: c110, (SDBRB0, 40 devices), 40 devices
12-17:29:49  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
12-17:29:49  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
12-17:29:49  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
12-17:29:49  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
12-17:29:49  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
12-17:29:49  INFO: c110, (SDBRB1, 40 devices), 40 devices
12-17:29:49  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
12-17:29:49  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
12-17:29:49  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
12-17:29:49  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
12-17:29:49  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
12-17:29:49  INFO: c110, (SDBRB2, 44 devices), 44 devices
12-17:29:50  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
12-17:29:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
12-17:29:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
12-17:29:50  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
12-17:29:50  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
12-17:29:50  INFO: c110, (SDBRBM, 40 devices), 40 devices
12-17:29:50  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
12-17:29:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
12-17:29:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
12-17:29:50  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
12-17:29:50  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
12-17:29:50  INFO: c110, (SDBRQ0, 38 devices), 38 devices
12-17:29:50  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
12-17:29:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
12-17:29:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
12-17:29:50  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
12-17:29:50  INFO: c110, (SDBRQ1, 38 devices), 38 devices
12-17:29:50  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
12-17:29:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
12-17:29:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
12-17:29:50  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
12-17:29:50  INFO: c110, (SDBRQ2, 42 devices), 42 devices
12-17:29:50  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
12-17:29:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
12-17:29:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
12-17:29:50  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
12-17:29:51  INFO: c110, (SDCFB0, 38 devices), 38 devices
12-17:29:51  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
12-17:29:51  INFO: c110, (SDCFB1, 38 devices), 38 devices
12-17:29:51  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
12-17:29:51  INFO: c110, (SDCFB2, 38 devices), 38 devices
12-17:29:51  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
12-17:29:51  INFO: c110, (SDCRB0, 38 devices), 38 devices
12-17:29:51  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
12-17:29:51  INFO: c110, (SDCRB1, 38 devices), 38 devices
12-17:29:51  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
12-17:29:51  INFO: c110, (SDCRB2, 40 devices), 40 devices
12-17:29:51  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
12-17:29:51  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
12-17:29:51  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
12-17:29:52  INFO: c110, (SDCRBM, 38 devices), 38 devices
12-17:29:52  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
12-17:29:52  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
12-17:29:52  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
12-17:29:52  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
12-17:29:52  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
12-17:29:52  INFO: c110, (SDCRQ0, 36 devices), 36 devices
12-17:29:52  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
12-17:29:52  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
12-17:29:52  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
12-17:29:52  INFO: c110, (SDCRQ1, 36 devices), 36 devices
12-17:29:52  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
12-17:29:52  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
12-17:29:52  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
12-17:29:52  INFO: c110, (SDCRQ2, 36 devices), 36 devices
12-17:29:52  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
12-17:29:52  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
12-17:29:52  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
12-17:29:53  INFO: c110, (SDCRQM, 36 devices), 36 devices
12-17:29:53  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
12-17:29:53  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
12-17:29:53  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
12-17:29:53  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
12-17:29:53  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
12-17:29:53  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
12-17:29:53  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
12-17:29:53  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
12-17:29:53  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
12-17:29:53  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
12-17:29:53  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
12-17:29:53  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
12-17:29:53  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
12-17:29:53  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
12-17:29:53  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
12-17:29:54  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
12-17:29:54  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
12-17:29:54  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
12-17:29:54  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
12-17:29:54  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
12-17:29:54  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
12-17:29:54  INFO: c110, (SDNFB0, 36 devices), 36 devices
12-17:29:54  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
12-17:29:54  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
12-17:29:54  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
12-17:29:54  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
12-17:29:54  INFO: c110, (SDNFB1, 36 devices), 36 devices
12-17:29:54  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
12-17:29:54  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
12-17:29:54  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
12-17:29:54  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
12-17:29:54  INFO: c110, (SDNFB2, 40 devices), 40 devices
12-17:29:54  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
12-17:29:54  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
12-17:29:54  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
12-17:29:54  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
12-17:29:55  INFO: c110, (SDNFQ0, 34 devices), 34 devices
12-17:29:55  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
12-17:29:55  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
12-17:29:55  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
12-17:29:55  INFO: c110, (SDNFQ1, 34 devices), 34 devices
12-17:29:55  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
12-17:29:55  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
12-17:29:55  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
12-17:29:55  INFO: c110, (SDNFQ2, 38 devices), 38 devices
12-17:29:55  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
12-17:29:55  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
12-17:29:55  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
12-17:29:56  INFO: c110, (SDNRB0, 36 devices), 36 devices
12-17:29:56  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
12-17:29:56  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
12-17:29:56  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
12-17:29:56  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
12-17:29:56  INFO: c110, (SDNRB1, 36 devices), 36 devices
12-17:29:56  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
12-17:29:56  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
12-17:29:56  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
12-17:29:56  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
12-17:29:56  INFO: c110, (SDNRB2, 40 devices), 40 devices
12-17:29:56  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
12-17:29:56  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
12-17:29:56  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
12-17:29:56  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
12-17:29:57  INFO: c110, (SDNRQ0, 34 devices), 34 devices
12-17:29:57  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
12-17:29:57  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
12-17:29:57  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
12-17:29:57  INFO: c110, (SDNRQ1, 34 devices), 34 devices
12-17:29:57  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
12-17:29:57  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
12-17:29:57  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
12-17:29:57  INFO: c110, (SDNRQ2, 38 devices), 38 devices
12-17:29:57  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
12-17:29:57  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
12-17:29:57  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
12-17:29:58  INFO: c110, (SDPFB0, 36 devices), 36 devices
12-17:29:58  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
12-17:29:58  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
12-17:29:58  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
12-17:29:58  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
12-17:29:58  INFO: c110, (SDPFB1, 36 devices), 36 devices
12-17:29:58  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
12-17:29:58  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
12-17:29:58  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
12-17:29:58  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
12-17:29:58  INFO: c110, (SDPFB2, 36 devices), 36 devices
12-17:29:58  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
12-17:29:58  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
12-17:29:58  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
12-17:29:58  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
12-17:29:58  INFO: c110, (SDPRB0, 36 devices), 36 devices
12-17:29:58  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
12-17:29:58  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
12-17:29:58  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
12-17:29:58  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
12-17:29:58  INFO: c110, (SDPRB1, 36 devices), 36 devices
12-17:29:58  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
12-17:29:58  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
12-17:29:58  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
12-17:29:58  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
12-17:29:58  INFO: c110, (SDPRB2, 36 devices), 36 devices
12-17:29:59  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
12-17:29:59  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
12-17:29:59  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
12-17:29:59  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
12-17:29:59  INFO: c110, (SDPRQ0, 38 devices), 38 devices
12-17:29:59  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
12-17:29:59  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
12-17:29:59  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
12-17:29:59  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
12-17:29:59  INFO: c110, (SDPRQ1, 38 devices), 38 devices
12-17:29:59  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
12-17:29:59  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
12-17:29:59  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
12-17:29:59  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
12-17:29:59  INFO: c110, (SDPRQ2, 38 devices), 38 devices
12-17:29:59  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
12-17:29:59  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
12-17:29:59  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
12-17:29:59  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
12-17:29:59  INFO: c110, (SDPRQM, 38 devices), 38 devices
12-17:29:59  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
12-17:29:59  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
12-17:29:59  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
12-17:29:59  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
12-17:29:59  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
12-17:29:59  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
12-17:29:59  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
12-17:29:59  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
12-17:30:00  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
12-17:30:00  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
12-17:30:00  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
12-17:30:00  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
12-17:30:00  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
12-17:30:00  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
12-17:30:00  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
12-17:30:00  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
12-17:30:00  INFO: c110, (SENRQ0, 42 devices), 42 devices
12-17:30:00  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
12-17:30:00  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
12-17:30:00  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
12-17:30:00  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
12-17:30:00  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
12-17:30:00  INFO: c110, (SENRQ1, 42 devices), 42 devices
12-17:30:00  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
12-17:30:01  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
12-17:30:01  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
12-17:30:01  INFO: c110, (SENRQ2, 42 devices), 42 devices
12-17:30:01  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
12-17:30:01  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
12-17:30:01  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
12-17:30:01  INFO: c110, (LABHB0, 24 devices), 24 devices
12-17:30:01  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
12-17:30:01  INFO: c110, (LABHB1, 24 devices), 24 devices
12-17:30:01  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
12-17:30:01  INFO: c110, (LABHB2, 24 devices), 24 devices
12-17:30:01  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
12-17:30:01  INFO: c110, (LABHB3, 24 devices), 24 devices
12-17:30:01  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
12-17:30:01  INFO: c110, (LABLB0, 24 devices), 24 devices
12-17:30:01  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
12-17:30:01  INFO: c110, (LABLB1, 24 devices), 24 devices
12-17:30:01  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
12-17:30:01  INFO: c110, (LABLB2, 24 devices), 24 devices
12-17:30:01  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
12-17:30:01  INFO: c110, (LABLB3, 24 devices), 24 devices
12-17:30:01  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
12-17:30:01  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
12-17:30:01  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
12-17:30:01  INFO: c110, (LACHB0, 21 devices), 21 devices
12-17:30:01  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
12-17:30:01  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
12-17:30:01  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
12-17:30:02  INFO: c110, (LACHB1, 21 devices), 21 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
12-17:30:02  INFO: c110, (LACHB2, 21 devices), 21 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
12-17:30:02  INFO: c110, (LACHB3, 25 devices), 25 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
12-17:30:02  INFO: c110, (LACLB0, 21 devices), 21 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
12-17:30:02  INFO: c110, (LACLB1, 21 devices), 21 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
12-17:30:02  INFO: c110, (LACLB2, 21 devices), 21 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
12-17:30:02  INFO: c110, (LACLB3, 23 devices), 23 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
12-17:30:02  INFO: c110, (LANHB0, 18 devices), 18 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
12-17:30:02  INFO: c110, (LANHB1, 18 devices), 18 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
12-17:30:02  INFO: c110, (LANHB2, 22 devices), 22 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
12-17:30:02  INFO: c110, (LANHB3, 26 devices), 26 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
12-17:30:02  INFO: c110, (LANLB0, 18 devices), 18 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
12-17:30:02  INFO: c110, (LANLB1, 18 devices), 18 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
12-17:30:02  INFO: c110, (LANLB2, 24 devices), 24 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
12-17:30:02  INFO: c110, (LANLB3, 26 devices), 26 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
12-17:30:02  INFO: c110, (LAPHB0, 23 devices), 23 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
12-17:30:02  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
12-17:30:02  INFO: c110, (LAPHB1, 23 devices), 23 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
12-17:30:02  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
12-17:30:02  INFO: c110, (LAPHB2, 25 devices), 25 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
12-17:30:02  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
12-17:30:02  INFO: c110, (LAPHB3, 25 devices), 25 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
12-17:30:02  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
12-17:30:02  INFO: c110, (LAPLB0, 23 devices), 23 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
12-17:30:02  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
12-17:30:02  INFO: c110, (LAPLB1, 25 devices), 25 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
12-17:30:02  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
12-17:30:02  INFO: c110, (LAPLB2, 25 devices), 25 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
12-17:30:02  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
12-17:30:02  INFO: c110, (LAPLB3, 25 devices), 25 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
12-17:30:02  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
12-17:30:02  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
12-17:30:02  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
12-17:30:02  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD0: out_ECK
12-17:30:02  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
12-17:30:02  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD1: out_ECK
12-17:30:02  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
12-17:30:02  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD2: out_ECK
12-17:30:02  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
12-17:30:02  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNCAD4: out_ECK
12-17:30:02  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
12-17:30:02  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD0: out_ECK
12-17:30:03  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD1: out_ECK
12-17:30:03  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD2: out_ECK
12-17:30:03  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD4: out_ECK
12-17:30:03  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD0: out_ECK
12-17:30:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD0: inputs
12-17:30:03  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD1: out_ECK
12-17:30:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD1: inputs
12-17:30:03  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD2: out_ECK
12-17:30:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD2: inputs
12-17:30:03  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFTSCAD4: out_ECK
12-17:30:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD4: inputs
12-17:30:03  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: out_ECK
12-17:30:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: inputs
12-17:30:03  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD1: out_ECK
12-17:30:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD1: inputs
12-17:30:03  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD2: out_ECK
12-17:30:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD2: inputs
12-17:30:03  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
12-17:30:03  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
12-17:30:03  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNTSCAD4: out_ECK
12-17:30:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD4: inputs
12-19:22:40  INFO: ************Create Cell Apr: c110 Logger************
12-19:22:40  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-19:22:41  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-19:22:41  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-19:22:41  INFO: tech->Load tech files of tech:c110 sucessfully
12-19:22:42  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 19:22:42 2025
12-19:22:42  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-19:22:42  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-19:22:55  INFO: ************Create Cell Apr: c110 Logger************
12-19:22:55  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-19:22:56  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-19:22:56  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-19:22:56  INFO: tech->Load tech files of tech:c110 sucessfully
12-19:22:56  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 19:22:56 2025
12-19:22:56  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-19:22:56  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-19:22:56  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-19:22:56  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-19:22:57  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-19:22:57  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-19:22:57  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-19:22:57  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-19:22:57  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-19:22:57  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-19:22:57  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-19:22:57  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-19:22:57  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-19:22:57  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-19:22:57  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-19:22:57  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-19:22:57  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-19:22:57  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-19:22:57  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ0: inputs
12-19:22:57  INFO: c110, (DFANRQ1, 28 devices), 28 devices
12-19:22:57  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
12-19:22:57  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
12-19:22:57  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ1: inputs
12-19:22:57  INFO: c110, (DFANRQ2, 28 devices), 28 devices
12-19:22:57  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
12-19:22:57  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
12-19:22:57  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in DFANRQ2: inputs
12-19:22:57  INFO: c110, (DFBFB0, 32 devices), 32 devices
12-19:22:57  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
12-19:22:57  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
12-19:22:57  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
12-19:22:57  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
12-19:22:57  INFO: c110, (DFBFB1, 32 devices), 32 devices
12-19:22:57  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
12-19:22:57  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
12-19:22:57  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
12-19:22:57  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
12-19:22:57  INFO: c110, (DFBFB2, 32 devices), 32 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
12-19:22:58  INFO: c110, (DFBRB0, 32 devices), 32 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
12-19:22:58  INFO: c110, (DFBRB1, 32 devices), 32 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
12-19:22:58  INFO: c110, (DFBRB2, 32 devices), 32 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
12-19:22:58  INFO: c110, (DFBRBM, 32 devices), 32 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
12-19:22:58  INFO: c110, (DFBRQ0, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
12-19:22:58  INFO: c110, (DFBRQ1, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
12-19:22:58  INFO: c110, (DFBRQ2, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
12-19:22:58  INFO: c110, (DFCFB0, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
12-19:22:58  INFO: c110, (DFCFB1, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
12-19:22:58  INFO: c110, (DFCFB2, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
12-19:22:58  INFO: c110, (DFCRB0, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
12-19:22:58  INFO: c110, (DFCRB1, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
12-19:22:58  INFO: c110, (DFCRB2, 32 devices), 32 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
12-19:22:58  INFO: c110, (DFCRBM, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
12-19:22:58  INFO: c110, (DFCRQ0, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
12-19:22:58  INFO: c110, (DFCRQ1, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
12-19:22:58  INFO: c110, (DFCRQ2, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
12-19:22:58  INFO: c110, (DFCRQ3, 28 devices), 28 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
12-19:22:58  INFO: c110, (DFCRQM, 30 devices), 30 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
12-19:22:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
12-19:22:58  INFO: c110, (DFNFB0, 28 devices), 28 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
12-19:22:58  INFO: c110, (DFNFB1, 28 devices), 28 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
12-19:22:58  INFO: c110, (DFNFB2, 28 devices), 28 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
12-19:22:58  INFO: c110, (DFNFQ0, 26 devices), 26 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
12-19:22:58  INFO: c110, (DFNFQ1, 26 devices), 26 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
12-19:22:58  INFO: c110, (DFNFQ2, 26 devices), 26 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
12-19:22:58  INFO: c110, (DFNRB0, 28 devices), 28 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
12-19:22:58  INFO: c110, (DFNRB1, 28 devices), 28 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
12-19:22:58  INFO: c110, (DFNRB2, 28 devices), 28 devices
12-19:22:58  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
12-19:22:58  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
12-19:22:59  INFO: c110, (DFNRQ0, 26 devices), 26 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
12-19:22:59  INFO: c110, (DFNRQ1, 26 devices), 26 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
12-19:22:59  INFO: c110, (DFNRQ2, 26 devices), 26 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
12-19:22:59  INFO: c110, (DFPFB0, 28 devices), 28 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
12-19:22:59  INFO: c110, (DFPFB1, 28 devices), 28 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
12-19:22:59  INFO: c110, (DFPFB2, 28 devices), 28 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
12-19:22:59  INFO: c110, (DFPRB0, 28 devices), 28 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
12-19:22:59  INFO: c110, (DFPRB1, 28 devices), 28 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
12-19:22:59  INFO: c110, (DFPRB2, 28 devices), 28 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
12-19:22:59  INFO: c110, (DFPRQ0, 30 devices), 30 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
12-19:22:59  INFO: c110, (DFPRQ1, 30 devices), 30 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
12-19:22:59  INFO: c110, (DFPRQ2, 30 devices), 30 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
12-19:22:59  INFO: c110, (DFPRQM, 30 devices), 30 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
12-19:22:59  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
12-19:22:59  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
12-19:22:59  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
12-19:22:59  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
12-19:22:59  INFO: c110, (DMNRQ0, 34 devices), 34 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
12-19:22:59  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
12-19:22:59  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
12-19:22:59  INFO: c110, (DMNRQ1, 34 devices), 34 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
12-19:22:59  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
12-19:22:59  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
12-19:22:59  INFO: c110, (DMNRQ2, 34 devices), 34 devices
12-19:22:59  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
12-19:22:59  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
12-19:22:59  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
12-19:23:00  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
12-19:23:00  INFO: c110, (SDANRQ0, 36 devices), 36 devices
12-19:23:00  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
12-19:23:00  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
12-19:23:00  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
12-19:23:00  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ0: inputs
12-19:23:00  INFO: c110, (SDANRQ1, 36 devices), 36 devices
12-19:23:00  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
12-19:23:00  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
12-19:23:00  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
12-19:23:00  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ1: inputs
12-19:23:00  INFO: c110, (SDANRQ2, 36 devices), 36 devices
12-19:23:00  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
12-19:23:00  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
12-19:23:00  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
12-19:23:00  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NAND2 in SDANRQ2: inputs
12-19:23:00  INFO: c110, (SDBFB0, 40 devices), 40 devices
12-19:23:00  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
12-19:23:00  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
12-19:23:00  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
12-19:23:00  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
12-19:23:00  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
12-19:23:00  INFO: c110, (SDBFB1, 40 devices), 40 devices
12-19:23:00  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
12-19:23:00  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
12-19:23:00  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
12-19:23:00  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
12-19:23:00  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
12-19:23:00  INFO: c110, (SDBFB2, 40 devices), 40 devices
12-19:23:00  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
12-19:23:00  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
12-19:23:00  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
12-19:23:00  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
12-19:23:00  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
12-19:23:01  INFO: c110, (SDBRB0, 40 devices), 40 devices
12-19:23:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
12-19:23:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
12-19:23:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
12-19:23:01  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
12-19:23:01  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
12-19:23:01  INFO: c110, (SDBRB1, 40 devices), 40 devices
12-19:23:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
12-19:23:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
12-19:23:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
12-19:23:01  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
12-19:23:01  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
12-19:23:01  INFO: c110, (SDBRB2, 44 devices), 44 devices
12-19:23:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
12-19:23:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
12-19:23:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
12-19:23:01  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
12-19:23:01  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
12-19:23:01  INFO: c110, (SDBRBM, 40 devices), 40 devices
12-19:23:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
12-19:23:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
12-19:23:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
12-19:23:01  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
12-19:23:01  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
12-19:23:01  INFO: c110, (SDBRQ0, 38 devices), 38 devices
12-19:23:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
12-19:23:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
12-19:23:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
12-19:23:01  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
12-19:23:01  INFO: c110, (SDBRQ1, 38 devices), 38 devices
12-19:23:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
12-19:23:02  INFO: c110, (SDBRQ2, 42 devices), 42 devices
12-19:23:02  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
12-19:23:02  INFO: c110, (SDCFB0, 38 devices), 38 devices
12-19:23:02  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
12-19:23:02  INFO: c110, (SDCFB1, 38 devices), 38 devices
12-19:23:02  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
12-19:23:02  INFO: c110, (SDCFB2, 38 devices), 38 devices
12-19:23:02  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
12-19:23:02  INFO: c110, (SDCRB0, 38 devices), 38 devices
12-19:23:02  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
12-19:23:02  INFO: c110, (SDCRB1, 38 devices), 38 devices
12-19:23:02  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
12-19:23:02  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
12-19:23:02  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
12-19:23:03  INFO: c110, (SDCRB2, 40 devices), 40 devices
12-19:23:03  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
12-19:23:03  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
12-19:23:03  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
12-19:23:03  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
12-19:23:03  INFO: c110, (SDCRBM, 38 devices), 38 devices
12-19:23:03  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
12-19:23:03  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
12-19:23:03  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
12-19:23:03  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
12-19:23:03  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
12-19:23:03  INFO: c110, (SDCRQ0, 36 devices), 36 devices
12-19:23:03  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
12-19:23:03  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
12-19:23:03  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
12-19:23:03  INFO: c110, (SDCRQ1, 36 devices), 36 devices
12-19:23:03  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
12-19:23:03  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
12-19:23:03  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
12-19:23:03  INFO: c110, (SDCRQ2, 36 devices), 36 devices
12-19:23:03  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
12-19:23:04  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
12-19:23:04  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
12-19:23:04  INFO: c110, (SDCRQM, 36 devices), 36 devices
12-19:23:04  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
12-19:23:04  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
12-19:23:04  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
12-19:23:04  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
12-19:23:04  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
12-19:23:04  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
12-19:23:04  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
12-19:23:04  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
12-19:23:04  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
12-19:23:04  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
12-19:23:04  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
12-19:23:04  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
12-19:23:04  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
12-19:23:04  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
12-19:23:05  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
12-19:23:05  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
12-19:23:05  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
12-19:23:05  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
12-19:23:05  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
12-19:23:05  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
12-19:23:05  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
12-19:23:05  INFO: c110, (SDNFB0, 36 devices), 36 devices
12-19:23:05  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
12-19:23:05  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
12-19:23:05  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
12-19:23:05  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
12-19:23:05  INFO: c110, (SDNFB1, 36 devices), 36 devices
12-19:23:05  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
12-19:23:05  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
12-19:23:05  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
12-19:23:05  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
12-19:23:05  INFO: c110, (SDNFB2, 40 devices), 40 devices
12-19:23:05  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
12-19:23:05  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
12-19:23:05  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
12-19:23:05  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
12-19:23:06  INFO: c110, (SDNFQ0, 34 devices), 34 devices
12-19:23:06  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
12-19:23:06  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
12-19:23:06  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
12-19:23:06  INFO: c110, (SDNFQ1, 34 devices), 34 devices
12-19:23:06  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
12-19:23:06  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
12-19:23:06  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
12-19:23:06  INFO: c110, (SDNFQ2, 38 devices), 38 devices
12-19:23:06  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
12-19:23:06  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
12-19:23:06  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
12-19:23:07  INFO: c110, (SDNRB0, 36 devices), 36 devices
12-19:23:07  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
12-19:23:07  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
12-19:23:07  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
12-19:23:07  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
12-19:23:07  INFO: c110, (SDNRB1, 36 devices), 36 devices
12-19:23:07  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
12-19:23:07  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
12-19:23:07  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
12-19:23:07  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
12-19:23:07  INFO: c110, (SDNRB2, 40 devices), 40 devices
12-19:23:07  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
12-19:23:07  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
12-19:23:07  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
12-19:23:07  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
12-19:23:08  INFO: c110, (SDNRQ0, 34 devices), 34 devices
12-19:23:08  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
12-19:23:08  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
12-19:23:08  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
12-19:23:08  INFO: c110, (SDNRQ1, 34 devices), 34 devices
12-19:23:08  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
12-19:23:08  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
12-19:23:08  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
12-19:23:08  INFO: c110, (SDNRQ2, 38 devices), 38 devices
12-19:23:08  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
12-19:23:08  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
12-19:23:08  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
12-19:23:08  INFO: c110, (SDPFB0, 36 devices), 36 devices
12-19:23:08  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
12-19:23:08  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
12-19:23:08  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
12-19:23:08  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
12-19:23:09  INFO: c110, (SDPFB1, 36 devices), 36 devices
12-19:23:09  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
12-19:23:09  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
12-19:23:09  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
12-19:23:09  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
12-19:23:09  INFO: c110, (SDPFB2, 36 devices), 36 devices
12-19:23:09  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
12-19:23:09  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
12-19:23:09  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
12-19:23:09  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
12-19:23:09  INFO: c110, (SDPRB0, 36 devices), 36 devices
12-19:23:09  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
12-19:23:09  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
12-19:23:09  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
12-19:23:09  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
12-19:23:09  INFO: c110, (SDPRB1, 36 devices), 36 devices
12-19:23:09  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
12-19:23:09  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
12-19:23:09  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
12-19:23:09  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
12-19:23:09  INFO: c110, (SDPRB2, 36 devices), 36 devices
12-19:23:09  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
12-19:23:09  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
12-19:23:09  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
12-19:23:09  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
12-19:23:10  INFO: c110, (SDPRQ0, 38 devices), 38 devices
12-19:23:10  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
12-19:23:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
12-19:23:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
12-19:23:10  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
12-19:23:10  INFO: c110, (SDPRQ1, 38 devices), 38 devices
12-19:23:10  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
12-19:23:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
12-19:23:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
12-19:23:10  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
12-19:23:10  INFO: c110, (SDPRQ2, 38 devices), 38 devices
12-19:23:10  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
12-19:23:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
12-19:23:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
12-19:23:10  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
12-19:23:10  INFO: c110, (SDPRQM, 38 devices), 38 devices
12-19:23:10  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
12-19:23:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
12-19:23:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
12-19:23:10  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
12-19:23:10  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
12-19:23:10  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
12-19:23:10  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
12-19:23:10  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
12-19:23:10  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
12-19:23:10  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
12-19:23:10  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
12-19:23:10  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
12-19:23:11  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
12-19:23:11  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
12-19:23:11  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
12-19:23:11  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
12-19:23:11  INFO: c110, (SENRQ0, 42 devices), 42 devices
12-19:23:11  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
12-19:23:11  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
12-19:23:11  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
12-19:23:11  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
12-19:23:11  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
12-19:23:11  INFO: c110, (SENRQ1, 42 devices), 42 devices
12-19:23:11  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
12-19:23:11  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
12-19:23:11  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
12-19:23:11  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
12-19:23:11  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
12-19:23:11  INFO: c110, (SENRQ2, 42 devices), 42 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
12-19:23:12  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
12-19:23:12  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
12-19:23:12  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
12-19:23:12  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
12-19:23:12  INFO: c110, (LABHB0, 24 devices), 24 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
12-19:23:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
12-19:23:12  INFO: c110, (LABHB1, 24 devices), 24 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
12-19:23:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
12-19:23:12  INFO: c110, (LABHB2, 24 devices), 24 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
12-19:23:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
12-19:23:12  INFO: c110, (LABHB3, 24 devices), 24 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
12-19:23:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
12-19:23:12  INFO: c110, (LABLB0, 24 devices), 24 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
12-19:23:12  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
12-19:23:12  INFO: c110, (LABLB1, 24 devices), 24 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
12-19:23:12  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
12-19:23:12  INFO: c110, (LABLB2, 24 devices), 24 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
12-19:23:12  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
12-19:23:12  INFO: c110, (LABLB3, 24 devices), 24 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
12-19:23:12  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
12-19:23:12  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
12-19:23:12  INFO: c110, (LACHB0, 21 devices), 21 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
12-19:23:12  INFO: c110, (LACHB1, 21 devices), 21 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
12-19:23:12  INFO: c110, (LACHB2, 21 devices), 21 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
12-19:23:12  INFO: c110, (LACHB3, 25 devices), 25 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
12-19:23:12  INFO: c110, (LACLB0, 21 devices), 21 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
12-19:23:12  INFO: c110, (LACLB1, 21 devices), 21 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
12-19:23:12  INFO: c110, (LACLB2, 21 devices), 21 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
12-19:23:12  INFO: c110, (LACLB3, 23 devices), 23 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
12-19:23:12  INFO: c110, (LANHB0, 18 devices), 18 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
12-19:23:12  INFO: c110, (LANHB1, 18 devices), 18 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
12-19:23:12  INFO: c110, (LANHB2, 22 devices), 22 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
12-19:23:12  INFO: c110, (LANHB3, 26 devices), 26 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
12-19:23:12  INFO: c110, (LANLB0, 18 devices), 18 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
12-19:23:12  INFO: c110, (LANLB1, 18 devices), 18 devices
12-19:23:12  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
12-19:23:12  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
12-19:23:12  INFO: c110, (LANLB2, 24 devices), 24 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
12-19:23:13  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
12-19:23:13  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
12-19:23:13  INFO: c110, (LANLB3, 26 devices), 26 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
12-19:23:13  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
12-19:23:13  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
12-19:23:13  INFO: c110, (LAPHB0, 23 devices), 23 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
12-19:23:13  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
12-19:23:13  INFO: c110, (LAPHB1, 23 devices), 23 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
12-19:23:13  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
12-19:23:13  INFO: c110, (LAPHB2, 25 devices), 25 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
12-19:23:13  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
12-19:23:13  INFO: c110, (LAPHB3, 25 devices), 25 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
12-19:23:13  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
12-19:23:13  INFO: c110, (LAPLB0, 23 devices), 23 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
12-19:23:13  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
12-19:23:13  INFO: c110, (LAPLB1, 25 devices), 25 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
12-19:23:13  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
12-19:23:13  INFO: c110, (LAPLB2, 25 devices), 25 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
12-19:23:13  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
12-19:23:13  INFO: c110, (LAPLB3, 25 devices), 25 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
12-19:23:13  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
12-19:23:13  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
12-19:23:13  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD0: out_ECK
12-19:23:13  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD1: out_ECK
12-19:23:13  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNCAD2: out_ECK
12-19:23:13  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNCAD4: out_ECK
12-19:23:13  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD0: out_ECK
12-19:23:13  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD1: out_ECK
12-19:23:13  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD2: out_ECK
12-19:23:13  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFCAD4: out_ECK
12-19:23:13  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD0: out_ECK
12-19:23:13  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD0: inputs
12-19:23:13  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD1: out_ECK
12-19:23:13  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD1: inputs
12-19:23:13  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_NAND2 in TLATNFTSCAD2: out_ECK
12-19:23:13  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD2: inputs
12-19:23:13  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_OR2 in TLATNFTSCAD4: out_ECK
12-19:23:13  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNFTSCAD4: inputs
12-19:23:13  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: out_ECK
12-19:23:13  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD0: inputs
12-19:23:13  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD1: out_ECK
12-19:23:13  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD1: inputs
12-19:23:13  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
12-19:23:13  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
12-19:23:13  INFO: 3. output pattern: pattern: LOGIC_AND2 in TLATNTSCAD2: out_ECK
12-19:23:13  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD2: inputs
12-19:23:13  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
12-19:23:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
12-19:23:14  INFO: 3. output pattern: pattern: LOGIC_AND2_2 in TLATNTSCAD4: out_ECK
12-19:23:14  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC_NOR2 in TLATNTSCAD4: inputs
12-22:36:01  INFO: ************Create Cell Apr: c110 Logger************
12-22:36:01  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-22:36:02  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-22:36:02  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-22:36:02  INFO: tech->Load tech files of tech:c110 sucessfully
12-22:36:03  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 22:36:03 2025
12-22:36:03  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-22:36:03  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-22:36:03  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-22:36:03  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-22:36:03  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-22:36:03  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-22:36:03  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-22:36:03  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-22:36:03  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-22:36:04  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-22:36:04  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-22:36:04  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-22:36:04  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-22:36:04  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-22:36:04  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-22:36:04  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-22:36:04  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-22:36:04  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-22:36:33  INFO: ************Create Cell Apr: c110 Logger************
12-22:36:33  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-22:36:34  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-22:36:34  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-22:36:34  INFO: tech->Load tech files of tech:c110 sucessfully
12-22:36:35  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 22:36:35 2025
12-22:36:35  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-22:36:35  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-22:36:35  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-22:36:35  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-22:36:35  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-22:36:35  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-22:36:35  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-22:36:35  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-22:36:35  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-22:36:35  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-22:36:35  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-22:36:35  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-22:36:35  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-22:36:35  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-22:36:36  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-22:36:36  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-22:36:36  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-22:36:36  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-22:37:59  INFO: ************Create Cell Apr: c110 Logger************
12-22:37:59  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-22:38:00  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-22:38:00  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-22:38:00  INFO: tech->Load tech files of tech:c110 sucessfully
12-22:38:16  INFO: ************Create Cell Apr: c110 Logger************
12-22:38:16  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-22:38:18  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-22:38:18  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-22:38:18  INFO: tech->Load tech files of tech:c110 sucessfully
12-22:38:31  INFO: ************Create Cell Apr: c110 Logger************
12-22:38:31  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
12-22:38:33  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
12-22:38:33  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
12-22:38:33  INFO: tech->Load tech files of tech:c110 sucessfully
12-22:38:34  INFO: ascell-> Begin processing techc110 @ Wed Mar 12 22:38:34 2025
12-22:38:34  INFO: c110, (DENRQ0, 34 devices), 34 devices
12-22:38:34  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
12-22:38:34  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
12-22:38:34  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
12-22:38:34  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
12-22:38:34  INFO: c110, (DENRQ1, 34 devices), 34 devices
12-22:38:34  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
12-22:38:34  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
12-22:38:34  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
12-22:38:35  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
12-22:38:35  INFO: c110, (DENRQ2, 34 devices), 34 devices
12-22:38:35  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
12-22:38:35  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
12-22:38:35  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
12-22:38:35  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
12-22:38:35  INFO: c110, (DFANRQ0, 28 devices), 28 devices
12-22:38:35  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
12-22:38:35  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
12-22:38:35  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
12-22:38:35  INFO: c110, (DFANRQ1, 28 devices), 28 devices
12-22:38:35  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
12-22:38:35  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
12-22:38:35  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
12-22:38:35  INFO: c110, (DFANRQ2, 28 devices), 28 devices
12-22:38:35  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
12-22:38:35  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
12-22:38:36  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
12-22:38:36  INFO: c110, (DFBFB0, 32 devices), 32 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
12-22:38:36  INFO: c110, (DFBFB1, 32 devices), 32 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
12-22:38:36  INFO: c110, (DFBFB2, 32 devices), 32 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
12-22:38:36  INFO: c110, (DFBRB0, 32 devices), 32 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
12-22:38:36  INFO: c110, (DFBRB1, 32 devices), 32 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
12-22:38:36  INFO: c110, (DFBRB2, 32 devices), 32 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
12-22:38:36  INFO: c110, (DFBRBM, 32 devices), 32 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
12-22:38:36  INFO: c110, (DFBRQ0, 30 devices), 30 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
12-22:38:36  INFO: c110, (DFBRQ1, 30 devices), 30 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
12-22:38:36  INFO: c110, (DFBRQ2, 30 devices), 30 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
12-22:38:36  INFO: c110, (DFCFB0, 30 devices), 30 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
12-22:38:36  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
12-22:38:36  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
12-22:38:36  INFO: c110, (DFCFB1, 30 devices), 30 devices
12-22:38:36  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
12-22:38:37  INFO: c110, (DFCFB2, 30 devices), 30 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
12-22:38:37  INFO: c110, (DFCRB0, 30 devices), 30 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
12-22:38:37  INFO: c110, (DFCRB1, 30 devices), 30 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
12-22:38:37  INFO: c110, (DFCRB2, 32 devices), 32 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
12-22:38:37  INFO: c110, (DFCRBM, 30 devices), 30 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
12-22:38:37  INFO: c110, (DFCRQ0, 30 devices), 30 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
12-22:38:37  INFO: c110, (DFCRQ1, 30 devices), 30 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
12-22:38:37  INFO: c110, (DFCRQ2, 30 devices), 30 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
12-22:38:37  INFO: c110, (DFCRQ3, 28 devices), 28 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
12-22:38:37  INFO: c110, (DFCRQM, 30 devices), 30 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
12-22:38:37  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
12-22:38:37  INFO: c110, (DFNFB0, 28 devices), 28 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
12-22:38:37  INFO: c110, (DFNFB1, 28 devices), 28 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
12-22:38:37  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
12-22:38:37  INFO: c110, (DFNFB2, 28 devices), 28 devices
12-22:38:37  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
12-22:38:38  INFO: c110, (DFNFQ0, 26 devices), 26 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
12-22:38:38  INFO: c110, (DFNFQ1, 26 devices), 26 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
12-22:38:38  INFO: c110, (DFNFQ2, 26 devices), 26 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
12-22:38:38  INFO: c110, (DFNRB0, 28 devices), 28 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
12-22:38:38  INFO: c110, (DFNRB1, 28 devices), 28 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
12-22:38:38  INFO: c110, (DFNRB2, 28 devices), 28 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
12-22:38:38  INFO: c110, (DFNRQ0, 26 devices), 26 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
12-22:38:38  INFO: c110, (DFNRQ1, 26 devices), 26 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
12-22:38:38  INFO: c110, (DFNRQ2, 26 devices), 26 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
12-22:38:38  INFO: c110, (DFPFB0, 28 devices), 28 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
12-22:38:38  INFO: c110, (DFPFB1, 28 devices), 28 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
12-22:38:38  INFO: c110, (DFPFB2, 28 devices), 28 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
12-22:38:38  INFO: c110, (DFPRB0, 28 devices), 28 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
12-22:38:38  INFO: c110, (DFPRB1, 28 devices), 28 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
12-22:38:38  INFO: c110, (DFPRB2, 28 devices), 28 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
12-22:38:38  INFO: c110, (DFPRQ0, 30 devices), 30 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
12-22:38:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
12-22:38:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
12-22:38:38  INFO: c110, (DFPRQ1, 30 devices), 30 devices
12-22:38:38  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
12-22:38:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
12-22:38:38  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
12-22:38:38  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
12-22:38:39  INFO: c110, (DFPRQ2, 30 devices), 30 devices
12-22:38:39  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
12-22:38:39  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
12-22:38:39  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
12-22:38:39  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
12-22:38:39  INFO: c110, (DFPRQM, 30 devices), 30 devices
12-22:38:39  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
12-22:38:39  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
12-22:38:39  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
12-22:38:39  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
12-22:38:39  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
12-22:38:39  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
12-22:38:39  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
12-22:38:39  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
12-22:38:39  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
12-22:38:39  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
12-22:38:39  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
12-22:38:39  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
12-22:38:39  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
12-22:38:39  INFO: c110, (DMNRQ0, 34 devices), 34 devices
12-22:38:39  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
12-22:38:39  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
12-22:38:39  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
12-22:38:39  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
12-22:38:39  INFO: c110, (DMNRQ1, 34 devices), 34 devices
12-22:38:39  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
12-22:38:39  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
12-22:38:39  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
12-22:38:40  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
12-22:38:40  INFO: c110, (DMNRQ2, 34 devices), 34 devices
12-22:38:40  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
12-22:38:40  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
12-22:38:40  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
12-22:38:40  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
12-22:38:40  INFO: c110, (SDANRQ0, 36 devices), 36 devices
12-22:38:40  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
12-22:38:40  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
12-22:38:40  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
12-22:38:40  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
12-22:38:40  INFO: c110, (SDANRQ1, 36 devices), 36 devices
12-22:38:40  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
12-22:38:40  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
12-22:38:40  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
12-22:38:40  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
12-22:38:40  INFO: c110, (SDANRQ2, 36 devices), 36 devices
12-22:38:40  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
12-22:38:40  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
12-22:38:40  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
12-22:38:40  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
12-22:38:40  INFO: c110, (SDBFB0, 40 devices), 40 devices
12-22:38:40  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
12-22:38:41  INFO: c110, (SDBFB1, 40 devices), 40 devices
12-22:38:41  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
12-22:38:41  INFO: c110, (SDBFB2, 40 devices), 40 devices
12-22:38:41  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
12-22:38:41  INFO: c110, (SDBRB0, 40 devices), 40 devices
12-22:38:41  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
12-22:38:41  INFO: c110, (SDBRB1, 40 devices), 40 devices
12-22:38:41  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
12-22:38:41  INFO: c110, (SDBRB2, 44 devices), 44 devices
12-22:38:41  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
12-22:38:41  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
12-22:38:41  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
12-22:38:42  INFO: c110, (SDBRBM, 40 devices), 40 devices
12-22:38:42  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
12-22:38:42  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
12-22:38:42  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
12-22:38:42  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
12-22:38:42  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
12-22:38:42  INFO: c110, (SDBRQ0, 38 devices), 38 devices
12-22:38:42  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
12-22:38:42  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
12-22:38:42  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
12-22:38:42  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
12-22:38:42  INFO: c110, (SDBRQ1, 38 devices), 38 devices
12-22:38:42  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
12-22:38:42  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
12-22:38:42  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
12-22:38:42  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
12-22:38:42  INFO: c110, (SDBRQ2, 42 devices), 42 devices
12-22:38:42  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
12-22:38:42  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
12-22:38:42  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
12-22:38:42  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
12-22:38:42  INFO: c110, (SDCFB0, 38 devices), 38 devices
12-22:38:42  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
12-22:38:42  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
12-22:38:42  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
12-22:38:42  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
12-22:38:42  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
12-22:38:43  INFO: c110, (SDCFB1, 38 devices), 38 devices
12-22:38:43  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
12-22:38:43  INFO: c110, (SDCFB2, 38 devices), 38 devices
12-22:38:43  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
12-22:38:43  INFO: c110, (SDCRB0, 38 devices), 38 devices
12-22:38:43  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
12-22:38:43  INFO: c110, (SDCRB1, 38 devices), 38 devices
12-22:38:43  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
12-22:38:43  INFO: c110, (SDCRB2, 40 devices), 40 devices
12-22:38:43  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
12-22:38:43  INFO: c110, (SDCRBM, 38 devices), 38 devices
12-22:38:43  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
12-22:38:43  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
12-22:38:43  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
12-22:38:44  INFO: c110, (SDCRQ0, 36 devices), 36 devices
12-22:38:44  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
12-22:38:44  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
12-22:38:44  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
12-22:38:44  INFO: c110, (SDCRQ1, 36 devices), 36 devices
12-22:38:44  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
12-22:38:44  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
12-22:38:44  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
12-22:38:44  INFO: c110, (SDCRQ2, 36 devices), 36 devices
12-22:38:44  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
12-22:38:44  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
12-22:38:44  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
12-22:38:44  INFO: c110, (SDCRQM, 36 devices), 36 devices
12-22:38:44  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
12-22:38:44  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
12-22:38:44  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
12-22:38:44  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
12-22:38:45  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
12-22:38:45  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
12-22:38:45  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
12-22:38:45  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
12-22:38:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
12-22:38:45  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
12-22:38:45  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
12-22:38:45  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
12-22:38:45  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
12-22:38:45  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
12-22:38:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
12-22:38:45  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
12-22:38:45  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
12-22:38:45  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
12-22:38:45  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
12-22:38:45  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
12-22:38:45  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
12-22:38:45  INFO: c110, (SDNFB0, 36 devices), 36 devices
12-22:38:45  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
12-22:38:45  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
12-22:38:45  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
12-22:38:45  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
12-22:38:45  INFO: c110, (SDNFB1, 36 devices), 36 devices
12-22:38:46  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
12-22:38:46  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
12-22:38:46  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
12-22:38:46  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
12-22:38:46  INFO: c110, (SDNFB2, 40 devices), 40 devices
12-22:38:46  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
12-22:38:46  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
12-22:38:46  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
12-22:38:46  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
12-22:38:46  INFO: c110, (SDNFQ0, 34 devices), 34 devices
12-22:38:46  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
12-22:38:46  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
12-22:38:46  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
12-22:38:46  INFO: c110, (SDNFQ1, 34 devices), 34 devices
12-22:38:46  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
12-22:38:46  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
12-22:38:46  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
12-22:38:47  INFO: c110, (SDNFQ2, 38 devices), 38 devices
12-22:38:47  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
12-22:38:47  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
12-22:38:47  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
12-22:38:47  INFO: c110, (SDNRB0, 36 devices), 36 devices
12-22:38:47  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
12-22:38:47  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
12-22:38:47  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
12-22:38:47  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
12-22:38:47  INFO: c110, (SDNRB1, 36 devices), 36 devices
12-22:38:47  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
12-22:38:47  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
12-22:38:47  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
12-22:38:47  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
12-22:38:47  INFO: c110, (SDNRB2, 40 devices), 40 devices
12-22:38:47  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
12-22:38:47  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
12-22:38:47  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
12-22:38:47  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
12-22:38:48  INFO: c110, (SDNRQ0, 34 devices), 34 devices
12-22:38:48  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
12-22:38:48  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
12-22:38:48  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
12-22:38:48  INFO: c110, (SDNRQ1, 34 devices), 34 devices
12-22:38:48  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
12-22:38:48  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
12-22:38:48  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
12-22:38:48  INFO: c110, (SDNRQ2, 38 devices), 38 devices
12-22:38:48  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
12-22:38:48  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
12-22:38:48  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
12-22:38:49  INFO: c110, (SDPFB0, 36 devices), 36 devices
12-22:38:49  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
12-22:38:49  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
12-22:38:49  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
12-22:38:49  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
12-22:38:49  INFO: c110, (SDPFB1, 36 devices), 36 devices
12-22:38:49  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
12-22:38:49  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
12-22:38:49  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
12-22:38:49  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
12-22:38:49  INFO: c110, (SDPFB2, 36 devices), 36 devices
12-22:38:49  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
12-22:38:49  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
12-22:38:49  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
12-22:38:49  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
12-22:38:49  INFO: c110, (SDPRB0, 36 devices), 36 devices
12-22:38:49  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
12-22:38:49  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
12-22:38:49  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
12-22:38:49  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
12-22:38:50  INFO: c110, (SDPRB1, 36 devices), 36 devices
12-22:38:50  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
12-22:38:50  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
12-22:38:50  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
12-22:38:50  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
12-22:38:50  INFO: c110, (SDPRB2, 36 devices), 36 devices
12-22:38:50  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
12-22:38:50  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
12-22:38:50  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
12-22:38:50  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
12-22:38:50  INFO: c110, (SDPRQ0, 38 devices), 38 devices
12-22:38:50  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
12-22:38:50  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
12-22:38:50  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
12-22:38:50  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
12-22:38:50  INFO: c110, (SDPRQ1, 38 devices), 38 devices
12-22:38:50  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
12-22:38:50  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
12-22:38:50  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
12-22:38:50  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
12-22:38:50  INFO: c110, (SDPRQ2, 38 devices), 38 devices
12-22:38:50  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
12-22:38:50  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
12-22:38:50  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
12-22:38:50  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
12-22:38:50  INFO: c110, (SDPRQM, 38 devices), 38 devices
12-22:38:50  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
12-22:38:51  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
12-22:38:51  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
12-22:38:51  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
12-22:38:51  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
12-22:38:51  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
12-22:38:51  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
12-22:38:51  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
12-22:38:51  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
12-22:38:51  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
12-22:38:51  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
12-22:38:51  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
12-22:38:51  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
12-22:38:51  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
12-22:38:51  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
12-22:38:51  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
12-22:38:52  INFO: c110, (SENRQ0, 42 devices), 42 devices
12-22:38:52  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
12-22:38:52  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
12-22:38:52  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
12-22:38:52  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
12-22:38:52  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
12-22:38:52  INFO: c110, (SENRQ1, 42 devices), 42 devices
12-22:38:52  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
12-22:38:52  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
12-22:38:52  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
12-22:38:52  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
12-22:38:52  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
12-22:38:52  INFO: c110, (SENRQ2, 42 devices), 42 devices
12-22:38:52  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
12-22:38:52  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
12-22:38:52  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
12-22:38:52  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
12-22:38:53  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
12-22:38:53  INFO: c110, (LABHB0, 24 devices), 24 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
12-22:38:53  INFO: c110, (LABHB1, 24 devices), 24 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
12-22:38:53  INFO: c110, (LABHB2, 24 devices), 24 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
12-22:38:53  INFO: c110, (LABHB3, 24 devices), 24 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
12-22:38:53  INFO: c110, (LABLB0, 24 devices), 24 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
12-22:38:53  INFO: c110, (LABLB1, 24 devices), 24 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
12-22:38:53  INFO: c110, (LABLB2, 24 devices), 24 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
12-22:38:53  INFO: c110, (LABLB3, 24 devices), 24 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
12-22:38:53  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
12-22:38:53  INFO: c110, (LACHB0, 21 devices), 21 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
12-22:38:53  INFO: c110, (LACHB1, 21 devices), 21 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
12-22:38:53  INFO: c110, (LACHB2, 21 devices), 21 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
12-22:38:53  INFO: c110, (LACHB3, 25 devices), 25 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
12-22:38:53  INFO: c110, (LACLB0, 21 devices), 21 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
12-22:38:53  INFO: c110, (LACLB1, 21 devices), 21 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
12-22:38:53  INFO: c110, (LACLB2, 21 devices), 21 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
12-22:38:53  INFO: c110, (LACLB3, 23 devices), 23 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
12-22:38:53  INFO: c110, (LANHB0, 18 devices), 18 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
12-22:38:53  INFO: c110, (LANHB1, 18 devices), 18 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
12-22:38:53  INFO: c110, (LANHB2, 22 devices), 22 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
12-22:38:53  INFO: c110, (LANHB3, 26 devices), 26 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
12-22:38:53  INFO: c110, (LANLB0, 18 devices), 18 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
12-22:38:53  INFO: c110, (LANLB1, 18 devices), 18 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
12-22:38:53  INFO: c110, (LANLB2, 24 devices), 24 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
12-22:38:53  INFO: c110, (LANLB3, 26 devices), 26 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
12-22:38:53  INFO: c110, (LAPHB0, 23 devices), 23 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
12-22:38:53  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
12-22:38:53  INFO: c110, (LAPHB1, 23 devices), 23 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
12-22:38:53  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
12-22:38:53  INFO: c110, (LAPHB2, 25 devices), 25 devices
12-22:38:53  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
12-22:38:53  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
12-22:38:53  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
12-22:38:53  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
12-22:38:53  INFO: c110, (LAPHB3, 25 devices), 25 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
12-22:38:54  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
12-22:38:54  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
12-22:38:54  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
12-22:38:54  INFO: c110, (LAPLB0, 23 devices), 23 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
12-22:38:54  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
12-22:38:54  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
12-22:38:54  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
12-22:38:54  INFO: c110, (LAPLB1, 25 devices), 25 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
12-22:38:54  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
12-22:38:54  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
12-22:38:54  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
12-22:38:54  INFO: c110, (LAPLB2, 25 devices), 25 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
12-22:38:54  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
12-22:38:54  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
12-22:38:54  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
12-22:38:54  INFO: c110, (LAPLB3, 25 devices), 25 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
12-22:38:54  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
12-22:38:54  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
12-22:38:54  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
12-22:38:54  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
12-22:38:54  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
12-22:38:54  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
12-22:38:54  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
12-22:38:54  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
12-22:38:54  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
12-22:38:54  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
12-22:38:54  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
12-22:38:54  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
12-22:38:54  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
12-22:38:54  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
12-22:38:54  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
12-22:38:54  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
12-22:38:54  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
12-22:38:54  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
12-22:38:54  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
12-22:38:54  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
12-22:38:54  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
12-22:38:54  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
12-22:38:54  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
12-22:38:54  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
12-22:38:54  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
12-22:38:54  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
12-22:38:54  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
12-22:38:54  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
12-22:38:54  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
13-11:18:22  INFO: ************Create Cell Apr: c110 Logger************
13-11:18:22  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
13-11:18:24  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
13-11:18:24  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
13-11:18:24  INFO: tech->Load tech files of tech:c110 sucessfully
13-11:18:25  INFO: ascell-> Begin processing techc110 @ Thu Mar 13 11:18:25 2025
13-11:18:25  INFO: c110, (DENRQ0, 34 devices), 34 devices
13-11:18:25  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
13-11:18:25  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
13-11:18:25  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
13-11:18:26  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
13-11:18:26  INFO: c110, (DENRQ1, 34 devices), 34 devices
13-11:18:26  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
13-11:18:26  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
13-11:18:26  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
13-11:18:26  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
13-11:18:26  INFO: c110, (DENRQ2, 34 devices), 34 devices
13-11:18:26  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
13-11:18:26  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
13-11:18:26  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
13-11:18:27  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
13-11:18:27  INFO: c110, (DFANRQ0, 28 devices), 28 devices
13-11:18:27  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
13-11:18:27  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
13-11:18:27  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
13-11:18:27  INFO: c110, (DFANRQ1, 28 devices), 28 devices
13-11:18:27  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
13-11:18:27  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
13-11:18:27  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
13-11:18:27  INFO: c110, (DFANRQ2, 28 devices), 28 devices
13-11:18:27  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
13-11:18:27  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
13-11:18:27  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
13-11:18:27  INFO: c110, (DFBFB0, 32 devices), 32 devices
13-11:18:27  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
13-11:18:27  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
13-11:18:27  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
13-11:18:27  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
13-11:19:02  INFO: ************Create Cell Apr: c110 Logger************
13-11:19:02  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
13-11:19:04  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
13-11:19:04  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
13-11:19:04  INFO: tech->Load tech files of tech:c110 sucessfully
13-11:19:06  INFO: ascell-> Begin processing techc110 @ Thu Mar 13 11:19:06 2025
13-11:19:06  INFO: c110, (DENRQ0, 34 devices), 34 devices
13-11:19:06  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
13-11:19:06  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
13-11:19:06  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
13-11:19:06  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
13-11:19:06  INFO: c110, (DENRQ1, 34 devices), 34 devices
13-11:19:06  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
13-11:19:06  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
13-11:19:06  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
13-11:19:07  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
13-11:19:07  INFO: c110, (DENRQ2, 34 devices), 34 devices
13-11:19:07  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
13-11:19:07  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
13-11:19:07  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
13-11:19:07  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
13-11:19:07  INFO: c110, (DFANRQ0, 28 devices), 28 devices
13-11:19:07  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
13-11:19:07  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
13-11:19:07  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
13-11:19:07  INFO: c110, (DFANRQ1, 28 devices), 28 devices
13-11:19:07  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
13-11:19:07  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
13-11:19:07  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
13-11:19:07  INFO: c110, (DFANRQ2, 28 devices), 28 devices
13-11:19:07  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
13-11:19:07  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
13-11:19:08  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
13-11:19:08  INFO: c110, (DFBFB0, 32 devices), 32 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
13-11:19:08  INFO: c110, (DFBFB1, 32 devices), 32 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
13-11:19:08  INFO: c110, (DFBFB2, 32 devices), 32 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
13-11:19:08  INFO: c110, (DFBRB0, 32 devices), 32 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
13-11:19:08  INFO: c110, (DFBRB1, 32 devices), 32 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
13-11:19:08  INFO: c110, (DFBRB2, 32 devices), 32 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
13-11:19:08  INFO: c110, (DFBRBM, 32 devices), 32 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
13-11:19:08  INFO: c110, (DFBRQ0, 30 devices), 30 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
13-11:19:08  INFO: c110, (DFBRQ1, 30 devices), 30 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
13-11:19:08  INFO: c110, (DFBRQ2, 30 devices), 30 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
13-11:19:08  INFO: c110, (DFCFB0, 30 devices), 30 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
13-11:19:08  INFO: c110, (DFCFB1, 30 devices), 30 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
13-11:19:08  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
13-11:19:08  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
13-11:19:08  INFO: c110, (DFCFB2, 30 devices), 30 devices
13-11:19:08  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
13-11:19:09  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
13-11:19:09  INFO: c110, (DFCRB0, 30 devices), 30 devices
13-11:19:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
13-11:19:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
13-11:19:09  INFO: c110, (DFCRB1, 30 devices), 30 devices
13-11:19:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
13-11:19:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
13-11:19:09  INFO: c110, (DFCRB2, 32 devices), 32 devices
13-11:19:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
13-11:19:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
13-11:19:09  INFO: c110, (DFCRBM, 30 devices), 30 devices
13-11:19:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
13-11:19:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
13-11:19:09  INFO: c110, (DFCRQ0, 30 devices), 30 devices
13-11:19:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
13-11:19:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
13-11:19:09  INFO: c110, (DFCRQ1, 30 devices), 30 devices
13-11:19:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
13-11:19:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
13-11:19:09  INFO: c110, (DFCRQ2, 30 devices), 30 devices
13-11:19:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
13-11:19:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
13-11:19:09  INFO: c110, (DFCRQ3, 28 devices), 28 devices
13-11:19:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
13-11:19:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
13-11:19:09  INFO: c110, (DFCRQM, 30 devices), 30 devices
13-11:19:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
13-11:19:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
13-11:19:09  INFO: c110, (DFNFB0, 28 devices), 28 devices
13-11:19:09  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
13-11:19:09  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
13-11:19:09  INFO: c110, (DFNFB1, 28 devices), 28 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
13-11:19:10  INFO: c110, (DFNFB2, 28 devices), 28 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
13-11:19:10  INFO: c110, (DFNFQ0, 26 devices), 26 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
13-11:19:10  INFO: c110, (DFNFQ1, 26 devices), 26 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
13-11:19:10  INFO: c110, (DFNFQ2, 26 devices), 26 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
13-11:19:10  INFO: c110, (DFNRB0, 28 devices), 28 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
13-11:19:10  INFO: c110, (DFNRB1, 28 devices), 28 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
13-11:19:10  INFO: c110, (DFNRB2, 28 devices), 28 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
13-11:19:10  INFO: c110, (DFNRQ0, 26 devices), 26 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
13-11:19:10  INFO: c110, (DFNRQ1, 26 devices), 26 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
13-11:19:10  INFO: c110, (DFNRQ2, 26 devices), 26 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
13-11:19:10  INFO: c110, (DFPFB0, 28 devices), 28 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
13-11:19:10  INFO: c110, (DFPFB1, 28 devices), 28 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
13-11:19:10  INFO: c110, (DFPFB2, 28 devices), 28 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
13-11:19:10  INFO: c110, (DFPRB0, 28 devices), 28 devices
13-11:19:10  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
13-11:19:10  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
13-11:19:11  INFO: c110, (DFPRB1, 28 devices), 28 devices
13-11:19:11  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
13-11:19:11  INFO: c110, (DFPRB2, 28 devices), 28 devices
13-11:19:11  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
13-11:19:11  INFO: c110, (DFPRQ0, 30 devices), 30 devices
13-11:19:11  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
13-11:19:11  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
13-11:19:11  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
13-11:19:11  INFO: c110, (DFPRQ1, 30 devices), 30 devices
13-11:19:11  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
13-11:19:11  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
13-11:19:11  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
13-11:19:11  INFO: c110, (DFPRQ2, 30 devices), 30 devices
13-11:19:11  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
13-11:19:11  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
13-11:19:11  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
13-11:19:11  INFO: c110, (DFPRQM, 30 devices), 30 devices
13-11:19:11  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
13-11:19:11  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
13-11:19:11  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
13-11:19:11  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
13-11:19:11  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
13-11:19:11  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
13-11:19:11  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
13-11:19:11  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
13-11:19:11  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
13-11:19:11  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
13-11:19:11  INFO: c110, (DMNRQ0, 34 devices), 34 devices
13-11:19:11  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
13-11:19:11  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
13-11:19:11  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
13-11:19:12  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
13-11:19:12  INFO: c110, (DMNRQ1, 34 devices), 34 devices
13-11:19:12  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
13-11:19:12  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
13-11:19:12  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
13-11:19:12  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
13-11:19:12  INFO: c110, (DMNRQ2, 34 devices), 34 devices
13-11:19:12  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
13-11:19:12  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
13-11:19:12  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
13-11:19:12  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
13-11:19:12  INFO: c110, (SDANRQ0, 36 devices), 36 devices
13-11:19:12  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
13-11:19:12  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
13-11:19:12  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
13-11:19:12  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
13-11:19:12  INFO: c110, (SDANRQ1, 36 devices), 36 devices
13-11:19:12  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
13-11:19:12  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
13-11:19:12  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
13-11:19:13  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
13-11:19:13  INFO: c110, (SDANRQ2, 36 devices), 36 devices
13-11:19:13  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
13-11:19:13  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
13-11:19:13  INFO: c110, (SDBFB0, 40 devices), 40 devices
13-11:19:13  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
13-11:19:13  INFO: c110, (SDBFB1, 40 devices), 40 devices
13-11:19:13  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
13-11:19:13  INFO: c110, (SDBFB2, 40 devices), 40 devices
13-11:19:13  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
13-11:19:13  INFO: c110, (SDBRB0, 40 devices), 40 devices
13-11:19:13  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
13-11:19:13  INFO: c110, (SDBRB1, 40 devices), 40 devices
13-11:19:13  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
13-11:19:13  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
13-11:19:13  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
13-11:19:13  INFO: c110, (SDBRB2, 44 devices), 44 devices
13-11:19:13  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
13-11:19:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
13-11:19:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
13-11:19:14  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
13-11:19:14  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
13-11:19:14  INFO: c110, (SDBRBM, 40 devices), 40 devices
13-11:19:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
13-11:19:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
13-11:19:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
13-11:19:14  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
13-11:19:14  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
13-11:19:14  INFO: c110, (SDBRQ0, 38 devices), 38 devices
13-11:19:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
13-11:19:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
13-11:19:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
13-11:19:14  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
13-11:19:14  INFO: c110, (SDBRQ1, 38 devices), 38 devices
13-11:19:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
13-11:19:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
13-11:19:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
13-11:19:14  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
13-11:19:14  INFO: c110, (SDBRQ2, 42 devices), 42 devices
13-11:19:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
13-11:19:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
13-11:19:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
13-11:19:14  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
13-11:19:14  INFO: c110, (SDCFB0, 38 devices), 38 devices
13-11:19:15  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
13-11:19:15  INFO: c110, (SDCFB1, 38 devices), 38 devices
13-11:19:15  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
13-11:19:15  INFO: c110, (SDCFB2, 38 devices), 38 devices
13-11:19:15  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
13-11:19:15  INFO: c110, (SDCRB0, 38 devices), 38 devices
13-11:19:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
13-11:19:15  INFO: c110, (SDCRB1, 38 devices), 38 devices
13-11:19:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
13-11:19:15  INFO: c110, (SDCRB2, 40 devices), 40 devices
13-11:19:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
13-11:19:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
13-11:19:15  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
13-11:19:16  INFO: c110, (SDCRBM, 38 devices), 38 devices
13-11:19:16  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
13-11:19:16  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
13-11:19:16  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
13-11:19:16  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
13-11:19:16  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
13-11:19:16  INFO: c110, (SDCRQ0, 36 devices), 36 devices
13-11:19:16  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
13-11:19:16  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
13-11:19:16  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
13-11:19:16  INFO: c110, (SDCRQ1, 36 devices), 36 devices
13-11:19:16  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
13-11:19:16  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
13-11:19:16  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
13-11:19:16  INFO: c110, (SDCRQ2, 36 devices), 36 devices
13-11:19:16  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
13-11:19:16  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
13-11:19:16  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
13-11:19:17  INFO: c110, (SDCRQM, 36 devices), 36 devices
13-11:19:17  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
13-11:19:17  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
13-11:19:17  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
13-11:19:17  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
13-11:19:17  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
13-11:19:17  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
13-11:19:17  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
13-11:19:17  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
13-11:19:17  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
13-11:19:17  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
13-11:19:17  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
13-11:19:17  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
13-11:19:17  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
13-11:19:17  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
13-11:19:17  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
13-11:19:17  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
13-11:19:17  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
13-11:19:17  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
13-11:19:17  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
13-11:19:17  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
13-11:19:18  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
13-11:19:18  INFO: c110, (SDNFB0, 36 devices), 36 devices
13-11:19:18  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
13-11:19:18  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
13-11:19:18  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
13-11:19:18  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
13-11:19:18  INFO: c110, (SDNFB1, 36 devices), 36 devices
13-11:19:18  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
13-11:19:18  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
13-11:19:18  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
13-11:19:18  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
13-11:19:18  INFO: c110, (SDNFB2, 40 devices), 40 devices
13-11:19:18  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
13-11:19:18  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
13-11:19:18  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
13-11:19:18  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
13-11:19:19  INFO: c110, (SDNFQ0, 34 devices), 34 devices
13-11:19:19  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
13-11:19:19  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
13-11:19:19  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
13-11:19:19  INFO: c110, (SDNFQ1, 34 devices), 34 devices
13-11:19:19  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
13-11:19:19  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
13-11:19:19  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
13-11:19:19  INFO: c110, (SDNFQ2, 38 devices), 38 devices
13-11:19:19  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
13-11:19:19  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
13-11:19:19  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
13-11:19:19  INFO: c110, (SDNRB0, 36 devices), 36 devices
13-11:19:19  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
13-11:19:19  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
13-11:19:19  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
13-11:19:19  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
13-11:19:20  INFO: c110, (SDNRB1, 36 devices), 36 devices
13-11:19:20  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
13-11:19:20  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
13-11:19:20  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
13-11:19:20  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
13-11:19:20  INFO: c110, (SDNRB2, 40 devices), 40 devices
13-11:19:20  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
13-11:19:20  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
13-11:19:20  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
13-11:19:20  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
13-11:19:20  INFO: c110, (SDNRQ0, 34 devices), 34 devices
13-11:19:20  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
13-11:19:20  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
13-11:19:20  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
13-11:19:21  INFO: c110, (SDNRQ1, 34 devices), 34 devices
13-11:19:21  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
13-11:19:21  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
13-11:19:21  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
13-11:19:21  INFO: c110, (SDNRQ2, 38 devices), 38 devices
13-11:19:21  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
13-11:19:21  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
13-11:19:21  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
13-11:19:21  INFO: c110, (SDPFB0, 36 devices), 36 devices
13-11:19:21  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
13-11:19:21  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
13-11:19:21  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
13-11:19:21  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
13-11:19:21  INFO: c110, (SDPFB1, 36 devices), 36 devices
13-11:19:21  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
13-11:19:21  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
13-11:19:21  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
13-11:19:21  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
13-11:19:22  INFO: c110, (SDPFB2, 36 devices), 36 devices
13-11:19:22  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
13-11:19:22  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
13-11:19:22  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
13-11:19:22  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
13-11:19:22  INFO: c110, (SDPRB0, 36 devices), 36 devices
13-11:19:22  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
13-11:19:22  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
13-11:19:22  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
13-11:19:22  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
13-11:19:22  INFO: c110, (SDPRB1, 36 devices), 36 devices
13-11:19:22  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
13-11:19:22  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
13-11:19:22  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
13-11:19:22  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
13-11:19:22  INFO: c110, (SDPRB2, 36 devices), 36 devices
13-11:19:22  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
13-11:19:22  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
13-11:19:22  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
13-11:19:22  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
13-11:19:22  INFO: c110, (SDPRQ0, 38 devices), 38 devices
13-11:19:22  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
13-11:19:22  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
13-11:19:22  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
13-11:19:22  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
13-11:19:23  INFO: c110, (SDPRQ1, 38 devices), 38 devices
13-11:19:23  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
13-11:19:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
13-11:19:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
13-11:19:23  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
13-11:19:23  INFO: c110, (SDPRQ2, 38 devices), 38 devices
13-11:19:23  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
13-11:19:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
13-11:19:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
13-11:19:23  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
13-11:19:23  INFO: c110, (SDPRQM, 38 devices), 38 devices
13-11:19:23  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
13-11:19:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
13-11:19:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
13-11:19:23  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
13-11:19:23  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
13-11:19:23  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
13-11:19:23  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
13-11:19:23  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
13-11:19:23  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
13-11:19:23  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
13-11:19:23  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
13-11:19:23  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
13-11:19:24  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
13-11:19:24  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
13-11:19:24  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
13-11:19:24  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
13-11:19:24  INFO: c110, (SENRQ0, 42 devices), 42 devices
13-11:19:24  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
13-11:19:24  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
13-11:19:24  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
13-11:19:24  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
13-11:19:24  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
13-11:19:24  INFO: c110, (SENRQ1, 42 devices), 42 devices
13-11:19:24  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
13-11:19:24  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
13-11:19:24  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
13-11:19:24  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
13-11:19:24  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
13-11:19:24  INFO: c110, (SENRQ2, 42 devices), 42 devices
13-11:19:24  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
13-11:19:24  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
13-11:19:24  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
13-11:19:25  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
13-11:19:25  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
13-11:19:25  INFO: c110, (LABHB0, 24 devices), 24 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
13-11:19:25  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
13-11:19:25  INFO: c110, (LABHB1, 24 devices), 24 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
13-11:19:25  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
13-11:19:25  INFO: c110, (LABHB2, 24 devices), 24 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
13-11:19:25  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
13-11:19:25  INFO: c110, (LABHB3, 24 devices), 24 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
13-11:19:25  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
13-11:19:25  INFO: c110, (LABLB0, 24 devices), 24 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
13-11:19:25  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
13-11:19:25  INFO: c110, (LABLB1, 24 devices), 24 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
13-11:19:25  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
13-11:19:25  INFO: c110, (LABLB2, 24 devices), 24 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
13-11:19:25  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
13-11:19:25  INFO: c110, (LABLB3, 24 devices), 24 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
13-11:19:25  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
13-11:19:25  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
13-11:19:25  INFO: c110, (LACHB0, 21 devices), 21 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
13-11:19:25  INFO: c110, (LACHB1, 21 devices), 21 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
13-11:19:25  INFO: c110, (LACHB2, 21 devices), 21 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
13-11:19:25  INFO: c110, (LACHB3, 25 devices), 25 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
13-11:19:25  INFO: c110, (LACLB0, 21 devices), 21 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
13-11:19:25  INFO: c110, (LACLB1, 21 devices), 21 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
13-11:19:25  INFO: c110, (LACLB2, 21 devices), 21 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
13-11:19:25  INFO: c110, (LACLB3, 23 devices), 23 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
13-11:19:25  INFO: c110, (LANHB0, 18 devices), 18 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
13-11:19:25  INFO: c110, (LANHB1, 18 devices), 18 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
13-11:19:25  INFO: c110, (LANHB2, 22 devices), 22 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
13-11:19:25  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
13-11:19:25  INFO: c110, (LANHB3, 26 devices), 26 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
13-11:19:25  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
13-11:19:25  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
13-11:19:25  INFO: c110, (LANLB0, 18 devices), 18 devices
13-11:19:25  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
13-11:19:26  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
13-11:19:26  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
13-11:19:26  INFO: c110, (LANLB1, 18 devices), 18 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
13-11:19:26  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
13-11:19:26  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
13-11:19:26  INFO: c110, (LANLB2, 24 devices), 24 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
13-11:19:26  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
13-11:19:26  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
13-11:19:26  INFO: c110, (LANLB3, 26 devices), 26 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
13-11:19:26  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
13-11:19:26  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
13-11:19:26  INFO: c110, (LAPHB0, 23 devices), 23 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
13-11:19:26  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
13-11:19:26  INFO: c110, (LAPHB1, 23 devices), 23 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
13-11:19:26  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
13-11:19:26  INFO: c110, (LAPHB2, 25 devices), 25 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
13-11:19:26  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
13-11:19:26  INFO: c110, (LAPHB3, 25 devices), 25 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
13-11:19:26  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
13-11:19:26  INFO: c110, (LAPLB0, 23 devices), 23 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
13-11:19:26  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
13-11:19:26  INFO: c110, (LAPLB1, 25 devices), 25 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
13-11:19:26  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
13-11:19:26  INFO: c110, (LAPLB2, 25 devices), 25 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
13-11:19:26  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
13-11:19:26  INFO: c110, (LAPLB3, 25 devices), 25 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
13-11:19:26  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
13-11:19:26  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
13-11:19:26  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
13-11:19:26  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
13-11:19:26  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
13-11:19:26  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
13-11:19:26  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
13-11:19:26  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
13-11:19:26  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
13-11:19:26  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
13-11:19:26  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
13-11:19:26  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
13-11:19:26  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
13-11:19:26  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
13-11:19:26  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
13-11:19:26  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
13-11:19:26  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
13-11:19:26  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
13-11:19:26  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
13-11:19:26  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
13-11:19:26  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
13-11:19:27  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
13-11:19:27  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
13-11:19:27  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
13-11:19:27  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
13-11:19:27  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
13-11:19:27  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
13-11:19:27  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
13-11:19:27  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
13-11:19:27  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
13-11:19:27  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
13-11:19:27  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
13-11:19:27  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
13-11:19:27  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
13-11:19:27  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
13-11:19:27  INFO: 4. inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
13-11:22:29  INFO: ************Create Cell Apr: c110 Logger************
13-11:22:29  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
13-11:22:30  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
13-11:22:30  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
13-11:22:30  INFO: tech->Load tech files of tech:c110 sucessfully
13-11:22:31  INFO: ascell-> Begin processing techc110 @ Thu Mar 13 11:22:31 2025
13-11:22:31  INFO: c110, (DENRQ0, 34 devices), 34 devices
13-11:22:31  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
13-11:22:31  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
13-11:22:31  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
13-11:22:31  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
13-11:22:31  INFO: c110, (DENRQ1, 34 devices), 34 devices
13-11:22:31  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
13-11:22:31  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
13-11:22:31  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
13-11:22:31  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
13-11:22:31  INFO: c110, (DENRQ2, 34 devices), 34 devices
13-11:22:31  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
13-11:22:31  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
13-11:22:31  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
13-11:22:31  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
13-11:22:31  INFO: c110, (DFANRQ0, 28 devices), 28 devices
13-11:22:31  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
13-11:22:31  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
13-11:22:31  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
13-11:22:31  INFO: c110, (DFANRQ1, 28 devices), 28 devices
13-11:22:31  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
13-11:22:31  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
13-11:22:31  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
13-11:22:31  INFO: c110, (DFANRQ2, 28 devices), 28 devices
13-11:22:31  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
13-11:22:32  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
13-11:22:32  INFO: c110, (DFBFB0, 32 devices), 32 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
13-11:22:32  INFO: c110, (DFBFB1, 32 devices), 32 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
13-11:22:32  INFO: c110, (DFBFB2, 32 devices), 32 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
13-11:22:32  INFO: c110, (DFBRB0, 32 devices), 32 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
13-11:22:32  INFO: c110, (DFBRB1, 32 devices), 32 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
13-11:22:32  INFO: c110, (DFBRB2, 32 devices), 32 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
13-11:22:32  INFO: c110, (DFBRBM, 32 devices), 32 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
13-11:22:32  INFO: c110, (DFBRQ0, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
13-11:22:32  INFO: c110, (DFBRQ1, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
13-11:22:32  INFO: c110, (DFBRQ2, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
13-11:22:32  INFO: c110, (DFCFB0, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
13-11:22:32  INFO: c110, (DFCFB1, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
13-11:22:32  INFO: c110, (DFCFB2, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
13-11:22:32  INFO: c110, (DFCRB0, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
13-11:22:32  INFO: c110, (DFCRB1, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
13-11:22:32  INFO: c110, (DFCRB2, 32 devices), 32 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
13-11:22:32  INFO: c110, (DFCRBM, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
13-11:22:32  INFO: c110, (DFCRQ0, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
13-11:22:32  INFO: c110, (DFCRQ1, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
13-11:22:32  INFO: c110, (DFCRQ2, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
13-11:22:32  INFO: c110, (DFCRQ3, 28 devices), 28 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
13-11:22:32  INFO: c110, (DFCRQM, 30 devices), 30 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
13-11:22:32  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
13-11:22:32  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
13-11:22:32  INFO: c110, (DFNFB0, 28 devices), 28 devices
13-11:22:32  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
13-11:22:33  INFO: c110, (DFNFB1, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
13-11:22:33  INFO: c110, (DFNFB2, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
13-11:22:33  INFO: c110, (DFNFQ0, 26 devices), 26 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
13-11:22:33  INFO: c110, (DFNFQ1, 26 devices), 26 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
13-11:22:33  INFO: c110, (DFNFQ2, 26 devices), 26 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
13-11:22:33  INFO: c110, (DFNRB0, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
13-11:22:33  INFO: c110, (DFNRB1, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
13-11:22:33  INFO: c110, (DFNRB2, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
13-11:22:33  INFO: c110, (DFNRQ0, 26 devices), 26 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
13-11:22:33  INFO: c110, (DFNRQ1, 26 devices), 26 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
13-11:22:33  INFO: c110, (DFNRQ2, 26 devices), 26 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
13-11:22:33  INFO: c110, (DFPFB0, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
13-11:22:33  INFO: c110, (DFPFB1, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
13-11:22:33  INFO: c110, (DFPFB2, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
13-11:22:33  INFO: c110, (DFPRB0, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
13-11:22:33  INFO: c110, (DFPRB1, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
13-11:22:33  INFO: c110, (DFPRB2, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
13-11:22:33  INFO: c110, (DFPRQ0, 30 devices), 30 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
13-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
13-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
13-11:22:33  INFO: c110, (DFPRQ1, 30 devices), 30 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
13-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
13-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
13-11:22:33  INFO: c110, (DFPRQ2, 30 devices), 30 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
13-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
13-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
13-11:22:33  INFO: c110, (DFPRQM, 30 devices), 30 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
13-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
13-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
13-11:22:33  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
13-11:22:33  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
13-11:22:33  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
13-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
13-11:22:33  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
13-11:22:33  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
13-11:22:33  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
13-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
13-11:22:34  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
13-11:22:34  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
13-11:22:34  INFO: c110, (DMNRQ0, 34 devices), 34 devices
13-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
13-11:22:34  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
13-11:22:34  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
13-11:22:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
13-11:22:34  INFO: c110, (DMNRQ1, 34 devices), 34 devices
13-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
13-11:22:34  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
13-11:22:34  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
13-11:22:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
13-11:22:34  INFO: c110, (DMNRQ2, 34 devices), 34 devices
13-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
13-11:22:34  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
13-11:22:34  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
13-11:22:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
13-11:22:34  INFO: c110, (SDANRQ0, 36 devices), 36 devices
13-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
13-11:22:34  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
13-11:22:34  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
13-11:22:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
13-11:22:34  INFO: c110, (SDANRQ1, 36 devices), 36 devices
13-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
13-11:22:34  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
13-11:22:34  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
13-11:22:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
13-11:22:34  INFO: c110, (SDANRQ2, 36 devices), 36 devices
13-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
13-11:22:34  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
13-11:22:34  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
13-11:22:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
13-11:22:34  INFO: c110, (SDBFB0, 40 devices), 40 devices
13-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
13-11:22:34  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
13-11:22:34  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
13-11:22:34  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
13-11:22:34  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
13-11:22:35  INFO: c110, (SDBFB1, 40 devices), 40 devices
13-11:22:35  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
13-11:22:35  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
13-11:22:35  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
13-11:22:35  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
13-11:22:35  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
13-11:22:35  INFO: c110, (SDBFB2, 40 devices), 40 devices
13-11:22:35  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
13-11:22:35  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
13-11:22:35  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
13-11:22:35  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
13-11:22:35  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
13-11:22:35  INFO: c110, (SDBRB0, 40 devices), 40 devices
13-11:22:35  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
13-11:22:35  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
13-11:22:35  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
13-11:22:35  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
13-11:22:35  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
13-11:22:35  INFO: c110, (SDBRB1, 40 devices), 40 devices
13-11:22:35  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
13-11:22:35  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
13-11:22:35  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
13-11:22:35  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
13-11:22:35  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
13-11:22:35  INFO: c110, (SDBRB2, 44 devices), 44 devices
13-11:22:35  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
13-11:22:35  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
13-11:22:35  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
13-11:22:35  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
13-11:22:35  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
13-11:22:36  INFO: c110, (SDBRBM, 40 devices), 40 devices
13-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
13-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
13-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
13-11:22:36  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
13-11:22:36  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
13-11:22:36  INFO: c110, (SDBRQ0, 38 devices), 38 devices
13-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
13-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
13-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
13-11:22:36  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
13-11:22:36  INFO: c110, (SDBRQ1, 38 devices), 38 devices
13-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
13-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
13-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
13-11:22:36  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
13-11:22:36  INFO: c110, (SDBRQ2, 42 devices), 42 devices
13-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
13-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
13-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
13-11:22:36  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
13-11:22:36  INFO: c110, (SDCFB0, 38 devices), 38 devices
13-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
13-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
13-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
13-11:22:36  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
13-11:22:36  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
13-11:22:37  INFO: c110, (SDCFB1, 38 devices), 38 devices
13-11:22:37  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
13-11:22:37  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
13-11:22:37  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
13-11:22:37  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
13-11:22:37  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
13-11:22:37  INFO: c110, (SDCFB2, 38 devices), 38 devices
13-11:22:37  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
13-11:22:37  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
13-11:22:37  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
13-11:22:37  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
13-11:22:37  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
13-11:22:37  INFO: c110, (SDCRB0, 38 devices), 38 devices
13-11:22:37  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
13-11:22:37  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
13-11:22:37  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
13-11:22:37  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
13-11:22:37  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
13-11:22:37  INFO: c110, (SDCRB1, 38 devices), 38 devices
13-11:22:37  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
13-11:22:37  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
13-11:22:37  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
13-11:22:37  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
13-11:22:37  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
13-11:22:37  INFO: c110, (SDCRB2, 40 devices), 40 devices
13-11:22:37  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
13-11:22:37  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
13-11:22:37  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
13-11:22:37  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
13-11:22:38  INFO: c110, (SDCRBM, 38 devices), 38 devices
13-11:22:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
13-11:22:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
13-11:22:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
13-11:22:38  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
13-11:22:38  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
13-11:22:38  INFO: c110, (SDCRQ0, 36 devices), 36 devices
13-11:22:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
13-11:22:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
13-11:22:38  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
13-11:22:38  INFO: c110, (SDCRQ1, 36 devices), 36 devices
13-11:22:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
13-11:22:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
13-11:22:38  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
13-11:22:38  INFO: c110, (SDCRQ2, 36 devices), 36 devices
13-11:22:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
13-11:22:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
13-11:22:38  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
13-11:22:38  INFO: c110, (SDCRQM, 36 devices), 36 devices
13-11:22:38  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
13-11:22:38  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
13-11:22:38  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
13-11:22:39  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
13-11:22:39  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
13-11:22:39  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
13-11:22:39  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
13-11:22:39  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
13-11:22:39  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
13-11:22:39  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
13-11:22:39  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
13-11:22:39  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
13-11:22:39  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
13-11:22:39  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
13-11:22:39  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
13-11:22:39  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
13-11:22:39  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
13-11:22:39  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
13-11:22:39  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
13-11:22:39  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
13-11:22:40  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
13-11:22:40  INFO: c110, (SDNFB0, 36 devices), 36 devices
13-11:22:40  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
13-11:22:40  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
13-11:22:40  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
13-11:22:40  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
13-11:22:40  INFO: c110, (SDNFB1, 36 devices), 36 devices
13-11:22:40  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
13-11:22:40  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
13-11:22:40  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
13-11:22:40  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
13-11:22:40  INFO: c110, (SDNFB2, 40 devices), 40 devices
13-11:22:40  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
13-11:22:40  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
13-11:22:40  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
13-11:22:40  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
13-11:22:41  INFO: c110, (SDNFQ0, 34 devices), 34 devices
13-11:22:41  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
13-11:22:41  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
13-11:22:41  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
13-11:22:41  INFO: c110, (SDNFQ1, 34 devices), 34 devices
13-11:22:41  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
13-11:22:41  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
13-11:22:41  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
13-11:22:41  INFO: c110, (SDNFQ2, 38 devices), 38 devices
13-11:22:41  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
13-11:22:41  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
13-11:22:41  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
13-11:22:41  INFO: c110, (SDNRB0, 36 devices), 36 devices
13-11:22:41  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
13-11:22:41  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
13-11:22:41  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
13-11:22:41  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
13-11:22:42  INFO: c110, (SDNRB1, 36 devices), 36 devices
13-11:22:42  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
13-11:22:42  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
13-11:22:42  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
13-11:22:42  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
13-11:22:42  INFO: c110, (SDNRB2, 40 devices), 40 devices
13-11:22:42  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
13-11:22:42  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
13-11:22:42  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
13-11:22:42  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
13-11:22:42  INFO: c110, (SDNRQ0, 34 devices), 34 devices
13-11:22:42  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
13-11:22:42  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
13-11:22:42  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
13-11:22:43  INFO: c110, (SDNRQ1, 34 devices), 34 devices
13-11:22:43  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
13-11:22:43  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
13-11:22:43  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
13-11:22:43  INFO: c110, (SDNRQ2, 38 devices), 38 devices
13-11:22:43  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
13-11:22:43  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
13-11:22:43  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
13-11:22:43  INFO: c110, (SDPFB0, 36 devices), 36 devices
13-11:22:43  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
13-11:22:43  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
13-11:22:43  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
13-11:22:43  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
13-11:22:43  INFO: c110, (SDPFB1, 36 devices), 36 devices
13-11:22:43  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
13-11:22:43  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
13-11:22:44  INFO: c110, (SDPFB2, 36 devices), 36 devices
13-11:22:44  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
13-11:22:44  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
13-11:22:44  INFO: c110, (SDPRB0, 36 devices), 36 devices
13-11:22:44  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
13-11:22:44  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
13-11:22:44  INFO: c110, (SDPRB1, 36 devices), 36 devices
13-11:22:44  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
13-11:22:44  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
13-11:22:44  INFO: c110, (SDPRB2, 36 devices), 36 devices
13-11:22:44  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
13-11:22:44  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
13-11:22:44  INFO: c110, (SDPRQ0, 38 devices), 38 devices
13-11:22:44  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
13-11:22:44  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
13-11:22:44  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
13-11:22:44  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
13-11:22:45  INFO: c110, (SDPRQ1, 38 devices), 38 devices
13-11:22:45  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
13-11:22:45  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
13-11:22:45  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
13-11:22:45  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
13-11:22:45  INFO: c110, (SDPRQ2, 38 devices), 38 devices
13-11:22:45  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
13-11:22:45  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
13-11:22:45  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
13-11:22:45  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
13-11:22:45  INFO: c110, (SDPRQM, 38 devices), 38 devices
13-11:22:45  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
13-11:22:45  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
13-11:22:45  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
13-11:22:45  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
13-11:22:45  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
13-11:22:45  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
13-11:22:45  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
13-11:22:45  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
13-11:22:45  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ0: sync
13-11:22:45  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
13-11:22:45  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
13-11:22:45  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
13-11:22:45  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
13-11:22:45  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ1: sync
13-11:22:45  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
13-11:22:45  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
13-11:22:45  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
13-11:22:45  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
13-11:22:46  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ2: sync
13-11:22:46  INFO: c110, (SENRQ0, 42 devices), 42 devices
13-11:22:46  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
13-11:22:46  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
13-11:22:46  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
13-11:22:46  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
13-11:22:46  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
13-11:22:46  INFO: c110, (SENRQ1, 42 devices), 42 devices
13-11:22:46  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
13-11:22:46  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
13-11:22:46  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
13-11:22:46  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
13-11:22:46  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
13-11:22:46  INFO: c110, (SENRQ2, 42 devices), 42 devices
13-11:22:46  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
13-11:22:46  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
13-11:22:46  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
13-11:22:46  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
13-11:22:46  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
13-11:22:47  INFO: c110, (LABHB0, 24 devices), 24 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
13-11:22:47  INFO: c110, (LABHB1, 24 devices), 24 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
13-11:22:47  INFO: c110, (LABHB2, 24 devices), 24 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
13-11:22:47  INFO: c110, (LABHB3, 24 devices), 24 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
13-11:22:47  INFO: c110, (LABLB0, 24 devices), 24 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
13-11:22:47  INFO: c110, (LABLB1, 24 devices), 24 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
13-11:22:47  INFO: c110, (LABLB2, 24 devices), 24 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
13-11:22:47  INFO: c110, (LABLB3, 24 devices), 24 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
13-11:22:47  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
13-11:22:47  INFO: c110, (LACHB0, 21 devices), 21 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
13-11:22:47  INFO: c110, (LACHB1, 21 devices), 21 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
13-11:22:47  INFO: c110, (LACHB2, 21 devices), 21 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
13-11:22:47  INFO: c110, (LACHB3, 25 devices), 25 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
13-11:22:47  INFO: c110, (LACLB0, 21 devices), 21 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
13-11:22:47  INFO: c110, (LACLB1, 21 devices), 21 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
13-11:22:47  INFO: c110, (LACLB2, 21 devices), 21 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
13-11:22:47  INFO: c110, (LACLB3, 23 devices), 23 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
13-11:22:47  INFO: c110, (LANHB0, 18 devices), 18 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
13-11:22:47  INFO: c110, (LANHB1, 18 devices), 18 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
13-11:22:47  INFO: c110, (LANHB2, 22 devices), 22 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
13-11:22:47  INFO: c110, (LANHB3, 26 devices), 26 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
13-11:22:47  INFO: c110, (LANLB0, 18 devices), 18 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
13-11:22:47  INFO: c110, (LANLB1, 18 devices), 18 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
13-11:22:47  INFO: c110, (LANLB2, 24 devices), 24 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
13-11:22:47  INFO: c110, (LANLB3, 26 devices), 26 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
13-11:22:47  INFO: c110, (LAPHB0, 23 devices), 23 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
13-11:22:47  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
13-11:22:47  INFO: c110, (LAPHB1, 23 devices), 23 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
13-11:22:47  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
13-11:22:47  INFO: c110, (LAPHB2, 25 devices), 25 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
13-11:22:47  INFO: c110, (LAPHB3, 25 devices), 25 devices
13-11:22:47  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
13-11:22:47  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
13-11:22:47  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
13-11:22:47  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
13-11:22:48  INFO: c110, (LAPLB0, 23 devices), 23 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
13-11:22:48  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
13-11:22:48  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
13-11:22:48  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
13-11:22:48  INFO: c110, (LAPLB1, 25 devices), 25 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
13-11:22:48  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
13-11:22:48  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
13-11:22:48  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
13-11:22:48  INFO: c110, (LAPLB2, 25 devices), 25 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
13-11:22:48  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
13-11:22:48  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
13-11:22:48  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
13-11:22:48  INFO: c110, (LAPLB3, 25 devices), 25 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
13-11:22:48  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
13-11:22:48  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
13-11:22:48  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
13-11:22:48  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
13-11:22:48  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
13-11:22:48  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
13-11:22:48  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
13-11:22:48  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
13-11:22:48  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
13-11:22:48  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
13-11:22:48  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
13-11:22:48  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
13-11:22:48  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
13-11:22:48  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
13-11:22:48  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
13-11:22:48  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
13-11:22:48  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
13-11:22:48  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
13-11:22:48  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
13-11:22:48  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
13-11:22:48  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
13-11:22:48  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
13-11:22:48  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
13-11:22:48  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
13-11:22:48  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
13-11:22:48  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
13-11:22:48  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
13-11:22:48  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
13-11:22:48  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
13-11:38:55  INFO: ************Create Cell Apr: c110 Logger************
13-11:38:55  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
13-11:38:56  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
13-11:38:56  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
13-11:38:56  INFO: tech->Load tech files of tech:c110 sucessfully
13-11:38:57  INFO: ascell-> Begin processing techc110 @ Thu Mar 13 11:38:57 2025
13-11:38:57  INFO: c110, (DENRQ0, 34 devices), 34 devices
13-11:38:57  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
13-11:38:57  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
13-11:38:57  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
13-11:38:57  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
13-11:38:57  INFO: c110, (DENRQ1, 34 devices), 34 devices
13-11:38:57  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
13-11:38:57  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
13-11:38:57  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
13-11:38:57  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
13-11:38:57  INFO: c110, (DENRQ2, 34 devices), 34 devices
13-11:38:57  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
13-11:38:57  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
13-11:38:57  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
13-11:38:58  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
13-11:38:58  INFO: c110, (DFANRQ0, 28 devices), 28 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
13-11:38:58  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
13-11:38:58  INFO: c110, (DFANRQ1, 28 devices), 28 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
13-11:38:58  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
13-11:38:58  INFO: c110, (DFANRQ2, 28 devices), 28 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
13-11:38:58  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
13-11:38:58  INFO: c110, (DFBFB0, 32 devices), 32 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
13-11:38:58  INFO: c110, (DFBFB1, 32 devices), 32 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
13-11:38:58  INFO: c110, (DFBFB2, 32 devices), 32 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
13-11:38:58  INFO: c110, (DFBRB0, 32 devices), 32 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
13-11:38:58  INFO: c110, (DFBRB1, 32 devices), 32 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
13-11:38:58  INFO: c110, (DFBRB2, 32 devices), 32 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
13-11:38:58  INFO: c110, (DFBRBM, 32 devices), 32 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
13-11:38:58  INFO: c110, (DFBRQ0, 30 devices), 30 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
13-11:38:58  INFO: c110, (DFBRQ1, 30 devices), 30 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
13-11:38:58  INFO: c110, (DFBRQ2, 30 devices), 30 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
13-11:38:58  INFO: c110, (DFCFB0, 30 devices), 30 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
13-11:38:58  INFO: c110, (DFCFB1, 30 devices), 30 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
13-11:38:58  INFO: c110, (DFCFB2, 30 devices), 30 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
13-11:38:58  INFO: c110, (DFCRB0, 30 devices), 30 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
13-11:38:58  INFO: c110, (DFCRB1, 30 devices), 30 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
13-11:38:58  INFO: c110, (DFCRB2, 32 devices), 32 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
13-11:38:58  INFO: c110, (DFCRBM, 30 devices), 30 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
13-11:38:58  INFO: c110, (DFCRQ0, 30 devices), 30 devices
13-11:38:58  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
13-11:38:58  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
13-11:38:58  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
13-11:38:59  INFO: c110, (DFCRQ1, 30 devices), 30 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
13-11:38:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
13-11:38:59  INFO: c110, (DFCRQ2, 30 devices), 30 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
13-11:38:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
13-11:38:59  INFO: c110, (DFCRQ3, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
13-11:38:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
13-11:38:59  INFO: c110, (DFCRQM, 30 devices), 30 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
13-11:38:59  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
13-11:38:59  INFO: c110, (DFNFB0, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
13-11:38:59  INFO: c110, (DFNFB1, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
13-11:38:59  INFO: c110, (DFNFB2, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
13-11:38:59  INFO: c110, (DFNFQ0, 26 devices), 26 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
13-11:38:59  INFO: c110, (DFNFQ1, 26 devices), 26 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
13-11:38:59  INFO: c110, (DFNFQ2, 26 devices), 26 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
13-11:38:59  INFO: c110, (DFNRB0, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
13-11:38:59  INFO: c110, (DFNRB1, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
13-11:38:59  INFO: c110, (DFNRB2, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
13-11:38:59  INFO: c110, (DFNRQ0, 26 devices), 26 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
13-11:38:59  INFO: c110, (DFNRQ1, 26 devices), 26 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
13-11:38:59  INFO: c110, (DFNRQ2, 26 devices), 26 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
13-11:38:59  INFO: c110, (DFPFB0, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
13-11:38:59  INFO: c110, (DFPFB1, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
13-11:38:59  INFO: c110, (DFPFB2, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
13-11:38:59  INFO: c110, (DFPRB0, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
13-11:38:59  INFO: c110, (DFPRB1, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
13-11:38:59  INFO: c110, (DFPRB2, 28 devices), 28 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
13-11:38:59  INFO: c110, (DFPRQ0, 30 devices), 30 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
13-11:38:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
13-11:38:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
13-11:38:59  INFO: c110, (DFPRQ1, 30 devices), 30 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
13-11:38:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
13-11:38:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
13-11:38:59  INFO: c110, (DFPRQ2, 30 devices), 30 devices
13-11:38:59  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
13-11:38:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
13-11:38:59  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
13-11:38:59  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
13-11:38:59  INFO: c110, (DFPRQM, 30 devices), 30 devices
13-11:39:00  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
13-11:39:00  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
13-11:39:00  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
13-11:39:00  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
13-11:39:00  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
13-11:39:00  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
13-11:39:00  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
13-11:39:00  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
13-11:39:00  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
13-11:39:00  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
13-11:39:00  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
13-11:39:00  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
13-11:39:00  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
13-11:39:00  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
13-11:39:00  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
13-11:39:00  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
13-11:39:00  INFO: c110, (DMNRQ0, 34 devices), 34 devices
13-11:39:00  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
13-11:39:00  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
13-11:39:00  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
13-11:39:00  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
13-11:39:00  INFO: c110, (DMNRQ1, 34 devices), 34 devices
13-11:39:00  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
13-11:39:00  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
13-11:39:00  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
13-11:39:00  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
13-11:39:00  INFO: c110, (DMNRQ2, 34 devices), 34 devices
13-11:39:00  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
13-11:39:00  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
13-11:39:00  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
13-11:39:00  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
13-11:39:00  INFO: c110, (SDANRQ0, 36 devices), 36 devices
13-11:39:00  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
13-11:39:00  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
13-11:39:00  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
13-11:39:00  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
13-11:39:01  INFO: c110, (SDANRQ1, 36 devices), 36 devices
13-11:39:01  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
13-11:39:01  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
13-11:39:01  INFO: c110, (SDANRQ2, 36 devices), 36 devices
13-11:39:01  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
13-11:39:01  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
13-11:39:01  INFO: c110, (SDBFB0, 40 devices), 40 devices
13-11:39:01  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
13-11:39:01  INFO: c110, (SDBFB1, 40 devices), 40 devices
13-11:39:01  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
13-11:39:01  INFO: c110, (SDBFB2, 40 devices), 40 devices
13-11:39:01  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
13-11:39:01  INFO: c110, (SDBRB0, 40 devices), 40 devices
13-11:39:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
13-11:39:01  INFO: c110, (SDBRB1, 40 devices), 40 devices
13-11:39:01  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
13-11:39:01  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
13-11:39:01  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
13-11:39:02  INFO: c110, (SDBRB2, 44 devices), 44 devices
13-11:39:02  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
13-11:39:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
13-11:39:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
13-11:39:02  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
13-11:39:02  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
13-11:39:02  INFO: c110, (SDBRBM, 40 devices), 40 devices
13-11:39:02  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
13-11:39:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
13-11:39:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
13-11:39:02  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
13-11:39:02  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
13-11:39:02  INFO: c110, (SDBRQ0, 38 devices), 38 devices
13-11:39:02  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
13-11:39:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
13-11:39:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
13-11:39:02  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
13-11:39:02  INFO: c110, (SDBRQ1, 38 devices), 38 devices
13-11:39:02  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
13-11:39:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
13-11:39:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
13-11:39:02  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
13-11:39:02  INFO: c110, (SDBRQ2, 42 devices), 42 devices
13-11:39:02  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
13-11:39:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
13-11:39:02  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
13-11:39:02  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
13-11:39:03  INFO: c110, (SDCFB0, 38 devices), 38 devices
13-11:39:03  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
13-11:39:03  INFO: c110, (SDCFB1, 38 devices), 38 devices
13-11:39:03  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
13-11:39:03  INFO: c110, (SDCFB2, 38 devices), 38 devices
13-11:39:03  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
13-11:39:03  INFO: c110, (SDCRB0, 38 devices), 38 devices
13-11:39:03  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
13-11:39:03  INFO: c110, (SDCRB1, 38 devices), 38 devices
13-11:39:03  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
13-11:39:03  INFO: c110, (SDCRB2, 40 devices), 40 devices
13-11:39:03  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
13-11:39:03  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
13-11:39:03  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
13-11:39:04  INFO: c110, (SDCRBM, 38 devices), 38 devices
13-11:39:04  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
13-11:39:04  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
13-11:39:04  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
13-11:39:04  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
13-11:39:04  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
13-11:39:04  INFO: c110, (SDCRQ0, 36 devices), 36 devices
13-11:39:04  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
13-11:39:04  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
13-11:39:04  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
13-11:39:04  INFO: c110, (SDCRQ1, 36 devices), 36 devices
13-11:39:04  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
13-11:39:04  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
13-11:39:04  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
13-11:39:04  INFO: c110, (SDCRQ2, 36 devices), 36 devices
13-11:39:04  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
13-11:39:04  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
13-11:39:04  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
13-11:39:05  INFO: c110, (SDCRQM, 36 devices), 36 devices
13-11:39:05  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
13-11:39:05  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
13-11:39:05  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
13-11:39:05  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
13-11:39:05  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
13-11:39:05  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
13-11:39:05  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
13-11:39:05  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
13-11:39:05  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
13-11:39:05  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
13-11:39:05  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
13-11:39:05  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
13-11:39:05  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
13-11:39:05  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
13-11:39:05  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
13-11:39:05  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
13-11:39:05  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
13-11:39:06  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
13-11:39:06  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
13-11:39:06  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
13-11:39:06  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
13-11:39:06  INFO: c110, (SDNFB0, 36 devices), 36 devices
13-11:39:06  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
13-11:39:06  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
13-11:39:06  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
13-11:39:06  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
13-11:39:06  INFO: c110, (SDNFB1, 36 devices), 36 devices
13-11:39:06  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
13-11:39:06  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
13-11:39:06  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
13-11:39:06  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
13-11:39:06  INFO: c110, (SDNFB2, 40 devices), 40 devices
13-11:39:06  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
13-11:39:06  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
13-11:39:06  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
13-11:39:06  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
13-11:39:07  INFO: c110, (SDNFQ0, 34 devices), 34 devices
13-11:39:07  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
13-11:39:07  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
13-11:39:07  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
13-11:39:07  INFO: c110, (SDNFQ1, 34 devices), 34 devices
13-11:39:07  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
13-11:39:07  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
13-11:39:07  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
13-11:39:07  INFO: c110, (SDNFQ2, 38 devices), 38 devices
13-11:39:07  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
13-11:39:07  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
13-11:39:07  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
13-11:39:08  INFO: c110, (SDNRB0, 36 devices), 36 devices
13-11:39:08  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
13-11:39:08  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
13-11:39:08  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
13-11:39:08  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
13-11:39:08  INFO: c110, (SDNRB1, 36 devices), 36 devices
13-11:39:08  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
13-11:39:08  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
13-11:39:08  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
13-11:39:08  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
13-11:39:08  INFO: c110, (SDNRB2, 40 devices), 40 devices
13-11:39:08  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
13-11:39:08  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
13-11:39:08  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
13-11:39:08  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
13-11:39:08  INFO: c110, (SDNRQ0, 34 devices), 34 devices
13-11:39:08  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
13-11:39:09  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
13-11:39:09  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
13-11:39:09  INFO: c110, (SDNRQ1, 34 devices), 34 devices
13-11:39:09  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
13-11:39:09  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
13-11:39:09  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
13-11:39:09  INFO: c110, (SDNRQ2, 38 devices), 38 devices
13-11:39:09  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
13-11:39:09  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
13-11:39:09  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
13-11:39:09  INFO: c110, (SDPFB0, 36 devices), 36 devices
13-11:39:09  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
13-11:39:09  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
13-11:39:09  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
13-11:39:09  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
13-11:39:10  INFO: c110, (SDPFB1, 36 devices), 36 devices
13-11:39:10  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
13-11:39:10  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
13-11:39:10  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
13-11:39:10  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
13-11:39:10  INFO: c110, (SDPFB2, 36 devices), 36 devices
13-11:39:10  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
13-11:39:10  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
13-11:39:10  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
13-11:39:10  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
13-11:39:10  INFO: c110, (SDPRB0, 36 devices), 36 devices
13-11:39:10  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
13-11:39:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
13-11:39:10  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
13-11:39:10  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
13-11:39:10  INFO: c110, (SDPRB1, 36 devices), 36 devices
13-11:39:10  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
13-11:39:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
13-11:39:10  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
13-11:39:10  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
13-11:39:10  INFO: c110, (SDPRB2, 36 devices), 36 devices
13-11:39:10  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
13-11:39:10  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
13-11:39:10  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
13-11:39:10  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
13-11:39:11  INFO: c110, (SDPRQ0, 38 devices), 38 devices
13-11:39:11  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
13-11:39:11  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
13-11:39:11  INFO: c110, (SDPRQ1, 38 devices), 38 devices
13-11:39:11  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
13-11:39:11  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
13-11:39:11  INFO: c110, (SDPRQ2, 38 devices), 38 devices
13-11:39:11  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
13-11:39:11  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
13-11:39:11  INFO: c110, (SDPRQM, 38 devices), 38 devices
13-11:39:11  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
13-11:39:11  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
13-11:39:11  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
13-11:39:11  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
13-11:39:11  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
13-11:39:11  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ0: sync
13-11:39:11  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
13-11:39:11  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
13-11:39:11  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
13-11:39:11  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ1: sync
13-11:39:11  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
13-11:39:11  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
13-11:39:11  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
13-11:39:12  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
13-11:39:12  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ2: sync
13-11:39:12  INFO: c110, (SENRQ0, 42 devices), 42 devices
13-11:39:12  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
13-11:39:12  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
13-11:39:12  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
13-11:39:12  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
13-11:39:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
13-11:39:12  INFO: c110, (SENRQ1, 42 devices), 42 devices
13-11:39:12  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
13-11:39:12  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
13-11:39:12  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
13-11:39:12  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
13-11:39:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
13-11:39:12  INFO: c110, (SENRQ2, 42 devices), 42 devices
13-11:39:12  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
13-11:39:12  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
13-11:39:12  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
13-11:39:12  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
13-11:39:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
13-11:39:13  INFO: c110, (LABHB0, 24 devices), 24 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
13-11:39:13  INFO: c110, (LABHB1, 24 devices), 24 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
13-11:39:13  INFO: c110, (LABHB2, 24 devices), 24 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
13-11:39:13  INFO: c110, (LABHB3, 24 devices), 24 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
13-11:39:13  INFO: c110, (LABLB0, 24 devices), 24 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
13-11:39:13  INFO: c110, (LABLB1, 24 devices), 24 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
13-11:39:13  INFO: c110, (LABLB2, 24 devices), 24 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
13-11:39:13  INFO: c110, (LABLB3, 24 devices), 24 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
13-11:39:13  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
13-11:39:13  INFO: c110, (LACHB0, 21 devices), 21 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
13-11:39:13  INFO: c110, (LACHB1, 21 devices), 21 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
13-11:39:13  INFO: c110, (LACHB2, 21 devices), 21 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
13-11:39:13  INFO: c110, (LACHB3, 25 devices), 25 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
13-11:39:13  INFO: c110, (LACLB0, 21 devices), 21 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
13-11:39:13  INFO: c110, (LACLB1, 21 devices), 21 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
13-11:39:13  INFO: c110, (LACLB2, 21 devices), 21 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
13-11:39:13  INFO: c110, (LACLB3, 23 devices), 23 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
13-11:39:13  INFO: c110, (LANHB0, 18 devices), 18 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
13-11:39:13  INFO: c110, (LANHB1, 18 devices), 18 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
13-11:39:13  INFO: c110, (LANHB2, 22 devices), 22 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
13-11:39:13  INFO: c110, (LANHB3, 26 devices), 26 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
13-11:39:13  INFO: c110, (LANLB0, 18 devices), 18 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
13-11:39:13  INFO: c110, (LANLB1, 18 devices), 18 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
13-11:39:13  INFO: c110, (LANLB2, 24 devices), 24 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
13-11:39:13  INFO: c110, (LANLB3, 26 devices), 26 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
13-11:39:13  INFO: c110, (LAPHB0, 23 devices), 23 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
13-11:39:13  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
13-11:39:13  INFO: c110, (LAPHB1, 23 devices), 23 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
13-11:39:13  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
13-11:39:13  INFO: c110, (LAPHB2, 25 devices), 25 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
13-11:39:13  INFO: c110, (LAPHB3, 25 devices), 25 devices
13-11:39:13  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
13-11:39:13  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
13-11:39:13  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
13-11:39:13  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
13-11:39:13  INFO: c110, (LAPLB0, 23 devices), 23 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
13-11:39:14  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
13-11:39:14  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
13-11:39:14  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
13-11:39:14  INFO: c110, (LAPLB1, 25 devices), 25 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
13-11:39:14  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
13-11:39:14  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
13-11:39:14  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
13-11:39:14  INFO: c110, (LAPLB2, 25 devices), 25 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
13-11:39:14  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
13-11:39:14  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
13-11:39:14  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
13-11:39:14  INFO: c110, (LAPLB3, 25 devices), 25 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
13-11:39:14  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
13-11:39:14  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
13-11:39:14  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
13-11:39:14  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
13-11:39:14  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
13-11:39:14  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
13-11:39:14  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
13-11:39:14  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
13-11:39:14  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
13-11:39:14  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
13-11:39:14  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
13-11:39:14  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
13-11:39:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
13-11:39:14  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
13-11:39:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
13-11:39:14  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
13-11:39:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
13-11:39:14  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
13-11:39:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
13-11:39:14  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
13-11:39:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
13-11:39:14  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
13-11:39:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
13-11:39:14  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
13-11:39:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
13-11:39:14  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
13-11:39:14  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
13-11:39:14  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
13-11:39:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
13-11:44:02  INFO: ************Create Cell Apr: c110 Logger************
13-11:44:02  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
13-11:44:04  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
13-11:44:04  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
13-11:44:04  INFO: tech->Load tech files of tech:c110 sucessfully
13-11:44:06  INFO: ascell-> Begin processing techc110 @ Thu Mar 13 11:44:06 2025
13-11:44:06  INFO: c110, (DENRQ0, 34 devices), 34 devices
13-11:44:06  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
13-11:44:06  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
13-11:44:06  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
13-11:44:06  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
13-11:44:06  INFO: c110, (DENRQ1, 34 devices), 34 devices
13-11:44:06  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
13-11:44:06  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
13-11:44:06  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
13-11:44:06  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
13-11:44:06  INFO: c110, (DENRQ2, 34 devices), 34 devices
13-11:44:06  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
13-11:44:06  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
13-11:44:06  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
13-11:44:07  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
13-11:44:07  INFO: c110, (DFANRQ0, 28 devices), 28 devices
13-11:44:07  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
13-11:44:07  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
13-11:44:07  INFO: c110, (DFANRQ1, 28 devices), 28 devices
13-11:44:07  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
13-11:44:07  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
13-11:44:07  INFO: c110, (DFANRQ2, 28 devices), 28 devices
13-11:44:07  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
13-11:44:07  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
13-11:44:07  INFO: c110, (DFBFB0, 32 devices), 32 devices
13-11:44:07  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
13-11:44:07  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
13-11:44:07  INFO: c110, (DFBFB1, 32 devices), 32 devices
13-11:44:07  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
13-11:44:07  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
13-11:44:07  INFO: c110, (DFBFB2, 32 devices), 32 devices
13-11:44:07  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
13-11:44:07  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
13-11:44:07  INFO: c110, (DFBRB0, 32 devices), 32 devices
13-11:44:07  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
13-11:44:07  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
13-11:44:07  INFO: c110, (DFBRB1, 32 devices), 32 devices
13-11:44:07  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
13-11:44:07  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
13-11:44:07  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
13-11:44:08  INFO: c110, (DFBRB2, 32 devices), 32 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
13-11:44:08  INFO: c110, (DFBRBM, 32 devices), 32 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
13-11:44:08  INFO: c110, (DFBRQ0, 30 devices), 30 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
13-11:44:08  INFO: c110, (DFBRQ1, 30 devices), 30 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
13-11:44:08  INFO: c110, (DFBRQ2, 30 devices), 30 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
13-11:44:08  INFO: c110, (DFCFB0, 30 devices), 30 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
13-11:44:08  INFO: c110, (DFCFB1, 30 devices), 30 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
13-11:44:08  INFO: c110, (DFCFB2, 30 devices), 30 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
13-11:44:08  INFO: c110, (DFCRB0, 30 devices), 30 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
13-11:44:08  INFO: c110, (DFCRB1, 30 devices), 30 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
13-11:44:08  INFO: c110, (DFCRB2, 32 devices), 32 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
13-11:44:08  INFO: c110, (DFCRBM, 30 devices), 30 devices
13-11:44:08  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
13-11:44:08  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
13-11:44:08  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
13-11:44:09  INFO: c110, (DFCRQ0, 30 devices), 30 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
13-11:44:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
13-11:44:09  INFO: c110, (DFCRQ1, 30 devices), 30 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
13-11:44:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
13-11:44:09  INFO: c110, (DFCRQ2, 30 devices), 30 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
13-11:44:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
13-11:44:09  INFO: c110, (DFCRQ3, 28 devices), 28 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
13-11:44:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
13-11:44:09  INFO: c110, (DFCRQM, 30 devices), 30 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
13-11:44:09  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
13-11:44:09  INFO: c110, (DFNFB0, 28 devices), 28 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
13-11:44:09  INFO: c110, (DFNFB1, 28 devices), 28 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
13-11:44:09  INFO: c110, (DFNFB2, 28 devices), 28 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
13-11:44:09  INFO: c110, (DFNFQ0, 26 devices), 26 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
13-11:44:09  INFO: c110, (DFNFQ1, 26 devices), 26 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
13-11:44:09  INFO: c110, (DFNFQ2, 26 devices), 26 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
13-11:44:09  INFO: c110, (DFNRB0, 28 devices), 28 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
13-11:44:09  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
13-11:44:09  INFO: c110, (DFNRB1, 28 devices), 28 devices
13-11:44:09  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
13-11:44:10  INFO: c110, (DFNRB2, 28 devices), 28 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
13-11:44:10  INFO: c110, (DFNRQ0, 26 devices), 26 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
13-11:44:10  INFO: c110, (DFNRQ1, 26 devices), 26 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
13-11:44:10  INFO: c110, (DFNRQ2, 26 devices), 26 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
13-11:44:10  INFO: c110, (DFPFB0, 28 devices), 28 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
13-11:44:10  INFO: c110, (DFPFB1, 28 devices), 28 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
13-11:44:10  INFO: c110, (DFPFB2, 28 devices), 28 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
13-11:44:10  INFO: c110, (DFPRB0, 28 devices), 28 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
13-11:44:10  INFO: c110, (DFPRB1, 28 devices), 28 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
13-11:44:10  INFO: c110, (DFPRB2, 28 devices), 28 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
13-11:44:10  INFO: c110, (DFPRQ0, 30 devices), 30 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
13-11:44:10  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
13-11:44:10  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
13-11:44:10  INFO: c110, (DFPRQ1, 30 devices), 30 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
13-11:44:10  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
13-11:44:10  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
13-11:44:10  INFO: c110, (DFPRQ2, 30 devices), 30 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
13-11:44:10  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
13-11:44:10  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
13-11:44:10  INFO: c110, (DFPRQM, 30 devices), 30 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
13-11:44:10  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
13-11:44:10  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
13-11:44:10  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
13-11:44:10  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
13-11:44:10  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
13-11:44:11  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
13-11:44:11  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
13-11:44:11  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
13-11:44:11  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
13-11:44:11  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
13-11:44:11  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
13-11:44:11  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
13-11:44:11  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
13-11:44:11  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
13-11:44:11  INFO: c110, (DMNRQ0, 34 devices), 34 devices
13-11:44:11  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
13-11:44:11  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
13-11:44:11  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
13-11:44:11  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
13-11:44:11  INFO: c110, (DMNRQ1, 34 devices), 34 devices
13-11:44:11  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
13-11:44:11  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
13-11:44:11  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
13-11:44:11  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
13-11:44:11  INFO: c110, (DMNRQ2, 34 devices), 34 devices
13-11:44:11  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
13-11:44:11  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
13-11:44:11  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
13-11:44:11  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
13-11:44:11  INFO: c110, (SDANRQ0, 36 devices), 36 devices
13-11:44:11  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
13-11:44:11  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
13-11:44:11  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
13-11:44:11  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
13-11:44:11  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ0: sesi
13-11:44:11  INFO: c110, (SDANRQ1, 36 devices), 36 devices
13-11:44:11  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
13-11:44:11  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
13-11:44:11  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
13-11:44:11  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
13-11:44:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ1: sesi
13-11:44:12  INFO: c110, (SDANRQ2, 36 devices), 36 devices
13-11:44:12  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
13-11:44:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
13-11:44:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ2: sesi
13-11:44:12  INFO: c110, (SDBFB0, 40 devices), 40 devices
13-11:44:12  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
13-11:44:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB0: sesi
13-11:44:12  INFO: c110, (SDBFB1, 40 devices), 40 devices
13-11:44:12  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
13-11:44:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB1: sesi
13-11:44:12  INFO: c110, (SDBFB2, 40 devices), 40 devices
13-11:44:12  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
13-11:44:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB2: sesi
13-11:44:12  INFO: c110, (SDBRB0, 40 devices), 40 devices
13-11:44:12  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
13-11:44:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB0: sesi
13-11:44:12  INFO: c110, (SDBRB1, 40 devices), 40 devices
13-11:44:12  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
13-11:44:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB1: sesi
13-11:44:12  INFO: c110, (SDBRB2, 44 devices), 44 devices
13-11:44:12  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
13-11:44:12  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
13-11:44:12  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
13-11:48:43  INFO: ************Create Cell Apr: c110 Logger************
13-11:48:43  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
13-11:48:44  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
13-11:48:44  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
13-11:48:44  INFO: tech->Load tech files of tech:c110 sucessfully
13-11:48:46  INFO: ascell-> Begin processing techc110 @ Thu Mar 13 11:48:46 2025
13-11:48:46  INFO: c110, (DENRQ0, 34 devices), 34 devices
13-11:48:46  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
13-11:48:46  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
13-11:48:46  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
13-11:48:46  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
13-11:48:46  INFO: c110, (DENRQ1, 34 devices), 34 devices
13-11:48:46  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
13-11:48:46  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
13-11:48:46  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
13-11:48:47  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
13-11:48:47  INFO: c110, (DENRQ2, 34 devices), 34 devices
13-11:48:47  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
13-11:48:47  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
13-11:48:47  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
13-11:48:47  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
13-11:48:47  INFO: c110, (DFANRQ0, 28 devices), 28 devices
13-11:48:47  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
13-11:48:47  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
13-11:48:47  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
13-11:48:47  INFO: c110, (DFANRQ1, 28 devices), 28 devices
13-11:48:47  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
13-11:48:48  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
13-11:48:48  INFO: c110, (DFANRQ2, 28 devices), 28 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
13-11:48:48  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
13-11:48:48  INFO: c110, (DFBFB0, 32 devices), 32 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
13-11:48:48  INFO: c110, (DFBFB1, 32 devices), 32 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
13-11:48:48  INFO: c110, (DFBFB2, 32 devices), 32 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
13-11:48:48  INFO: c110, (DFBRB0, 32 devices), 32 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
13-11:48:48  INFO: c110, (DFBRB1, 32 devices), 32 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
13-11:48:48  INFO: c110, (DFBRB2, 32 devices), 32 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
13-11:48:48  INFO: c110, (DFBRBM, 32 devices), 32 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
13-11:48:48  INFO: c110, (DFBRQ0, 30 devices), 30 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
13-11:48:48  INFO: c110, (DFBRQ1, 30 devices), 30 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
13-11:48:48  INFO: c110, (DFBRQ2, 30 devices), 30 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
13-11:48:48  INFO: c110, (DFCFB0, 30 devices), 30 devices
13-11:48:48  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
13-11:48:48  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
13-11:48:48  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
13-11:48:49  INFO: c110, (DFCFB1, 30 devices), 30 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
13-11:48:49  INFO: c110, (DFCFB2, 30 devices), 30 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
13-11:48:49  INFO: c110, (DFCRB0, 30 devices), 30 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
13-11:48:49  INFO: c110, (DFCRB1, 30 devices), 30 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
13-11:48:49  INFO: c110, (DFCRB2, 32 devices), 32 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
13-11:48:49  INFO: c110, (DFCRBM, 30 devices), 30 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
13-11:48:49  INFO: c110, (DFCRQ0, 30 devices), 30 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
13-11:48:49  INFO: c110, (DFCRQ1, 30 devices), 30 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
13-11:48:49  INFO: c110, (DFCRQ2, 30 devices), 30 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
13-11:48:49  INFO: c110, (DFCRQ3, 28 devices), 28 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
13-11:48:49  INFO: c110, (DFCRQM, 30 devices), 30 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
13-11:48:49  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
13-11:48:49  INFO: c110, (DFNFB0, 28 devices), 28 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
13-11:48:49  INFO: c110, (DFNFB1, 28 devices), 28 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
13-11:48:49  INFO: c110, (DFNFB2, 28 devices), 28 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
13-11:48:49  INFO: c110, (DFNFQ0, 26 devices), 26 devices
13-11:48:49  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
13-11:48:49  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
13-11:48:49  INFO: c110, (DFNFQ1, 26 devices), 26 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
13-11:48:50  INFO: c110, (DFNFQ2, 26 devices), 26 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
13-11:48:50  INFO: c110, (DFNRB0, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
13-11:48:50  INFO: c110, (DFNRB1, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
13-11:48:50  INFO: c110, (DFNRB2, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
13-11:48:50  INFO: c110, (DFNRQ0, 26 devices), 26 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
13-11:48:50  INFO: c110, (DFNRQ1, 26 devices), 26 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
13-11:48:50  INFO: c110, (DFNRQ2, 26 devices), 26 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
13-11:48:50  INFO: c110, (DFPFB0, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
13-11:48:50  INFO: c110, (DFPFB1, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
13-11:48:50  INFO: c110, (DFPFB2, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
13-11:48:50  INFO: c110, (DFPRB0, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
13-11:48:50  INFO: c110, (DFPRB1, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
13-11:48:50  INFO: c110, (DFPRB2, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
13-11:48:50  INFO: c110, (DFPRQ0, 30 devices), 30 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
13-11:48:50  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
13-11:48:50  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
13-11:48:50  INFO: c110, (DFPRQ1, 30 devices), 30 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
13-11:48:50  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
13-11:48:50  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
13-11:48:50  INFO: c110, (DFPRQ2, 30 devices), 30 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
13-11:48:50  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
13-11:48:50  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
13-11:48:50  INFO: c110, (DFPRQM, 30 devices), 30 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
13-11:48:50  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
13-11:48:50  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
13-11:48:50  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
13-11:48:50  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
13-11:48:50  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
13-11:48:50  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
13-11:48:50  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
13-11:48:50  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
13-11:48:50  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
13-11:48:50  INFO: c110, (DMNRQ0, 34 devices), 34 devices
13-11:48:50  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
13-11:48:50  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
13-11:48:50  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
13-11:48:51  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
13-11:48:51  INFO: c110, (DMNRQ1, 34 devices), 34 devices
13-11:48:51  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
13-11:48:51  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
13-11:48:51  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
13-11:48:51  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
13-11:48:51  INFO: c110, (DMNRQ2, 34 devices), 34 devices
13-11:48:51  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
13-11:48:51  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
13-11:48:51  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
13-11:48:51  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
13-11:48:51  INFO: c110, (SDANRQ0, 36 devices), 36 devices
13-11:48:51  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
13-11:48:51  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
13-11:48:51  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
13-11:48:51  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
13-11:48:51  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ0: sesi
13-11:48:51  INFO: c110, (SDANRQ1, 36 devices), 36 devices
13-11:48:51  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
13-11:48:51  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
13-11:48:51  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
13-11:48:51  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
13-11:48:51  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ1: sesi
13-11:48:51  INFO: c110, (SDANRQ2, 36 devices), 36 devices
13-11:48:51  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
13-11:48:52  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
13-11:48:52  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ2: sesi
13-11:48:52  INFO: c110, (SDBFB0, 40 devices), 40 devices
13-11:48:52  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
13-11:48:52  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB0: sesi
13-11:48:52  INFO: c110, (SDBFB1, 40 devices), 40 devices
13-11:48:52  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
13-11:48:52  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB1: sesi
13-11:48:52  INFO: c110, (SDBFB2, 40 devices), 40 devices
13-11:48:52  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
13-11:48:52  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB2: sesi
13-11:48:52  INFO: c110, (SDBRB0, 40 devices), 40 devices
13-11:48:52  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
13-11:48:52  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB0: sesi
13-11:48:52  INFO: c110, (SDBRB1, 40 devices), 40 devices
13-11:48:52  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
13-11:48:52  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
13-11:48:52  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
13-11:48:52  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB1: sesi
13-11:48:52  INFO: c110, (SDBRB2, 44 devices), 44 devices
13-11:48:53  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
13-11:48:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
13-11:48:53  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
13-11:48:53  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
13-11:48:53  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
13-11:53:05  INFO: ************Create Cell Apr: c110 Logger************
13-11:53:05  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
13-11:53:07  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
13-11:53:07  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
13-11:53:07  INFO: tech->Load tech files of tech:c110 sucessfully
13-11:53:08  INFO: ascell-> Begin processing techc110 @ Thu Mar 13 11:53:08 2025
13-11:53:08  INFO: c110, (DENRQ0, 34 devices), 34 devices
13-11:53:08  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
13-11:53:08  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
13-11:53:08  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
13-11:53:08  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
13-11:53:08  INFO: c110, (DENRQ1, 34 devices), 34 devices
13-11:53:08  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
13-11:53:08  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
13-11:53:08  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
13-11:53:09  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
13-11:53:09  INFO: c110, (DENRQ2, 34 devices), 34 devices
13-11:53:09  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
13-11:53:09  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
13-11:53:09  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
13-11:53:09  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
13-11:53:09  INFO: c110, (DFANRQ0, 28 devices), 28 devices
13-11:53:09  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
13-11:53:09  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
13-11:53:09  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
13-11:53:09  INFO: c110, (DFANRQ1, 28 devices), 28 devices
13-11:53:09  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
13-11:53:09  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
13-11:53:10  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
13-11:53:10  INFO: c110, (DFANRQ2, 28 devices), 28 devices
13-11:53:10  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
13-11:53:10  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
13-11:53:10  INFO: c110, (DFBFB0, 32 devices), 32 devices
13-11:53:10  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
13-11:53:10  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
13-11:53:10  INFO: c110, (DFBFB1, 32 devices), 32 devices
13-11:53:10  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
13-11:53:10  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
13-11:53:10  INFO: c110, (DFBFB2, 32 devices), 32 devices
13-11:53:10  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
13-11:53:10  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
13-11:53:10  INFO: c110, (DFBRB0, 32 devices), 32 devices
13-11:53:10  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
13-11:53:10  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
13-11:53:10  INFO: c110, (DFBRB1, 32 devices), 32 devices
13-11:53:10  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
13-11:53:10  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
13-11:53:10  INFO: c110, (DFBRB2, 32 devices), 32 devices
13-11:53:10  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
13-11:53:10  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
13-11:53:10  INFO: c110, (DFBRBM, 32 devices), 32 devices
13-11:53:10  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
13-11:53:10  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
13-11:53:10  INFO: c110, (DFBRQ0, 30 devices), 30 devices
13-11:53:10  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
13-11:53:10  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
13-11:53:10  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
13-11:53:11  INFO: c110, (DFBRQ1, 30 devices), 30 devices
13-11:53:11  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
13-11:53:11  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
13-11:53:11  INFO: c110, (DFBRQ2, 30 devices), 30 devices
13-11:53:11  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
13-11:53:11  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
13-11:53:11  INFO: c110, (DFCFB0, 30 devices), 30 devices
13-11:53:11  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
13-11:53:11  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
13-11:53:11  INFO: c110, (DFCFB1, 30 devices), 30 devices
13-11:53:11  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
13-11:53:11  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
13-11:53:11  INFO: c110, (DFCFB2, 30 devices), 30 devices
13-11:53:11  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
13-11:53:11  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
13-11:53:11  INFO: c110, (DFCRB0, 30 devices), 30 devices
13-11:53:11  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
13-11:53:11  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
13-11:53:11  INFO: c110, (DFCRB1, 30 devices), 30 devices
13-11:53:11  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
13-11:53:11  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
13-11:53:11  INFO: c110, (DFCRB2, 32 devices), 32 devices
13-11:53:11  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
13-11:53:11  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
13-11:53:11  INFO: c110, (DFCRBM, 30 devices), 30 devices
13-11:53:11  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
13-11:53:11  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
13-11:53:11  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
13-11:53:11  INFO: c110, (DFCRQ0, 30 devices), 30 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
13-11:53:12  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
13-11:53:12  INFO: c110, (DFCRQ1, 30 devices), 30 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
13-11:53:12  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
13-11:53:12  INFO: c110, (DFCRQ2, 30 devices), 30 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
13-11:53:12  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
13-11:53:12  INFO: c110, (DFCRQ3, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
13-11:53:12  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
13-11:53:12  INFO: c110, (DFCRQM, 30 devices), 30 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
13-11:53:12  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
13-11:53:12  INFO: c110, (DFNFB0, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
13-11:53:12  INFO: c110, (DFNFB1, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
13-11:53:12  INFO: c110, (DFNFB2, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
13-11:53:12  INFO: c110, (DFNFQ0, 26 devices), 26 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
13-11:53:12  INFO: c110, (DFNFQ1, 26 devices), 26 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
13-11:53:12  INFO: c110, (DFNFQ2, 26 devices), 26 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
13-11:53:12  INFO: c110, (DFNRB0, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
13-11:53:12  INFO: c110, (DFNRB1, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
13-11:53:12  INFO: c110, (DFNRB2, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
13-11:53:12  INFO: c110, (DFNRQ0, 26 devices), 26 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
13-11:53:12  INFO: c110, (DFNRQ1, 26 devices), 26 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
13-11:53:12  INFO: c110, (DFNRQ2, 26 devices), 26 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
13-11:53:12  INFO: c110, (DFPFB0, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
13-11:53:12  INFO: c110, (DFPFB1, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
13-11:53:12  INFO: c110, (DFPFB2, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
13-11:53:12  INFO: c110, (DFPRB0, 28 devices), 28 devices
13-11:53:12  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
13-11:53:12  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
13-11:53:12  INFO: c110, (DFPRB1, 28 devices), 28 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
13-11:53:13  INFO: c110, (DFPRB2, 28 devices), 28 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
13-11:53:13  INFO: c110, (DFPRQ0, 30 devices), 30 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
13-11:53:13  INFO: c110, (DFPRQ1, 30 devices), 30 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
13-11:53:13  INFO: c110, (DFPRQ2, 30 devices), 30 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
13-11:53:13  INFO: c110, (DFPRQM, 30 devices), 30 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
13-11:53:13  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
13-11:53:13  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
13-11:53:13  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
13-11:53:13  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
13-11:53:13  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
13-11:53:13  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
13-11:53:13  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
13-11:53:13  INFO: c110, (DMNRQ0, 34 devices), 34 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
13-11:53:13  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
13-11:53:13  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
13-11:53:13  INFO: c110, (DMNRQ1, 34 devices), 34 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
13-11:53:13  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
13-11:53:13  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
13-11:53:13  INFO: c110, (DMNRQ2, 34 devices), 34 devices
13-11:53:13  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
13-11:53:13  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
13-11:53:13  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
13-11:53:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
13-11:53:14  INFO: c110, (SDANRQ0, 36 devices), 36 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
13-11:53:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
13-11:53:14  INFO: c110, (SDANRQ1, 36 devices), 36 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
13-11:53:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
13-11:53:14  INFO: c110, (SDANRQ2, 36 devices), 36 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
13-11:53:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
13-11:53:14  INFO: c110, (SDBFB0, 40 devices), 40 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
13-11:53:14  INFO: c110, (SDBFB1, 40 devices), 40 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
13-11:53:14  INFO: c110, (SDBFB2, 40 devices), 40 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
13-11:53:14  INFO: c110, (SDBRB0, 40 devices), 40 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
13-11:53:14  INFO: c110, (SDBRB1, 40 devices), 40 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
13-11:53:14  INFO: c110, (SDBRB2, 44 devices), 44 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
13-11:53:14  INFO: c110, (SDBRBM, 40 devices), 40 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
13-11:53:14  INFO: c110, (SDBRQ0, 38 devices), 38 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
13-11:53:14  INFO: c110, (SDBRQ1, 38 devices), 38 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
13-11:53:14  INFO: c110, (SDBRQ2, 42 devices), 42 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
13-11:53:14  INFO: c110, (SDCFB0, 38 devices), 38 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
13-11:53:14  INFO: c110, (SDCFB1, 38 devices), 38 devices
13-11:53:14  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
13-11:53:14  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
13-11:53:14  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
13-11:53:15  INFO: c110, (SDCFB2, 38 devices), 38 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
13-11:53:15  INFO: c110, (SDCRB0, 38 devices), 38 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
13-11:53:15  INFO: c110, (SDCRB1, 38 devices), 38 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
13-11:53:15  INFO: c110, (SDCRB2, 40 devices), 40 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
13-11:53:15  INFO: c110, (SDCRBM, 38 devices), 38 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
13-11:53:15  INFO: c110, (SDCRQ0, 36 devices), 36 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
13-11:53:15  INFO: c110, (SDCRQ1, 36 devices), 36 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
13-11:53:15  INFO: c110, (SDCRQ2, 36 devices), 36 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
13-11:53:15  INFO: c110, (SDCRQM, 36 devices), 36 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
13-11:53:15  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
13-11:53:15  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
13-11:53:15  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
13-11:53:15  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
13-11:53:15  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
13-11:53:15  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
13-11:53:16  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
13-11:53:16  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
13-11:53:16  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
13-11:53:16  INFO: c110, (SDNFB0, 36 devices), 36 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
13-11:53:16  INFO: c110, (SDNFB1, 36 devices), 36 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
13-11:53:16  INFO: c110, (SDNFB2, 40 devices), 40 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
13-11:53:16  INFO: c110, (SDNFQ0, 34 devices), 34 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
13-11:53:16  INFO: c110, (SDNFQ1, 34 devices), 34 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
13-11:53:16  INFO: c110, (SDNFQ2, 38 devices), 38 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
13-11:53:16  INFO: c110, (SDNRB0, 36 devices), 36 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
13-11:53:16  INFO: c110, (SDNRB1, 36 devices), 36 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
13-11:53:16  INFO: c110, (SDNRB2, 40 devices), 40 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
13-11:53:16  INFO: c110, (SDNRQ0, 34 devices), 34 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
13-11:53:16  INFO: c110, (SDNRQ1, 34 devices), 34 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
13-11:53:16  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
13-11:53:16  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
13-11:53:16  INFO: c110, (SDNRQ2, 38 devices), 38 devices
13-11:53:16  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
13-11:53:17  INFO: c110, (SDPFB0, 36 devices), 36 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
13-11:53:17  INFO: c110, (SDPFB1, 36 devices), 36 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
13-11:53:17  INFO: c110, (SDPFB2, 36 devices), 36 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
13-11:53:17  INFO: c110, (SDPRB0, 36 devices), 36 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
13-11:53:17  INFO: c110, (SDPRB1, 36 devices), 36 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
13-11:53:17  INFO: c110, (SDPRB2, 36 devices), 36 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
13-11:53:17  INFO: c110, (SDPRQ0, 38 devices), 38 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
13-11:53:17  INFO: c110, (SDPRQ1, 38 devices), 38 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
13-11:53:17  INFO: c110, (SDPRQ2, 38 devices), 38 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
13-11:53:17  INFO: c110, (SDPRQM, 38 devices), 38 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
13-11:53:17  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
13-11:53:17  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ0: sync
13-11:53:17  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
13-11:53:17  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ1: sync
13-11:53:17  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
13-11:53:17  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
13-11:53:17  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ2: sync
13-11:53:17  INFO: c110, (SENRQ0, 42 devices), 42 devices
13-11:53:17  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
13-11:53:17  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
13-11:53:18  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
13-11:53:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
13-11:53:18  INFO: c110, (SENRQ1, 42 devices), 42 devices
13-11:53:18  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
13-11:53:18  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
13-11:53:18  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
13-11:53:18  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
13-11:53:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
13-11:53:18  INFO: c110, (SENRQ2, 42 devices), 42 devices
13-11:53:18  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
13-11:53:18  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
13-11:53:18  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
13-11:53:18  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
13-11:53:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
13-11:53:18  INFO: c110, (LABHB0, 24 devices), 24 devices
13-11:53:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
13-11:53:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
13-11:53:18  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
13-11:53:18  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
13-11:53:18  INFO: c110, (LABHB1, 24 devices), 24 devices
13-11:53:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
13-11:53:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
13-11:53:18  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
13-11:53:18  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
13-11:53:18  INFO: c110, (LABHB2, 24 devices), 24 devices
13-11:53:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
13-11:53:19  INFO: c110, (LABHB3, 24 devices), 24 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
13-11:53:19  INFO: c110, (LABLB0, 24 devices), 24 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
13-11:53:19  INFO: c110, (LABLB1, 24 devices), 24 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
13-11:53:19  INFO: c110, (LABLB2, 24 devices), 24 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
13-11:53:19  INFO: c110, (LABLB3, 24 devices), 24 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
13-11:53:19  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
13-11:53:19  INFO: c110, (LACHB0, 21 devices), 21 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
13-11:53:19  INFO: c110, (LACHB1, 21 devices), 21 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
13-11:53:19  INFO: c110, (LACHB2, 21 devices), 21 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
13-11:53:19  INFO: c110, (LACHB3, 25 devices), 25 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
13-11:53:19  INFO: c110, (LACLB0, 21 devices), 21 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
13-11:53:19  INFO: c110, (LACLB1, 21 devices), 21 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
13-11:53:19  INFO: c110, (LACLB2, 21 devices), 21 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
13-11:53:19  INFO: c110, (LACLB3, 23 devices), 23 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
13-11:53:19  INFO: c110, (LANHB0, 18 devices), 18 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
13-11:53:19  INFO: c110, (LANHB1, 18 devices), 18 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
13-11:53:19  INFO: c110, (LANHB2, 22 devices), 22 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
13-11:53:19  INFO: c110, (LANHB3, 26 devices), 26 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
13-11:53:19  INFO: c110, (LANLB0, 18 devices), 18 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
13-11:53:19  INFO: c110, (LANLB1, 18 devices), 18 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
13-11:53:19  INFO: c110, (LANLB2, 24 devices), 24 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
13-11:53:19  INFO: c110, (LANLB3, 26 devices), 26 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
13-11:53:19  INFO: c110, (LAPHB0, 23 devices), 23 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
13-11:53:19  INFO: c110, (LAPHB1, 23 devices), 23 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
13-11:53:19  INFO: c110, (LAPHB2, 25 devices), 25 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
13-11:53:19  INFO: c110, (LAPHB3, 25 devices), 25 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
13-11:53:19  INFO: c110, (LAPLB0, 23 devices), 23 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
13-11:53:19  INFO: c110, (LAPLB1, 25 devices), 25 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
13-11:53:19  INFO: c110, (LAPLB2, 25 devices), 25 devices
13-11:53:19  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
13-11:53:19  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
13-11:53:19  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
13-11:53:19  INFO: c110, (LAPLB3, 25 devices), 25 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
13-11:53:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
13-11:53:20  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
13-11:53:20  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
13-11:53:20  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
13-11:53:20  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
13-11:53:20  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
13-11:53:20  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
13-11:53:20  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
13-11:53:20  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
13-11:53:20  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
13-11:53:20  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
13-11:53:20  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
13-11:53:20  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
13-11:53:20  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
13-11:53:20  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
13-11:53:20  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
13-11:53:20  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
13-11:53:20  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
13-11:53:20  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
13-11:53:20  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
13-11:53:20  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
13-11:53:20  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
13-11:53:20  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
13-11:53:20  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
13-11:53:20  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
13-11:53:20  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
13-11:53:20  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
13-11:53:20  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
13-11:53:20  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
14-00:33:57  INFO: ************Create Cell Apr: c110 Logger************
14-00:33:57  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
14-00:33:58  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
14-00:33:58  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
14-00:33:58  INFO: tech->Load tech files of tech:c110 sucessfully
14-00:33:59  INFO: ascell-> Begin processing techc110 @ Fri Mar 14 00:33:59 2025
14-00:33:59  INFO: c110, (DENRQ0, 34 devices), 34 devices
14-00:33:59  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
14-00:33:59  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
14-00:33:59  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
14-00:33:59  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
14-00:33:59  INFO: c110, (DENRQ1, 34 devices), 34 devices
14-00:33:59  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
14-00:33:59  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
14-00:33:59  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
14-00:33:59  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
14-00:33:59  INFO: c110, (DENRQ2, 34 devices), 34 devices
14-00:33:59  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
14-00:33:59  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
14-00:33:59  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
14-00:34:00  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
14-00:34:00  INFO: c110, (DFANRQ0, 28 devices), 28 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
14-00:34:00  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
14-00:34:00  INFO: c110, (DFANRQ1, 28 devices), 28 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
14-00:34:00  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
14-00:34:00  INFO: c110, (DFANRQ2, 28 devices), 28 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
14-00:34:00  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
14-00:34:00  INFO: c110, (DFBFB0, 32 devices), 32 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
14-00:34:00  INFO: c110, (DFBFB1, 32 devices), 32 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
14-00:34:00  INFO: c110, (DFBFB2, 32 devices), 32 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
14-00:34:00  INFO: c110, (DFBRB0, 32 devices), 32 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
14-00:34:00  INFO: c110, (DFBRB1, 32 devices), 32 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
14-00:34:00  INFO: c110, (DFBRB2, 32 devices), 32 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
14-00:34:00  INFO: c110, (DFBRBM, 32 devices), 32 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
14-00:34:00  INFO: c110, (DFBRQ0, 30 devices), 30 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
14-00:34:00  INFO: c110, (DFBRQ1, 30 devices), 30 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
14-00:34:00  INFO: c110, (DFBRQ2, 30 devices), 30 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
14-00:34:00  INFO: c110, (DFCFB0, 30 devices), 30 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
14-00:34:00  INFO: c110, (DFCFB1, 30 devices), 30 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
14-00:34:00  INFO: c110, (DFCFB2, 30 devices), 30 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
14-00:34:00  INFO: c110, (DFCRB0, 30 devices), 30 devices
14-00:34:00  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
14-00:34:00  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
14-00:34:00  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
14-00:34:01  INFO: c110, (DFCRB1, 30 devices), 30 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
14-00:34:01  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
14-00:34:01  INFO: c110, (DFCRB2, 32 devices), 32 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
14-00:34:01  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
14-00:34:01  INFO: c110, (DFCRBM, 30 devices), 30 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
14-00:34:01  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
14-00:34:01  INFO: c110, (DFCRQ0, 30 devices), 30 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
14-00:34:01  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
14-00:34:01  INFO: c110, (DFCRQ1, 30 devices), 30 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
14-00:34:01  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
14-00:34:01  INFO: c110, (DFCRQ2, 30 devices), 30 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
14-00:34:01  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
14-00:34:01  INFO: c110, (DFCRQ3, 28 devices), 28 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
14-00:34:01  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
14-00:34:01  INFO: c110, (DFCRQM, 30 devices), 30 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
14-00:34:01  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
14-00:34:01  INFO: c110, (DFNFB0, 28 devices), 28 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
14-00:34:01  INFO: c110, (DFNFB1, 28 devices), 28 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
14-00:34:01  INFO: c110, (DFNFB2, 28 devices), 28 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
14-00:34:01  INFO: c110, (DFNFQ0, 26 devices), 26 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
14-00:34:01  INFO: c110, (DFNFQ1, 26 devices), 26 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
14-00:34:01  INFO: c110, (DFNFQ2, 26 devices), 26 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
14-00:34:01  INFO: c110, (DFNRB0, 28 devices), 28 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
14-00:34:01  INFO: c110, (DFNRB1, 28 devices), 28 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
14-00:34:01  INFO: c110, (DFNRB2, 28 devices), 28 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
14-00:34:01  INFO: c110, (DFNRQ0, 26 devices), 26 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
14-00:34:01  INFO: c110, (DFNRQ1, 26 devices), 26 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
14-00:34:01  INFO: c110, (DFNRQ2, 26 devices), 26 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
14-00:34:01  INFO: c110, (DFPFB0, 28 devices), 28 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
14-00:34:01  INFO: c110, (DFPFB1, 28 devices), 28 devices
14-00:34:01  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
14-00:34:01  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
14-00:34:01  INFO: c110, (DFPFB2, 28 devices), 28 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
14-00:34:02  INFO: c110, (DFPRB0, 28 devices), 28 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
14-00:34:02  INFO: c110, (DFPRB1, 28 devices), 28 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
14-00:34:02  INFO: c110, (DFPRB2, 28 devices), 28 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
14-00:34:02  INFO: c110, (DFPRQ0, 30 devices), 30 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
14-00:34:02  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
14-00:34:02  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
14-00:34:02  INFO: c110, (DFPRQ1, 30 devices), 30 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
14-00:34:02  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
14-00:34:02  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
14-00:34:02  INFO: c110, (DFPRQ2, 30 devices), 30 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
14-00:34:02  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
14-00:34:02  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
14-00:34:02  INFO: c110, (DFPRQM, 30 devices), 30 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
14-00:34:02  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
14-00:34:02  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
14-00:34:02  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
14-00:34:02  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
14-00:34:02  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
14-00:34:02  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
14-00:34:02  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
14-00:34:02  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
14-00:34:02  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
14-00:34:02  INFO: c110, (DMNRQ0, 34 devices), 34 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
14-00:34:02  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
14-00:34:02  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
14-00:34:02  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
14-00:34:02  INFO: c110, (DMNRQ1, 34 devices), 34 devices
14-00:34:02  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
14-00:34:02  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
14-00:34:02  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
14-00:34:03  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
14-00:34:03  INFO: c110, (DMNRQ2, 34 devices), 34 devices
14-00:34:03  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
14-00:34:03  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
14-00:34:03  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
14-00:34:03  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
14-00:34:03  INFO: c110, (SDANRQ0, 36 devices), 36 devices
14-00:34:03  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
14-00:34:03  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
14-00:34:03  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
14-00:34:03  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
14-00:34:03  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ0: sesi
14-00:34:03  INFO: c110, (SDANRQ1, 36 devices), 36 devices
14-00:34:03  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
14-00:34:03  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
14-00:34:03  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
14-00:34:03  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
14-00:34:03  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ1: sesi
14-00:34:03  INFO: c110, (SDANRQ2, 36 devices), 36 devices
14-00:34:03  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
14-00:34:03  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
14-00:34:03  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
14-00:34:03  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
14-00:34:03  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ2: sesi
14-00:34:03  INFO: c110, (SDBFB0, 40 devices), 40 devices
14-00:34:03  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
14-00:34:03  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
14-00:34:03  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
14-00:34:03  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
14-00:34:03  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
14-00:34:03  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB0: sesi
14-00:34:03  INFO: c110, (SDBFB1, 40 devices), 40 devices
14-00:34:03  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
14-00:34:03  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
14-00:34:03  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
14-00:34:03  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
14-00:34:03  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
14-00:34:04  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB1: sesi
14-00:34:04  INFO: c110, (SDBFB2, 40 devices), 40 devices
14-00:34:04  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
14-00:34:04  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
14-00:34:04  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
14-00:34:04  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
14-00:34:04  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
14-00:34:04  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB2: sesi
14-00:34:04  INFO: c110, (SDBRB0, 40 devices), 40 devices
14-00:34:04  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
14-00:34:04  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
14-00:34:04  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
14-00:34:04  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
14-00:34:04  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
14-00:34:04  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB0: sesi
14-00:34:04  INFO: c110, (SDBRB1, 40 devices), 40 devices
14-00:34:04  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
14-00:34:04  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
14-00:34:04  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
14-00:34:04  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
14-00:34:04  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
14-00:34:04  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB1: sesi
14-00:34:04  INFO: c110, (SDBRB2, 44 devices), 44 devices
14-00:34:04  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
14-00:34:04  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
14-00:34:04  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
14-00:34:04  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
14-00:34:04  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
14-00:34:04  INFO: c110, (SDBRBM, 40 devices), 40 devices
14-00:34:04  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
14-00:34:04  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
14-00:34:04  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
14-00:34:04  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
14-00:34:04  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
14-00:34:05  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRBM: sesi
14-00:34:05  INFO: c110, (SDBRQ0, 38 devices), 38 devices
14-00:34:05  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
14-00:34:05  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
14-00:34:05  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
14-00:34:05  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
14-00:34:05  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ0: sesi
14-00:34:05  INFO: c110, (SDBRQ1, 38 devices), 38 devices
14-00:34:05  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
14-00:34:05  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
14-00:34:05  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
14-00:34:05  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
14-00:34:05  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ1: sesi
14-00:34:05  INFO: c110, (SDBRQ2, 42 devices), 42 devices
14-00:34:05  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
14-00:34:05  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
14-00:34:05  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
14-00:34:05  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
14-00:34:05  INFO: c110, (SDCFB0, 38 devices), 38 devices
14-00:34:05  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
14-00:34:05  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
14-00:34:05  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
14-00:34:05  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
14-00:34:05  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
14-00:34:05  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB0: sesi
14-00:34:05  INFO: c110, (SDCFB1, 38 devices), 38 devices
14-00:34:05  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
14-00:34:05  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
14-00:34:05  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
14-00:34:06  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
14-00:34:06  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
14-00:34:06  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB1: sesi
14-00:34:06  INFO: c110, (SDCFB2, 38 devices), 38 devices
14-00:34:06  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
14-00:34:06  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
14-00:34:06  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
14-00:34:06  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
14-00:34:06  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
14-00:34:06  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB2: sesi
14-00:34:06  INFO: c110, (SDCRB0, 38 devices), 38 devices
14-00:34:06  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
14-00:34:06  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
14-00:34:06  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
14-00:34:06  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
14-00:34:06  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
14-00:34:06  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB0: sesi
14-00:34:06  INFO: c110, (SDCRB1, 38 devices), 38 devices
14-00:34:06  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
14-00:34:06  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
14-00:34:06  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
14-00:34:06  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
14-00:34:06  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
14-00:34:06  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB1: sesi
14-00:34:06  INFO: c110, (SDCRB2, 40 devices), 40 devices
14-00:34:06  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
14-00:34:06  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
14-00:34:06  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
14-00:34:06  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
14-00:34:06  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB2: sesi
14-00:34:07  INFO: c110, (SDCRBM, 38 devices), 38 devices
14-00:34:07  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
14-00:34:07  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
14-00:34:07  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
14-00:34:07  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
14-00:34:07  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
14-00:34:07  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRBM: sesi
14-00:34:07  INFO: c110, (SDCRQ0, 36 devices), 36 devices
14-00:34:07  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
14-00:34:07  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
14-00:34:07  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
14-00:34:07  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ0: sesi
14-00:34:07  INFO: c110, (SDCRQ1, 36 devices), 36 devices
14-00:34:07  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
14-00:34:07  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
14-00:34:07  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
14-00:34:07  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ1: sesi
14-00:34:07  INFO: c110, (SDCRQ2, 36 devices), 36 devices
14-00:34:07  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
14-00:34:07  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
14-00:34:07  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
14-00:34:07  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ2: sesi
14-00:34:07  INFO: c110, (SDCRQM, 36 devices), 36 devices
14-00:34:07  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
14-00:34:08  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
14-00:34:08  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
14-00:34:08  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQM: sesi
14-00:34:08  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
14-00:34:08  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
14-00:34:08  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
14-00:34:08  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
14-00:34:08  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
14-00:34:08  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
14-00:34:08  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ0: sesi
14-00:34:08  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
14-00:34:08  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
14-00:34:08  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
14-00:34:08  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
14-00:34:08  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
14-00:34:08  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
14-00:34:08  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ1: sesi
14-00:34:08  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
14-00:34:08  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
14-00:34:08  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
14-00:34:08  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
14-00:34:08  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
14-00:34:09  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
14-00:34:09  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ2: sesi
14-00:34:09  INFO: c110, (SDNFB0, 36 devices), 36 devices
14-00:34:09  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
14-00:34:09  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
14-00:34:09  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
14-00:34:09  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
14-00:34:09  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB0: sesi
14-00:34:09  INFO: c110, (SDNFB1, 36 devices), 36 devices
14-00:34:09  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
14-00:34:09  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
14-00:34:09  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
14-00:34:09  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
14-00:34:09  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB1: sesi
14-00:34:09  INFO: c110, (SDNFB2, 40 devices), 40 devices
14-00:34:09  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
14-00:34:09  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
14-00:34:09  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
14-00:34:09  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
14-00:34:10  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB2: sesi
14-00:34:10  INFO: c110, (SDNFQ0, 34 devices), 34 devices
14-00:34:10  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
14-00:34:10  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
14-00:34:10  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
14-00:34:10  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ0: sesi
14-00:34:10  INFO: c110, (SDNFQ1, 34 devices), 34 devices
14-00:34:10  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
14-00:34:10  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
14-00:34:10  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
14-00:34:10  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ1: sesi
14-00:34:10  INFO: c110, (SDNFQ2, 38 devices), 38 devices
14-00:34:10  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
14-00:34:10  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
14-00:34:10  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
14-00:34:11  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ2: sesi
14-00:34:11  INFO: c110, (SDNRB0, 36 devices), 36 devices
14-00:34:11  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
14-00:34:11  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
14-00:34:11  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
14-00:34:11  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
14-00:34:11  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB0: sesi
14-00:34:11  INFO: c110, (SDNRB1, 36 devices), 36 devices
14-00:34:11  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
14-00:34:11  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
14-00:34:11  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
14-00:34:11  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
14-00:34:11  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB1: sesi
14-00:34:11  INFO: c110, (SDNRB2, 40 devices), 40 devices
14-00:34:11  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
14-00:34:11  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
14-00:34:11  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
14-00:34:11  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
14-00:34:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB2: sesi
14-00:34:12  INFO: c110, (SDNRQ0, 34 devices), 34 devices
14-00:34:12  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
14-00:34:12  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
14-00:34:12  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
14-00:34:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ0: sesi
14-00:34:12  INFO: c110, (SDNRQ1, 34 devices), 34 devices
14-00:34:12  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
14-00:34:12  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
14-00:34:12  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
14-00:34:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ1: sesi
14-00:34:12  INFO: c110, (SDNRQ2, 38 devices), 38 devices
14-00:34:12  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
14-00:34:12  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
14-00:34:12  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
14-00:34:13  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ2: sesi
14-00:34:13  INFO: c110, (SDPFB0, 36 devices), 36 devices
14-00:34:13  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
14-00:34:13  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
14-00:34:13  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
14-00:34:13  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
14-00:34:13  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB0: sesi
14-00:34:13  INFO: c110, (SDPFB1, 36 devices), 36 devices
14-00:34:13  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
14-00:34:13  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
14-00:34:13  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
14-00:34:13  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
14-00:34:13  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB1: sesi
14-00:34:13  INFO: c110, (SDPFB2, 36 devices), 36 devices
14-00:34:13  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
14-00:34:13  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
14-00:34:13  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
14-00:34:13  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
14-00:34:13  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB2: sesi
14-00:34:13  INFO: c110, (SDPRB0, 36 devices), 36 devices
14-00:34:13  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
14-00:34:13  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
14-00:34:13  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
14-00:34:13  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
14-00:34:14  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB0: sesi
14-00:34:14  INFO: c110, (SDPRB1, 36 devices), 36 devices
14-00:34:14  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
14-00:34:14  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
14-00:34:14  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
14-00:34:14  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
14-00:34:14  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB1: sesi
14-00:34:14  INFO: c110, (SDPRB2, 36 devices), 36 devices
14-00:34:14  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
14-00:34:14  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
14-00:34:14  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
14-00:34:14  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
14-00:34:14  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB2: sesi
14-00:34:14  INFO: c110, (SDPRQ0, 38 devices), 38 devices
14-00:34:14  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
14-00:34:14  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
14-00:34:14  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
14-00:34:14  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
14-00:34:14  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ0: sesi
14-00:34:14  INFO: c110, (SDPRQ1, 38 devices), 38 devices
14-00:34:14  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
14-00:34:14  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
14-00:34:14  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
14-00:34:14  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
14-00:34:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ1: sesi
14-00:34:15  INFO: c110, (SDPRQ2, 38 devices), 38 devices
14-00:34:15  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
14-00:34:15  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
14-00:34:15  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
14-00:34:15  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
14-00:34:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ2: sesi
14-00:34:15  INFO: c110, (SDPRQM, 38 devices), 38 devices
14-00:34:15  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
14-00:34:15  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
14-00:34:15  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
14-00:34:15  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
14-00:34:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQM: sesi
14-00:34:15  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
14-00:34:15  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
14-00:34:15  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
14-00:34:15  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
14-00:34:15  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ0: sync
14-00:34:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ0: sesi
14-00:34:15  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
14-00:34:15  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
14-00:34:15  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
14-00:34:15  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
14-00:34:15  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ1: sync
14-00:34:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ1: sesi
14-00:34:15  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
14-00:34:15  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
14-00:34:15  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
14-00:34:15  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
14-00:34:15  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ2: sync
14-00:34:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ2: sesi
14-00:34:15  INFO: c110, (SENRQ0, 42 devices), 42 devices
14-00:34:15  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
14-00:34:15  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
14-00:34:15  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
14-00:34:15  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
14-00:34:16  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
14-00:34:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ0: sesi
14-00:34:16  INFO: c110, (SENRQ1, 42 devices), 42 devices
14-00:34:16  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
14-00:34:16  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
14-00:34:16  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
14-00:34:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ1: sesi
14-00:34:16  INFO: c110, (SENRQ2, 42 devices), 42 devices
14-00:34:16  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
14-00:34:16  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
14-00:34:16  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
14-00:34:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ2: sesi
14-00:34:16  INFO: c110, (LABHB0, 24 devices), 24 devices
14-00:34:16  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
14-00:34:16  INFO: c110, (LABHB1, 24 devices), 24 devices
14-00:34:16  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
14-00:34:16  INFO: c110, (LABHB2, 24 devices), 24 devices
14-00:34:16  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
14-00:34:16  INFO: c110, (LABHB3, 24 devices), 24 devices
14-00:34:16  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
14-00:34:16  INFO: c110, (LABLB0, 24 devices), 24 devices
14-00:34:16  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
14-00:34:16  INFO: c110, (LABLB1, 24 devices), 24 devices
14-00:34:16  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
14-00:34:16  INFO: c110, (LABLB2, 24 devices), 24 devices
14-00:34:16  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
14-00:34:16  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
14-00:34:16  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
14-00:34:16  INFO: c110, (LABLB3, 24 devices), 24 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
14-00:34:17  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
14-00:34:17  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
14-00:34:17  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
14-00:34:17  INFO: c110, (LACHB0, 21 devices), 21 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
14-00:34:17  INFO: c110, (LACHB1, 21 devices), 21 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
14-00:34:17  INFO: c110, (LACHB2, 21 devices), 21 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
14-00:34:17  INFO: c110, (LACHB3, 25 devices), 25 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
14-00:34:17  INFO: c110, (LACLB0, 21 devices), 21 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
14-00:34:17  INFO: c110, (LACLB1, 21 devices), 21 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
14-00:34:17  INFO: c110, (LACLB2, 21 devices), 21 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
14-00:34:17  INFO: c110, (LACLB3, 23 devices), 23 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
14-00:34:17  INFO: c110, (LANHB0, 18 devices), 18 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
14-00:34:17  INFO: c110, (LANHB1, 18 devices), 18 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
14-00:34:17  INFO: c110, (LANHB2, 22 devices), 22 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
14-00:34:17  INFO: c110, (LANHB3, 26 devices), 26 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
14-00:34:17  INFO: c110, (LANLB0, 18 devices), 18 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
14-00:34:17  INFO: c110, (LANLB1, 18 devices), 18 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
14-00:34:17  INFO: c110, (LANLB2, 24 devices), 24 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
14-00:34:17  INFO: c110, (LANLB3, 26 devices), 26 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
14-00:34:17  INFO: c110, (LAPHB0, 23 devices), 23 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
14-00:34:17  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
14-00:34:17  INFO: c110, (LAPHB1, 23 devices), 23 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
14-00:34:17  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
14-00:34:17  INFO: c110, (LAPHB2, 25 devices), 25 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
14-00:34:17  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
14-00:34:17  INFO: c110, (LAPHB3, 25 devices), 25 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
14-00:34:17  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
14-00:34:17  INFO: c110, (LAPLB0, 23 devices), 23 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
14-00:34:17  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
14-00:34:17  INFO: c110, (LAPLB1, 25 devices), 25 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
14-00:34:17  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
14-00:34:17  INFO: c110, (LAPLB2, 25 devices), 25 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
14-00:34:17  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
14-00:34:17  INFO: c110, (LAPLB3, 25 devices), 25 devices
14-00:34:17  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
14-00:34:17  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
14-00:34:17  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
14-00:34:17  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
14-00:34:18  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
14-00:34:18  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
14-00:34:18  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
14-00:34:18  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
14-00:34:18  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
14-00:34:18  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
14-00:34:18  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
14-00:34:18  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
14-00:34:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
14-00:34:18  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
14-00:34:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
14-00:34:18  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
14-00:34:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
14-00:34:18  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
14-00:34:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
14-00:34:18  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
14-00:34:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
14-00:34:18  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
14-00:34:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
14-00:34:18  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
14-00:34:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
14-00:34:18  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
14-00:34:18  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
14-00:34:18  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
14-00:34:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
14-00:36:39  INFO: ************Create Cell Apr: c110 Logger************
14-00:36:39  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
14-00:36:40  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
14-00:36:40  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
14-00:36:40  INFO: tech->Load tech files of tech:c110 sucessfully
14-00:36:41  INFO: ascell-> Begin processing techc110 @ Fri Mar 14 00:36:41 2025
14-00:36:41  INFO: c110, (DENRQ0, 34 devices), 34 devices
14-00:36:41  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
14-00:36:41  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
14-00:36:41  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
14-00:36:42  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
14-00:36:42  INFO: c110, (DENRQ1, 34 devices), 34 devices
14-00:36:42  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
14-00:36:42  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
14-00:36:42  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
14-00:36:42  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
14-00:36:42  INFO: c110, (DENRQ2, 34 devices), 34 devices
14-00:36:42  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
14-00:36:42  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
14-00:36:42  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
14-00:36:42  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
14-00:36:42  INFO: c110, (DFANRQ0, 28 devices), 28 devices
14-00:36:42  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
14-00:36:42  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
14-00:36:42  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
14-00:36:42  INFO: c110, (DFANRQ1, 28 devices), 28 devices
14-00:36:42  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
14-00:36:42  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
14-00:36:42  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
14-00:36:42  INFO: c110, (DFANRQ2, 28 devices), 28 devices
14-00:36:42  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
14-00:36:42  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
14-00:36:42  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
14-00:36:42  INFO: c110, (DFBFB0, 32 devices), 32 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
14-00:36:43  INFO: c110, (DFBFB1, 32 devices), 32 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
14-00:36:43  INFO: c110, (DFBFB2, 32 devices), 32 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
14-00:36:43  INFO: c110, (DFBRB0, 32 devices), 32 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
14-00:36:43  INFO: c110, (DFBRB1, 32 devices), 32 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
14-00:36:43  INFO: c110, (DFBRB2, 32 devices), 32 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
14-00:36:43  INFO: c110, (DFBRBM, 32 devices), 32 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
14-00:36:43  INFO: c110, (DFBRQ0, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
14-00:36:43  INFO: c110, (DFBRQ1, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
14-00:36:43  INFO: c110, (DFBRQ2, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
14-00:36:43  INFO: c110, (DFCFB0, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
14-00:36:43  INFO: c110, (DFCFB1, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
14-00:36:43  INFO: c110, (DFCFB2, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
14-00:36:43  INFO: c110, (DFCRB0, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
14-00:36:43  INFO: c110, (DFCRB1, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
14-00:36:43  INFO: c110, (DFCRB2, 32 devices), 32 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
14-00:36:43  INFO: c110, (DFCRBM, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
14-00:36:43  INFO: c110, (DFCRQ0, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
14-00:36:43  INFO: c110, (DFCRQ1, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
14-00:36:43  INFO: c110, (DFCRQ2, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
14-00:36:43  INFO: c110, (DFCRQ3, 28 devices), 28 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
14-00:36:43  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
14-00:36:43  INFO: c110, (DFCRQM, 30 devices), 30 devices
14-00:36:43  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
14-00:36:43  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
14-00:36:44  INFO: c110, (DFNFB0, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
14-00:36:44  INFO: c110, (DFNFB1, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
14-00:36:44  INFO: c110, (DFNFB2, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
14-00:36:44  INFO: c110, (DFNFQ0, 26 devices), 26 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
14-00:36:44  INFO: c110, (DFNFQ1, 26 devices), 26 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
14-00:36:44  INFO: c110, (DFNFQ2, 26 devices), 26 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
14-00:36:44  INFO: c110, (DFNRB0, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
14-00:36:44  INFO: c110, (DFNRB1, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
14-00:36:44  INFO: c110, (DFNRB2, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
14-00:36:44  INFO: c110, (DFNRQ0, 26 devices), 26 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
14-00:36:44  INFO: c110, (DFNRQ1, 26 devices), 26 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
14-00:36:44  INFO: c110, (DFNRQ2, 26 devices), 26 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
14-00:36:44  INFO: c110, (DFPFB0, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
14-00:36:44  INFO: c110, (DFPFB1, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
14-00:36:44  INFO: c110, (DFPFB2, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
14-00:36:44  INFO: c110, (DFPRB0, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
14-00:36:44  INFO: c110, (DFPRB1, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
14-00:36:44  INFO: c110, (DFPRB2, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
14-00:36:44  INFO: c110, (DFPRQ0, 30 devices), 30 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
14-00:36:44  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
14-00:36:44  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
14-00:36:44  INFO: c110, (DFPRQ1, 30 devices), 30 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
14-00:36:44  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
14-00:36:44  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
14-00:36:44  INFO: c110, (DFPRQ2, 30 devices), 30 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
14-00:36:44  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
14-00:36:44  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
14-00:36:44  INFO: c110, (DFPRQM, 30 devices), 30 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
14-00:36:44  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
14-00:36:44  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
14-00:36:44  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
14-00:36:44  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
14-00:36:44  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
14-00:36:44  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
14-00:36:44  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
14-00:36:45  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
14-00:36:45  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
14-00:36:45  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
14-00:36:45  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
14-00:36:45  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
14-00:36:45  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
14-00:36:45  INFO: c110, (DMNRQ0, 34 devices), 34 devices
14-00:36:45  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
14-00:36:45  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
14-00:36:45  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
14-00:36:45  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
14-00:36:45  INFO: c110, (DMNRQ1, 34 devices), 34 devices
14-00:36:45  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
14-00:36:45  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
14-00:36:45  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
14-00:36:45  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
14-00:36:45  INFO: c110, (DMNRQ2, 34 devices), 34 devices
14-00:36:45  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
14-00:36:45  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
14-00:36:45  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
14-00:36:45  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
14-00:36:45  INFO: c110, (SDANRQ0, 36 devices), 36 devices
14-00:36:45  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
14-00:36:45  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
14-00:36:45  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
14-00:36:45  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
14-00:36:45  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ0: sesi
14-00:36:45  INFO: c110, (SDANRQ1, 36 devices), 36 devices
14-00:36:45  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
14-00:36:45  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
14-00:36:45  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
14-00:36:46  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
14-00:36:46  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ1: sesi
14-00:36:46  INFO: c110, (SDANRQ2, 36 devices), 36 devices
14-00:36:46  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
14-00:36:46  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
14-00:36:46  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ2: sesi
14-00:36:46  INFO: c110, (SDBFB0, 40 devices), 40 devices
14-00:36:46  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
14-00:36:46  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB0: sesi
14-00:36:46  INFO: c110, (SDBFB1, 40 devices), 40 devices
14-00:36:46  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
14-00:36:46  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB1: sesi
14-00:36:46  INFO: c110, (SDBFB2, 40 devices), 40 devices
14-00:36:46  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
14-00:36:46  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB2: sesi
14-00:36:46  INFO: c110, (SDBRB0, 40 devices), 40 devices
14-00:36:46  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
14-00:36:46  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB0: sesi
14-00:36:46  INFO: c110, (SDBRB1, 40 devices), 40 devices
14-00:36:46  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
14-00:36:46  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
14-00:36:46  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
14-00:36:47  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB1: sesi
14-00:36:47  INFO: c110, (SDBRB2, 44 devices), 44 devices
14-00:36:47  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
14-00:36:47  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
14-00:36:47  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
14-00:36:47  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
14-00:36:47  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
14-00:36:47  INFO: c110, (SDBRBM, 40 devices), 40 devices
14-00:36:47  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
14-00:36:47  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
14-00:36:47  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
14-00:36:47  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
14-00:36:47  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
14-00:36:47  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRBM: sesi
14-00:36:47  INFO: c110, (SDBRQ0, 38 devices), 38 devices
14-00:36:47  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
14-00:36:47  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
14-00:36:47  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
14-00:36:47  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
14-00:36:47  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ0: sesi
14-00:36:47  INFO: c110, (SDBRQ1, 38 devices), 38 devices
14-00:36:47  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
14-00:36:47  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
14-00:36:47  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
14-00:36:47  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
14-00:36:47  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ1: sesi
14-00:36:47  INFO: c110, (SDBRQ2, 42 devices), 42 devices
14-00:36:48  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
14-00:36:48  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
14-00:36:48  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
14-00:36:48  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
14-00:36:48  INFO: c110, (SDCFB0, 38 devices), 38 devices
14-00:36:48  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
14-00:36:48  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
14-00:36:48  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
14-00:36:48  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
14-00:36:48  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
14-00:36:48  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB0: sesi
14-00:36:48  INFO: c110, (SDCFB1, 38 devices), 38 devices
14-00:36:48  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
14-00:36:48  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
14-00:36:48  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
14-00:36:48  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
14-00:36:48  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
14-00:36:48  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB1: sesi
14-00:36:48  INFO: c110, (SDCFB2, 38 devices), 38 devices
14-00:36:48  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
14-00:36:48  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
14-00:36:48  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
14-00:36:48  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
14-00:36:48  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
14-00:36:48  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB2: sesi
14-00:36:48  INFO: c110, (SDCRB0, 38 devices), 38 devices
14-00:36:48  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
14-00:36:48  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
14-00:36:48  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
14-00:36:48  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
14-00:36:48  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
14-00:36:48  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB0: sesi
14-00:36:48  INFO: c110, (SDCRB1, 38 devices), 38 devices
14-00:36:48  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
14-00:36:49  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
14-00:36:49  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
14-00:36:49  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
14-00:36:49  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
14-00:36:49  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB1: sesi
14-00:36:49  INFO: c110, (SDCRB2, 40 devices), 40 devices
14-00:36:49  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
14-00:36:49  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
14-00:36:49  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
14-00:36:49  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
14-00:36:49  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB2: sesi
14-00:36:49  INFO: c110, (SDCRBM, 38 devices), 38 devices
14-00:36:49  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
14-00:36:49  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
14-00:36:49  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
14-00:36:49  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
14-00:36:49  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
14-00:36:49  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRBM: sesi
14-00:36:49  INFO: c110, (SDCRQ0, 36 devices), 36 devices
14-00:36:49  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
14-00:36:49  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
14-00:36:49  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
14-00:36:49  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ0: sesi
14-00:36:50  INFO: c110, (SDCRQ1, 36 devices), 36 devices
14-00:36:50  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
14-00:36:50  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
14-00:36:50  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
14-00:36:50  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ1: sesi
14-00:36:50  INFO: c110, (SDCRQ2, 36 devices), 36 devices
14-00:36:50  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
14-00:36:50  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
14-00:36:50  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
14-00:36:50  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ2: sesi
14-00:36:50  INFO: c110, (SDCRQM, 36 devices), 36 devices
14-00:36:50  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
14-00:36:50  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
14-00:36:50  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
14-00:36:50  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQM: sesi
14-00:36:50  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
14-00:36:50  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
14-00:36:50  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
14-00:36:50  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
14-00:36:50  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
14-00:36:51  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
14-00:36:51  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ0: sesi
14-00:36:51  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
14-00:36:51  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
14-00:36:51  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
14-00:36:51  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
14-00:36:51  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
14-00:36:51  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
14-00:36:51  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ1: sesi
14-00:36:51  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
14-00:36:51  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
14-00:36:51  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
14-00:36:51  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
14-00:36:51  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
14-00:36:51  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
14-00:36:51  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ2: sesi
14-00:36:51  INFO: c110, (SDNFB0, 36 devices), 36 devices
14-00:36:51  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
14-00:36:51  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
14-00:36:51  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
14-00:36:51  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
14-00:36:52  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB0: sesi
14-00:36:52  INFO: c110, (SDNFB1, 36 devices), 36 devices
14-00:36:52  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
14-00:36:52  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
14-00:36:52  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
14-00:36:52  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
14-00:36:52  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB1: sesi
14-00:36:52  INFO: c110, (SDNFB2, 40 devices), 40 devices
14-00:36:52  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
14-00:36:52  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
14-00:36:52  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
14-00:36:52  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
14-00:36:52  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB2: sesi
14-00:36:52  INFO: c110, (SDNFQ0, 34 devices), 34 devices
14-00:36:52  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
14-00:36:52  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
14-00:36:52  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
14-00:36:53  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ0: sesi
14-00:36:53  INFO: c110, (SDNFQ1, 34 devices), 34 devices
14-00:36:53  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
14-00:36:53  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
14-00:36:53  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
14-00:36:53  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ1: sesi
14-00:36:53  INFO: c110, (SDNFQ2, 38 devices), 38 devices
14-00:36:53  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
14-00:36:53  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
14-00:36:53  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
14-00:36:53  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ2: sesi
14-00:36:53  INFO: c110, (SDNRB0, 36 devices), 36 devices
14-00:36:53  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
14-00:36:53  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
14-00:36:53  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
14-00:36:53  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
14-00:36:54  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB0: sesi
14-00:36:54  INFO: c110, (SDNRB1, 36 devices), 36 devices
14-00:36:54  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
14-00:36:54  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
14-00:36:54  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
14-00:36:54  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
14-00:36:54  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB1: sesi
14-00:36:54  INFO: c110, (SDNRB2, 40 devices), 40 devices
14-00:36:54  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
14-00:36:54  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
14-00:36:54  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
14-00:36:54  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
14-00:36:54  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB2: sesi
14-00:36:54  INFO: c110, (SDNRQ0, 34 devices), 34 devices
14-00:36:54  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
14-00:36:54  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
14-00:36:54  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
14-00:36:55  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ0: sesi
14-00:36:55  INFO: c110, (SDNRQ1, 34 devices), 34 devices
14-00:36:55  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
14-00:36:55  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
14-00:36:55  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
14-00:36:55  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ1: sesi
14-00:36:55  INFO: c110, (SDNRQ2, 38 devices), 38 devices
14-00:36:55  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
14-00:36:55  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
14-00:36:55  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
14-00:36:55  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ2: sesi
14-00:36:55  INFO: c110, (SDPFB0, 36 devices), 36 devices
14-00:36:55  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
14-00:36:55  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
14-00:36:55  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
14-00:36:55  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
14-00:36:56  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB0: sesi
14-00:36:56  INFO: c110, (SDPFB1, 36 devices), 36 devices
14-00:36:56  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
14-00:36:56  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
14-00:36:56  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
14-00:36:56  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
14-00:36:56  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB1: sesi
14-00:36:56  INFO: c110, (SDPFB2, 36 devices), 36 devices
14-00:36:56  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
14-00:36:56  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
14-00:36:56  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
14-00:36:56  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
14-00:36:56  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB2: sesi
14-00:36:56  INFO: c110, (SDPRB0, 36 devices), 36 devices
14-00:36:56  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
14-00:36:56  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
14-00:36:56  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
14-00:36:56  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
14-00:36:56  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB0: sesi
14-00:36:56  INFO: c110, (SDPRB1, 36 devices), 36 devices
14-00:36:56  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
14-00:36:56  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
14-00:36:56  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
14-00:36:56  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
14-00:36:56  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB1: sesi
14-00:36:56  INFO: c110, (SDPRB2, 36 devices), 36 devices
14-00:36:56  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
14-00:36:57  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
14-00:36:57  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
14-00:36:57  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
14-00:36:57  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB2: sesi
14-00:36:57  INFO: c110, (SDPRQ0, 38 devices), 38 devices
14-00:36:57  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
14-00:36:57  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
14-00:36:57  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
14-00:36:57  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
14-00:36:57  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ0: sesi
14-00:36:57  INFO: c110, (SDPRQ1, 38 devices), 38 devices
14-00:36:57  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
14-00:36:57  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
14-00:36:57  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
14-00:36:57  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
14-00:36:57  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ1: sesi
14-00:36:57  INFO: c110, (SDPRQ2, 38 devices), 38 devices
14-00:36:57  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
14-00:36:57  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
14-00:36:57  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
14-00:36:57  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
14-00:36:57  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ2: sesi
14-00:36:57  INFO: c110, (SDPRQM, 38 devices), 38 devices
14-00:36:57  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
14-00:36:57  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
14-00:36:57  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
14-00:36:57  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
14-00:36:58  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQM: sesi
14-00:36:58  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
14-00:36:58  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
14-00:36:58  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
14-00:36:58  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
14-00:36:58  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ0: sync
14-00:36:58  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ0: sesi
14-00:36:58  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
14-00:36:58  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
14-00:36:58  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
14-00:36:58  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
14-00:36:58  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ1: sync
14-00:36:58  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ1: sesi
14-00:36:58  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
14-00:36:58  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
14-00:36:58  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
14-00:36:58  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
14-00:36:58  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ2: sync
14-00:36:58  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ2: sesi
14-00:36:58  INFO: c110, (SENRQ0, 42 devices), 42 devices
14-00:36:58  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
14-00:36:58  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
14-00:36:58  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
14-00:36:58  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
14-00:36:58  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
14-00:36:58  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ0: sesi
14-00:36:58  INFO: c110, (SENRQ1, 42 devices), 42 devices
14-00:36:58  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
14-00:36:58  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
14-00:36:58  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
14-00:36:58  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
14-00:36:59  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
14-00:36:59  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ1: sesi
14-00:36:59  INFO: c110, (SENRQ2, 42 devices), 42 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
14-00:36:59  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
14-00:36:59  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
14-00:36:59  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
14-00:36:59  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
14-00:36:59  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ2: sesi
14-00:36:59  INFO: c110, (LABHB0, 24 devices), 24 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
14-00:36:59  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
14-00:36:59  INFO: c110, (LABHB1, 24 devices), 24 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
14-00:36:59  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
14-00:36:59  INFO: c110, (LABHB2, 24 devices), 24 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
14-00:36:59  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
14-00:36:59  INFO: c110, (LABHB3, 24 devices), 24 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
14-00:36:59  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
14-00:36:59  INFO: c110, (LABLB0, 24 devices), 24 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
14-00:36:59  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
14-00:36:59  INFO: c110, (LABLB1, 24 devices), 24 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
14-00:36:59  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
14-00:36:59  INFO: c110, (LABLB2, 24 devices), 24 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
14-00:36:59  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
14-00:36:59  INFO: c110, (LABLB3, 24 devices), 24 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
14-00:36:59  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
14-00:36:59  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
14-00:36:59  INFO: c110, (LACHB0, 21 devices), 21 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
14-00:36:59  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
14-00:36:59  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
14-00:36:59  INFO: c110, (LACHB1, 21 devices), 21 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
14-00:36:59  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
14-00:36:59  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
14-00:36:59  INFO: c110, (LACHB2, 21 devices), 21 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
14-00:36:59  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
14-00:36:59  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
14-00:36:59  INFO: c110, (LACHB3, 25 devices), 25 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
14-00:36:59  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
14-00:36:59  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
14-00:36:59  INFO: c110, (LACLB0, 21 devices), 21 devices
14-00:36:59  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
14-00:36:59  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
14-00:36:59  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
14-00:37:00  INFO: c110, (LACLB1, 21 devices), 21 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
14-00:37:00  INFO: c110, (LACLB2, 21 devices), 21 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
14-00:37:00  INFO: c110, (LACLB3, 23 devices), 23 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
14-00:37:00  INFO: c110, (LANHB0, 18 devices), 18 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
14-00:37:00  INFO: c110, (LANHB1, 18 devices), 18 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
14-00:37:00  INFO: c110, (LANHB2, 22 devices), 22 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
14-00:37:00  INFO: c110, (LANHB3, 26 devices), 26 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
14-00:37:00  INFO: c110, (LANLB0, 18 devices), 18 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
14-00:37:00  INFO: c110, (LANLB1, 18 devices), 18 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
14-00:37:00  INFO: c110, (LANLB2, 24 devices), 24 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
14-00:37:00  INFO: c110, (LANLB3, 26 devices), 26 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
14-00:37:00  INFO: c110, (LAPHB0, 23 devices), 23 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
14-00:37:00  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
14-00:37:00  INFO: c110, (LAPHB1, 23 devices), 23 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
14-00:37:00  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
14-00:37:00  INFO: c110, (LAPHB2, 25 devices), 25 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
14-00:37:00  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
14-00:37:00  INFO: c110, (LAPHB3, 25 devices), 25 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
14-00:37:00  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
14-00:37:00  INFO: c110, (LAPLB0, 23 devices), 23 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
14-00:37:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
14-00:37:00  INFO: c110, (LAPLB1, 25 devices), 25 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
14-00:37:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
14-00:37:00  INFO: c110, (LAPLB2, 25 devices), 25 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
14-00:37:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
14-00:37:00  INFO: c110, (LAPLB3, 25 devices), 25 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
14-00:37:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
14-00:37:00  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
14-00:37:00  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
14-00:37:00  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
14-00:37:00  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
14-00:37:00  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
14-00:37:00  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
14-00:37:00  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
14-00:37:00  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
14-00:37:00  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
14-00:37:01  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
14-00:37:01  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
14-00:37:01  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
14-00:37:01  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
14-00:37:01  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
14-00:37:01  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
14-00:37:01  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
14-00:37:01  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
14-00:37:01  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
14-00:37:01  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
14-00:37:01  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
14-00:37:01  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
14-00:37:01  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
14-00:37:01  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
14-00:37:01  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
14-00:37:01  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
14-00:37:01  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
14-00:37:01  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
14-00:37:01  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
14-00:37:01  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
14-00:37:01  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
14-00:37:01  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
14-00:40:00  INFO: ************Create Cell Apr: c110 Logger************
14-00:40:00  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
14-00:40:01  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
14-00:40:01  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
14-00:40:01  INFO: tech->Load tech files of tech:c110 sucessfully
14-00:40:02  INFO: ascell-> Begin processing techc110 @ Fri Mar 14 00:40:02 2025
14-00:40:02  INFO: c110, (DENRQ0, 34 devices), 34 devices
14-00:40:02  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
14-00:40:02  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
14-00:40:02  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
14-00:40:02  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
14-00:40:02  INFO: c110, (DENRQ1, 34 devices), 34 devices
14-00:40:02  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
14-00:40:02  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
14-00:40:02  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
14-00:40:03  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
14-00:40:03  INFO: c110, (DENRQ2, 34 devices), 34 devices
14-00:40:03  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
14-00:40:03  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
14-00:40:03  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
14-00:40:03  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
14-00:40:03  INFO: c110, (DFANRQ0, 28 devices), 28 devices
14-00:40:03  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
14-00:40:03  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
14-00:40:03  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
14-00:40:03  INFO: c110, (DFANRQ1, 28 devices), 28 devices
14-00:40:03  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
14-00:40:03  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
14-00:40:03  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
14-00:40:03  INFO: c110, (DFANRQ2, 28 devices), 28 devices
14-00:40:03  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
14-00:40:03  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
14-00:40:03  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
14-00:40:03  INFO: c110, (DFBFB0, 32 devices), 32 devices
14-00:40:03  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
14-00:40:03  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
14-00:40:03  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
14-00:40:03  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
14-00:40:03  INFO: c110, (DFBFB1, 32 devices), 32 devices
14-00:40:03  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
14-00:40:03  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
14-00:40:03  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
14-00:40:03  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
14-00:40:03  INFO: c110, (DFBFB2, 32 devices), 32 devices
14-00:40:03  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
14-00:40:03  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
14-00:40:03  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
14-00:40:03  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
14-00:40:04  INFO: c110, (DFBRB0, 32 devices), 32 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
14-00:40:04  INFO: c110, (DFBRB1, 32 devices), 32 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
14-00:40:04  INFO: c110, (DFBRB2, 32 devices), 32 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
14-00:40:04  INFO: c110, (DFBRBM, 32 devices), 32 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
14-00:40:04  INFO: c110, (DFBRQ0, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
14-00:40:04  INFO: c110, (DFBRQ1, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
14-00:40:04  INFO: c110, (DFBRQ2, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
14-00:40:04  INFO: c110, (DFCFB0, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
14-00:40:04  INFO: c110, (DFCFB1, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
14-00:40:04  INFO: c110, (DFCFB2, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
14-00:40:04  INFO: c110, (DFCRB0, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
14-00:40:04  INFO: c110, (DFCRB1, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
14-00:40:04  INFO: c110, (DFCRB2, 32 devices), 32 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
14-00:40:04  INFO: c110, (DFCRBM, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
14-00:40:04  INFO: c110, (DFCRQ0, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
14-00:40:04  INFO: c110, (DFCRQ1, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
14-00:40:04  INFO: c110, (DFCRQ2, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
14-00:40:04  INFO: c110, (DFCRQ3, 28 devices), 28 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
14-00:40:04  INFO: c110, (DFCRQM, 30 devices), 30 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
14-00:40:04  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
14-00:40:04  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
14-00:40:04  INFO: c110, (DFNFB0, 28 devices), 28 devices
14-00:40:04  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
14-00:40:05  INFO: c110, (DFNFB1, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
14-00:40:05  INFO: c110, (DFNFB2, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
14-00:40:05  INFO: c110, (DFNFQ0, 26 devices), 26 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
14-00:40:05  INFO: c110, (DFNFQ1, 26 devices), 26 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
14-00:40:05  INFO: c110, (DFNFQ2, 26 devices), 26 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
14-00:40:05  INFO: c110, (DFNRB0, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
14-00:40:05  INFO: c110, (DFNRB1, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
14-00:40:05  INFO: c110, (DFNRB2, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
14-00:40:05  INFO: c110, (DFNRQ0, 26 devices), 26 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
14-00:40:05  INFO: c110, (DFNRQ1, 26 devices), 26 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
14-00:40:05  INFO: c110, (DFNRQ2, 26 devices), 26 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
14-00:40:05  INFO: c110, (DFPFB0, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
14-00:40:05  INFO: c110, (DFPFB1, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
14-00:40:05  INFO: c110, (DFPFB2, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
14-00:40:05  INFO: c110, (DFPRB0, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
14-00:40:05  INFO: c110, (DFPRB1, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
14-00:40:05  INFO: c110, (DFPRB2, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
14-00:40:05  INFO: c110, (DFPRQ0, 30 devices), 30 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
14-00:40:05  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
14-00:40:05  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
14-00:40:05  INFO: c110, (DFPRQ1, 30 devices), 30 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
14-00:40:05  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
14-00:40:05  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
14-00:40:05  INFO: c110, (DFPRQ2, 30 devices), 30 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
14-00:40:05  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
14-00:40:05  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
14-00:40:05  INFO: c110, (DFPRQM, 30 devices), 30 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
14-00:40:05  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
14-00:40:05  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
14-00:40:05  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
14-00:40:05  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
14-00:40:05  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
14-00:40:05  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
14-00:40:05  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
14-00:40:05  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
14-00:40:05  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
14-00:40:06  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
14-00:40:06  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
14-00:40:06  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
14-00:40:06  INFO: c110, (DMNRQ0, 34 devices), 34 devices
14-00:40:06  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
14-00:40:06  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
14-00:40:06  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
14-00:40:06  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
14-00:40:06  INFO: c110, (DMNRQ1, 34 devices), 34 devices
14-00:40:06  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
14-00:40:06  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
14-00:40:06  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
14-00:40:06  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
14-00:40:06  INFO: c110, (DMNRQ2, 34 devices), 34 devices
14-00:40:06  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
14-00:40:06  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
14-00:40:06  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
14-00:40:06  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
14-00:40:06  INFO: c110, (SDANRQ0, 36 devices), 36 devices
14-00:40:06  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
14-00:40:07  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
14-00:40:07  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
14-00:40:07  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
14-00:40:07  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ0: sesi
14-00:40:07  INFO: c110, (SDANRQ1, 36 devices), 36 devices
14-00:40:07  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
14-00:40:07  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
14-00:40:07  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
14-00:40:07  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
14-00:40:07  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ1: sesi
14-00:40:07  INFO: c110, (SDANRQ2, 36 devices), 36 devices
14-00:40:07  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
14-00:40:07  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
14-00:40:07  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
14-00:40:07  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
14-00:40:07  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ2: sesi
14-00:40:07  INFO: c110, (SDBFB0, 40 devices), 40 devices
14-00:40:07  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
14-00:40:07  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
14-00:40:07  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
14-00:40:07  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
14-00:40:07  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
14-00:40:07  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB0: sesi
14-00:40:07  INFO: c110, (SDBFB1, 40 devices), 40 devices
14-00:40:07  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
14-00:40:07  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
14-00:40:07  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
14-00:40:07  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
14-00:40:07  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
14-00:40:07  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB1: sesi
14-00:40:07  INFO: c110, (SDBFB2, 40 devices), 40 devices
14-00:40:08  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
14-00:40:08  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
14-00:40:08  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
14-00:40:08  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
14-00:40:08  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
14-00:40:08  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB2: sesi
14-00:40:08  INFO: c110, (SDBRB0, 40 devices), 40 devices
14-00:40:08  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
14-00:40:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
14-00:40:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
14-00:40:08  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
14-00:40:08  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
14-00:40:08  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB0: sesi
14-00:40:08  INFO: c110, (SDBRB1, 40 devices), 40 devices
14-00:40:08  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
14-00:40:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
14-00:40:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
14-00:40:08  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
14-00:40:08  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
14-00:40:08  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB1: sesi
14-00:40:08  INFO: c110, (SDBRB2, 44 devices), 44 devices
14-00:40:08  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
14-00:40:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
14-00:40:08  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
14-00:40:08  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
14-00:40:08  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
14-00:40:09  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4_2 in SDBRB2: sesi
14-00:40:09  INFO: c110, (SDBRBM, 40 devices), 40 devices
14-00:40:09  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
14-00:40:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
14-00:40:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
14-00:40:09  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
14-00:40:09  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
14-00:40:09  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRBM: sesi
14-00:40:09  INFO: c110, (SDBRQ0, 38 devices), 38 devices
14-00:40:09  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
14-00:40:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
14-00:40:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
14-00:40:09  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
14-00:40:09  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ0: sesi
14-00:40:09  INFO: c110, (SDBRQ1, 38 devices), 38 devices
14-00:40:09  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
14-00:40:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
14-00:40:09  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
14-00:40:09  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
14-00:40:10  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ1: sesi
14-00:40:10  INFO: c110, (SDBRQ2, 42 devices), 42 devices
14-00:40:10  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
14-00:40:10  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
14-00:40:10  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
14-00:40:10  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
14-00:40:10  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4_2 in SDBRQ2: sesi
14-00:40:10  INFO: c110, (SDCFB0, 38 devices), 38 devices
14-00:40:10  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
14-00:40:10  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
14-00:40:10  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
14-00:40:10  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
14-00:40:10  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
14-00:40:10  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB0: sesi
14-00:40:10  INFO: c110, (SDCFB1, 38 devices), 38 devices
14-00:40:10  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
14-00:40:10  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
14-00:40:10  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
14-00:40:10  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
14-00:40:10  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
14-00:40:10  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB1: sesi
14-00:40:10  INFO: c110, (SDCFB2, 38 devices), 38 devices
14-00:40:10  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
14-00:40:11  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
14-00:40:11  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
14-00:40:11  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
14-00:40:11  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
14-00:40:11  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB2: sesi
14-00:40:11  INFO: c110, (SDCRB0, 38 devices), 38 devices
14-00:40:11  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
14-00:40:11  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
14-00:40:11  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
14-00:40:11  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
14-00:40:11  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
14-00:40:11  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB0: sesi
14-00:40:11  INFO: c110, (SDCRB1, 38 devices), 38 devices
14-00:40:11  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
14-00:40:11  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
14-00:40:11  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
14-00:40:11  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
14-00:40:11  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
14-00:40:11  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB1: sesi
14-00:40:11  INFO: c110, (SDCRB2, 40 devices), 40 devices
14-00:40:11  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
14-00:40:11  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
14-00:40:11  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
14-00:40:11  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
14-00:40:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB2: sesi
14-00:40:12  INFO: c110, (SDCRBM, 38 devices), 38 devices
14-00:40:12  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
14-00:40:12  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
14-00:40:12  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
14-00:40:12  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
14-00:40:12  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
14-00:40:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRBM: sesi
14-00:40:12  INFO: c110, (SDCRQ0, 36 devices), 36 devices
14-00:40:12  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
14-00:40:12  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
14-00:40:12  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
14-00:40:12  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ0: sesi
14-00:40:12  INFO: c110, (SDCRQ1, 36 devices), 36 devices
14-00:40:12  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
14-00:40:12  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
14-00:40:12  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
14-00:40:13  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ1: sesi
14-00:40:13  INFO: c110, (SDCRQ2, 36 devices), 36 devices
14-00:40:13  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
14-00:40:13  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
14-00:40:13  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
14-00:40:13  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ2: sesi
14-00:40:13  INFO: c110, (SDCRQM, 36 devices), 36 devices
14-00:40:13  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
14-00:40:13  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
14-00:40:13  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
14-00:40:14  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQM: sesi
14-00:40:14  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
14-00:40:14  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
14-00:40:14  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
14-00:40:14  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
14-00:40:14  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
14-00:40:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
14-00:40:14  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ0: sesi
14-00:40:14  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
14-00:40:14  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
14-00:40:14  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
14-00:40:14  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
14-00:40:14  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
14-00:40:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
14-00:40:14  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ1: sesi
14-00:40:14  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
14-00:40:14  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
14-00:40:15  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
14-00:40:15  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
14-00:40:15  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
14-00:40:15  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
14-00:40:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ2: sesi
14-00:40:15  INFO: c110, (SDNFB0, 36 devices), 36 devices
14-00:40:15  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
14-00:40:15  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
14-00:40:15  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
14-00:40:15  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
14-00:40:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB0: sesi
14-00:40:15  INFO: c110, (SDNFB1, 36 devices), 36 devices
14-00:40:15  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
14-00:40:15  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
14-00:40:15  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
14-00:40:15  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
14-00:40:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB1: sesi
14-00:40:16  INFO: c110, (SDNFB2, 40 devices), 40 devices
14-00:40:16  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
14-00:40:16  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
14-00:40:16  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
14-00:40:16  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
14-00:40:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB2: sesi
14-00:40:16  INFO: c110, (SDNFQ0, 34 devices), 34 devices
14-00:40:16  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
14-00:40:16  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
14-00:40:16  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
14-00:40:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ0: sesi
14-00:40:17  INFO: c110, (SDNFQ1, 34 devices), 34 devices
14-00:40:17  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
14-00:40:17  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
14-00:40:17  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
14-00:40:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ1: sesi
14-00:40:17  INFO: c110, (SDNFQ2, 38 devices), 38 devices
14-00:40:17  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
14-00:40:17  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
14-00:40:17  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
14-00:40:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ2: sesi
14-00:40:18  INFO: c110, (SDNRB0, 36 devices), 36 devices
14-00:40:18  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
14-00:40:18  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
14-00:40:18  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
14-00:40:18  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
14-00:40:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB0: sesi
14-00:40:18  INFO: c110, (SDNRB1, 36 devices), 36 devices
14-00:40:18  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
14-00:40:18  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
14-00:40:18  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
14-00:40:18  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
14-00:40:19  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB1: sesi
14-00:40:19  INFO: c110, (SDNRB2, 40 devices), 40 devices
14-00:40:19  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
14-00:40:19  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
14-00:40:19  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
14-00:40:19  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
14-00:40:19  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB2: sesi
14-00:40:19  INFO: c110, (SDNRQ0, 34 devices), 34 devices
14-00:40:19  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
14-00:40:19  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
14-00:40:19  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
14-00:40:20  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ0: sesi
14-00:40:20  INFO: c110, (SDNRQ1, 34 devices), 34 devices
14-00:40:20  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
14-00:40:20  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
14-00:40:20  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
14-00:40:20  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ1: sesi
14-00:40:20  INFO: c110, (SDNRQ2, 38 devices), 38 devices
14-00:40:20  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
14-00:40:20  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
14-00:40:20  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
14-00:40:21  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ2: sesi
14-00:40:21  INFO: c110, (SDPFB0, 36 devices), 36 devices
14-00:40:21  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
14-00:40:21  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
14-00:40:21  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
14-00:40:21  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
14-00:40:21  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB0: sesi
14-00:40:21  INFO: c110, (SDPFB1, 36 devices), 36 devices
14-00:40:21  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
14-00:40:21  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
14-00:40:21  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
14-00:40:21  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
14-00:40:21  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB1: sesi
14-00:40:21  INFO: c110, (SDPFB2, 36 devices), 36 devices
14-00:40:21  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
14-00:40:21  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
14-00:40:21  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
14-00:40:21  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
14-00:40:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB2: sesi
14-00:40:22  INFO: c110, (SDPRB0, 36 devices), 36 devices
14-00:40:22  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
14-00:40:22  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
14-00:40:22  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
14-00:40:22  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
14-00:40:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB0: sesi
14-00:40:22  INFO: c110, (SDPRB1, 36 devices), 36 devices
14-00:40:22  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
14-00:40:22  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
14-00:40:22  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
14-00:40:22  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
14-00:40:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB1: sesi
14-00:40:22  INFO: c110, (SDPRB2, 36 devices), 36 devices
14-00:40:22  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
14-00:40:22  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
14-00:40:22  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
14-00:40:22  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
14-00:40:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB2: sesi
14-00:40:23  INFO: c110, (SDPRQ0, 38 devices), 38 devices
14-00:40:23  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
14-00:40:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
14-00:40:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
14-00:40:23  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
14-00:40:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ0: sesi
14-00:40:23  INFO: c110, (SDPRQ1, 38 devices), 38 devices
14-00:40:23  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
14-00:40:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
14-00:40:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
14-00:40:23  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
14-00:40:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ1: sesi
14-00:40:23  INFO: c110, (SDPRQ2, 38 devices), 38 devices
14-00:40:23  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
14-00:40:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
14-00:40:23  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
14-00:40:23  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
14-00:40:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ2: sesi
14-00:40:24  INFO: c110, (SDPRQM, 38 devices), 38 devices
14-00:40:24  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
14-00:40:24  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
14-00:40:24  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
14-00:40:24  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
14-00:40:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQM: sesi
14-00:40:24  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
14-00:40:24  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
14-00:40:24  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
14-00:40:24  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
14-00:40:24  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ0: sync
14-00:40:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ0: sesi
14-00:40:24  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
14-00:40:24  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
14-00:40:24  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
14-00:40:24  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
14-00:40:24  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ1: sync
14-00:40:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ1: sesi
14-00:40:24  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
14-00:40:24  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
14-00:40:24  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
14-00:40:24  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
14-00:40:24  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ2: sync
14-00:40:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ2: sesi
14-00:40:24  INFO: c110, (SENRQ0, 42 devices), 42 devices
14-00:40:24  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
14-00:40:24  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
14-00:40:24  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
14-00:40:24  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
14-00:40:25  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
14-00:40:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ0: sesi
14-00:40:25  INFO: c110, (SENRQ1, 42 devices), 42 devices
14-00:40:25  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
14-00:40:25  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
14-00:40:25  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
14-00:40:25  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
14-00:40:25  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
14-00:40:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ1: sesi
14-00:40:25  INFO: c110, (SENRQ2, 42 devices), 42 devices
14-00:40:25  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
14-00:40:25  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
14-00:40:25  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
14-00:40:25  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
14-00:40:26  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
14-00:40:26  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ2: sesi
14-00:40:26  INFO: c110, (LABHB0, 24 devices), 24 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
14-00:40:26  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
14-00:40:26  INFO: c110, (LABHB1, 24 devices), 24 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
14-00:40:26  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
14-00:40:26  INFO: c110, (LABHB2, 24 devices), 24 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
14-00:40:26  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
14-00:40:26  INFO: c110, (LABHB3, 24 devices), 24 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
14-00:40:26  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
14-00:40:26  INFO: c110, (LABLB0, 24 devices), 24 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
14-00:40:26  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
14-00:40:26  INFO: c110, (LABLB1, 24 devices), 24 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
14-00:40:26  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
14-00:40:26  INFO: c110, (LABLB2, 24 devices), 24 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
14-00:40:26  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
14-00:40:26  INFO: c110, (LABLB3, 24 devices), 24 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
14-00:40:26  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
14-00:40:26  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
14-00:40:26  INFO: c110, (LACHB0, 21 devices), 21 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
14-00:40:26  INFO: c110, (LACHB1, 21 devices), 21 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
14-00:40:26  INFO: c110, (LACHB2, 21 devices), 21 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
14-00:40:26  INFO: c110, (LACHB3, 25 devices), 25 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
14-00:40:26  INFO: c110, (LACLB0, 21 devices), 21 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
14-00:40:26  INFO: c110, (LACLB1, 21 devices), 21 devices
14-00:40:26  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
14-00:40:26  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
14-00:40:27  INFO: c110, (LACLB2, 21 devices), 21 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
14-00:40:27  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
14-00:40:27  INFO: c110, (LACLB3, 23 devices), 23 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
14-00:40:27  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
14-00:40:27  INFO: c110, (LANHB0, 18 devices), 18 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
14-00:40:27  INFO: c110, (LANHB1, 18 devices), 18 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
14-00:40:27  INFO: c110, (LANHB2, 22 devices), 22 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
14-00:40:27  INFO: c110, (LANHB3, 26 devices), 26 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
14-00:40:27  INFO: c110, (LANLB0, 18 devices), 18 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
14-00:40:27  INFO: c110, (LANLB1, 18 devices), 18 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
14-00:40:27  INFO: c110, (LANLB2, 24 devices), 24 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
14-00:40:27  INFO: c110, (LANLB3, 26 devices), 26 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
14-00:40:27  INFO: c110, (LAPHB0, 23 devices), 23 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
14-00:40:27  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
14-00:40:27  INFO: c110, (LAPHB1, 23 devices), 23 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
14-00:40:27  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
14-00:40:27  INFO: c110, (LAPHB2, 25 devices), 25 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
14-00:40:27  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
14-00:40:27  INFO: c110, (LAPHB3, 25 devices), 25 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
14-00:40:27  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
14-00:40:27  INFO: c110, (LAPLB0, 23 devices), 23 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
14-00:40:27  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
14-00:40:27  INFO: c110, (LAPLB1, 25 devices), 25 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
14-00:40:27  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
14-00:40:27  INFO: c110, (LAPLB2, 25 devices), 25 devices
14-00:40:27  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
14-00:40:27  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
14-00:40:27  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
14-00:40:27  INFO: c110, (LAPLB3, 25 devices), 25 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
14-00:40:28  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
14-00:40:28  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
14-00:40:28  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
14-00:40:28  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
14-00:40:28  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
14-00:40:28  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
14-00:40:28  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
14-00:40:28  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
14-00:40:28  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
14-00:40:28  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
14-00:40:28  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
14-00:40:28  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
14-00:40:28  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
14-00:40:28  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
14-00:40:28  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
14-00:40:28  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
14-00:40:28  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
14-00:40:28  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
14-00:40:28  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
14-00:40:28  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
14-00:40:28  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
14-00:40:28  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
14-00:40:28  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
14-00:40:28  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
14-00:40:28  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
14-00:40:28  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
14-00:40:28  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
14-00:40:28  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
14-00:40:29  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
14-00:40:29  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
14-01:05:59  INFO: ************Create Cell Apr: c110 Logger************
14-01:05:59  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
14-01:06:00  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
14-01:06:00  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
14-01:06:00  INFO: tech->Load tech files of tech:c110 sucessfully
14-01:06:01  INFO: ascell-> Begin processing techc110 @ Fri Mar 14 01:06:01 2025
14-01:06:01  INFO: c110, (DENRQ0, 34 devices), 34 devices
14-01:06:16  INFO: ************Create Cell Apr: c110 Logger************
14-01:06:16  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
14-01:06:17  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
14-01:06:17  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
14-01:06:17  INFO: tech->Load tech files of tech:c110 sucessfully
14-01:06:18  INFO: ascell-> Begin processing techc110 @ Fri Mar 14 01:06:18 2025
14-01:06:18  INFO: c110, (DENRQ0, 34 devices), 34 devices
14-01:06:18  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
14-01:06:18  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
14-01:06:18  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
14-01:06:18  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
14-01:06:18  INFO: c110, (DENRQ1, 34 devices), 34 devices
14-01:06:18  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
14-01:06:18  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
14-01:06:18  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
14-01:06:19  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
14-01:06:19  INFO: c110, (DENRQ2, 34 devices), 34 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
14-01:06:19  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
14-01:06:19  INFO: c110, (DFANRQ0, 28 devices), 28 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
14-01:06:19  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
14-01:06:19  INFO: c110, (DFANRQ1, 28 devices), 28 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
14-01:06:19  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
14-01:06:19  INFO: c110, (DFANRQ2, 28 devices), 28 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
14-01:06:19  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
14-01:06:19  INFO: c110, (DFBFB0, 32 devices), 32 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
14-01:06:19  INFO: c110, (DFBFB1, 32 devices), 32 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
14-01:06:19  INFO: c110, (DFBFB2, 32 devices), 32 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
14-01:06:19  INFO: c110, (DFBRB0, 32 devices), 32 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
14-01:06:19  INFO: c110, (DFBRB1, 32 devices), 32 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
14-01:06:19  INFO: c110, (DFBRB2, 32 devices), 32 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
14-01:06:19  INFO: c110, (DFBRBM, 32 devices), 32 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
14-01:06:19  INFO: c110, (DFBRQ0, 30 devices), 30 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
14-01:06:19  INFO: c110, (DFBRQ1, 30 devices), 30 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
14-01:06:19  INFO: c110, (DFBRQ2, 30 devices), 30 devices
14-01:06:19  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
14-01:06:19  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
14-01:06:19  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
14-01:06:19  INFO: c110, (DFCFB0, 30 devices), 30 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
14-01:06:20  INFO: c110, (DFCFB1, 30 devices), 30 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
14-01:06:20  INFO: c110, (DFCFB2, 30 devices), 30 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
14-01:06:20  INFO: c110, (DFCRB0, 30 devices), 30 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
14-01:06:20  INFO: c110, (DFCRB1, 30 devices), 30 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
14-01:06:20  INFO: c110, (DFCRB2, 32 devices), 32 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
14-01:06:20  INFO: c110, (DFCRBM, 30 devices), 30 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
14-01:06:20  INFO: c110, (DFCRQ0, 30 devices), 30 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
14-01:06:20  INFO: c110, (DFCRQ1, 30 devices), 30 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
14-01:06:20  INFO: c110, (DFCRQ2, 30 devices), 30 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
14-01:06:20  INFO: c110, (DFCRQ3, 28 devices), 28 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
14-01:06:20  INFO: c110, (DFCRQM, 30 devices), 30 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
14-01:06:20  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
14-01:06:20  INFO: c110, (DFNFB0, 28 devices), 28 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
14-01:06:20  INFO: c110, (DFNFB1, 28 devices), 28 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
14-01:06:20  INFO: c110, (DFNFB2, 28 devices), 28 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
14-01:06:20  INFO: c110, (DFNFQ0, 26 devices), 26 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
14-01:06:20  INFO: c110, (DFNFQ1, 26 devices), 26 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
14-01:06:20  INFO: c110, (DFNFQ2, 26 devices), 26 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
14-01:06:20  INFO: c110, (DFNRB0, 28 devices), 28 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
14-01:06:20  INFO: c110, (DFNRB1, 28 devices), 28 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
14-01:06:20  INFO: c110, (DFNRB2, 28 devices), 28 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
14-01:06:20  INFO: c110, (DFNRQ0, 26 devices), 26 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
14-01:06:20  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
14-01:06:20  INFO: c110, (DFNRQ1, 26 devices), 26 devices
14-01:06:20  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
14-01:06:21  INFO: c110, (DFNRQ2, 26 devices), 26 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
14-01:06:21  INFO: c110, (DFPFB0, 28 devices), 28 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
14-01:06:21  INFO: c110, (DFPFB1, 28 devices), 28 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
14-01:06:21  INFO: c110, (DFPFB2, 28 devices), 28 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
14-01:06:21  INFO: c110, (DFPRB0, 28 devices), 28 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
14-01:06:21  INFO: c110, (DFPRB1, 28 devices), 28 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
14-01:06:21  INFO: c110, (DFPRB2, 28 devices), 28 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
14-01:06:21  INFO: c110, (DFPRQ0, 30 devices), 30 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
14-01:06:21  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
14-01:06:21  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
14-01:06:21  INFO: c110, (DFPRQ1, 30 devices), 30 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
14-01:06:21  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
14-01:06:21  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
14-01:06:21  INFO: c110, (DFPRQ2, 30 devices), 30 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
14-01:06:21  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
14-01:06:21  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
14-01:06:21  INFO: c110, (DFPRQM, 30 devices), 30 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
14-01:06:21  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
14-01:06:21  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
14-01:06:21  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
14-01:06:21  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
14-01:06:21  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
14-01:06:21  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
14-01:06:21  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
14-01:06:21  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
14-01:06:21  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
14-01:06:21  INFO: c110, (DMNRQ0, 34 devices), 34 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
14-01:06:21  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
14-01:06:21  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
14-01:06:21  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
14-01:06:21  INFO: c110, (DMNRQ1, 34 devices), 34 devices
14-01:06:21  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
14-01:06:21  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
14-01:06:21  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
14-01:06:22  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
14-01:06:22  INFO: c110, (DMNRQ2, 34 devices), 34 devices
14-01:06:22  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
14-01:06:22  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
14-01:06:22  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
14-01:06:22  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
14-01:06:22  INFO: c110, (SDANRQ0, 36 devices), 36 devices
14-01:06:22  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
14-01:06:22  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
14-01:06:22  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
14-01:06:22  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
14-01:06:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ0: sesi
14-01:06:22  INFO: c110, (SDANRQ1, 36 devices), 36 devices
14-01:06:22  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
14-01:06:22  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
14-01:06:22  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
14-01:06:22  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
14-01:06:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ1: sesi
14-01:06:22  INFO: c110, (SDANRQ2, 36 devices), 36 devices
14-01:06:22  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
14-01:06:22  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
14-01:06:22  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
14-01:06:22  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
14-01:06:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ2: sesi
14-01:06:22  INFO: c110, (SDBFB0, 40 devices), 40 devices
14-01:06:22  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
14-01:06:22  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
14-01:06:22  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
14-01:06:22  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
14-01:06:22  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
14-01:06:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB0: sesi
14-01:06:22  INFO: c110, (SDBFB1, 40 devices), 40 devices
14-01:06:22  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
14-01:06:22  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
14-01:06:22  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
14-01:06:22  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
14-01:06:22  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
14-01:06:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB1: sesi
14-01:06:23  INFO: c110, (SDBFB2, 40 devices), 40 devices
14-01:06:23  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
14-01:06:23  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
14-01:06:23  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
14-01:06:23  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
14-01:06:23  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
14-01:06:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB2: sesi
14-01:06:23  INFO: c110, (SDBRB0, 40 devices), 40 devices
14-01:06:23  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
14-01:06:23  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
14-01:06:23  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
14-01:06:23  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
14-01:06:23  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
14-01:06:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB0: sesi
14-01:06:23  INFO: c110, (SDBRB1, 40 devices), 40 devices
14-01:06:23  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
14-01:06:23  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
14-01:06:23  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
14-01:06:23  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
14-01:06:23  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
14-01:06:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB1: sesi
14-01:06:23  INFO: c110, (SDBRB2, 44 devices), 44 devices
14-01:06:23  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
14-01:06:23  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
14-01:06:23  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
14-01:06:23  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
14-01:06:23  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
14-01:06:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4_2 in SDBRB2: sesi
14-01:06:24  INFO: c110, (SDBRBM, 40 devices), 40 devices
14-01:06:24  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
14-01:06:24  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
14-01:06:24  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
14-01:06:24  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
14-01:06:24  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
14-01:06:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRBM: sesi
14-01:06:24  INFO: c110, (SDBRQ0, 38 devices), 38 devices
14-01:06:24  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
14-01:06:24  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
14-01:06:24  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
14-01:06:24  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
14-01:06:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ0: sesi
14-01:06:24  INFO: c110, (SDBRQ1, 38 devices), 38 devices
14-01:06:24  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
14-01:06:24  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
14-01:06:24  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
14-01:06:24  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
14-01:06:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ1: sesi
14-01:06:24  INFO: c110, (SDBRQ2, 42 devices), 42 devices
14-01:06:24  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
14-01:06:24  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
14-01:06:24  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
14-01:06:24  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
14-01:06:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4_2 in SDBRQ2: sesi
14-01:06:24  INFO: c110, (SDCFB0, 38 devices), 38 devices
14-01:06:25  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
14-01:06:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB0: sesi
14-01:06:25  INFO: c110, (SDCFB1, 38 devices), 38 devices
14-01:06:25  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
14-01:06:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB1: sesi
14-01:06:25  INFO: c110, (SDCFB2, 38 devices), 38 devices
14-01:06:25  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
14-01:06:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB2: sesi
14-01:06:25  INFO: c110, (SDCRB0, 38 devices), 38 devices
14-01:06:25  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
14-01:06:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB0: sesi
14-01:06:25  INFO: c110, (SDCRB1, 38 devices), 38 devices
14-01:06:25  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
14-01:06:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB1: sesi
14-01:06:25  INFO: c110, (SDCRB2, 40 devices), 40 devices
14-01:06:25  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
14-01:06:25  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
14-01:06:25  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
14-01:06:26  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB2: sesi
14-01:06:26  INFO: c110, (SDCRBM, 38 devices), 38 devices
14-01:06:26  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
14-01:06:26  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
14-01:06:26  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
14-01:06:26  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
14-01:06:26  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
14-01:06:26  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRBM: sesi
14-01:06:26  INFO: c110, (SDCRQ0, 36 devices), 36 devices
14-01:06:26  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
14-01:06:26  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
14-01:06:26  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
14-01:06:26  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ0: sesi
14-01:06:26  INFO: c110, (SDCRQ1, 36 devices), 36 devices
14-01:06:26  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
14-01:06:26  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
14-01:06:26  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
14-01:06:26  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ1: sesi
14-01:06:26  INFO: c110, (SDCRQ2, 36 devices), 36 devices
14-01:06:26  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
14-01:06:26  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
14-01:06:26  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
14-01:06:27  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ2: sesi
14-01:06:27  INFO: c110, (SDCRQM, 36 devices), 36 devices
14-01:06:27  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
14-01:06:27  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
14-01:06:27  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
14-01:06:27  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQM: sesi
14-01:06:27  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
14-01:06:27  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
14-01:06:27  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
14-01:06:27  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
14-01:06:27  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
14-01:06:27  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
14-01:06:27  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ0: sesi
14-01:06:27  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
14-01:06:27  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
14-01:06:27  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
14-01:06:27  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
14-01:06:27  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
14-01:06:28  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
14-01:06:28  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ1: sesi
14-01:06:28  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
14-01:06:28  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
14-01:06:28  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
14-01:06:28  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
14-01:06:28  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
14-01:06:28  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
14-01:06:28  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ2: sesi
14-01:06:28  INFO: c110, (SDNFB0, 36 devices), 36 devices
14-01:06:28  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
14-01:06:28  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
14-01:06:28  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
14-01:06:28  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
14-01:06:28  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB0: sesi
14-01:06:28  INFO: c110, (SDNFB1, 36 devices), 36 devices
14-01:06:28  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
14-01:06:28  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
14-01:06:28  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
14-01:06:28  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
14-01:06:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB1: sesi
14-01:06:29  INFO: c110, (SDNFB2, 40 devices), 40 devices
14-01:06:29  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
14-01:06:29  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
14-01:06:29  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
14-01:06:29  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
14-01:06:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB2: sesi
14-01:06:29  INFO: c110, (SDNFQ0, 34 devices), 34 devices
14-01:06:29  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
14-01:06:29  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
14-01:06:29  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
14-01:06:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ0: sesi
14-01:06:29  INFO: c110, (SDNFQ1, 34 devices), 34 devices
14-01:06:29  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
14-01:06:29  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
14-01:06:29  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
14-01:06:30  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ1: sesi
14-01:06:30  INFO: c110, (SDNFQ2, 38 devices), 38 devices
14-01:06:30  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
14-01:06:30  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
14-01:06:30  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
14-01:06:30  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ2: sesi
14-01:06:30  INFO: c110, (SDNRB0, 36 devices), 36 devices
14-01:06:30  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
14-01:06:30  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
14-01:06:30  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
14-01:06:30  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
14-01:06:30  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB0: sesi
14-01:06:30  INFO: c110, (SDNRB1, 36 devices), 36 devices
14-01:06:30  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
14-01:06:30  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
14-01:06:30  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
14-01:06:30  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
14-01:06:31  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB1: sesi
14-01:06:31  INFO: c110, (SDNRB2, 40 devices), 40 devices
14-01:06:31  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
14-01:06:31  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
14-01:06:31  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
14-01:06:31  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
14-01:06:31  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB2: sesi
14-01:06:31  INFO: c110, (SDNRQ0, 34 devices), 34 devices
14-01:06:31  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
14-01:06:31  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
14-01:06:31  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
14-01:06:31  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ0: sesi
14-01:06:32  INFO: c110, (SDNRQ1, 34 devices), 34 devices
14-01:06:32  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
14-01:06:32  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
14-01:06:32  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
14-01:06:32  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ1: sesi
14-01:06:32  INFO: c110, (SDNRQ2, 38 devices), 38 devices
14-01:06:32  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
14-01:06:32  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
14-01:06:32  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
14-01:06:32  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ2: sesi
14-01:06:32  INFO: c110, (SDPFB0, 36 devices), 36 devices
14-01:06:32  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
14-01:06:32  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
14-01:06:32  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
14-01:06:32  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
14-01:06:33  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB0: sesi
14-01:06:33  INFO: c110, (SDPFB1, 36 devices), 36 devices
14-01:06:33  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
14-01:06:33  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
14-01:06:33  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
14-01:06:33  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
14-01:06:33  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB1: sesi
14-01:06:33  INFO: c110, (SDPFB2, 36 devices), 36 devices
14-01:06:33  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
14-01:06:33  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
14-01:06:33  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
14-01:06:33  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
14-01:06:33  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB2: sesi
14-01:06:33  INFO: c110, (SDPRB0, 36 devices), 36 devices
14-01:06:33  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
14-01:06:33  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
14-01:06:33  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
14-01:06:33  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
14-01:06:33  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB0: sesi
14-01:06:33  INFO: c110, (SDPRB1, 36 devices), 36 devices
14-01:06:33  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
14-01:06:33  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
14-01:06:33  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
14-01:06:33  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
14-01:06:33  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB1: sesi
14-01:06:33  INFO: c110, (SDPRB2, 36 devices), 36 devices
14-01:06:33  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
14-01:06:34  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
14-01:06:34  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
14-01:06:34  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
14-01:06:34  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB2: sesi
14-01:06:34  INFO: c110, (SDPRQ0, 38 devices), 38 devices
14-01:06:34  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
14-01:06:34  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
14-01:06:34  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
14-01:06:34  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
14-01:06:34  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ0: sesi
14-01:06:34  INFO: c110, (SDPRQ1, 38 devices), 38 devices
14-01:06:34  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
14-01:06:34  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
14-01:06:34  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
14-01:06:34  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
14-01:06:34  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ1: sesi
14-01:06:34  INFO: c110, (SDPRQ2, 38 devices), 38 devices
14-01:06:34  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
14-01:06:34  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
14-01:06:34  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
14-01:06:34  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
14-01:06:34  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ2: sesi
14-01:06:34  INFO: c110, (SDPRQM, 38 devices), 38 devices
14-01:06:34  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
14-01:06:34  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
14-01:06:34  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
14-01:06:34  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
14-01:06:34  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQM: sesi
14-01:06:35  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
14-01:06:35  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
14-01:06:35  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
14-01:06:35  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
14-01:06:35  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ0: sync
14-01:06:35  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ0: sesi
14-01:06:35  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
14-01:06:35  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
14-01:06:35  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
14-01:06:35  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
14-01:06:35  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ1: sync
14-01:06:35  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ1: sesi
14-01:06:35  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
14-01:06:35  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
14-01:06:35  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
14-01:06:35  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
14-01:06:35  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ2: sync
14-01:06:35  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ2: sesi
14-01:06:35  INFO: c110, (SENRQ0, 42 devices), 42 devices
14-01:06:35  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
14-01:06:35  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
14-01:06:35  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
14-01:06:35  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
14-01:06:35  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
14-01:06:35  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ0: sesi
14-01:06:35  INFO: c110, (SENRQ1, 42 devices), 42 devices
14-01:06:35  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
14-01:06:35  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
14-01:06:35  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
14-01:06:35  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
14-01:06:35  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
14-01:06:35  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ1: sesi
14-01:06:35  INFO: c110, (SENRQ2, 42 devices), 42 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
14-01:06:36  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
14-01:06:36  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
14-01:06:36  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
14-01:06:36  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
14-01:06:36  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ2: sesi
14-01:06:36  INFO: c110, (LABHB0, 24 devices), 24 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
14-01:06:36  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
14-01:06:36  INFO: c110, (LABHB1, 24 devices), 24 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
14-01:06:36  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
14-01:06:36  INFO: c110, (LABHB2, 24 devices), 24 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
14-01:06:36  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
14-01:06:36  INFO: c110, (LABHB3, 24 devices), 24 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
14-01:06:36  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
14-01:06:36  INFO: c110, (LABLB0, 24 devices), 24 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
14-01:06:36  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
14-01:06:36  INFO: c110, (LABLB1, 24 devices), 24 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
14-01:06:36  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
14-01:06:36  INFO: c110, (LABLB2, 24 devices), 24 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
14-01:06:36  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
14-01:06:36  INFO: c110, (LABLB3, 24 devices), 24 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
14-01:06:36  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
14-01:06:36  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
14-01:06:36  INFO: c110, (LACHB0, 21 devices), 21 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
14-01:06:36  INFO: c110, (LACHB1, 21 devices), 21 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
14-01:06:36  INFO: c110, (LACHB2, 21 devices), 21 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
14-01:06:36  INFO: c110, (LACHB3, 25 devices), 25 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
14-01:06:36  INFO: c110, (LACLB0, 21 devices), 21 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
14-01:06:36  INFO: c110, (LACLB1, 21 devices), 21 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
14-01:06:36  INFO: c110, (LACLB2, 21 devices), 21 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
14-01:06:36  INFO: c110, (LACLB3, 23 devices), 23 devices
14-01:06:36  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
14-01:06:36  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
14-01:06:37  INFO: c110, (LANHB0, 18 devices), 18 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
14-01:06:37  INFO: c110, (LANHB1, 18 devices), 18 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
14-01:06:37  INFO: c110, (LANHB2, 22 devices), 22 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
14-01:06:37  INFO: c110, (LANHB3, 26 devices), 26 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
14-01:06:37  INFO: c110, (LANLB0, 18 devices), 18 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
14-01:06:37  INFO: c110, (LANLB1, 18 devices), 18 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
14-01:06:37  INFO: c110, (LANLB2, 24 devices), 24 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
14-01:06:37  INFO: c110, (LANLB3, 26 devices), 26 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
14-01:06:37  INFO: c110, (LAPHB0, 23 devices), 23 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
14-01:06:37  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
14-01:06:37  INFO: c110, (LAPHB1, 23 devices), 23 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
14-01:06:37  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
14-01:06:37  INFO: c110, (LAPHB2, 25 devices), 25 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
14-01:06:37  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
14-01:06:37  INFO: c110, (LAPHB3, 25 devices), 25 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
14-01:06:37  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
14-01:06:37  INFO: c110, (LAPLB0, 23 devices), 23 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
14-01:06:37  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
14-01:06:37  INFO: c110, (LAPLB1, 25 devices), 25 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
14-01:06:37  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
14-01:06:37  INFO: c110, (LAPLB2, 25 devices), 25 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
14-01:06:37  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
14-01:06:37  INFO: c110, (LAPLB3, 25 devices), 25 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
14-01:06:37  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
14-01:06:37  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
14-01:06:37  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
14-01:06:37  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
14-01:06:37  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
14-01:06:37  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
14-01:06:37  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
14-01:06:37  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
14-01:06:37  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
14-01:06:37  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
14-01:06:37  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
14-01:06:37  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
14-01:06:37  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
14-01:06:37  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
14-01:06:37  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
14-01:06:37  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
14-01:06:37  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
14-01:06:37  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
14-01:06:37  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
14-01:06:37  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
14-01:06:38  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
14-01:06:38  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
14-01:06:38  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
14-01:06:38  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
14-01:06:38  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
14-01:06:38  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
14-01:06:38  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
14-01:06:38  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
14-01:06:38  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
14-01:06:38  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
14-01:06:38  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
14-01:06:38  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
14-01:06:38  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
14-01:06:38  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
14-01:06:38  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
14-01:06:38  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
14-01:06:38  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
14-01:06:38  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
14-01:06:38  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
14-01:06:38  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
14-01:06:38  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
14-01:06:38  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
14-01:06:38  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
14-01:06:38  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
14-01:06:38  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
14-01:06:38  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
14-01:06:38  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
14-01:06:38  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
14-01:06:38  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
14-01:06:38  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
14-01:16:10  INFO: ************Create Cell Apr: c110 Logger************
14-01:16:10  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
14-01:16:11  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
14-01:16:11  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
14-01:16:11  INFO: tech->Load tech files of tech:c110 sucessfully
14-01:16:12  INFO: ascell-> Begin processing techc110 @ Fri Mar 14 01:16:12 2025
14-01:16:12  INFO: c110, (DENRQ0, 34 devices), 34 devices
14-01:16:12  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
14-01:16:12  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
14-01:16:12  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
14-01:16:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
14-01:16:31  INFO: ************Create Cell Apr: c110 Logger************
14-01:16:31  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
14-01:16:32  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
14-01:16:32  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
14-01:16:32  INFO: tech->Load tech files of tech:c110 sucessfully
14-01:16:33  INFO: ascell-> Begin processing techc110 @ Fri Mar 14 01:16:33 2025
14-01:16:33  INFO: c110, (DENRQ0, 34 devices), 34 devices
14-01:16:33  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
14-01:16:33  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
14-01:16:33  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
14-01:16:33  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
14-01:17:08  INFO: ************Create Cell Apr: c110 Logger************
14-01:17:08  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
14-01:17:10  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
14-01:17:10  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
14-01:17:10  INFO: tech->Load tech files of tech:c110 sucessfully
14-01:17:11  INFO: ascell-> Begin processing techc110 @ Fri Mar 14 01:17:11 2025
14-01:17:11  INFO: c110, (DENRQ0, 34 devices), 34 devices
14-01:17:11  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
14-01:17:11  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
14-01:17:11  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
14-01:17:11  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
14-01:17:11  INFO: c110, (DENRQ1, 34 devices), 34 devices
14-01:17:11  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
14-01:17:11  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
14-01:17:11  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
14-01:17:11  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
14-01:17:11  INFO: c110, (DENRQ2, 34 devices), 34 devices
14-01:17:11  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
14-01:17:11  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
14-01:17:11  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
14-01:17:11  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
14-01:17:11  INFO: c110, (DFANRQ0, 28 devices), 28 devices
14-01:17:11  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
14-01:17:11  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
14-01:17:11  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
14-01:17:11  INFO: c110, (DFANRQ1, 28 devices), 28 devices
14-01:17:11  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
14-01:17:11  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
14-01:17:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
14-01:17:12  INFO: c110, (DFANRQ2, 28 devices), 28 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
14-01:17:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
14-01:17:12  INFO: c110, (DFBFB0, 32 devices), 32 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
14-01:17:12  INFO: c110, (DFBFB1, 32 devices), 32 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
14-01:17:12  INFO: c110, (DFBFB2, 32 devices), 32 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
14-01:17:12  INFO: c110, (DFBRB0, 32 devices), 32 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
14-01:17:12  INFO: c110, (DFBRB1, 32 devices), 32 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
14-01:17:12  INFO: c110, (DFBRB2, 32 devices), 32 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
14-01:17:12  INFO: c110, (DFBRBM, 32 devices), 32 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
14-01:17:12  INFO: c110, (DFBRQ0, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
14-01:17:12  INFO: c110, (DFBRQ1, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
14-01:17:12  INFO: c110, (DFBRQ2, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
14-01:17:12  INFO: c110, (DFCFB0, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
14-01:17:12  INFO: c110, (DFCFB1, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
14-01:17:12  INFO: c110, (DFCFB2, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
14-01:17:12  INFO: c110, (DFCRB0, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
14-01:17:12  INFO: c110, (DFCRB1, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
14-01:17:12  INFO: c110, (DFCRB2, 32 devices), 32 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
14-01:17:12  INFO: c110, (DFCRBM, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
14-01:17:12  INFO: c110, (DFCRQ0, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
14-01:17:12  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
14-01:17:12  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
14-01:17:12  INFO: c110, (DFCRQ1, 30 devices), 30 devices
14-01:17:12  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
14-01:17:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
14-01:17:13  INFO: c110, (DFCRQ2, 30 devices), 30 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
14-01:17:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
14-01:17:13  INFO: c110, (DFCRQ3, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
14-01:17:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
14-01:17:13  INFO: c110, (DFCRQM, 30 devices), 30 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
14-01:17:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
14-01:17:13  INFO: c110, (DFNFB0, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
14-01:17:13  INFO: c110, (DFNFB1, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
14-01:17:13  INFO: c110, (DFNFB2, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
14-01:17:13  INFO: c110, (DFNFQ0, 26 devices), 26 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
14-01:17:13  INFO: c110, (DFNFQ1, 26 devices), 26 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
14-01:17:13  INFO: c110, (DFNFQ2, 26 devices), 26 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
14-01:17:13  INFO: c110, (DFNRB0, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
14-01:17:13  INFO: c110, (DFNRB1, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
14-01:17:13  INFO: c110, (DFNRB2, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
14-01:17:13  INFO: c110, (DFNRQ0, 26 devices), 26 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
14-01:17:13  INFO: c110, (DFNRQ1, 26 devices), 26 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
14-01:17:13  INFO: c110, (DFNRQ2, 26 devices), 26 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
14-01:17:13  INFO: c110, (DFPFB0, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
14-01:17:13  INFO: c110, (DFPFB1, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
14-01:17:13  INFO: c110, (DFPFB2, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
14-01:17:13  INFO: c110, (DFPRB0, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
14-01:17:13  INFO: c110, (DFPRB1, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
14-01:17:13  INFO: c110, (DFPRB2, 28 devices), 28 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
14-01:17:13  INFO: c110, (DFPRQ0, 30 devices), 30 devices
14-01:17:13  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
14-01:17:13  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
14-01:17:13  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
14-01:17:13  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
14-01:17:13  INFO: c110, (DFPRQ1, 30 devices), 30 devices
14-01:17:14  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
14-01:17:14  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
14-01:17:14  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
14-01:17:14  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
14-01:17:14  INFO: c110, (DFPRQ2, 30 devices), 30 devices
14-01:17:14  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
14-01:17:14  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
14-01:17:14  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
14-01:17:14  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
14-01:17:14  INFO: c110, (DFPRQM, 30 devices), 30 devices
14-01:17:14  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
14-01:17:14  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
14-01:17:14  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
14-01:17:14  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
14-01:17:14  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
14-01:17:14  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
14-01:17:14  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
14-01:17:14  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
14-01:17:14  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
14-01:17:14  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
14-01:17:14  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
14-01:17:14  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
14-01:17:14  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
14-01:17:14  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
14-01:17:14  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
14-01:17:14  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
14-01:17:14  INFO: c110, (DMNRQ0, 34 devices), 34 devices
14-01:17:14  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
14-01:17:14  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
14-01:17:14  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
14-01:17:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
14-01:17:14  INFO: c110, (DMNRQ1, 34 devices), 34 devices
14-01:17:14  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
14-01:17:14  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
14-01:17:14  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
14-01:17:14  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
14-01:17:14  INFO: c110, (DMNRQ2, 34 devices), 34 devices
14-01:17:14  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
14-01:17:14  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
14-01:17:14  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
14-01:17:15  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
14-01:17:15  INFO: c110, (SDANRQ0, 36 devices), 36 devices
14-01:17:15  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
14-01:17:15  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
14-01:17:15  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
14-01:17:15  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
14-01:17:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ0: sesi
14-01:17:15  INFO: c110, (SDANRQ1, 36 devices), 36 devices
14-01:17:15  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
14-01:17:15  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
14-01:17:15  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
14-01:17:15  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
14-01:17:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ1: sesi
14-01:17:15  INFO: c110, (SDANRQ2, 36 devices), 36 devices
14-01:17:15  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
14-01:17:15  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
14-01:17:15  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
14-01:17:15  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
14-01:17:15  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ2: sesi
14-01:17:15  INFO: c110, (SDBFB0, 40 devices), 40 devices
14-01:17:16  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
14-01:17:16  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
14-01:17:16  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
14-01:17:16  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
14-01:17:16  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
14-01:17:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB0: sesi
14-01:17:16  INFO: c110, (SDBFB1, 40 devices), 40 devices
14-01:17:16  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
14-01:17:16  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
14-01:17:16  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
14-01:17:16  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
14-01:17:16  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
14-01:17:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB1: sesi
14-01:17:16  INFO: c110, (SDBFB2, 40 devices), 40 devices
14-01:17:16  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
14-01:17:16  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
14-01:17:16  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
14-01:17:16  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
14-01:17:16  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
14-01:17:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB2: sesi
14-01:17:16  INFO: c110, (SDBRB0, 40 devices), 40 devices
14-01:17:16  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
14-01:17:16  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
14-01:17:16  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
14-01:17:16  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
14-01:17:16  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
14-01:17:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB0: sesi
14-01:17:16  INFO: c110, (SDBRB1, 40 devices), 40 devices
14-01:17:16  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
14-01:17:16  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
14-01:17:16  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
14-01:17:16  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
14-01:17:16  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
14-01:17:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB1: sesi
14-01:17:17  INFO: c110, (SDBRB2, 44 devices), 44 devices
14-01:17:17  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
14-01:17:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
14-01:17:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
14-01:17:17  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
14-01:17:17  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
14-01:17:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4_2 in SDBRB2: sesi
14-01:17:17  INFO: c110, (SDBRBM, 40 devices), 40 devices
14-01:17:17  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
14-01:17:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
14-01:17:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
14-01:17:17  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
14-01:17:17  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
14-01:17:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRBM: sesi
14-01:17:17  INFO: c110, (SDBRQ0, 38 devices), 38 devices
14-01:17:17  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
14-01:17:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
14-01:17:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
14-01:17:17  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
14-01:17:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ0: sesi
14-01:17:17  INFO: c110, (SDBRQ1, 38 devices), 38 devices
14-01:17:17  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
14-01:17:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
14-01:17:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
14-01:17:17  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
14-01:17:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ1: sesi
14-01:17:17  INFO: c110, (SDBRQ2, 42 devices), 42 devices
14-01:17:17  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
14-01:17:18  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
14-01:17:18  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
14-01:17:18  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
14-01:17:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4_2 in SDBRQ2: sesi
14-01:17:18  INFO: c110, (SDCFB0, 38 devices), 38 devices
14-01:17:18  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
14-01:17:18  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
14-01:17:18  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
14-01:17:18  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
14-01:17:18  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
14-01:17:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB0: sesi
14-01:17:18  INFO: c110, (SDCFB1, 38 devices), 38 devices
14-01:17:18  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
14-01:17:18  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
14-01:17:18  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
14-01:17:18  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
14-01:17:18  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
14-01:17:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB1: sesi
14-01:17:18  INFO: c110, (SDCFB2, 38 devices), 38 devices
14-01:17:18  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
14-01:17:18  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
14-01:17:18  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
14-01:17:18  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
14-01:17:18  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
14-01:17:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB2: sesi
14-01:17:18  INFO: c110, (SDCRB0, 38 devices), 38 devices
14-01:17:18  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
14-01:17:18  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
14-01:17:18  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
14-01:17:18  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
14-01:17:18  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
14-01:17:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB0: sesi
14-01:17:18  INFO: c110, (SDCRB1, 38 devices), 38 devices
14-01:17:18  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
14-01:17:19  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
14-01:17:19  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
14-01:17:19  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
14-01:17:19  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
14-01:17:19  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB1: sesi
14-01:17:19  INFO: c110, (SDCRB2, 40 devices), 40 devices
14-01:17:19  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
14-01:17:19  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
14-01:17:19  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
14-01:17:19  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
14-01:17:19  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB2: sesi
14-01:17:19  INFO: c110, (SDCRBM, 38 devices), 38 devices
14-01:17:19  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
14-01:17:19  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
14-01:17:19  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
14-01:17:19  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
14-01:17:19  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
14-01:17:19  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRBM: sesi
14-01:17:19  INFO: c110, (SDCRQ0, 36 devices), 36 devices
14-01:17:19  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
14-01:17:19  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
14-01:17:19  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
14-01:17:20  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ0: sesi
14-01:17:20  INFO: c110, (SDCRQ1, 36 devices), 36 devices
14-01:17:20  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
14-01:17:20  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
14-01:17:20  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
14-01:17:20  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ1: sesi
14-01:17:20  INFO: c110, (SDCRQ2, 36 devices), 36 devices
14-01:17:20  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
14-01:17:20  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
14-01:17:20  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
14-01:17:20  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ2: sesi
14-01:17:20  INFO: c110, (SDCRQM, 36 devices), 36 devices
14-01:17:20  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
14-01:17:20  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
14-01:17:20  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
14-01:17:20  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQM: sesi
14-01:17:20  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
14-01:17:20  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
14-01:17:20  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
14-01:17:20  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
14-01:17:20  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
14-01:17:21  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
14-01:17:21  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ0: sesi
14-01:17:21  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
14-01:17:21  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
14-01:17:21  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
14-01:17:21  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
14-01:17:21  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
14-01:17:21  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
14-01:17:21  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ1: sesi
14-01:17:21  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
14-01:17:21  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
14-01:17:21  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
14-01:17:21  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
14-01:17:21  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
14-01:17:22  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
14-01:17:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ2: sesi
14-01:17:22  INFO: c110, (SDNFB0, 36 devices), 36 devices
14-01:17:22  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
14-01:17:22  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
14-01:17:22  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
14-01:17:22  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
14-01:17:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB0: sesi
14-01:17:22  INFO: c110, (SDNFB1, 36 devices), 36 devices
14-01:17:22  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
14-01:17:22  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
14-01:17:22  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
14-01:17:22  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
14-01:17:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB1: sesi
14-01:17:22  INFO: c110, (SDNFB2, 40 devices), 40 devices
14-01:17:22  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
14-01:17:22  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
14-01:17:22  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
14-01:17:22  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
14-01:17:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB2: sesi
14-01:17:23  INFO: c110, (SDNFQ0, 34 devices), 34 devices
14-01:17:23  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
14-01:17:23  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
14-01:17:23  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
14-01:17:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ0: sesi
14-01:17:23  INFO: c110, (SDNFQ1, 34 devices), 34 devices
14-01:17:23  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
14-01:17:23  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
14-01:17:23  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
14-01:17:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ1: sesi
14-01:17:23  INFO: c110, (SDNFQ2, 38 devices), 38 devices
14-01:17:23  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
14-01:17:23  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
14-01:17:23  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
14-01:17:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ2: sesi
14-01:17:24  INFO: c110, (SDNRB0, 36 devices), 36 devices
14-01:17:24  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
14-01:17:24  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
14-01:17:24  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
14-01:17:24  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
14-01:17:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB0: sesi
14-01:17:24  INFO: c110, (SDNRB1, 36 devices), 36 devices
14-01:17:24  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
14-01:17:24  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
14-01:17:24  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
14-01:17:24  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
14-01:17:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB1: sesi
14-01:17:24  INFO: c110, (SDNRB2, 40 devices), 40 devices
14-01:17:24  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
14-01:17:24  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
14-01:17:24  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
14-01:17:24  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
14-01:17:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB2: sesi
14-01:17:25  INFO: c110, (SDNRQ0, 34 devices), 34 devices
14-01:17:25  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
14-01:17:25  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
14-01:17:25  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
14-01:17:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ0: sesi
14-01:17:25  INFO: c110, (SDNRQ1, 34 devices), 34 devices
14-01:17:25  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
14-01:17:25  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
14-01:17:25  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
14-01:17:26  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ1: sesi
14-01:17:26  INFO: c110, (SDNRQ2, 38 devices), 38 devices
14-01:17:26  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
14-01:17:26  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
14-01:17:26  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
14-01:17:26  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ2: sesi
14-01:17:26  INFO: c110, (SDPFB0, 36 devices), 36 devices
14-01:17:26  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
14-01:17:26  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
14-01:17:26  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
14-01:17:26  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
14-01:17:27  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB0: sesi
14-01:17:27  INFO: c110, (SDPFB1, 36 devices), 36 devices
14-01:17:27  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
14-01:17:27  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
14-01:17:27  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
14-01:17:27  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
14-01:17:27  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB1: sesi
14-01:17:27  INFO: c110, (SDPFB2, 36 devices), 36 devices
14-01:17:27  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
14-01:17:27  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
14-01:17:27  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
14-01:17:27  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
14-01:17:27  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB2: sesi
14-01:17:27  INFO: c110, (SDPRB0, 36 devices), 36 devices
14-01:17:27  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
14-01:17:27  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
14-01:17:27  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
14-01:17:27  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
14-01:17:28  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB0: sesi
14-01:17:28  INFO: c110, (SDPRB1, 36 devices), 36 devices
14-01:17:28  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
14-01:17:28  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
14-01:17:28  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
14-01:17:28  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
14-01:17:28  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB1: sesi
14-01:17:28  INFO: c110, (SDPRB2, 36 devices), 36 devices
14-01:17:28  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
14-01:17:28  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
14-01:17:28  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
14-01:17:28  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
14-01:17:28  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB2: sesi
14-01:17:28  INFO: c110, (SDPRQ0, 38 devices), 38 devices
14-01:17:28  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
14-01:17:28  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
14-01:17:28  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
14-01:17:28  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
14-01:17:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ0: sesi
14-01:17:29  INFO: c110, (SDPRQ1, 38 devices), 38 devices
14-01:17:29  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
14-01:17:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
14-01:17:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
14-01:17:29  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
14-01:17:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ1: sesi
14-01:17:29  INFO: c110, (SDPRQ2, 38 devices), 38 devices
14-01:17:29  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
14-01:17:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
14-01:17:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
14-01:17:29  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
14-01:17:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ2: sesi
14-01:17:29  INFO: c110, (SDPRQM, 38 devices), 38 devices
14-01:17:29  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
14-01:17:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
14-01:17:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
14-01:17:29  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
14-01:17:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQM: sesi
14-01:17:29  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
14-01:17:29  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
14-01:17:29  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
14-01:17:29  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
14-01:17:29  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ0: sync
14-01:17:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ0: sesi
14-01:17:29  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
14-01:17:29  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
14-01:17:30  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
14-01:17:30  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
14-01:17:30  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ1: sync
14-01:17:30  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ1: sesi
14-01:17:30  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
14-01:17:30  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
14-01:17:30  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
14-01:17:30  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
14-01:17:30  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ2: sync
14-01:17:30  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ2: sesi
14-01:17:30  INFO: c110, (SENRQ0, 42 devices), 42 devices
14-01:17:30  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
14-01:17:30  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
14-01:17:30  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
14-01:17:30  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
14-01:17:30  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
14-01:17:30  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ0: sesi
14-01:17:30  INFO: c110, (SENRQ1, 42 devices), 42 devices
14-01:17:30  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
14-01:17:30  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
14-01:17:30  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
14-01:17:30  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
14-01:17:31  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
14-01:17:31  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ1: sesi
14-01:17:31  INFO: c110, (SENRQ2, 42 devices), 42 devices
14-01:17:31  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
14-01:17:31  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
14-01:17:31  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
14-01:17:31  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
14-01:17:31  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
14-01:17:31  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ2: sesi
14-01:17:31  INFO: c110, (LABHB0, 24 devices), 24 devices
14-01:17:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
14-01:17:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
14-01:17:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
14-01:17:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
14-01:17:31  INFO: c110, (LABHB1, 24 devices), 24 devices
14-01:17:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
14-01:17:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
14-01:17:31  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
14-01:17:31  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
14-01:17:31  INFO: c110, (LABHB2, 24 devices), 24 devices
14-01:17:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
14-01:17:32  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
14-01:17:32  INFO: c110, (LABHB3, 24 devices), 24 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
14-01:17:32  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
14-01:17:32  INFO: c110, (LABLB0, 24 devices), 24 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
14-01:17:32  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
14-01:17:32  INFO: c110, (LABLB1, 24 devices), 24 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
14-01:17:32  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
14-01:17:32  INFO: c110, (LABLB2, 24 devices), 24 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
14-01:17:32  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
14-01:17:32  INFO: c110, (LABLB3, 24 devices), 24 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
14-01:17:32  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
14-01:17:32  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
14-01:17:32  INFO: c110, (LACHB0, 21 devices), 21 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
14-01:17:32  INFO: c110, (LACHB1, 21 devices), 21 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
14-01:17:32  INFO: c110, (LACHB2, 21 devices), 21 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
14-01:17:32  INFO: c110, (LACHB3, 25 devices), 25 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
14-01:17:32  INFO: c110, (LACLB0, 21 devices), 21 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
14-01:17:32  INFO: c110, (LACLB1, 21 devices), 21 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
14-01:17:32  INFO: c110, (LACLB2, 21 devices), 21 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
14-01:17:32  INFO: c110, (LACLB3, 23 devices), 23 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
14-01:17:32  INFO: c110, (LANHB0, 18 devices), 18 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
14-01:17:32  INFO: c110, (LANHB1, 18 devices), 18 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
14-01:17:32  INFO: c110, (LANHB2, 22 devices), 22 devices
14-01:17:32  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
14-01:17:32  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
14-01:17:32  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
14-01:17:33  INFO: c110, (LANHB3, 26 devices), 26 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
14-01:17:33  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
14-01:17:33  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
14-01:17:33  INFO: c110, (LANLB0, 18 devices), 18 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
14-01:17:33  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
14-01:17:33  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
14-01:17:33  INFO: c110, (LANLB1, 18 devices), 18 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
14-01:17:33  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
14-01:17:33  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
14-01:17:33  INFO: c110, (LANLB2, 24 devices), 24 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
14-01:17:33  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
14-01:17:33  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
14-01:17:33  INFO: c110, (LANLB3, 26 devices), 26 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
14-01:17:33  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
14-01:17:33  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
14-01:17:33  INFO: c110, (LAPHB0, 23 devices), 23 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
14-01:17:33  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
14-01:17:33  INFO: c110, (LAPHB1, 23 devices), 23 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
14-01:17:33  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
14-01:17:33  INFO: c110, (LAPHB2, 25 devices), 25 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
14-01:17:33  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
14-01:17:33  INFO: c110, (LAPHB3, 25 devices), 25 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
14-01:17:33  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
14-01:17:33  INFO: c110, (LAPLB0, 23 devices), 23 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
14-01:17:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
14-01:17:33  INFO: c110, (LAPLB1, 25 devices), 25 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
14-01:17:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
14-01:17:33  INFO: c110, (LAPLB2, 25 devices), 25 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
14-01:17:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
14-01:17:33  INFO: c110, (LAPLB3, 25 devices), 25 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
14-01:17:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
14-01:17:33  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
14-01:17:33  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
14-01:17:33  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
14-01:17:33  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
14-01:17:33  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
14-01:17:33  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
14-01:17:33  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
14-01:17:33  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
14-01:17:33  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
14-01:17:33  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
14-01:17:34  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
14-01:17:34  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
14-01:17:34  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
14-01:17:34  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
14-01:17:34  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
14-01:17:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
14-01:17:34  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
14-01:17:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
14-01:17:34  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
14-01:17:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
14-01:17:34  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
14-01:17:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
14-01:17:34  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
14-01:17:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
14-01:17:34  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
14-01:17:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
14-01:17:34  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
14-01:17:34  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
14-01:17:34  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
14-01:17:34  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
14-01:17:34  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
14-01:17:35  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
14-01:17:35  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
14-01:18:09  INFO: ************Create Cell Apr: c110 Logger************
14-01:18:09  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
14-01:18:10  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
14-01:18:10  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
14-01:18:10  INFO: tech->Load tech files of tech:c110 sucessfully
14-01:18:11  INFO: ascell-> Begin processing techc110 @ Fri Mar 14 01:18:11 2025
14-01:18:11  INFO: c110, (DENRQ0, 34 devices), 34 devices
14-01:18:11  INFO: 1. clock pattern: pattern: CLK1 in DENRQ0: clk
14-01:18:11  INFO: 2. inputs inv pattern: pattern: INV in DENRQ0: ininv_E_0
14-01:18:11  INFO: 3. output pattern: pattern: INV in DENRQ0: out_Q
14-01:18:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ0: inputs
14-01:18:12  INFO: c110, (DENRQ1, 34 devices), 34 devices
14-01:18:12  INFO: 1. clock pattern: pattern: CLK1 in DENRQ1: clk
14-01:18:12  INFO: 2. inputs inv pattern: pattern: INV in DENRQ1: ininv_E_0
14-01:18:12  INFO: 3. output pattern: pattern: INV in DENRQ1: out_Q
14-01:18:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ1: inputs
14-01:18:12  INFO: c110, (DENRQ2, 34 devices), 34 devices
14-01:18:12  INFO: 1. clock pattern: pattern: CLK1 in DENRQ2: clk
14-01:18:12  INFO: 2. inputs inv pattern: pattern: INV in DENRQ2: ininv_E_0
14-01:18:12  INFO: 3. output pattern: pattern: INV in DENRQ2: out_Q
14-01:18:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DENRQ2: inputs
14-01:18:12  INFO: c110, (DFANRQ0, 28 devices), 28 devices
14-01:18:12  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ0: clk
14-01:18:12  INFO: 3. output pattern: pattern: INV in DFANRQ0: out_Q
14-01:18:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ0: inputs
14-01:18:12  INFO: c110, (DFANRQ1, 28 devices), 28 devices
14-01:18:12  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ1: clk
14-01:18:12  INFO: 3. output pattern: pattern: INV in DFANRQ1: out_Q
14-01:18:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ1: inputs
14-01:18:12  INFO: c110, (DFANRQ2, 28 devices), 28 devices
14-01:18:12  INFO: 1. clock pattern: pattern: CLK1 in DFANRQ2: clk
14-01:18:12  INFO: 3. output pattern: pattern: INV in DFANRQ2: out_Q
14-01:18:12  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in DFANRQ2: inputs
14-01:18:12  INFO: c110, (DFBFB0, 32 devices), 32 devices
14-01:18:12  INFO: 1. clock pattern: pattern: CLK1 in DFBFB0: clk
14-01:18:12  INFO: 2. inputs inv pattern: pattern: INV in DFBFB0: ininv_RN_0
14-01:18:12  INFO: 3. output pattern: pattern: INV in DFBFB0: out_Q
14-01:18:12  INFO: 3. output pattern: pattern: INV in DFBFB0: out_QN
14-01:18:12  INFO: c110, (DFBFB1, 32 devices), 32 devices
14-01:18:12  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
14-01:18:12  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
14-01:18:12  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
14-01:18:12  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
14-01:18:12  INFO: c110, (DFBFB2, 32 devices), 32 devices
14-01:18:12  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
14-01:18:13  INFO: c110, (DFBRB0, 32 devices), 32 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFBRB0: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFBRB0: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRB0: out_Q
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRB0: out_QN
14-01:18:13  INFO: c110, (DFBRB1, 32 devices), 32 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
14-01:18:13  INFO: c110, (DFBRB2, 32 devices), 32 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
14-01:18:13  INFO: c110, (DFBRBM, 32 devices), 32 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFBRBM: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFBRBM: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRBM: out_Q
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRBM: out_QN
14-01:18:13  INFO: c110, (DFBRQ0, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ0: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ0: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRQ0: out_Q
14-01:18:13  INFO: c110, (DFBRQ1, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRQ1: out_Q
14-01:18:13  INFO: c110, (DFBRQ2, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFBRQ2: out_Q
14-01:18:13  INFO: c110, (DFCFB0, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCFB0: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCFB0: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCFB0: out_Q
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCFB0: out_QN
14-01:18:13  INFO: c110, (DFCFB1, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
14-01:18:13  INFO: c110, (DFCFB2, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
14-01:18:13  INFO: c110, (DFCRB0, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRB0: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRB0: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRB0: out_Q
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRB0: out_QN
14-01:18:13  INFO: c110, (DFCRB1, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
14-01:18:13  INFO: c110, (DFCRB2, 32 devices), 32 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRB2: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRB2: ininv_D_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRB2: out_QN
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRB2: out_Q
14-01:18:13  INFO: c110, (DFCRBM, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRBM: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRBM: ininv_RN_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRBM: out_Q
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRBM: out_QN
14-01:18:13  INFO: c110, (DFCRQ0, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ0: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ0: ininv_D_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRQ0: out_Q
14-01:18:13  INFO: c110, (DFCRQ1, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_D_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRQ1: out_Q
14-01:18:13  INFO: c110, (DFCRQ2, 30 devices), 30 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ2: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ2: ininv_D_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRQ2: out_Q
14-01:18:13  INFO: c110, (DFCRQ3, 28 devices), 28 devices
14-01:18:13  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ3: clk
14-01:18:13  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ3: ininv_D_0
14-01:18:13  INFO: 3. output pattern: pattern: INV in DFCRQ3: out_Q
14-01:18:14  INFO: c110, (DFCRQM, 30 devices), 30 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFCRQM: clk
14-01:18:14  INFO: 2. inputs inv pattern: pattern: INV in DFCRQM: ininv_D_0
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFCRQM: out_Q
14-01:18:14  INFO: c110, (DFNFB0, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNFB0: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNFB0: out_QN
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNFB0: out_Q
14-01:18:14  INFO: c110, (DFNFB1, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
14-01:18:14  INFO: c110, (DFNFB2, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNFB2: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNFB2: out_QN
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNFB2: out_Q
14-01:18:14  INFO: c110, (DFNFQ0, 26 devices), 26 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ0: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNFQ0: out_Q
14-01:18:14  INFO: c110, (DFNFQ1, 26 devices), 26 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ1: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNFQ1: out_Q
14-01:18:14  INFO: c110, (DFNFQ2, 26 devices), 26 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNFQ2: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNFQ2: out_Q
14-01:18:14  INFO: c110, (DFNRB0, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNRB0: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNRB0: out_Q
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNRB0: out_QN
14-01:18:14  INFO: c110, (DFNRB1, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
14-01:18:14  INFO: c110, (DFNRB2, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNRB2: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNRB2: out_Q
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNRB2: out_QN
14-01:18:14  INFO: c110, (DFNRQ0, 26 devices), 26 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ0: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNRQ0: out_Q
14-01:18:14  INFO: c110, (DFNRQ1, 26 devices), 26 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
14-01:18:14  INFO: c110, (DFNRQ2, 26 devices), 26 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ2: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFNRQ2: out_Q
14-01:18:14  INFO: c110, (DFPFB0, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFPFB0: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPFB0: out_Q
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPFB0: out_QN
14-01:18:14  INFO: c110, (DFPFB1, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
14-01:18:14  INFO: c110, (DFPFB2, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFPFB2: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPFB2: out_Q
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPFB2: out_QN
14-01:18:14  INFO: c110, (DFPRB0, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFPRB0: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPRB0: out_Q
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPRB0: out_QN
14-01:18:14  INFO: c110, (DFPRB1, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
14-01:18:14  INFO: c110, (DFPRB2, 28 devices), 28 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFPRB2: clk
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPRB2: out_Q
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPRB2: out_QN
14-01:18:14  INFO: c110, (DFPRQ0, 30 devices), 30 devices
14-01:18:14  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ0: clk
14-01:18:14  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_SN_0
14-01:18:14  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ0: ininv_D_0
14-01:18:14  INFO: 3. output pattern: pattern: INV in DFPRQ0: out_Q
14-01:18:15  INFO: c110, (DFPRQ1, 30 devices), 30 devices
14-01:18:15  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
14-01:18:15  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_SN_0
14-01:18:15  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ1: ininv_D_0
14-01:18:15  INFO: 3. output pattern: pattern: INV in DFPRQ1: out_Q
14-01:18:15  INFO: c110, (DFPRQ2, 30 devices), 30 devices
14-01:18:15  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ2: clk
14-01:18:15  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_SN_0
14-01:18:15  INFO: 2. inputs inv pattern: pattern: INV in DFPRQ2: ininv_D_0
14-01:18:15  INFO: 3. output pattern: pattern: INV in DFPRQ2: out_Q
14-01:18:15  INFO: c110, (DFPRQM, 30 devices), 30 devices
14-01:18:15  INFO: 1. clock pattern: pattern: CLK1 in DFPRQM: clk
14-01:18:15  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_SN_0
14-01:18:15  INFO: 2. inputs inv pattern: pattern: INV in DFPRQM: ininv_D_0
14-01:18:15  INFO: 3. output pattern: pattern: INV in DFPRQM: out_Q
14-01:18:15  INFO: c110, (DFSCRQ0, 28 devices), 28 devices
14-01:18:15  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ0: clk
14-01:18:15  INFO: 3. output pattern: pattern: INV in DFSCRQ0: out_Q
14-01:18:15  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ0: sync
14-01:18:15  INFO: c110, (DFSCRQ1, 28 devices), 28 devices
14-01:18:15  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ1: clk
14-01:18:15  INFO: 3. output pattern: pattern: INV in DFSCRQ1: out_Q
14-01:18:15  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ1: sync
14-01:18:15  INFO: c110, (DFSCRQ2, 28 devices), 28 devices
14-01:18:15  INFO: 1. clock pattern: pattern: CLK1 in DFSCRQ2: clk
14-01:18:15  INFO: 3. output pattern: pattern: INV in DFSCRQ2: out_Q
14-01:18:15  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in DFSCRQ2: sync
14-01:18:15  INFO: c110, (DMNRQ0, 34 devices), 34 devices
14-01:18:15  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ0: clk
14-01:18:15  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ0: ininv_S0_0
14-01:18:15  INFO: 3. output pattern: pattern: INV in DMNRQ0: out_Q
14-01:18:15  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ0: inputs
14-01:18:15  INFO: c110, (DMNRQ1, 34 devices), 34 devices
14-01:18:15  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ1: clk
14-01:18:15  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ1: ininv_S0_0
14-01:18:15  INFO: 3. output pattern: pattern: INV in DMNRQ1: out_Q
14-01:18:15  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ1: inputs
14-01:18:15  INFO: c110, (DMNRQ2, 34 devices), 34 devices
14-01:18:15  INFO: 1. clock pattern: pattern: CLK1 in DMNRQ2: clk
14-01:18:15  INFO: 2. inputs inv pattern: pattern: INV in DMNRQ2: ininv_S0_0
14-01:18:15  INFO: 3. output pattern: pattern: INV in DMNRQ2: out_Q
14-01:18:16  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in DMNRQ2: inputs
14-01:18:16  INFO: c110, (SDANRQ0, 36 devices), 36 devices
14-01:18:16  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ0: clk
14-01:18:16  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ0: ininv_SE_0
14-01:18:16  INFO: 3. output pattern: pattern: INV in SDANRQ0: out_Q
14-01:18:16  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ0: inputs
14-01:18:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ0: sesi
14-01:18:16  INFO: c110, (SDANRQ1, 36 devices), 36 devices
14-01:18:16  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ1: clk
14-01:18:16  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ1: ininv_SE_0
14-01:18:16  INFO: 3. output pattern: pattern: INV in SDANRQ1: out_Q
14-01:18:16  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ1: inputs
14-01:18:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ1: sesi
14-01:18:16  INFO: c110, (SDANRQ2, 36 devices), 36 devices
14-01:18:16  INFO: 1. clock pattern: pattern: CLK1 in SDANRQ2: clk
14-01:18:16  INFO: 2. inputs inv pattern: pattern: INV in SDANRQ2: ininv_SE_0
14-01:18:16  INFO: 3. output pattern: pattern: INV in SDANRQ2: out_Q
14-01:18:16  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NAND2 in SDANRQ2: inputs
14-01:18:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDANRQ2: sesi
14-01:18:16  INFO: c110, (SDBFB0, 40 devices), 40 devices
14-01:18:16  INFO: 1. clock pattern: pattern: CLK1 in SDBFB0: clk
14-01:18:16  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_RN_0
14-01:18:16  INFO: 2. inputs inv pattern: pattern: INV in SDBFB0: ininv_SE_0
14-01:18:16  INFO: 3. output pattern: pattern: INV in SDBFB0: out_Q
14-01:18:16  INFO: 3. output pattern: pattern: INV in SDBFB0: out_QN
14-01:18:16  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB0: sesi
14-01:18:16  INFO: c110, (SDBFB1, 40 devices), 40 devices
14-01:18:16  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
14-01:18:16  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
14-01:18:16  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
14-01:18:16  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
14-01:18:16  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
14-01:18:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB1: sesi
14-01:18:17  INFO: c110, (SDBFB2, 40 devices), 40 devices
14-01:18:17  INFO: 1. clock pattern: pattern: CLK1 in SDBFB2: clk
14-01:18:17  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_SE_0
14-01:18:17  INFO: 2. inputs inv pattern: pattern: INV in SDBFB2: ininv_RN_0
14-01:18:17  INFO: 3. output pattern: pattern: INV in SDBFB2: out_Q
14-01:18:17  INFO: 3. output pattern: pattern: INV in SDBFB2: out_QN
14-01:18:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBFB2: sesi
14-01:18:17  INFO: c110, (SDBRB0, 40 devices), 40 devices
14-01:18:17  INFO: 1. clock pattern: pattern: CLK1 in SDBRB0: clk
14-01:18:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_RN_0
14-01:18:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRB0: ininv_SE_0
14-01:18:17  INFO: 3. output pattern: pattern: INV in SDBRB0: out_Q
14-01:18:17  INFO: 3. output pattern: pattern: INV in SDBRB0: out_QN
14-01:18:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB0: sesi
14-01:18:17  INFO: c110, (SDBRB1, 40 devices), 40 devices
14-01:18:17  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
14-01:18:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
14-01:18:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
14-01:18:17  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
14-01:18:17  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
14-01:18:17  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRB1: sesi
14-01:18:17  INFO: c110, (SDBRB2, 44 devices), 44 devices
14-01:18:17  INFO: 1. clock pattern: pattern: CLK1 in SDBRB2: clk
14-01:18:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_SE_0
14-01:18:17  INFO: 2. inputs inv pattern: pattern: INV in SDBRB2: ininv_RN_0
14-01:18:17  INFO: 3. output pattern: pattern: INV in SDBRB2: out_QN
14-01:18:17  INFO: 3. output pattern: pattern: INV in SDBRB2: out_Q
14-01:18:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4_2 in SDBRB2: sesi
14-01:18:18  INFO: c110, (SDBRBM, 40 devices), 40 devices
14-01:18:18  INFO: 1. clock pattern: pattern: CLK1 in SDBRBM: clk
14-01:18:18  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_RN_0
14-01:18:18  INFO: 2. inputs inv pattern: pattern: INV in SDBRBM: ininv_SE_0
14-01:18:18  INFO: 3. output pattern: pattern: INV in SDBRBM: out_Q
14-01:18:18  INFO: 3. output pattern: pattern: INV in SDBRBM: out_QN
14-01:18:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRBM: sesi
14-01:18:18  INFO: c110, (SDBRQ0, 38 devices), 38 devices
14-01:18:18  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ0: clk
14-01:18:18  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_SE_0
14-01:18:18  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ0: ininv_RN_0
14-01:18:18  INFO: 3. output pattern: pattern: INV in SDBRQ0: out_Q
14-01:18:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ0: sesi
14-01:18:18  INFO: c110, (SDBRQ1, 38 devices), 38 devices
14-01:18:18  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
14-01:18:18  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
14-01:18:18  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
14-01:18:18  INFO: 3. output pattern: pattern: INV in SDBRQ1: out_Q
14-01:18:18  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDBRQ1: sesi
14-01:18:18  INFO: c110, (SDBRQ2, 42 devices), 42 devices
14-01:18:18  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ2: clk
14-01:18:18  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_SE_0
14-01:18:18  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ2: ininv_RN_0
14-01:18:18  INFO: 3. output pattern: pattern: INV in SDBRQ2: out_Q
14-01:18:19  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4_2 in SDBRQ2: sesi
14-01:18:19  INFO: c110, (SDCFB0, 38 devices), 38 devices
14-01:18:19  INFO: 1. clock pattern: pattern: CLK1 in SDCFB0: clk
14-01:18:19  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_RN_0
14-01:18:19  INFO: 2. inputs inv pattern: pattern: INV in SDCFB0: ininv_SE_0
14-01:18:19  INFO: 3. output pattern: pattern: INV in SDCFB0: out_QN
14-01:18:19  INFO: 3. output pattern: pattern: INV in SDCFB0: out_Q
14-01:18:19  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB0: sesi
14-01:18:19  INFO: c110, (SDCFB1, 38 devices), 38 devices
14-01:18:19  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
14-01:18:19  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
14-01:18:19  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
14-01:18:19  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
14-01:18:19  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
14-01:18:19  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB1: sesi
14-01:18:19  INFO: c110, (SDCFB2, 38 devices), 38 devices
14-01:18:19  INFO: 1. clock pattern: pattern: CLK1 in SDCFB2: clk
14-01:18:19  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_SE_0
14-01:18:19  INFO: 2. inputs inv pattern: pattern: INV in SDCFB2: ininv_RN_0
14-01:18:19  INFO: 3. output pattern: pattern: INV in SDCFB2: out_Q
14-01:18:19  INFO: 3. output pattern: pattern: INV in SDCFB2: out_QN
14-01:18:20  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCFB2: sesi
14-01:18:20  INFO: c110, (SDCRB0, 38 devices), 38 devices
14-01:18:20  INFO: 1. clock pattern: pattern: CLK1 in SDCRB0: clk
14-01:18:20  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_SE_0
14-01:18:20  INFO: 2. inputs inv pattern: pattern: INV in SDCRB0: ininv_RN_0
14-01:18:20  INFO: 3. output pattern: pattern: INV in SDCRB0: out_Q
14-01:18:20  INFO: 3. output pattern: pattern: INV in SDCRB0: out_QN
14-01:18:20  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB0: sesi
14-01:18:20  INFO: c110, (SDCRB1, 38 devices), 38 devices
14-01:18:20  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
14-01:18:20  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
14-01:18:20  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
14-01:18:20  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
14-01:18:20  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
14-01:18:20  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB1: sesi
14-01:18:20  INFO: c110, (SDCRB2, 40 devices), 40 devices
14-01:18:20  INFO: 1. clock pattern: pattern: CLK1 in SDCRB2: clk
14-01:18:21  INFO: 2. inputs inv pattern: pattern: INV in SDCRB2: ininv_SE_0
14-01:18:21  INFO: 3. output pattern: pattern: INV in SDCRB2: out_QN
14-01:18:21  INFO: 3. output pattern: pattern: INV in SDCRB2: out_Q
14-01:18:21  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRB2: sesi
14-01:18:21  INFO: c110, (SDCRBM, 38 devices), 38 devices
14-01:18:21  INFO: 1. clock pattern: pattern: CLK1 in SDCRBM: clk
14-01:18:21  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_RN_0
14-01:18:21  INFO: 2. inputs inv pattern: pattern: INV in SDCRBM: ininv_SE_0
14-01:18:21  INFO: 3. output pattern: pattern: INV in SDCRBM: out_Q
14-01:18:21  INFO: 3. output pattern: pattern: INV in SDCRBM: out_QN
14-01:18:21  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRBM: sesi
14-01:18:21  INFO: c110, (SDCRQ0, 36 devices), 36 devices
14-01:18:21  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ0: clk
14-01:18:21  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ0: ininv_SE_0
14-01:18:21  INFO: 3. output pattern: pattern: INV in SDCRQ0: out_Q
14-01:18:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ0: sesi
14-01:18:22  INFO: c110, (SDCRQ1, 36 devices), 36 devices
14-01:18:22  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
14-01:18:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
14-01:18:22  INFO: 3. output pattern: pattern: INV in SDCRQ1: out_Q
14-01:18:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ1: sesi
14-01:18:22  INFO: c110, (SDCRQ2, 36 devices), 36 devices
14-01:18:22  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ2: clk
14-01:18:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ2: ininv_SE_0
14-01:18:22  INFO: 3. output pattern: pattern: INV in SDCRQ2: out_Q
14-01:18:22  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQ2: sesi
14-01:18:22  INFO: c110, (SDCRQM, 36 devices), 36 devices
14-01:18:22  INFO: 1. clock pattern: pattern: CLK1 in SDCRQM: clk
14-01:18:22  INFO: 2. inputs inv pattern: pattern: INV in SDCRQM: ininv_SE_0
14-01:18:22  INFO: 3. output pattern: pattern: INV in SDCRQM: out_Q
14-01:18:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDCRQM: sesi
14-01:18:23  INFO: c110, (SDMNRQ0, 42 devices), 42 devices
14-01:18:23  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ0: clk
14-01:18:23  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_SE_0
14-01:18:23  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ0: ininv_S0_0
14-01:18:23  INFO: 3. output pattern: pattern: INV in SDMNRQ0: out_Q
14-01:18:23  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ0: inputs
14-01:18:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ0: sesi
14-01:18:23  INFO: c110, (SDMNRQ1, 42 devices), 42 devices
14-01:18:23  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ1: clk
14-01:18:23  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_SE_0
14-01:18:23  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ1: ininv_S0_0
14-01:18:23  INFO: 3. output pattern: pattern: INV in SDMNRQ1: out_Q
14-01:18:23  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ1: inputs
14-01:18:23  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ1: sesi
14-01:18:23  INFO: c110, (SDMNRQ2, 42 devices), 42 devices
14-01:18:23  INFO: 1. clock pattern: pattern: CLK1 in SDMNRQ2: clk
14-01:18:23  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_SE_0
14-01:18:23  INFO: 2. inputs inv pattern: pattern: INV in SDMNRQ2: ininv_S0_0
14-01:18:23  INFO: 3. output pattern: pattern: INV in SDMNRQ2: out_Q
14-01:18:24  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SDMNRQ2: inputs
14-01:18:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDMNRQ2: sesi
14-01:18:24  INFO: c110, (SDNFB0, 36 devices), 36 devices
14-01:18:24  INFO: 1. clock pattern: pattern: CLK1 in SDNFB0: clk
14-01:18:24  INFO: 2. inputs inv pattern: pattern: INV in SDNFB0: ininv_SE_0
14-01:18:24  INFO: 3. output pattern: pattern: INV in SDNFB0: out_Q
14-01:18:24  INFO: 3. output pattern: pattern: INV in SDNFB0: out_QN
14-01:18:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB0: sesi
14-01:18:24  INFO: c110, (SDNFB1, 36 devices), 36 devices
14-01:18:24  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
14-01:18:24  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
14-01:18:24  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
14-01:18:24  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
14-01:18:24  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB1: sesi
14-01:18:24  INFO: c110, (SDNFB2, 40 devices), 40 devices
14-01:18:24  INFO: 1. clock pattern: pattern: CLK1 in SDNFB2: clk
14-01:18:24  INFO: 2. inputs inv pattern: pattern: INV in SDNFB2: ininv_SE_0
14-01:18:24  INFO: 3. output pattern: pattern: INV in SDNFB2: out_Q
14-01:18:24  INFO: 3. output pattern: pattern: INV in SDNFB2: out_QN
14-01:18:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFB2: sesi
14-01:18:25  INFO: c110, (SDNFQ0, 34 devices), 34 devices
14-01:18:25  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ0: clk
14-01:18:25  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ0: ininv_SE_0
14-01:18:25  INFO: 3. output pattern: pattern: INV in SDNFQ0: out_Q
14-01:18:25  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ0: sesi
14-01:18:25  INFO: c110, (SDNFQ1, 34 devices), 34 devices
14-01:18:25  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ1: clk
14-01:18:25  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ1: ininv_SE_0
14-01:18:25  INFO: 3. output pattern: pattern: INV in SDNFQ1: out_Q
14-01:18:26  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ1: sesi
14-01:18:26  INFO: c110, (SDNFQ2, 38 devices), 38 devices
14-01:18:26  INFO: 1. clock pattern: pattern: CLK1 in SDNFQ2: clk
14-01:18:26  INFO: 2. inputs inv pattern: pattern: INV in SDNFQ2: ininv_SE_0
14-01:18:26  INFO: 3. output pattern: pattern: INV in SDNFQ2: out_Q
14-01:18:26  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNFQ2: sesi
14-01:18:26  INFO: c110, (SDNRB0, 36 devices), 36 devices
14-01:18:26  INFO: 1. clock pattern: pattern: CLK1 in SDNRB0: clk
14-01:18:26  INFO: 2. inputs inv pattern: pattern: INV in SDNRB0: ininv_SE_0
14-01:18:26  INFO: 3. output pattern: pattern: INV in SDNRB0: out_QN
14-01:18:26  INFO: 3. output pattern: pattern: INV in SDNRB0: out_Q
14-01:18:27  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB0: sesi
14-01:18:27  INFO: c110, (SDNRB1, 36 devices), 36 devices
14-01:18:27  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
14-01:18:27  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
14-01:18:27  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
14-01:18:27  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
14-01:18:27  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB1: sesi
14-01:18:27  INFO: c110, (SDNRB2, 40 devices), 40 devices
14-01:18:27  INFO: 1. clock pattern: pattern: CLK1 in SDNRB2: clk
14-01:18:27  INFO: 2. inputs inv pattern: pattern: INV in SDNRB2: ininv_SE_0
14-01:18:27  INFO: 3. output pattern: pattern: INV in SDNRB2: out_Q
14-01:18:27  INFO: 3. output pattern: pattern: INV in SDNRB2: out_QN
14-01:18:27  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRB2: sesi
14-01:18:27  INFO: c110, (SDNRQ0, 34 devices), 34 devices
14-01:18:27  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ0: clk
14-01:18:27  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ0: ininv_SE_0
14-01:18:27  INFO: 3. output pattern: pattern: INV in SDNRQ0: out_Q
14-01:18:28  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ0: sesi
14-01:18:28  INFO: c110, (SDNRQ1, 34 devices), 34 devices
14-01:18:28  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
14-01:18:28  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
14-01:18:28  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
14-01:18:28  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ1: sesi
14-01:18:28  INFO: c110, (SDNRQ2, 38 devices), 38 devices
14-01:18:28  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ2: clk
14-01:18:28  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ2: ininv_SE_0
14-01:18:28  INFO: 3. output pattern: pattern: INV in SDNRQ2: out_Q
14-01:18:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDNRQ2: sesi
14-01:18:29  INFO: c110, (SDPFB0, 36 devices), 36 devices
14-01:18:29  INFO: 1. clock pattern: pattern: CLK1 in SDPFB0: clk
14-01:18:29  INFO: 2. inputs inv pattern: pattern: INV in SDPFB0: ininv_SE_0
14-01:18:29  INFO: 3. output pattern: pattern: INV in SDPFB0: out_QN
14-01:18:29  INFO: 3. output pattern: pattern: INV in SDPFB0: out_Q
14-01:18:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB0: sesi
14-01:18:29  INFO: c110, (SDPFB1, 36 devices), 36 devices
14-01:18:29  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
14-01:18:29  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
14-01:18:29  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
14-01:18:29  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
14-01:18:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB1: sesi
14-01:18:29  INFO: c110, (SDPFB2, 36 devices), 36 devices
14-01:18:29  INFO: 1. clock pattern: pattern: CLK1 in SDPFB2: clk
14-01:18:29  INFO: 2. inputs inv pattern: pattern: INV in SDPFB2: ininv_SE_0
14-01:18:29  INFO: 3. output pattern: pattern: INV in SDPFB2: out_Q
14-01:18:29  INFO: 3. output pattern: pattern: INV in SDPFB2: out_QN
14-01:18:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPFB2: sesi
14-01:18:29  INFO: c110, (SDPRB0, 36 devices), 36 devices
14-01:18:29  INFO: 1. clock pattern: pattern: CLK1 in SDPRB0: clk
14-01:18:29  INFO: 2. inputs inv pattern: pattern: INV in SDPRB0: ininv_SE_0
14-01:18:29  INFO: 3. output pattern: pattern: INV in SDPRB0: out_QN
14-01:18:29  INFO: 3. output pattern: pattern: INV in SDPRB0: out_Q
14-01:18:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB0: sesi
14-01:18:30  INFO: c110, (SDPRB1, 36 devices), 36 devices
14-01:18:30  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
14-01:18:30  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
14-01:18:30  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
14-01:18:30  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
14-01:18:30  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB1: sesi
14-01:18:30  INFO: c110, (SDPRB2, 36 devices), 36 devices
14-01:18:30  INFO: 1. clock pattern: pattern: CLK1 in SDPRB2: clk
14-01:18:30  INFO: 2. inputs inv pattern: pattern: INV in SDPRB2: ininv_SE_0
14-01:18:30  INFO: 3. output pattern: pattern: INV in SDPRB2: out_Q
14-01:18:30  INFO: 3. output pattern: pattern: INV in SDPRB2: out_QN
14-01:18:30  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRB2: sesi
14-01:18:30  INFO: c110, (SDPRQ0, 38 devices), 38 devices
14-01:18:30  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ0: clk
14-01:18:30  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SN_0
14-01:18:30  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ0: ininv_SE_0
14-01:18:30  INFO: 3. output pattern: pattern: INV in SDPRQ0: out_Q
14-01:18:31  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ0: sesi
14-01:18:31  INFO: c110, (SDPRQ1, 38 devices), 38 devices
14-01:18:31  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
14-01:18:31  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SN_0
14-01:18:31  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
14-01:18:31  INFO: 3. output pattern: pattern: INV in SDPRQ1: out_Q
14-01:18:31  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ1: sesi
14-01:18:31  INFO: c110, (SDPRQ2, 38 devices), 38 devices
14-01:18:31  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ2: clk
14-01:18:31  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SN_0
14-01:18:31  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ2: ininv_SE_0
14-01:18:31  INFO: 3. output pattern: pattern: INV in SDPRQ2: out_Q
14-01:18:31  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQ2: sesi
14-01:18:31  INFO: c110, (SDPRQM, 38 devices), 38 devices
14-01:18:31  INFO: 1. clock pattern: pattern: CLK1 in SDPRQM: clk
14-01:18:31  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SN_0
14-01:18:31  INFO: 2. inputs inv pattern: pattern: INV in SDPRQM: ininv_SE_0
14-01:18:31  INFO: 3. output pattern: pattern: INV in SDPRQM: out_Q
14-01:18:31  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_4 in SDPRQM: sesi
14-01:18:31  INFO: c110, (SDSCRQ0, 36 devices), 36 devices
14-01:18:31  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ0: clk
14-01:18:32  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ0: ininv_SE_0
14-01:18:32  INFO: 3. output pattern: pattern: INV in SDSCRQ0: out_Q
14-01:18:32  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ0: sync
14-01:18:32  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ0: sesi
14-01:18:32  INFO: c110, (SDSCRQ1, 36 devices), 36 devices
14-01:18:32  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ1: clk
14-01:18:32  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ1: ininv_SE_0
14-01:18:32  INFO: 3. output pattern: pattern: INV in SDSCRQ1: out_Q
14-01:18:32  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ1: sync
14-01:18:32  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ1: sesi
14-01:18:32  INFO: c110, (SDSCRQ2, 36 devices), 36 devices
14-01:18:32  INFO: 1. clock pattern: pattern: CLK1 in SDSCRQ2: clk
14-01:18:32  INFO: 2. inputs inv pattern: pattern: INV in SDSCRQ2: ininv_SE_0
14-01:18:32  INFO: 3. output pattern: pattern: INV in SDSCRQ2: out_Q
14-01:18:32  INFO: 4.2 synchronous inputs(D with RN or SN) pattern: pattern: LOGIC2_NAND2 in SDSCRQ2: sync
14-01:18:32  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SDSCRQ2: sesi
14-01:18:32  INFO: c110, (SENRQ0, 42 devices), 42 devices
14-01:18:32  INFO: 1. clock pattern: pattern: CLK1 in SENRQ0: clk
14-01:18:32  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_E_0
14-01:18:32  INFO: 2. inputs inv pattern: pattern: INV in SENRQ0: ininv_SE_0
14-01:18:32  INFO: 3. output pattern: pattern: INV in SENRQ0: out_Q
14-01:18:32  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ0: inputs
14-01:18:32  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ0: sesi
14-01:18:32  INFO: c110, (SENRQ1, 42 devices), 42 devices
14-01:18:32  INFO: 1. clock pattern: pattern: CLK1 in SENRQ1: clk
14-01:18:32  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_SE_0
14-01:18:32  INFO: 2. inputs inv pattern: pattern: INV in SENRQ1: ininv_E_0
14-01:18:32  INFO: 3. output pattern: pattern: INV in SENRQ1: out_Q
14-01:18:33  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ1: inputs
14-01:18:33  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ1: sesi
14-01:18:33  INFO: c110, (SENRQ2, 42 devices), 42 devices
14-01:18:33  INFO: 1. clock pattern: pattern: CLK1 in SENRQ2: clk
14-01:18:33  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_SE_0
14-01:18:33  INFO: 2. inputs inv pattern: pattern: INV in SENRQ2: ininv_E_0
14-01:18:33  INFO: 3. output pattern: pattern: INV in SENRQ2: out_Q
14-01:18:33  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: FCROSS_4 in SENRQ2: inputs
14-01:18:33  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: PCROSS_2 in SENRQ2: sesi
14-01:18:33  INFO: c110, (LABHB0, 24 devices), 24 devices
14-01:18:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
14-01:18:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
14-01:18:33  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
14-01:18:33  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
14-01:18:33  INFO: c110, (LABHB1, 24 devices), 24 devices
14-01:18:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
14-01:18:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
14-01:18:33  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
14-01:18:33  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
14-01:18:33  INFO: c110, (LABHB2, 24 devices), 24 devices
14-01:18:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
14-01:18:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
14-01:18:33  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
14-01:18:33  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
14-01:18:33  INFO: c110, (LABHB3, 24 devices), 24 devices
14-01:18:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
14-01:18:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
14-01:18:33  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
14-01:18:33  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
14-01:18:33  INFO: c110, (LABLB0, 24 devices), 24 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
14-01:18:34  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
14-01:18:34  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
14-01:18:34  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
14-01:18:34  INFO: c110, (LABLB1, 24 devices), 24 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
14-01:18:34  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
14-01:18:34  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
14-01:18:34  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
14-01:18:34  INFO: c110, (LABLB2, 24 devices), 24 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
14-01:18:34  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
14-01:18:34  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
14-01:18:34  INFO: c110, (LABLB3, 24 devices), 24 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
14-01:18:34  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
14-01:18:34  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
14-01:18:34  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
14-01:18:34  INFO: c110, (LACHB0, 21 devices), 21 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
14-01:18:34  INFO: c110, (LACHB1, 21 devices), 21 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
14-01:18:34  INFO: c110, (LACHB2, 21 devices), 21 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
14-01:18:34  INFO: c110, (LACHB3, 25 devices), 25 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
14-01:18:34  INFO: c110, (LACLB0, 21 devices), 21 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
14-01:18:34  INFO: c110, (LACLB1, 21 devices), 21 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
14-01:18:34  INFO: c110, (LACLB2, 21 devices), 21 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
14-01:18:34  INFO: c110, (LACLB3, 23 devices), 23 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
14-01:18:34  INFO: c110, (LANHB0, 18 devices), 18 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
14-01:18:34  INFO: c110, (LANHB1, 18 devices), 18 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
14-01:18:34  INFO: c110, (LANHB2, 22 devices), 22 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
14-01:18:34  INFO: c110, (LANHB3, 26 devices), 26 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
14-01:18:34  INFO: c110, (LANLB0, 18 devices), 18 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
14-01:18:34  INFO: c110, (LANLB1, 18 devices), 18 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
14-01:18:34  INFO: c110, (LANLB2, 24 devices), 24 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
14-01:18:34  INFO: c110, (LANLB3, 26 devices), 26 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
14-01:18:34  INFO: c110, (LAPHB0, 23 devices), 23 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
14-01:18:34  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
14-01:18:34  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
14-01:18:34  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
14-01:18:34  INFO: c110, (LAPHB1, 23 devices), 23 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
14-01:18:34  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
14-01:18:34  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
14-01:18:34  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
14-01:18:34  INFO: c110, (LAPHB2, 25 devices), 25 devices
14-01:18:34  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
14-01:18:34  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
14-01:18:34  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
14-01:18:34  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
14-01:18:34  INFO: c110, (LAPHB3, 25 devices), 25 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
14-01:18:35  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
14-01:18:35  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
14-01:18:35  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
14-01:18:35  INFO: c110, (LAPLB0, 23 devices), 23 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
14-01:18:35  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
14-01:18:35  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
14-01:18:35  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
14-01:18:35  INFO: c110, (LAPLB1, 25 devices), 25 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
14-01:18:35  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
14-01:18:35  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
14-01:18:35  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
14-01:18:35  INFO: c110, (LAPLB2, 25 devices), 25 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
14-01:18:35  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
14-01:18:35  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
14-01:18:35  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
14-01:18:35  INFO: c110, (LAPLB3, 25 devices), 25 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
14-01:18:35  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
14-01:18:35  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
14-01:18:35  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
14-01:18:35  INFO: c110, (TLATNCAD0, 20 devices), 20 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD0: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD0: out_ECK
14-01:18:35  INFO: c110, (TLATNCAD1, 20 devices), 20 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD1: out_ECK
14-01:18:35  INFO: c110, (TLATNCAD2, 20 devices), 20 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD2: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNCAD2: out_ECK
14-01:18:35  INFO: c110, (TLATNCAD4, 22 devices), 22 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD4: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNCAD4: out_ECK
14-01:18:35  INFO: c110, (TLATNFCAD0, 20 devices), 20 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD0: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD0: out_ECK
14-01:18:35  INFO: c110, (TLATNFCAD1, 20 devices), 20 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD1: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD1: out_ECK
14-01:18:35  INFO: c110, (TLATNFCAD2, 22 devices), 22 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD2: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD2: out_ECK
14-01:18:35  INFO: c110, (TLATNFCAD4, 24 devices), 24 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNFCAD4: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFCAD4: out_ECK
14-01:18:35  INFO: c110, (TLATNFTSCAD0, 20 devices), 20 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD0: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD0: out_ECK
14-01:18:35  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD0: inputs
14-01:18:35  INFO: c110, (TLATNFTSCAD1, 20 devices), 20 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD1: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD1: out_ECK
14-01:18:35  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD1: inputs
14-01:18:35  INFO: c110, (TLATNFTSCAD2, 22 devices), 22 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD2: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in TLATNFTSCAD2: out_ECK
14-01:18:35  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD2: inputs
14-01:18:35  INFO: c110, (TLATNFTSCAD4, 26 devices), 26 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNFTSCAD4: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_OR2 in TLATNFTSCAD4: out_ECK
14-01:18:35  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNFTSCAD4: inputs
14-01:18:35  INFO: c110, (TLATNTSCAD0, 20 devices), 20 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD0: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: out_ECK
14-01:18:35  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD0: inputs
14-01:18:35  INFO: c110, (TLATNTSCAD1, 22 devices), 22 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD1: clk
14-01:18:35  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD1: out_ECK
14-01:18:35  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD1: inputs
14-01:18:35  INFO: c110, (TLATNTSCAD2, 22 devices), 22 devices
14-01:18:35  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD2: clk
14-01:18:36  INFO: 3. output pattern: pattern: LOGIC2_AND2 in TLATNTSCAD2: out_ECK
14-01:18:36  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD2: inputs
14-01:18:36  INFO: c110, (TLATNTSCAD4, 24 devices), 24 devices
14-01:18:36  INFO: 1. clock pattern: pattern: CLK1 in TLATNTSCAD4: clk
14-01:18:36  INFO: 3. output pattern: pattern: LOGIC2_AND2_2 in TLATNTSCAD4: out_ECK
14-01:18:36  INFO: 4.1 inputs(D0 D1 S0/D E/E SE) pattern: pattern: LOGIC2_NOR2 in TLATNTSCAD4: inputs
