Analysis & Synthesis Status : Successful - Thu May 27 18:00:19 2021
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : Projet_VHDL
Top-level Entity Name : Projet_VHDL
Family : MAX 10
Total logic elements : 164
    Total combinational functions : 164
    Dedicated logic registers : 96
Total registers : 96
Total pins : 19
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
