

================================================================
== Vitis HLS Report for 'conv_fprop2_Pipeline_VITIS_LOOP_144_3'
================================================================
* Date:           Fri Mar 14 16:55:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop2_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.354 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_3  |        ?|        ?|        80|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 80


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 1
  Pipeline-0 : II = 1, D = 80, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../source/hls.cpp:144]   --->   Operation 83 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_auto.double, i64 %empty"   --->   Operation 86 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln146_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln146"   --->   Operation 87 'read' 'zext_ln146_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size"   --->   Operation 88 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln144 = store i17 0, i17 %k" [../source/hls.cpp:144]   --->   Operation 89 'store' 'store_ln144' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%k_1 = load i17 %k" [../source/hls.cpp:146]   --->   Operation 91 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i17 %k_1" [../source/hls.cpp:144]   --->   Operation 92 'zext' 'zext_ln144_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.88ns)   --->   "%icmp_ln144 = icmp_slt  i32 %zext_ln144_1, i32 %size_read" [../source/hls.cpp:144]   --->   Operation 93 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.79ns)   --->   "%add_ln144 = add i17 %k_1, i17 1" [../source/hls.cpp:144]   --->   Operation 94 'add' 'add_ln144' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc40.loopexit.exitStub, void %for.inc37.split" [../source/hls.cpp:144]   --->   Operation 95 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i17 %k_1" [../source/hls.cpp:144]   --->   Operation 96 'zext' 'zext_ln144' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln146 = add i17 %zext_ln146_read, i17 %k_1" [../source/hls.cpp:146]   --->   Operation 97 'add' 'add_ln146' <Predicate = (icmp_ln144)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%c3_conv_layer2_map_common_addr = getelementptr i64 %c3_conv_layer2_map_common, i64 0, i64 %zext_ln144" [../source/hls.cpp:146]   --->   Operation 98 'getelementptr' 'c3_conv_layer2_map_common_addr' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (1.20ns)   --->   "%c3_conv_layer2_map_common_load = load i10 %c3_conv_layer2_map_common_addr" [../source/hls.cpp:146]   --->   Operation 99 'load' 'c3_conv_layer2_map_common_load' <Predicate = (icmp_ln144)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_1 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln144 = store i17 %add_ln144, i17 %k" [../source/hls.cpp:144]   --->   Operation 100 'store' 'store_ln144' <Predicate = (icmp_ln144)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 101 [1/2] ( I:1.20ns O:1.20ns )   --->   "%c3_conv_layer2_map_common_load = load i10 %c3_conv_layer2_map_common_addr" [../source/hls.cpp:146]   --->   Operation 101 'load' 'c3_conv_layer2_map_common_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln146 = bitcast i64 %c3_conv_layer2_map_common_load" [../source/hls.cpp:146]   --->   Operation 102 'bitcast' 'bitcast_ln146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [8/8] (1.90ns)   --->   "%val_assign = dadd i64 %bitcast_ln146, i64 %tmp" [../source/hls.cpp:146]   --->   Operation 103 'dadd' 'val_assign' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.90>
ST_4 : Operation 104 [7/8] (1.90ns)   --->   "%val_assign = dadd i64 %bitcast_ln146, i64 %tmp" [../source/hls.cpp:146]   --->   Operation 104 'dadd' 'val_assign' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.90>
ST_5 : Operation 105 [6/8] (1.90ns)   --->   "%val_assign = dadd i64 %bitcast_ln146, i64 %tmp" [../source/hls.cpp:146]   --->   Operation 105 'dadd' 'val_assign' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.90>
ST_6 : Operation 106 [5/8] (1.90ns)   --->   "%val_assign = dadd i64 %bitcast_ln146, i64 %tmp" [../source/hls.cpp:146]   --->   Operation 106 'dadd' 'val_assign' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.90>
ST_7 : Operation 107 [4/8] (1.90ns)   --->   "%val_assign = dadd i64 %bitcast_ln146, i64 %tmp" [../source/hls.cpp:146]   --->   Operation 107 'dadd' 'val_assign' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.90>
ST_8 : Operation 108 [3/8] (1.90ns)   --->   "%val_assign = dadd i64 %bitcast_ln146, i64 %tmp" [../source/hls.cpp:146]   --->   Operation 108 'dadd' 'val_assign' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.90>
ST_9 : Operation 109 [2/8] (1.90ns)   --->   "%val_assign = dadd i64 %bitcast_ln146, i64 %tmp" [../source/hls.cpp:146]   --->   Operation 109 'dadd' 'val_assign' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.90>
ST_10 : Operation 110 [1/8] (1.90ns)   --->   "%val_assign = dadd i64 %bitcast_ln146, i64 %tmp" [../source/hls.cpp:146]   --->   Operation 110 'dadd' 'val_assign' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.07>
ST_11 : Operation 111 [30/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 111 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %val_assign" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 112 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bitcast_ln11, i64 63" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 113 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.12ns)   --->   "%xor_ln11 = xor i1 %bit_sel, i1 1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 114 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i64 %bitcast_ln11" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 115 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln11, i63 %trunc_ln11" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 116 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln11_1 = bitcast i64 %xor_ln" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 117 'bitcast' 'bitcast_ln11_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [30/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 118 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.95>
ST_12 : Operation 119 [29/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 119 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 120 [29/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 120 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.95>
ST_13 : Operation 121 [28/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 121 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 122 [28/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 122 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.95>
ST_14 : Operation 123 [27/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 123 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 124 [27/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 124 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.95>
ST_15 : Operation 125 [26/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 125 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 126 [26/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 126 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.95>
ST_16 : Operation 127 [25/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 127 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 128 [25/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 128 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.95>
ST_17 : Operation 129 [24/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 129 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 130 [24/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 130 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.95>
ST_18 : Operation 131 [23/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 131 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 132 [23/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 132 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.95>
ST_19 : Operation 133 [22/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 133 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 134 [22/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 134 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.95>
ST_20 : Operation 135 [21/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 135 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 136 [21/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 136 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.95>
ST_21 : Operation 137 [20/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 137 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 138 [20/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 138 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.95>
ST_22 : Operation 139 [19/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 139 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 140 [19/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 140 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.95>
ST_23 : Operation 141 [18/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 141 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 142 [18/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 142 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.95>
ST_24 : Operation 143 [17/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 143 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 144 [17/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 144 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.95>
ST_25 : Operation 145 [16/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 145 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 146 [16/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 146 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.95>
ST_26 : Operation 147 [15/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 147 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 148 [15/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 148 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.95>
ST_27 : Operation 149 [14/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 149 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 150 [14/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 150 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.95>
ST_28 : Operation 151 [13/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 151 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 152 [13/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 152 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.95>
ST_29 : Operation 153 [12/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 153 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 154 [12/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 154 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.95>
ST_30 : Operation 155 [11/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 155 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 156 [11/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 156 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.95>
ST_31 : Operation 157 [10/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 157 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 158 [10/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 158 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.95>
ST_32 : Operation 159 [9/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 159 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 160 [9/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 160 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.95>
ST_33 : Operation 161 [8/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 161 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 162 [8/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 162 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.95>
ST_34 : Operation 163 [7/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 163 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 164 [7/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 164 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.95>
ST_35 : Operation 165 [6/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 165 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 166 [6/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 166 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.95>
ST_36 : Operation 167 [5/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 167 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 168 [5/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 168 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.95>
ST_37 : Operation 169 [4/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 169 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 170 [4/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 170 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.95>
ST_38 : Operation 171 [3/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 171 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 172 [3/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 172 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.95>
ST_39 : Operation 173 [2/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 173 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 174 [2/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 174 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.95>
ST_40 : Operation 175 [1/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %val_assign" [../source/hls.cpp:10->../source/hls.cpp:146]   --->   Operation 175 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 176 [1/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:146]   --->   Operation 176 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.90>
ST_41 : Operation 177 [8/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 177 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 178 [8/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 178 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.90>
ST_42 : Operation 179 [7/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 179 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 180 [7/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 180 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.90>
ST_43 : Operation 181 [6/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 181 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 182 [6/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 182 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.90>
ST_44 : Operation 183 [5/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 183 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 184 [5/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 184 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.90>
ST_45 : Operation 185 [4/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 185 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 186 [4/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 186 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.90>
ST_46 : Operation 187 [3/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 187 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 188 [3/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 188 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.90>
ST_47 : Operation 189 [2/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 189 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 190 [2/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 190 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.90>
ST_48 : Operation 191 [1/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 191 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 192 [1/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 192 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.35>
ST_49 : Operation 193 [31/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 193 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.35>
ST_50 : Operation 194 [30/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 194 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.35>
ST_51 : Operation 195 [29/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 195 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.35>
ST_52 : Operation 196 [28/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 196 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.35>
ST_53 : Operation 197 [27/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 197 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.35>
ST_54 : Operation 198 [26/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 198 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.35>
ST_55 : Operation 199 [25/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 199 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.35>
ST_56 : Operation 200 [24/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 200 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.35>
ST_57 : Operation 201 [23/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 201 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.35>
ST_58 : Operation 202 [22/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 202 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.35>
ST_59 : Operation 203 [21/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 203 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.35>
ST_60 : Operation 204 [20/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 204 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.35>
ST_61 : Operation 205 [19/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 205 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.35>
ST_62 : Operation 206 [18/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 206 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.35>
ST_63 : Operation 207 [17/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 207 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.35>
ST_64 : Operation 208 [16/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 208 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.35>
ST_65 : Operation 209 [15/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 209 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.35>
ST_66 : Operation 210 [14/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 210 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.35>
ST_67 : Operation 211 [13/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 211 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.35>
ST_68 : Operation 212 [12/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 212 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.35>
ST_69 : Operation 213 [11/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 213 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.35>
ST_70 : Operation 214 [10/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 214 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.35>
ST_71 : Operation 215 [9/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 215 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.35>
ST_72 : Operation 216 [8/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 216 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.35>
ST_73 : Operation 217 [7/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 217 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.35>
ST_74 : Operation 218 [6/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 218 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.35>
ST_75 : Operation 219 [5/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 219 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.35>
ST_76 : Operation 220 [4/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 220 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.35>
ST_77 : Operation 221 [3/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 221 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.35>
ST_78 : Operation 222 [2/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 222 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.35>
ST_79 : Operation 223 [1/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:146]   --->   Operation 223 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 231 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 231 'ret' 'ret_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.38>

State 80 <SV = 79> <Delay = 0.96>
ST_80 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i17 %add_ln146" [../source/hls.cpp:146]   --->   Operation 224 'zext' 'zext_ln146_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 225 [1/1] (0.00ns)   --->   "%c3_conv_layer2_data_addr = getelementptr i64 %c3_conv_layer2_data, i64 0, i64 %zext_ln146_1" [../source/hls.cpp:146]   --->   Operation 225 'getelementptr' 'c3_conv_layer2_data_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../source/hls.cpp:144]   --->   Operation 226 'specpipeline' 'specpipeline_ln144' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../source/hls.cpp:144]   --->   Operation 227 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln146_1 = bitcast i64 %div_i" [../source/hls.cpp:146]   --->   Operation 228 'bitcast' 'bitcast_ln146_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 229 [1/1] ( I:0.96ns O:0.96ns )   --->   "%store_ln146 = store i64 %bitcast_ln146_1, i17 %c3_conv_layer2_data_addr" [../source/hls.cpp:146]   --->   Operation 229 'store' 'store_ln146' <Predicate = true> <Delay = 0.96> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_80 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc37" [../source/hls.cpp:144]   --->   Operation 230 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln146]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer2_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_map_common]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                              (alloca        ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                            (read          ) [ 011111111110000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln146_read                (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
size_read                      (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln144                    (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                         (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                            (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln144_1                   (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln144                     (icmp          ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln144                      (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln144                       (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln144                     (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln146                      (add           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111]
c3_conv_layer2_map_common_addr (getelementptr ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln144                    (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c3_conv_layer2_map_common_load (load          ) [ 010100000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln146                  (bitcast       ) [ 010011111110000000000000000000000000000000000000000000000000000000000000000000000]
val_assign                     (dadd          ) [ 010000000001111111111111111111111111111110000000000000000000000000000000000000000]
bitcast_ln11                   (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bit_sel                        (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln11                       (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln11                     (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln                         (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln11_1                 (bitcast       ) [ 010000000000111111111111111111111111111110000000000000000000000000000000000000000]
ep                             (dexp          ) [ 010000000000000000000000000000000000000001111111100000000000000000000000000000000]
em                             (dexp          ) [ 010000000000000000000000000000000000000001111111100000000000000000000000000000000]
sub1_i                         (dsub          ) [ 010000000000000000000000000000000000000000000000011111111111111111111111111111110]
add_i                          (dadd          ) [ 010000000000000000000000000000000000000000000000011111111111111111111111111111110]
div_i                          (ddiv          ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000001]
zext_ln146_1                   (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c3_conv_layer2_data_addr       (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln144             (specpipeline  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln144             (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln146_1                (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln146                    (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln144                       (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                        (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln146">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c3_conv_layer2_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c3_conv_layer2_map_common">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_map_common"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="k_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln146_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="17" slack="0"/>
<pin id="62" dir="0" index="1" bw="17" slack="0"/>
<pin id="63" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln146_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="size_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="c3_conv_layer2_map_common_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="17" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c3_conv_layer2_map_common_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c3_conv_layer2_map_common_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="c3_conv_layer2_data_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="17" slack="0"/>
<pin id="89" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c3_conv_layer2_data_addr/80 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln146_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="17" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/80 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="2"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="1"/>
<pin id="104" dir="0" index="1" bw="64" slack="1"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub1_i/41 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="1"/>
<pin id="108" dir="0" index="1" bw="64" slack="1"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i/41 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="1"/>
<pin id="112" dir="0" index="1" bw="64" slack="1"/>
<pin id="113" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div_i/49 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="1"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="ep/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="em/11 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln144_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="17" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="k_1_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="17" slack="0"/>
<pin id="131" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln144_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="17" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln144_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="17" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="78"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln144_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln144_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="17" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln146_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="17" slack="0"/>
<pin id="155" dir="0" index="1" bw="17" slack="0"/>
<pin id="156" dir="1" index="2" bw="17" slack="79"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln144_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="17" slack="0"/>
<pin id="161" dir="0" index="1" bw="17" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="bitcast_ln146_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln146/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bitcast_ln11_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bit_sel_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="xor_ln11_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln11_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/11 "/>
</bind>
</comp>

<comp id="189" class="1004" name="xor_ln_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="63" slack="0"/>
<pin id="193" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="bitcast_ln11_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11_1/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln146_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="79"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146_1/80 "/>
</bind>
</comp>

<comp id="206" class="1004" name="bitcast_ln146_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln146_1/80 "/>
</bind>
</comp>

<comp id="210" class="1005" name="k_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="17" slack="0"/>
<pin id="212" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="2"/>
<pin id="219" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln144_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="78"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="226" class="1005" name="add_ln146_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="17" slack="79"/>
<pin id="228" dir="1" index="1" bw="17" slack="79"/>
</pin_list>
<bind>
<opset="add_ln146 "/>
</bind>
</comp>

<comp id="231" class="1005" name="c3_conv_layer2_map_common_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="1"/>
<pin id="233" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer2_map_common_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="c3_conv_layer2_map_common_load_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer2_map_common_load "/>
</bind>
</comp>

<comp id="241" class="1005" name="bitcast_ln146_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln146 "/>
</bind>
</comp>

<comp id="246" class="1005" name="val_assign_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="252" class="1005" name="bitcast_ln11_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln11_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="ep_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ep "/>
</bind>
</comp>

<comp id="263" class="1005" name="em_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="em "/>
</bind>
</comp>

<comp id="269" class="1005" name="sub1_i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub1_i "/>
</bind>
</comp>

<comp id="274" class="1005" name="add_i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="279" class="1005" name="div_i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="66" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="129" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="129" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="157"><net_src comp="60" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="129" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="142" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="168" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="179" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="213"><net_src comp="50" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="220"><net_src comp="54" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="225"><net_src comp="136" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="153" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="234"><net_src comp="72" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="239"><net_src comp="79" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="244"><net_src comp="164" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="249"><net_src comp="98" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="255"><net_src comp="197" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="260"><net_src comp="114" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="266"><net_src comp="119" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="272"><net_src comp="102" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="277"><net_src comp="106" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="282"><net_src comp="110" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c3_conv_layer2_data | {80 }
 - Input state : 
	Port: conv_fprop2_Pipeline_VITIS_LOOP_144_3 : size | {1 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_144_3 : zext_ln146 | {1 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_144_3 : c3_conv_layer2_map_common | {1 2 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_144_3 : empty | {1 }
  - Chain level:
	State 1
		store_ln144 : 1
		k_1 : 1
		zext_ln144_1 : 2
		icmp_ln144 : 3
		add_ln144 : 2
		br_ln144 : 4
		zext_ln144 : 2
		add_ln146 : 2
		c3_conv_layer2_map_common_addr : 3
		c3_conv_layer2_map_common_load : 4
		store_ln144 : 3
	State 2
	State 3
		val_assign : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		bit_sel : 1
		xor_ln11 : 2
		trunc_ln11 : 1
		xor_ln : 2
		bitcast_ln11_1 : 3
		em : 4
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
		c3_conv_layer2_data_addr : 1
		store_ln146 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   dexp   |         grp_fu_114         |    26   |   1289  |   1910  |
|          |         grp_fu_119         |    26   |   1289  |   1910  |
|----------|----------------------------|---------|---------|---------|
|          |          grp_fu_98         |    3    |   685   |   635   |
|   dadd   |         grp_fu_102         |    3    |   685   |   635   |
|          |         grp_fu_106         |    3    |   685   |   635   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln144_fu_142      |    0    |    0    |    24   |
|          |      add_ln146_fu_153      |    0    |    0    |    24   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln144_fu_136     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln11_fu_179      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_read_fu_54       |    0    |    0    |    0    |
|   read   | zext_ln146_read_read_fu_60 |    0    |    0    |    0    |
|          |    size_read_read_fu_66    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   ddiv   |         grp_fu_110         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln144_1_fu_132    |    0    |    0    |    0    |
|   zext   |      zext_ln144_fu_148     |    0    |    0    |    0    |
|          |     zext_ln146_1_fu_202    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|       bit_sel_fu_171       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln11_fu_185     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        xor_ln_fu_189       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    61   |   4633  |   5814  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|             add_i_reg_274            |   64   |
|           add_ln146_reg_226          |   17   |
|        bitcast_ln11_1_reg_252        |   64   |
|         bitcast_ln146_reg_241        |   64   |
|c3_conv_layer2_map_common_addr_reg_231|   10   |
|c3_conv_layer2_map_common_load_reg_236|   64   |
|             div_i_reg_279            |   64   |
|              em_reg_263              |   64   |
|              ep_reg_257              |   64   |
|          icmp_ln144_reg_222          |    1   |
|               k_reg_210              |   17   |
|            sub1_i_reg_269            |   64   |
|              tmp_reg_217             |   64   |
|          val_assign_reg_246          |   64   |
+--------------------------------------+--------+
|                 Total                |   685  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_98    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_119    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   276  ||  1.161  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   61   |    -   |  4633  |  5814  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   27   |
|  Register |    -   |    -   |   685  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   61   |    1   |  5318  |  5841  |
+-----------+--------+--------+--------+--------+
