Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 19:36:40 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a15t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            7 |
| Yes          | No                    | No                     |              20 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------+-------------------+------------------+----------------+--------------+
|          Clock Signal         |         Enable Signal        |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------------------+-------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/inst/clk_out1 |                              | vga_driver/hsync0 |                1 |              1 |         1.00 |
|  vga_driver/vga_vsync_OBUF    |                              |                   |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | vga_driver/v_cnt[10]_i_1_n_0 |                   |                3 |              4 |         1.33 |
|  clk_wiz_0_inst/inst/clk_out1 | vga_driver/v_cnt[10]_i_1_n_0 | vga_driver/v_cnt0 |                1 |              6 |         6.00 |
|  vga_driver/vga_vsync_OBUF    | add_frog/frog_x              |                   |                6 |              8 |         1.33 |
|  vga_driver/vga_vsync_OBUF    | add_frog/frog_y[10]_i_1_n_0  |                   |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                              | vga_driver/clear  |                6 |             11 |         1.83 |
|  clk_wiz_0_inst/inst/clk_out1 |                              |                   |               16 |             26 |         1.62 |
+-------------------------------+------------------------------+-------------------+------------------+----------------+--------------+


