\hypertarget{structPio}{}\section{Pio Struct Reference}
\label{structPio}\index{Pio@{Pio}}


\mbox{\hyperlink{structPio}{Pio}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+pio.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structPio_aa2303c26dd07726330d3e4c558a108b2}\label{structPio_aa2303c26dd07726330d3e4c558a108b2}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_aa2303c26dd07726330d3e4c558a108b2}{P\+I\+O\+\_\+\+P\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0000) P\+IO Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a8c8414f679e47037c74c912052c6fc13}\label{structPio_a8c8414f679e47037c74c912052c6fc13}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a8c8414f679e47037c74c912052c6fc13}{P\+I\+O\+\_\+\+P\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0004) P\+IO Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ae8d86ba536dc428e4b1cb59f6631312a}\label{structPio_ae8d86ba536dc428e4b1cb59f6631312a}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_ae8d86ba536dc428e4b1cb59f6631312a}{P\+I\+O\+\_\+\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0008) P\+IO Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_af5e8bf461bba12e3be3e196aed39898b}\label{structPio_af5e8bf461bba12e3be3e196aed39898b}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structPio_aac0e91f44f710828b9785d92e77aa3ad}\label{structPio_aac0e91f44f710828b9785d92e77aa3ad}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_aac0e91f44f710828b9785d92e77aa3ad}{P\+I\+O\+\_\+\+O\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0010) Output Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a94fafd0bebe0d32d9ea331a5b6981751}\label{structPio_a94fafd0bebe0d32d9ea331a5b6981751}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a94fafd0bebe0d32d9ea331a5b6981751}{P\+I\+O\+\_\+\+O\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0014) Output Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ac2e9e59f346fb833faed3008facbbc38}\label{structPio_ac2e9e59f346fb833faed3008facbbc38}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_ac2e9e59f346fb833faed3008facbbc38}{P\+I\+O\+\_\+\+O\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0018) Output Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a07a91a0f2483691a00dadf877e15974f}\label{structPio_a07a91a0f2483691a00dadf877e15974f}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structPio_ad18dbc543470509842d754948f4bf3e9}\label{structPio_ad18dbc543470509842d754948f4bf3e9}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_ad18dbc543470509842d754948f4bf3e9}{P\+I\+O\+\_\+\+I\+F\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0020) Glitch Input Filter Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a46cd25b513fb60a1205a0cc52477ec7a}\label{structPio_a46cd25b513fb60a1205a0cc52477ec7a}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a46cd25b513fb60a1205a0cc52477ec7a}{P\+I\+O\+\_\+\+I\+F\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0024) Glitch Input Filter Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ab79709d9e4f15eea18a20e4726f80d00}\label{structPio_ab79709d9e4f15eea18a20e4726f80d00}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_ab79709d9e4f15eea18a20e4726f80d00}{P\+I\+O\+\_\+\+I\+F\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0028) Glitch Input Filter Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a1cb07737f1df104c01cc4c6d23f6cb58}\label{structPio_a1cb07737f1df104c01cc4c6d23f6cb58}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved3} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structPio_aff7c1c306d049c5c8788f861d3213d7d}\label{structPio_aff7c1c306d049c5c8788f861d3213d7d}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_aff7c1c306d049c5c8788f861d3213d7d}{P\+I\+O\+\_\+\+S\+O\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0030) Set Output Data Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a7695904ac144e94f30f91e628a3c0988}\label{structPio_a7695904ac144e94f30f91e628a3c0988}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a7695904ac144e94f30f91e628a3c0988}{P\+I\+O\+\_\+\+C\+O\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0034) Clear Output Data Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a7d65b86ae7fd35f6764b5fff660ee6e2}\label{structPio_a7d65b86ae7fd35f6764b5fff660ee6e2}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPio_a7d65b86ae7fd35f6764b5fff660ee6e2}{P\+I\+O\+\_\+\+O\+D\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0038) Output Data Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a33cc522d805124900f831a37fdaf55dd}\label{structPio_a33cc522d805124900f831a37fdaf55dd}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_a33cc522d805124900f831a37fdaf55dd}{P\+I\+O\+\_\+\+P\+D\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x003C) Pin Data Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a75182efeb29a07760fc35e05b368a5c3}\label{structPio_a75182efeb29a07760fc35e05b368a5c3}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a75182efeb29a07760fc35e05b368a5c3}{P\+I\+O\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0040) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_afd99aae301a7c82e9872d86793da33bf}\label{structPio_afd99aae301a7c82e9872d86793da33bf}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_afd99aae301a7c82e9872d86793da33bf}{P\+I\+O\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0044) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ac495695f6b675294ace7c6e21af5a536}\label{structPio_ac495695f6b675294ace7c6e21af5a536}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_ac495695f6b675294ace7c6e21af5a536}{P\+I\+O\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0048) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a1dc58248c7519e1b4ccaae2435b4ded9}\label{structPio_a1dc58248c7519e1b4ccaae2435b4ded9}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_a1dc58248c7519e1b4ccaae2435b4ded9}{P\+I\+O\+\_\+\+I\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x004C) Interrupt Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_af68e661b1455cfab2616320cd9d3ccd2}\label{structPio_af68e661b1455cfab2616320cd9d3ccd2}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_af68e661b1455cfab2616320cd9d3ccd2}{P\+I\+O\+\_\+\+M\+D\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0050) Multi-\/driver Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a54806000eb1cd17607ba58ef8d1cbcee}\label{structPio_a54806000eb1cd17607ba58ef8d1cbcee}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a54806000eb1cd17607ba58ef8d1cbcee}{P\+I\+O\+\_\+\+M\+D\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0054) Multi-\/driver Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ae712e1aa8c0c1130c8cde6d0791f7c9f}\label{structPio_ae712e1aa8c0c1130c8cde6d0791f7c9f}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_ae712e1aa8c0c1130c8cde6d0791f7c9f}{P\+I\+O\+\_\+\+M\+D\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0058) Multi-\/driver Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a6057c301b0f7312cac6dce0fbb6c416d}\label{structPio_a6057c301b0f7312cac6dce0fbb6c416d}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved4} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structPio_a4410ebdd04205168f4c15c40c8d0bb68}\label{structPio_a4410ebdd04205168f4c15c40c8d0bb68}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a4410ebdd04205168f4c15c40c8d0bb68}{P\+I\+O\+\_\+\+P\+U\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0060) Pull-\/up Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ac0fedbb32919ba433a9a7a25f889661a}\label{structPio_ac0fedbb32919ba433a9a7a25f889661a}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_ac0fedbb32919ba433a9a7a25f889661a}{P\+I\+O\+\_\+\+P\+U\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0064) Pull-\/up Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_af4f5554625c118259ca076b0bf3dc0c4}\label{structPio_af4f5554625c118259ca076b0bf3dc0c4}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_af4f5554625c118259ca076b0bf3dc0c4}{P\+I\+O\+\_\+\+P\+U\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0068) Pad Pull-\/up Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_afec508ba4b395fbdb488b5942470cb68}\label{structPio_afec508ba4b395fbdb488b5942470cb68}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved5} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structPio_a97db3c4989c1fa90db8a7c1ba1e8e285}\label{structPio_a97db3c4989c1fa90db8a7c1ba1e8e285}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPio_a97db3c4989c1fa90db8a7c1ba1e8e285}{P\+I\+O\+\_\+\+A\+B\+C\+D\+SR}} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0070) Peripheral Select Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ae3cdd515ca04f485a8c0e1d8d03cd869}\label{structPio_ae3cdd515ca04f485a8c0e1d8d03cd869}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved6} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structPio_aa5d1f593484644bfe4dd0a68de66169a}\label{structPio_aa5d1f593484644bfe4dd0a68de66169a}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_aa5d1f593484644bfe4dd0a68de66169a}{P\+I\+O\+\_\+\+I\+F\+S\+C\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0080) Input Filter Slow Clock Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_aa591230ac3dfab8a00ff1d6609d5cae6}\label{structPio_aa591230ac3dfab8a00ff1d6609d5cae6}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_aa591230ac3dfab8a00ff1d6609d5cae6}{P\+I\+O\+\_\+\+I\+F\+S\+C\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0084) Input Filter Slow Clock Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ab23b8cc26e3b5328857555107391a7f6}\label{structPio_ab23b8cc26e3b5328857555107391a7f6}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_ab23b8cc26e3b5328857555107391a7f6}{P\+I\+O\+\_\+\+I\+F\+S\+C\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0088) Input Filter Slow Clock Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a473d417864f780fdc1120a790814e9f1}\label{structPio_a473d417864f780fdc1120a790814e9f1}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPio_a473d417864f780fdc1120a790814e9f1}{P\+I\+O\+\_\+\+S\+C\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x008C) Slow Clock Divider Debouncing Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ab2e57e5c03c9d8daf8b58b4e649423f7}\label{structPio_ab2e57e5c03c9d8daf8b58b4e649423f7}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_ab2e57e5c03c9d8daf8b58b4e649423f7}{P\+I\+O\+\_\+\+P\+P\+D\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0090) Pad Pull-\/down Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_afce9b34f18ff3d3e3d9300161da029dd}\label{structPio_afce9b34f18ff3d3e3d9300161da029dd}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_afce9b34f18ff3d3e3d9300161da029dd}{P\+I\+O\+\_\+\+P\+P\+D\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0094) Pad Pull-\/down Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a2a93258792166f08356cf1acf4d64967}\label{structPio_a2a93258792166f08356cf1acf4d64967}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_a2a93258792166f08356cf1acf4d64967}{P\+I\+O\+\_\+\+P\+P\+D\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0098) Pad Pull-\/down Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a11f9380cfd8e00164fcd3458bf2ac0a2}\label{structPio_a11f9380cfd8e00164fcd3458bf2ac0a2}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved7} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structPio_a3f107ed12ab129415adff964505726a8}\label{structPio_a3f107ed12ab129415adff964505726a8}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a3f107ed12ab129415adff964505726a8}{P\+I\+O\+\_\+\+O\+W\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+A0) Output Write Enable \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a4a6e4d45fdcd6722464de204f857ed5a}\label{structPio_a4a6e4d45fdcd6722464de204f857ed5a}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a4a6e4d45fdcd6722464de204f857ed5a}{P\+I\+O\+\_\+\+O\+W\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+A4) Output Write Disable \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ab9fc12aa7c792d7f537523b02869ae85}\label{structPio_ab9fc12aa7c792d7f537523b02869ae85}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_ab9fc12aa7c792d7f537523b02869ae85}{P\+I\+O\+\_\+\+O\+W\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+A8) Output Write Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a2007dd6634481af38d6b6408eb7d8d06}\label{structPio_a2007dd6634481af38d6b6408eb7d8d06}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved8} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structPio_a5bc2d24607b0a995819aa5f294b64348}\label{structPio_a5bc2d24607b0a995819aa5f294b64348}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a5bc2d24607b0a995819aa5f294b64348}{P\+I\+O\+\_\+\+A\+I\+M\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+B0) Additional Interrupt Modes Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a963a13471d082a6256133d3af6b29a8e}\label{structPio_a963a13471d082a6256133d3af6b29a8e}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a963a13471d082a6256133d3af6b29a8e}{P\+I\+O\+\_\+\+A\+I\+M\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+B4) Additional Interrupt Modes Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_adf47ee2ec1b6537a36aec03874861900}\label{structPio_adf47ee2ec1b6537a36aec03874861900}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_adf47ee2ec1b6537a36aec03874861900}{P\+I\+O\+\_\+\+A\+I\+M\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+B8) Additional Interrupt Modes Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ae00eac9291ddb8eb4b5e378ec60e47d4}\label{structPio_ae00eac9291ddb8eb4b5e378ec60e47d4}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved9} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structPio_a320344c6bdfebcd8ebc90e6cad8f8545}\label{structPio_a320344c6bdfebcd8ebc90e6cad8f8545}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a320344c6bdfebcd8ebc90e6cad8f8545}{P\+I\+O\+\_\+\+E\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+C0) Edge Select Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a58eafc812324751636939a85bc7f4a64}\label{structPio_a58eafc812324751636939a85bc7f4a64}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a58eafc812324751636939a85bc7f4a64}{P\+I\+O\+\_\+\+L\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+C4) Level Select Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a644b8622cf8b765f8b914fc7395f482c}\label{structPio_a644b8622cf8b765f8b914fc7395f482c}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_a644b8622cf8b765f8b914fc7395f482c}{P\+I\+O\+\_\+\+E\+L\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+C8) Edge/\+Level Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a8c3cedeefc161602647e4dda633b8a1f}\label{structPio_a8c3cedeefc161602647e4dda633b8a1f}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved10} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structPio_a98a339e15ad7f6edf3930bc53ed0a535}\label{structPio_a98a339e15ad7f6edf3930bc53ed0a535}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a98a339e15ad7f6edf3930bc53ed0a535}{P\+I\+O\+\_\+\+F\+E\+L\+L\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+D0) Falling Edge/\+Low-\/\+Level Select Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a4d8a1738c16eeb5fa471fce6ec82a3e9}\label{structPio_a4d8a1738c16eeb5fa471fce6ec82a3e9}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a4d8a1738c16eeb5fa471fce6ec82a3e9}{P\+I\+O\+\_\+\+R\+E\+H\+L\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+D4) Rising Edge/\+High-\/\+Level Select Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ad5c688463dd28753d83764b26327afb7}\label{structPio_ad5c688463dd28753d83764b26327afb7}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_ad5c688463dd28753d83764b26327afb7}{P\+I\+O\+\_\+\+F\+R\+L\+H\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+D8) Fall/\+Rise -\/ Low/\+High Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_abd22f90f56bb465594f555c90b455f5c}\label{structPio_abd22f90f56bb465594f555c90b455f5c}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved11} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structPio_a51873681838f0fbd4818b4d5a78fd929}\label{structPio_a51873681838f0fbd4818b4d5a78fd929}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_a51873681838f0fbd4818b4d5a78fd929}{P\+I\+O\+\_\+\+L\+O\+C\+K\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+E0) Lock Status \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a256a5f2b3f3e11c444db993ffd26ee44}\label{structPio_a256a5f2b3f3e11c444db993ffd26ee44}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPio_a256a5f2b3f3e11c444db993ffd26ee44}{P\+I\+O\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a7c98decf3283f5f0323f00e1937af185}\label{structPio_a7c98decf3283f5f0323f00e1937af185}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_a7c98decf3283f5f0323f00e1937af185}{P\+I\+O\+\_\+\+W\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+E8) Write Protection Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a1c62f0a64f528226541923c9d06536c6}\label{structPio_a1c62f0a64f528226541923c9d06536c6}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved12} \mbox{[}5\mbox{]}
\item 
\mbox{\Hypertarget{structPio_acf13051c2649dc9fee893b4c9e5e78f5}\label{structPio_acf13051c2649dc9fee893b4c9e5e78f5}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPio_acf13051c2649dc9fee893b4c9e5e78f5}{P\+I\+O\+\_\+\+S\+C\+H\+M\+I\+TT}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0100) Schmitt Trigger Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a767c24c23959fed16242c1e8226c6268}\label{structPio_a767c24c23959fed16242c1e8226c6268}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved13} \mbox{[}5\mbox{]}
\item 
\mbox{\Hypertarget{structPio_a5b2e1e144fd6611eee13fdb76d6f83c1}\label{structPio_a5b2e1e144fd6611eee13fdb76d6f83c1}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPio_a5b2e1e144fd6611eee13fdb76d6f83c1}{P\+I\+O\+\_\+\+D\+R\+I\+V\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0118) I/O Drive Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_ae5e828cc4c804e2fb977561545f97f5b}\label{structPio_ae5e828cc4c804e2fb977561545f97f5b}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved14} \mbox{[}13\mbox{]}
\item 
\mbox{\Hypertarget{structPio_a4d123acf513b7a6c63b845f7e358e256}\label{structPio_a4d123acf513b7a6c63b845f7e358e256}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPio_a4d123acf513b7a6c63b845f7e358e256}{P\+I\+O\+\_\+\+P\+C\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0150) Parallel Capture Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_af0f887b8f93aae59d64c010bd81cc71f}\label{structPio_af0f887b8f93aae59d64c010bd81cc71f}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_af0f887b8f93aae59d64c010bd81cc71f}{P\+I\+O\+\_\+\+P\+C\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0154) Parallel Capture Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a95fefc05f6e750b698e1d66d20cadf2c}\label{structPio_a95fefc05f6e750b698e1d66d20cadf2c}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPio_a95fefc05f6e750b698e1d66d20cadf2c}{P\+I\+O\+\_\+\+P\+C\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0158) Parallel Capture Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a7cd70c21de5488eefc2d5b41ed6d9c49}\label{structPio_a7cd70c21de5488eefc2d5b41ed6d9c49}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_a7cd70c21de5488eefc2d5b41ed6d9c49}{P\+I\+O\+\_\+\+P\+C\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x015C) Parallel Capture Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a18b818b26780beb3a1adb278119b22e2}\label{structPio_a18b818b26780beb3a1adb278119b22e2}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_a18b818b26780beb3a1adb278119b22e2}{P\+I\+O\+\_\+\+P\+C\+I\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0160) Parallel Capture Interrupt Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a75b9bbb42bbaa2becb81de86899925c6}\label{structPio_a75b9bbb42bbaa2becb81de86899925c6}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_a75b9bbb42bbaa2becb81de86899925c6}{P\+I\+O\+\_\+\+P\+C\+R\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x0164) Parallel Capture Reception Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPio_a387debe5d4e259d571ecacb9a39bcbf5}\label{structPio_a387debe5d4e259d571ecacb9a39bcbf5}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPio_a387debe5d4e259d571ecacb9a39bcbf5}{P\+I\+O\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPio}{Pio}} Offset\+: 0x00\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structPio}{Pio}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+pio.\+h\end{DoxyCompactItemize}
