<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>reset_c</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>clk_c</Dynamic>
            <Dynamic>Secondary</Dynamic>
            <Dynamic>clk</Dynamic>
            <Dynamic>109</Dynamic>
            <Dynamic>Secondary</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\andre\documents\university\noveno semestre\arquitectura de computadoras\procesador\contadorprogramareal\cp00.vhd&quot;:26:2:26:3|Found inferred clock top|clk which controls 8 sequential elements including cto1.DOUT[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\andre\documents\university\noveno semestre\arquitectura de computadoras\procesador\contadorprogramareal\cp00.vhd</Navigation>
            <Navigation>26</Navigation>
            <Navigation>2</Navigation>
            <Navigation>26</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock top|clk which controls 8 sequential elements including cto1.DOUT[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock top|clk with period 10.00ns. Please declare a user-defined clock on port clk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock top|clk with period 10.00ns. Please declare a user-defined clock on port clk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>