<stg><name>dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1</name>


<trans_list>

<trans id="645" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:0  %data_11_V_read12 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read12"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:1  %data_10_V_read11 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read11"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:2  %data_9_V_read_11 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_11"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:3  %data_8_V_read_11 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_11"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:4  %data_7_V_read_14 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_14"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:5  %data_6_V_read_14 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_14"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:6  %data_5_V_read_14 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_14"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:7  %data_4_V_read_14 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_14"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:8  %data_3_V_read_16 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_16"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:9  %data_2_V_read_16 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_16"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:10  %data_1_V_read_16 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_44:11  %data_0_V_read_16 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_16"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:16  %zext_ln1118 = zext i24 %data_0_V_read_16 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="33" op_0_bw="24">
<![CDATA[
hls_label_44:17  %zext_ln728 = zext i24 %data_0_V_read_16 to i33

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:18  %zext_ln1118_94 = zext i24 %data_0_V_read_16 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_94"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:19  %zext_ln1118_95 = zext i24 %data_0_V_read_16 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_95"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:23  %mul_ln1118_81 = mul i37 %zext_ln1118_94, -3368

]]></Node>
<StgValue><ssdm name="mul_ln1118_81"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:26  %mul_ln728 = mul i36 %zext_ln1118_95, 3383

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:27  %mult_2_V = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728, i14 0)

]]></Node>
<StgValue><ssdm name="mult_2_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:28  %zext_ln728_99 = zext i50 %mult_2_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_99"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_44:31  %mul_ln728_126 = mul i33 %zext_ln728, 408

]]></Node>
<StgValue><ssdm name="mul_ln728_126"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="47" op_0_bw="47" op_1_bw="33" op_2_bw="14">
<![CDATA[
hls_label_44:32  %mult_4_V = call i47 @_ssdm_op_BitConcatenate.i47.i33.i14(i33 %mul_ln728_126, i14 0)

]]></Node>
<StgValue><ssdm name="mult_4_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="52" op_0_bw="47">
<![CDATA[
hls_label_44:33  %zext_ln728_100 = zext i47 %mult_4_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_100"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:34  %mul_ln1118_82 = mul i38 %zext_ln1118, -7937

]]></Node>
<StgValue><ssdm name="mul_ln1118_82"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:38  %mul_ln1118_84 = mul i38 %zext_ln1118, -5220

]]></Node>
<StgValue><ssdm name="mul_ln1118_84"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:39  %mult_7_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_84, i14 0)

]]></Node>
<StgValue><ssdm name="mult_7_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="35" op_0_bw="24">
<![CDATA[
hls_label_44:43  %zext_ln1118_96 = zext i24 %data_0_V_read_16 to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118_96"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:44  %mul_ln728_128 = mul i35 %zext_ln1118_96, 1860

]]></Node>
<StgValue><ssdm name="mul_ln728_128"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:45  %mult_9_V = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln728_128, i14 0)

]]></Node>
<StgValue><ssdm name="mult_9_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="49">
<![CDATA[
hls_label_44:46  %zext_ln728_102 = zext i49 %mult_9_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_102"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:47  %mul_ln728_129 = mul i37 %zext_ln1118_94, 5248

]]></Node>
<StgValue><ssdm name="mul_ln728_129"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:50  %mul_ln1118_85 = mul i38 %zext_ln1118, -7352

]]></Node>
<StgValue><ssdm name="mul_ln1118_85"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:51  %mult_11_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_85, i14 0)

]]></Node>
<StgValue><ssdm name="mult_11_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="35" op_0_bw="24">
<![CDATA[
hls_label_44:52  %zext_ln728_104 = zext i24 %data_1_V_read_16 to i35

]]></Node>
<StgValue><ssdm name="zext_ln728_104"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:53  %zext_ln1118_97 = zext i24 %data_1_V_read_16 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1118_97"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:54  %zext_ln1118_98 = zext i24 %data_1_V_read_16 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_98"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:55  %mul_ln728_130 = mul i38 %zext_ln1118_97, -9092

]]></Node>
<StgValue><ssdm name="mul_ln728_130"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:57  %zext_ln1118_99 = zext i24 %data_1_V_read_16 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_99"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:58  %mul_ln728_131 = mul i36 %zext_ln1118_99, 3951

]]></Node>
<StgValue><ssdm name="mul_ln728_131"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:61  %mul_ln728_132 = mul i37 %zext_ln1118_98, 8036

]]></Node>
<StgValue><ssdm name="mul_ln728_132"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:62  %mult_14_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_132, i14 0)

]]></Node>
<StgValue><ssdm name="mult_14_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:63  %zext_ln728_106 = zext i51 %mult_14_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_106"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:64  %mul_ln728_133 = mul i35 %zext_ln728_104, 1704

]]></Node>
<StgValue><ssdm name="mul_ln728_133"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:67  %mul_ln1118_86 = mul i37 %zext_ln1118_98, -2664

]]></Node>
<StgValue><ssdm name="mul_ln1118_86"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:68  %mult_16_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_86, i14 0)

]]></Node>
<StgValue><ssdm name="mult_16_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:69  %sext_ln728_105 = sext i51 %mult_16_V to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_105"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:72  %mul_ln728_134 = mul i37 %zext_ln1118_98, 5006

]]></Node>
<StgValue><ssdm name="mul_ln728_134"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:74  %mul_ln1118_88 = mul i38 %zext_ln1118_97, -7438

]]></Node>
<StgValue><ssdm name="mul_ln1118_88"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:75  %mult_19_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_88, i14 0)

]]></Node>
<StgValue><ssdm name="mult_19_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:76  %mul_ln728_135 = mul i37 %zext_ln1118_98, 5280

]]></Node>
<StgValue><ssdm name="mul_ln728_135"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:79  %mul_ln1118_89 = mul i37 %zext_ln1118_98, -3740

]]></Node>
<StgValue><ssdm name="mul_ln1118_89"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:80  %mult_21_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_89, i14 0)

]]></Node>
<StgValue><ssdm name="mult_21_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:81  %sext_ln728_106 = sext i51 %mult_21_V to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_106"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:82  %mul_ln728_136 = mul i36 %zext_ln1118_99, 3760

]]></Node>
<StgValue><ssdm name="mul_ln728_136"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:85  %mul_ln728_137 = mul i36 %zext_ln1118_99, 2116

]]></Node>
<StgValue><ssdm name="mul_ln728_137"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:86  %mult_23_V = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_137, i14 0)

]]></Node>
<StgValue><ssdm name="mult_23_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:87  %zext_ln728_110 = zext i50 %mult_23_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_110"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:88  %zext_ln1118_100 = zext i24 %data_2_V_read_16 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_100"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:89  %zext_ln1118_101 = zext i24 %data_2_V_read_16 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1118_101"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="35" op_0_bw="24">
<![CDATA[
hls_label_44:90  %zext_ln1118_102 = zext i24 %data_2_V_read_16 to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118_102"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:91  %zext_ln1118_103 = zext i24 %data_2_V_read_16 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_103"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:92  %mul_ln1118_90 = mul i36 %zext_ln1118_103, -1980

]]></Node>
<StgValue><ssdm name="mul_ln1118_90"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:95  %mul_ln1118_91 = mul i35 %zext_ln1118_102, -909

]]></Node>
<StgValue><ssdm name="mul_ln1118_91"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:98  %mul_ln1118_92 = mul i38 %zext_ln1118_101, -5024

]]></Node>
<StgValue><ssdm name="mul_ln1118_92"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:99  %mult_26_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_92, i14 0)

]]></Node>
<StgValue><ssdm name="mult_26_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:100  %mul_ln1118_93 = mul i38 %zext_ln1118_101, -5760

]]></Node>
<StgValue><ssdm name="mul_ln1118_93"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:102  %mul_ln1118_94 = mul i37 %zext_ln1118_100, -2268

]]></Node>
<StgValue><ssdm name="mul_ln1118_94"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:103  %mult_28_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_94, i14 0)

]]></Node>
<StgValue><ssdm name="mult_28_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:104  %sext_ln728_109 = sext i51 %mult_28_V to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_109"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:105  %mul_ln1118_95 = mul i37 %zext_ln1118_100, -2968

]]></Node>
<StgValue><ssdm name="mul_ln1118_95"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:108  %mul_ln728_138 = mul i35 %zext_ln1118_102, 1648

]]></Node>
<StgValue><ssdm name="mul_ln728_138"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:111  %mul_ln1118_96 = mul i38 %zext_ln1118_101, -6862

]]></Node>
<StgValue><ssdm name="mul_ln1118_96"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:112  %mult_31_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_96, i14 0)

]]></Node>
<StgValue><ssdm name="mult_31_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:113  %mul_ln1118_97 = mul i38 %zext_ln1118_101, -5000

]]></Node>
<StgValue><ssdm name="mul_ln1118_97"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="36" op_0_bw="36" op_1_bw="24" op_2_bw="12">
<![CDATA[
hls_label_44:115  %shl_ln = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %data_2_V_read_16, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="37" op_0_bw="36">
<![CDATA[
hls_label_44:116  %zext_ln1118_104 = zext i36 %shl_ln to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_104"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="33" op_0_bw="33" op_1_bw="24" op_2_bw="9">
<![CDATA[
hls_label_44:117  %shl_ln1118_s = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %data_2_V_read_16, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="37" op_0_bw="33">
<![CDATA[
hls_label_44:118  %zext_ln1118_105 = zext i33 %shl_ln1118_s to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_105"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:119  %add_ln1118 = add i37 %zext_ln1118_104, %zext_ln1118_105

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:120  %mult_33_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %add_ln1118, i14 0)

]]></Node>
<StgValue><ssdm name="mult_33_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:121  %zext_ln728_112 = zext i51 %mult_33_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_112"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:122  %mul_ln1118_98 = mul i36 %zext_ln1118_103, -1368

]]></Node>
<StgValue><ssdm name="mul_ln1118_98"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:125  %mul_ln1118_99 = mul i38 %zext_ln1118_101, -4805

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:126  %mult_35_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_99, i14 0)

]]></Node>
<StgValue><ssdm name="mult_35_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="35" op_0_bw="24">
<![CDATA[
hls_label_44:128  %zext_ln728_113 = zext i24 %data_3_V_read_16 to i35

]]></Node>
<StgValue><ssdm name="zext_ln728_113"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:129  %zext_ln1118_107 = zext i24 %data_3_V_read_16 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_107"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="24">
<![CDATA[
hls_label_44:131  %zext_ln728_114 = zext i24 %data_3_V_read_16 to i30

]]></Node>
<StgValue><ssdm name="zext_ln728_114"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_44:132  %mul_ln728_139 = mul i30 %zext_ln728_114, 54

]]></Node>
<StgValue><ssdm name="mul_ln728_139"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="44" op_0_bw="44" op_1_bw="30" op_2_bw="14">
<![CDATA[
hls_label_44:133  %mult_36_V = call i44 @_ssdm_op_BitConcatenate.i44.i30.i14(i30 %mul_ln728_139, i14 0)

]]></Node>
<StgValue><ssdm name="mult_36_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="51" op_0_bw="44">
<![CDATA[
hls_label_44:134  %zext_ln728_115 = zext i44 %mult_36_V to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_115"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:140  %mul_ln1118_101 = mul i37 %zext_ln1118_107, -3725

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:144  %zext_ln1118_109 = zext i24 %data_3_V_read_16 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_109"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:145  %mul_ln728_141 = mul i36 %zext_ln1118_109, 3434

]]></Node>
<StgValue><ssdm name="mul_ln728_141"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:148  %mul_ln728_142 = mul i36 %zext_ln1118_109, 3631

]]></Node>
<StgValue><ssdm name="mul_ln728_142"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:149  %mult_42_V = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_142, i14 0)

]]></Node>
<StgValue><ssdm name="mult_42_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:150  %zext_ln728_118 = zext i50 %mult_42_V to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_118"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:154  %mul_ln728_143 = mul i35 %zext_ln728_113, 1344

]]></Node>
<StgValue><ssdm name="mul_ln728_143"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="24">
<![CDATA[
hls_label_44:165  %zext_ln728_120 = zext i24 %data_4_V_read_14 to i31

]]></Node>
<StgValue><ssdm name="zext_ln728_120"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="33" op_0_bw="24">
<![CDATA[
hls_label_44:166  %zext_ln728_121 = zext i24 %data_4_V_read_14 to i33

]]></Node>
<StgValue><ssdm name="zext_ln728_121"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:167  %zext_ln1118_110 = zext i24 %data_4_V_read_14 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1118_110"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:168  %zext_ln1118_111 = zext i24 %data_4_V_read_14 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_111"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:169  %mul_ln1118_107 = mul i37 %zext_ln1118_111, -2648

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:170  %shl_ln3 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_107, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:171  %mul_ln1118_108 = mul i38 %zext_ln1118_110, -6748

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:173  %zext_ln1118_112 = zext i24 %data_4_V_read_14 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_112"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:174  %mul_ln728_144 = mul i36 %zext_ln1118_112, 3143

]]></Node>
<StgValue><ssdm name="mul_ln728_144"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="34" op_0_bw="24">
<![CDATA[
hls_label_44:177  %zext_ln1118_113 = zext i24 %data_4_V_read_14 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1118_113"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_44:178  %mul_ln728_145 = mul i34 %zext_ln1118_113, 748

]]></Node>
<StgValue><ssdm name="mul_ln728_145"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_44:181  %mul_ln728_146 = mul i33 %zext_ln728_121, 432

]]></Node>
<StgValue><ssdm name="mul_ln728_146"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:184  %mul_ln728_147 = mul i36 %zext_ln1118_112, 2467

]]></Node>
<StgValue><ssdm name="mul_ln728_147"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_44:186  %mul_ln728_148 = mul i31 %zext_ln728_120, 108

]]></Node>
<StgValue><ssdm name="mul_ln728_148"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="45" op_0_bw="45" op_1_bw="31" op_2_bw="14">
<![CDATA[
hls_label_44:187  %shl_ln728_193 = call i45 @_ssdm_op_BitConcatenate.i45.i31.i14(i31 %mul_ln728_148, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_193"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="51" op_0_bw="45">
<![CDATA[
hls_label_44:188  %zext_ln728_125 = zext i45 %shl_ln728_193 to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_125"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:189  %mul_ln1118_109 = mul i38 %zext_ln1118_110, -8072

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_44:191  %mul_ln728_149 = mul i34 %zext_ln1118_113, 614

]]></Node>
<StgValue><ssdm name="mul_ln728_149"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:194  %mul_ln1118_110 = mul i38 %zext_ln1118_110, -5034

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:196  %mul_ln728_150 = mul i37 %zext_ln1118_111, 7394

]]></Node>
<StgValue><ssdm name="mul_ln728_150"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:199  %mul_ln728_151 = mul i37 %zext_ln1118_111, 7630

]]></Node>
<StgValue><ssdm name="mul_ln728_151"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:202  %zext_ln728_129 = zext i24 %data_5_V_read_14 to i38

]]></Node>
<StgValue><ssdm name="zext_ln728_129"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="35" op_0_bw="24">
<![CDATA[
hls_label_44:203  %zext_ln1118_114 = zext i24 %data_5_V_read_14 to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118_114"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:204  %zext_ln1118_115 = zext i24 %data_5_V_read_14 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_115"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:205  %zext_ln1118_116 = zext i24 %data_5_V_read_14 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_116"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:206  %mul_ln728_152 = mul i36 %zext_ln1118_116, 2664

]]></Node>
<StgValue><ssdm name="mul_ln728_152"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:207  %shl_ln728_199 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_152, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_199"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:208  %zext_ln728_130 = zext i50 %shl_ln728_199 to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_130"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:209  %mul_ln1118_111 = mul i38 %zext_ln728_129, -6493

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:211  %mul_ln1118_112 = mul i38 %zext_ln728_129, -4156

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:213  %mul_ln728_153 = mul i35 %zext_ln1118_114, 1416

]]></Node>
<StgValue><ssdm name="mul_ln728_153"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:216  %mul_ln1118_113 = mul i38 %zext_ln728_129, -5477

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="34" op_0_bw="24">
<![CDATA[
hls_label_44:218  %zext_ln1118_117 = zext i24 %data_5_V_read_14 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1118_117"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_44:219  %mul_ln728_154 = mul i34 %zext_ln1118_117, 616

]]></Node>
<StgValue><ssdm name="mul_ln728_154"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:222  %mul_ln1118_114 = mul i37 %zext_ln1118_115, -3942

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:223  %shl_ln728_205 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_114, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_205"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:224  %mul_ln728_155 = mul i38 %zext_ln728_129, 8242

]]></Node>
<StgValue><ssdm name="mul_ln728_155"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:226  %mul_ln1118_115 = mul i35 %zext_ln1118_114, -800

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:228  %mul_ln1118_116 = mul i38 %zext_ln728_129, -5186

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:230  %mul_ln1118_117 = mul i38 %zext_ln728_129, -6808

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:232  %mul_ln1118_118 = mul i38 %zext_ln728_129, -6821

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:422  %zext_ln1118_141 = zext i24 %data_11_V_read12 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_141"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="33" op_0_bw="24">
<![CDATA[
hls_label_44:424  %zext_ln1118_143 = zext i24 %data_11_V_read12 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1118_143"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_44:425  %mul_ln1118_152 = mul i33 %zext_ln1118_143, -245

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:433  %mul_ln728_182 = mul i37 %zext_ln1118_141, 7264

]]></Node>
<StgValue><ssdm name="mul_ln728_182"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:444  %mul_ln1118_157 = mul i37 %zext_ln1118_141, -2266

]]></Node>
<StgValue><ssdm name="mul_ln1118_157"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:448  %mul_ln728_184 = mul i37 %zext_ln1118_141, 5147

]]></Node>
<StgValue><ssdm name="mul_ln728_184"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:455  %add_ln703_241 = add i51 %zext_ln728_130, %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln703_241"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:456  %add_ln703_242 = add i51 %zext_ln728_115, %add_ln703_241

]]></Node>
<StgValue><ssdm name="add_ln703_242"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:480  %add_ln703_263 = add i52 %mult_26_V, %zext_ln728_106

]]></Node>
<StgValue><ssdm name="add_ln703_263"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:481  %add_ln703_264 = add i52 %zext_ln728_99, %add_ln703_263

]]></Node>
<StgValue><ssdm name="add_ln703_264"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:507  %add_ln703_287 = add i52 %sext_ln728_109, %sext_ln728_105

]]></Node>
<StgValue><ssdm name="add_ln703_287"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:508  %add_ln703_288 = add i52 %zext_ln728_100, %add_ln703_287

]]></Node>
<StgValue><ssdm name="add_ln703_288"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:535  %add_ln703_312 = add i51 %shl_ln728_205, %zext_ln728_125

]]></Node>
<StgValue><ssdm name="add_ln703_312"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:536  %add_ln703_313 = add i51 %zext_ln728_118, %add_ln703_312

]]></Node>
<StgValue><ssdm name="add_ln703_313"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:546  %add_ln703_322 = add i52 %mult_31_V, %mult_19_V

]]></Node>
<StgValue><ssdm name="add_ln703_322"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:547  %add_ln703_323 = add i52 %mult_7_V, %add_ln703_322

]]></Node>
<StgValue><ssdm name="add_ln703_323"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:574  %add_ln703_346 = add i52 %zext_ln728_112, %sext_ln728_106

]]></Node>
<StgValue><ssdm name="add_ln703_346"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:575  %add_ln703_347 = add i52 %zext_ln728_102, %add_ln703_346

]]></Node>
<StgValue><ssdm name="add_ln703_347"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:600  %add_ln703_370 = add i52 %mult_35_V, %mult_11_V

]]></Node>
<StgValue><ssdm name="add_ln703_370"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:601  %add_ln703_371 = add i52 %zext_ln728_110, %add_ln703_370

]]></Node>
<StgValue><ssdm name="add_ln703_371"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="162" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:20  %mul_ln1118 = mul i36 %zext_ln1118_95, -1428

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:21  %mult_0_V = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln1118, i14 0)

]]></Node>
<StgValue><ssdm name="mult_0_V"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:22  %sext_ln728 = sext i50 %mult_0_V to i52

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:24  %mult_1_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_81, i14 0)

]]></Node>
<StgValue><ssdm name="mult_1_V"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:25  %sext_ln728_104 = sext i51 %mult_1_V to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_104"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:29  %mul_ln728_125 = mul i38 %zext_ln1118, 9966

]]></Node>
<StgValue><ssdm name="mul_ln728_125"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:30  %mult_3_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln728_125, i14 0)

]]></Node>
<StgValue><ssdm name="mult_3_V"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:35  %mult_5_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_82, i14 0)

]]></Node>
<StgValue><ssdm name="mult_5_V"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:36  %mul_ln1118_83 = mul i38 %zext_ln1118, -4161

]]></Node>
<StgValue><ssdm name="mul_ln1118_83"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:37  %mult_6_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_83, i14 0)

]]></Node>
<StgValue><ssdm name="mult_6_V"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:40  %mul_ln728_127 = mul i37 %zext_ln1118_94, 6408

]]></Node>
<StgValue><ssdm name="mul_ln728_127"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:41  %mult_8_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_127, i14 0)

]]></Node>
<StgValue><ssdm name="mult_8_V"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:42  %zext_ln728_101 = zext i51 %mult_8_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_101"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:48  %mult_10_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_129, i14 0)

]]></Node>
<StgValue><ssdm name="mult_10_V"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:49  %zext_ln728_103 = zext i51 %mult_10_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_103"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:56  %mult_12_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln728_130, i14 0)

]]></Node>
<StgValue><ssdm name="mult_12_V"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:59  %mult_13_V = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_131, i14 0)

]]></Node>
<StgValue><ssdm name="mult_13_V"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:60  %zext_ln728_105 = zext i50 %mult_13_V to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_105"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:65  %mult_15_V = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln728_133, i14 0)

]]></Node>
<StgValue><ssdm name="mult_15_V"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="52" op_0_bw="49">
<![CDATA[
hls_label_44:66  %zext_ln728_107 = zext i49 %mult_15_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_107"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:70  %mul_ln1118_87 = mul i38 %zext_ln1118_97, -5896

]]></Node>
<StgValue><ssdm name="mul_ln1118_87"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:71  %mult_17_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_87, i14 0)

]]></Node>
<StgValue><ssdm name="mult_17_V"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:73  %mult_18_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_134, i14 0)

]]></Node>
<StgValue><ssdm name="mult_18_V"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:77  %mult_20_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_135, i14 0)

]]></Node>
<StgValue><ssdm name="mult_20_V"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:78  %zext_ln728_108 = zext i51 %mult_20_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_108"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:83  %mult_22_V = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_136, i14 0)

]]></Node>
<StgValue><ssdm name="mult_22_V"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:84  %zext_ln728_109 = zext i50 %mult_22_V to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_109"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:93  %mult_24_V = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln1118_90, i14 0)

]]></Node>
<StgValue><ssdm name="mult_24_V"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:94  %sext_ln728_107 = sext i50 %mult_24_V to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_107"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:96  %mult_25_V = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln1118_91, i14 0)

]]></Node>
<StgValue><ssdm name="mult_25_V"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="51" op_0_bw="49">
<![CDATA[
hls_label_44:97  %sext_ln728_108 = sext i49 %mult_25_V to i51

]]></Node>
<StgValue><ssdm name="sext_ln728_108"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:101  %mult_27_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_93, i14 0)

]]></Node>
<StgValue><ssdm name="mult_27_V"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:106  %mult_29_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_95, i14 0)

]]></Node>
<StgValue><ssdm name="mult_29_V"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:107  %sext_ln728_110 = sext i51 %mult_29_V to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_110"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:109  %mult_30_V = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln728_138, i14 0)

]]></Node>
<StgValue><ssdm name="mult_30_V"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="51" op_0_bw="49">
<![CDATA[
hls_label_44:110  %zext_ln728_111 = zext i49 %mult_30_V to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_111"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:114  %mult_32_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_97, i14 0)

]]></Node>
<StgValue><ssdm name="mult_32_V"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:123  %mult_34_V = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln1118_98, i14 0)

]]></Node>
<StgValue><ssdm name="mult_34_V"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:124  %sext_ln728_111 = sext i50 %mult_34_V to i51

]]></Node>
<StgValue><ssdm name="sext_ln728_111"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="34" op_0_bw="24">
<![CDATA[
hls_label_44:127  %zext_ln1118_106 = zext i24 %data_3_V_read_16 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1118_106"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:130  %zext_ln1118_108 = zext i24 %data_3_V_read_16 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1118_108"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:135  %mul_ln1118_100 = mul i38 %zext_ln1118_108, -6745

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:136  %mult_37_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_100, i14 0)

]]></Node>
<StgValue><ssdm name="mult_37_V"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:137  %mul_ln728_140 = mul i37 %zext_ln1118_107, 5367

]]></Node>
<StgValue><ssdm name="mul_ln728_140"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:138  %mult_38_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_140, i14 0)

]]></Node>
<StgValue><ssdm name="mult_38_V"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:139  %zext_ln728_116 = zext i51 %mult_38_V to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_116"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:141  %mult_39_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_101, i14 0)

]]></Node>
<StgValue><ssdm name="mult_39_V"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:142  %mul_ln1118_102 = mul i38 %zext_ln1118_108, -4496

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:143  %mult_40_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_102, i14 0)

]]></Node>
<StgValue><ssdm name="mult_40_V"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:146  %mult_41_V = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_141, i14 0)

]]></Node>
<StgValue><ssdm name="mult_41_V"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:147  %zext_ln728_117 = zext i50 %mult_41_V to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_117"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:151  %mul_ln1118_103 = mul i37 %zext_ln1118_107, -4018

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:152  %mult_43_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_103, i14 0)

]]></Node>
<StgValue><ssdm name="mult_43_V"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:153  %sext_ln728_112 = sext i51 %mult_43_V to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_112"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:155  %mult_44_V = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln728_143, i14 0)

]]></Node>
<StgValue><ssdm name="mult_44_V"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="50" op_0_bw="49">
<![CDATA[
hls_label_44:156  %zext_ln728_119 = zext i49 %mult_44_V to i50

]]></Node>
<StgValue><ssdm name="zext_ln728_119"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_44:157  %mul_ln1118_104 = mul i34 %zext_ln1118_106, -396

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="48" op_0_bw="48" op_1_bw="34" op_2_bw="14">
<![CDATA[
hls_label_44:158  %mult_45_V = call i48 @_ssdm_op_BitConcatenate.i48.i34.i14(i34 %mul_ln1118_104, i14 0)

]]></Node>
<StgValue><ssdm name="mult_45_V"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="52" op_0_bw="48">
<![CDATA[
hls_label_44:159  %sext_ln728_113 = sext i48 %mult_45_V to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_113"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:160  %mul_ln1118_105 = mul i38 %zext_ln1118_108, -7856

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:161  %mult_46_V = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_105, i14 0)

]]></Node>
<StgValue><ssdm name="mult_46_V"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:162  %mul_ln1118_106 = mul i37 %zext_ln1118_107, -2582

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:163  %mult_47_V = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_106, i14 0)

]]></Node>
<StgValue><ssdm name="mult_47_V"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:164  %sext_ln728_114 = sext i51 %mult_47_V to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_114"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:172  %shl_ln728_s = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_108, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:175  %shl_ln728_189 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_144, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_189"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:176  %zext_ln728_122 = zext i50 %shl_ln728_189 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_122"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="48" op_0_bw="48" op_1_bw="34" op_2_bw="14">
<![CDATA[
hls_label_44:179  %shl_ln728_190 = call i48 @_ssdm_op_BitConcatenate.i48.i34.i14(i34 %mul_ln728_145, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_190"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="50" op_0_bw="48">
<![CDATA[
hls_label_44:180  %zext_ln728_123 = zext i48 %shl_ln728_190 to i50

]]></Node>
<StgValue><ssdm name="zext_ln728_123"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="47" op_0_bw="47" op_1_bw="33" op_2_bw="14">
<![CDATA[
hls_label_44:182  %shl_ln728_191 = call i47 @_ssdm_op_BitConcatenate.i47.i33.i14(i33 %mul_ln728_146, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_191"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="52" op_0_bw="47">
<![CDATA[
hls_label_44:183  %zext_ln728_124 = zext i47 %shl_ln728_191 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_124"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:185  %shl_ln728_192 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_147, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_192"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:190  %shl_ln728_194 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_109, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_194"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="48" op_0_bw="48" op_1_bw="34" op_2_bw="14">
<![CDATA[
hls_label_44:192  %shl_ln728_195 = call i48 @_ssdm_op_BitConcatenate.i48.i34.i14(i34 %mul_ln728_149, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_195"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="49" op_0_bw="48">
<![CDATA[
hls_label_44:193  %zext_ln728_126 = zext i48 %shl_ln728_195 to i49

]]></Node>
<StgValue><ssdm name="zext_ln728_126"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:195  %shl_ln728_196 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_110, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_196"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:197  %shl_ln728_197 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_150, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_197"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:198  %zext_ln728_127 = zext i51 %shl_ln728_197 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_127"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:200  %shl_ln728_198 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_151, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_198"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:201  %zext_ln728_128 = zext i51 %shl_ln728_198 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_128"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:210  %shl_ln728_200 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_111, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_200"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:212  %shl_ln728_201 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_112, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_201"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:214  %shl_ln728_202 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln728_153, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_202"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="50" op_0_bw="49">
<![CDATA[
hls_label_44:215  %zext_ln728_131 = zext i49 %shl_ln728_202 to i50

]]></Node>
<StgValue><ssdm name="zext_ln728_131"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:217  %shl_ln728_203 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_113, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_203"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="48" op_0_bw="48" op_1_bw="34" op_2_bw="14">
<![CDATA[
hls_label_44:220  %shl_ln728_204 = call i48 @_ssdm_op_BitConcatenate.i48.i34.i14(i34 %mul_ln728_154, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_204"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="50" op_0_bw="48">
<![CDATA[
hls_label_44:221  %zext_ln728_132 = zext i48 %shl_ln728_204 to i50

]]></Node>
<StgValue><ssdm name="zext_ln728_132"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:225  %shl_ln728_206 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln728_155, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_206"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:227  %shl_ln728_207 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln1118_115, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_207"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:229  %shl_ln728_208 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_116, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_208"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:231  %shl_ln728_209 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_117, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_209"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:233  %shl_ln728_210 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_118, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_210"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="34" op_0_bw="24">
<![CDATA[
hls_label_44:234  %zext_ln1118_118 = zext i24 %data_6_V_read_14 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1118_118"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="33" op_0_bw="24">
<![CDATA[
hls_label_44:235  %zext_ln1118_119 = zext i24 %data_6_V_read_14 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1118_119"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="35" op_0_bw="24">
<![CDATA[
hls_label_44:236  %zext_ln1118_120 = zext i24 %data_6_V_read_14 to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118_120"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:237  %zext_ln1118_121 = zext i24 %data_6_V_read_14 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_121"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:238  %zext_ln1118_122 = zext i24 %data_6_V_read_14 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1118_122"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:239  %zext_ln1118_123 = zext i24 %data_6_V_read_14 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_123"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:240  %mul_ln728_156 = mul i36 %zext_ln1118_121, 3683

]]></Node>
<StgValue><ssdm name="mul_ln728_156"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:241  %shl_ln728_211 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_156, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_211"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:242  %zext_ln728_133 = zext i50 %shl_ln728_211 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_133"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:243  %mul_ln1118_119 = mul i38 %zext_ln1118_122, -5072

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:244  %shl_ln728_212 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_119, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_212"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:245  %mul_ln728_157 = mul i37 %zext_ln1118_123, 7983

]]></Node>
<StgValue><ssdm name="mul_ln728_157"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:246  %shl_ln728_213 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_157, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_213"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:247  %zext_ln728_134 = zext i51 %shl_ln728_213 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_134"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:248  %mul_ln1118_120 = mul i36 %zext_ln1118_121, -1257

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:249  %shl_ln728_214 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln1118_120, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_214"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:250  %sext_ln728_115 = sext i50 %shl_ln728_214 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_115"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:251  %mul_ln1118_121 = mul i38 %zext_ln1118_122, -4829

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:252  %shl_ln728_215 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_121, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_215"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:253  %mul_ln1118_122 = mul i35 %zext_ln1118_120, -577

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:254  %shl_ln728_216 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln1118_122, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_216"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="52" op_0_bw="49">
<![CDATA[
hls_label_44:255  %sext_ln728_116 = sext i49 %shl_ln728_216 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_116"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:256  %mul_ln1118_123 = mul i37 %zext_ln1118_123, -2196

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:257  %shl_ln728_217 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_123, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_217"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:258  %sext_ln728_117 = sext i51 %shl_ln728_217 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_117"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:259  %mul_ln728_158 = mul i35 %zext_ln1118_120, 1864

]]></Node>
<StgValue><ssdm name="mul_ln728_158"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:260  %shl_ln728_218 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln728_158, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_218"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="52" op_0_bw="49">
<![CDATA[
hls_label_44:261  %zext_ln728_135 = zext i49 %shl_ln728_218 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_135"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:262  %mul_ln728_159 = mul i36 %zext_ln1118_121, 2148

]]></Node>
<StgValue><ssdm name="mul_ln728_159"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:263  %shl_ln728_219 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_159, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_219"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:264  %zext_ln728_136 = zext i50 %shl_ln728_219 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_136"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_44:265  %mul_ln1118_124 = mul i33 %zext_ln1118_119, -166

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="47" op_0_bw="47" op_1_bw="33" op_2_bw="14">
<![CDATA[
hls_label_44:266  %shl_ln728_220 = call i47 @_ssdm_op_BitConcatenate.i47.i33.i14(i33 %mul_ln1118_124, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_220"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="52" op_0_bw="47">
<![CDATA[
hls_label_44:267  %sext_ln728_118 = sext i47 %shl_ln728_220 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_118"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_44:268  %mul_ln1118_125 = mul i34 %zext_ln1118_118, -310

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="48" op_0_bw="48" op_1_bw="34" op_2_bw="14">
<![CDATA[
hls_label_44:269  %shl_ln728_221 = call i48 @_ssdm_op_BitConcatenate.i48.i34.i14(i34 %mul_ln1118_125, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_221"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="52" op_0_bw="48">
<![CDATA[
hls_label_44:270  %sext_ln728_119 = sext i48 %shl_ln728_221 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_119"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:271  %mul_ln1118_126 = mul i37 %zext_ln1118_123, -3114

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:274  %zext_ln1118_124 = zext i24 %data_7_V_read_14 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_124"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="35" op_0_bw="24">
<![CDATA[
hls_label_44:275  %zext_ln1118_125 = zext i24 %data_7_V_read_14 to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118_125"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:276  %zext_ln1118_126 = zext i24 %data_7_V_read_14 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1118_126"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:277  %mul_ln1118_127 = mul i38 %zext_ln1118_126, -4442

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:278  %shl_ln728_223 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_127, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_223"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:279  %mul_ln1118_128 = mul i35 %zext_ln1118_125, -817

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:280  %shl_ln728_224 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln1118_128, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_224"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="52" op_0_bw="49">
<![CDATA[
hls_label_44:281  %sext_ln728_121 = sext i49 %shl_ln728_224 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_121"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:282  %mul_ln728_160 = mul i37 %zext_ln1118_124, 4371

]]></Node>
<StgValue><ssdm name="mul_ln728_160"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:283  %shl_ln728_225 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_160, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_225"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:284  %zext_ln728_137 = zext i51 %shl_ln728_225 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_137"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:285  %mul_ln1118_129 = mul i35 %zext_ln1118_125, -604

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:286  %shl_ln728_226 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln1118_129, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_226"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="52" op_0_bw="49">
<![CDATA[
hls_label_44:287  %sext_ln728_122 = sext i49 %shl_ln728_226 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_122"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:288  %mul_ln1118_130 = mul i38 %zext_ln1118_126, -5758

]]></Node>
<StgValue><ssdm name="mul_ln1118_130"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:289  %shl_ln728_227 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_130, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_227"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:290  %mul_ln1118_131 = mul i38 %zext_ln1118_126, -5686

]]></Node>
<StgValue><ssdm name="mul_ln1118_131"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:291  %shl_ln728_228 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_131, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_228"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:292  %mul_ln1118_132 = mul i38 %zext_ln1118_126, -6030

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:293  %shl_ln728_229 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_132, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_229"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:294  %mul_ln1118_133 = mul i38 %zext_ln1118_126, -7282

]]></Node>
<StgValue><ssdm name="mul_ln1118_133"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:295  %shl_ln728_230 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_133, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_230"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:296  %mul_ln1118_134 = mul i38 %zext_ln1118_126, -7933

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:297  %shl_ln728_231 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_134, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_231"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:298  %mul_ln1118_135 = mul i37 %zext_ln1118_124, -3012

]]></Node>
<StgValue><ssdm name="mul_ln1118_135"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:299  %shl_ln728_232 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_135, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_232"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:300  %sext_ln728_123 = sext i51 %shl_ln728_232 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_123"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:301  %mul_ln728_161 = mul i37 %zext_ln1118_124, 5595

]]></Node>
<StgValue><ssdm name="mul_ln728_161"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:302  %shl_ln728_233 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_161, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_233"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:303  %zext_ln728_138 = zext i51 %shl_ln728_233 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_138"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:304  %zext_ln1118_127 = zext i24 %data_7_V_read_14 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_127"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:305  %mul_ln728_162 = mul i36 %zext_ln1118_127, 3322

]]></Node>
<StgValue><ssdm name="mul_ln728_162"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="35" op_0_bw="24">
<![CDATA[
hls_label_44:308  %zext_ln728_140 = zext i24 %data_8_V_read_11 to i35

]]></Node>
<StgValue><ssdm name="zext_ln728_140"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:309  %zext_ln1118_128 = zext i24 %data_8_V_read_11 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_128"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:310  %zext_ln1118_129 = zext i24 %data_8_V_read_11 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1118_129"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:311  %mul_ln1118_136 = mul i38 %zext_ln1118_129, -6182

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:312  %shl_ln728_235 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_136, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_235"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:313  %mul_ln1118_137 = mul i37 %zext_ln1118_128, -4081

]]></Node>
<StgValue><ssdm name="mul_ln1118_137"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:314  %shl_ln728_236 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_137, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_236"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:315  %sext_ln728_124 = sext i51 %shl_ln728_236 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_124"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:316  %zext_ln1118_130 = zext i24 %data_8_V_read_11 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_130"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:317  %mul_ln728_163 = mul i36 %zext_ln1118_130, 4044

]]></Node>
<StgValue><ssdm name="mul_ln728_163"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:318  %shl_ln728_237 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_163, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_237"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:319  %zext_ln728_141 = zext i50 %shl_ln728_237 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_141"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:320  %mul_ln728_164 = mul i37 %zext_ln1118_128, 4300

]]></Node>
<StgValue><ssdm name="mul_ln728_164"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:321  %shl_ln728_238 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_164, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_238"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:322  %zext_ln728_142 = zext i51 %shl_ln728_238 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_142"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:323  %mul_ln1118_138 = mul i35 %zext_ln728_140, -586

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:324  %shl_ln728_239 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln1118_138, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_239"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="52" op_0_bw="49">
<![CDATA[
hls_label_44:325  %sext_ln728_125 = sext i49 %shl_ln728_239 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_125"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:326  %mul_ln1118_139 = mul i38 %zext_ln1118_129, -4560

]]></Node>
<StgValue><ssdm name="mul_ln1118_139"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:327  %shl_ln728_240 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_139, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_240"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:328  %mul_ln728_165 = mul i36 %zext_ln1118_130, 2207

]]></Node>
<StgValue><ssdm name="mul_ln728_165"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:329  %shl_ln728_241 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_165, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_241"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:330  %zext_ln728_143 = zext i50 %shl_ln728_241 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_143"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="35" op_0_bw="35" op_1_bw="24" op_2_bw="11">
<![CDATA[
hls_label_44:331  %shl_ln1118_2 = call i35 @_ssdm_op_BitConcatenate.i35.i24.i11(i24 %data_8_V_read_11, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="36" op_0_bw="35">
<![CDATA[
hls_label_44:332  %zext_ln1118_131 = zext i35 %shl_ln1118_2 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_131"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="29" op_0_bw="29" op_1_bw="24" op_2_bw="5">
<![CDATA[
hls_label_44:333  %shl_ln1118_3 = call i29 @_ssdm_op_BitConcatenate.i29.i24.i5(i24 %data_8_V_read_11, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="36" op_0_bw="29">
<![CDATA[
hls_label_44:334  %zext_ln1118_132 = zext i29 %shl_ln1118_3 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_132"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:335  %sub_ln1118 = sub i36 %zext_ln1118_131, %zext_ln1118_132

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:336  %tmp_1 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %sub_ln1118, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:337  %sext_ln728_126 = sext i50 %tmp_1 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_126"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:338  %mul_ln728_166 = mul i35 %zext_ln728_140, 1758

]]></Node>
<StgValue><ssdm name="mul_ln728_166"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:339  %shl_ln728_242 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln728_166, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_242"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="52" op_0_bw="49">
<![CDATA[
hls_label_44:340  %zext_ln728_144 = zext i49 %shl_ln728_242 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_144"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:341  %mul_ln728_167 = mul i37 %zext_ln1118_128, 6148

]]></Node>
<StgValue><ssdm name="mul_ln728_167"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:342  %shl_ln728_243 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_167, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_243"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:343  %zext_ln728_145 = zext i51 %shl_ln728_243 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_145"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:344  %mul_ln1118_140 = mul i38 %zext_ln1118_129, -5690

]]></Node>
<StgValue><ssdm name="mul_ln1118_140"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:345  %shl_ln728_244 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_140, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_244"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:346  %mul_ln728_168 = mul i37 %zext_ln1118_128, 4820

]]></Node>
<StgValue><ssdm name="mul_ln728_168"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="24">
<![CDATA[
hls_label_44:348  %zext_ln728_146 = zext i24 %data_9_V_read_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln728_146"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:349  %zext_ln728_147 = zext i24 %data_9_V_read_11 to i38

]]></Node>
<StgValue><ssdm name="zext_ln728_147"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:350  %zext_ln1118_133 = zext i24 %data_9_V_read_11 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_133"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:351  %mul_ln1118_141 = mul i38 %zext_ln728_147, -5410

]]></Node>
<StgValue><ssdm name="mul_ln1118_141"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:352  %shl_ln728_246 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_141, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_246"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:353  %mul_ln1118_142 = mul i38 %zext_ln728_147, -7268

]]></Node>
<StgValue><ssdm name="mul_ln1118_142"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:355  %mul_ln1118_143 = mul i38 %zext_ln728_147, -4509

]]></Node>
<StgValue><ssdm name="mul_ln1118_143"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:357  %zext_ln1118_134 = zext i24 %data_9_V_read_11 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_134"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:358  %mul_ln728_169 = mul i36 %zext_ln1118_134, 3916

]]></Node>
<StgValue><ssdm name="mul_ln728_169"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:359  %shl_ln728_249 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_169, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_249"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:360  %zext_ln728_148 = zext i50 %shl_ln728_249 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_148"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:361  %mul_ln728_170 = mul i37 %zext_ln1118_133, 4342

]]></Node>
<StgValue><ssdm name="mul_ln728_170"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:364  %mul_ln1118_144 = mul i38 %zext_ln728_147, -4868

]]></Node>
<StgValue><ssdm name="mul_ln1118_144"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:365  %shl_ln728_251 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_144, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_251"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:366  %mul_ln728_171 = mul i37 %zext_ln1118_133, 4144

]]></Node>
<StgValue><ssdm name="mul_ln728_171"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:369  %mul_ln728_172 = mul i38 %zext_ln728_147, 8316

]]></Node>
<StgValue><ssdm name="mul_ln728_172"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:371  %mul_ln1118_145 = mul i38 %zext_ln728_147, -4984

]]></Node>
<StgValue><ssdm name="mul_ln1118_145"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:372  %shl_ln728_254 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_145, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_254"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:373  %mul_ln1118_146 = mul i38 %zext_ln728_147, -4876

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:375  %mul_ln1118_147 = mul i37 %zext_ln1118_133, -3762

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:376  %shl_ln728_256 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_147, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_256"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:377  %sext_ln728_127 = sext i51 %shl_ln728_256 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_127"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_44:378  %mul_ln728_173 = mul i32 %zext_ln728_146, 243

]]></Node>
<StgValue><ssdm name="mul_ln728_173"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="46" op_0_bw="46" op_1_bw="32" op_2_bw="14">
<![CDATA[
hls_label_44:379  %shl_ln728_257 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %mul_ln728_173, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_257"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="51" op_0_bw="46">
<![CDATA[
hls_label_44:380  %zext_ln728_151 = zext i46 %shl_ln728_257 to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_151"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:381  %zext_ln728_152 = zext i24 %data_10_V_read11 to i38

]]></Node>
<StgValue><ssdm name="zext_ln728_152"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="35" op_0_bw="24">
<![CDATA[
hls_label_44:382  %zext_ln1118_135 = zext i24 %data_10_V_read11 to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118_135"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:383  %mul_ln728_174 = mul i35 %zext_ln1118_135, 1684

]]></Node>
<StgValue><ssdm name="mul_ln728_174"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:384  %shl_ln728_258 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln728_174, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_258"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="52" op_0_bw="49">
<![CDATA[
hls_label_44:385  %zext_ln728_153 = zext i49 %shl_ln728_258 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_153"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:386  %mul_ln1118_148 = mul i38 %zext_ln728_152, -4172

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="37" op_0_bw="24">
<![CDATA[
hls_label_44:388  %zext_ln1118_136 = zext i24 %data_10_V_read11 to i37

]]></Node>
<StgValue><ssdm name="zext_ln1118_136"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:389  %mul_ln728_175 = mul i37 %zext_ln1118_136, 7950

]]></Node>
<StgValue><ssdm name="mul_ln728_175"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:392  %mul_ln728_176 = mul i38 %zext_ln728_152, -9133

]]></Node>
<StgValue><ssdm name="mul_ln728_176"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:393  %shl_ln728_261 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln728_176, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_261"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:394  %mul_ln1118_149 = mul i38 %zext_ln728_152, -4636

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="35" op_0_bw="35" op_1_bw="24" op_2_bw="11">
<![CDATA[
hls_label_44:396  %shl_ln1118_4 = call i35 @_ssdm_op_BitConcatenate.i35.i24.i11(i24 %data_10_V_read11, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="36" op_0_bw="35">
<![CDATA[
hls_label_44:397  %zext_ln1118_137 = zext i35 %shl_ln1118_4 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_137"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="25" op_0_bw="25" op_1_bw="24" op_2_bw="1">
<![CDATA[
hls_label_44:398  %shl_ln1118_5 = call i25 @_ssdm_op_BitConcatenate.i25.i24.i1(i24 %data_10_V_read11, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="36" op_0_bw="25">
<![CDATA[
hls_label_44:399  %zext_ln1118_138 = zext i25 %shl_ln1118_5 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_138"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:400  %sub_ln1118_4 = sub i36 %zext_ln1118_137, %zext_ln1118_138

]]></Node>
<StgValue><ssdm name="sub_ln1118_4"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:401  %tmp_2 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %sub_ln1118_4, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:402  %sext_ln728_128 = sext i50 %tmp_2 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_128"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:403  %mul_ln728_177 = mul i37 %zext_ln1118_136, 5328

]]></Node>
<StgValue><ssdm name="mul_ln728_177"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:406  %zext_ln1118_139 = zext i24 %data_10_V_read11 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_139"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:407  %mul_ln728_178 = mul i36 %zext_ln1118_139, 3663

]]></Node>
<StgValue><ssdm name="mul_ln728_178"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:410  %mul_ln728_179 = mul i36 %zext_ln1118_139, 2979

]]></Node>
<StgValue><ssdm name="mul_ln728_179"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:411  %shl_ln728_265 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_179, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_265"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:412  %zext_ln728_157 = zext i50 %shl_ln728_265 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_157"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:413  %mul_ln728_180 = mul i35 %zext_ln1118_135, 1530

]]></Node>
<StgValue><ssdm name="mul_ln728_180"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:416  %mul_ln1118_150 = mul i38 %zext_ln728_152, -6108

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:417  %shl_ln728_267 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_150, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_267"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
hls_label_44:418  %mul_ln1118_151 = mul i35 %zext_ln1118_135, -874

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:419  %shl_ln728_268 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln1118_151, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_268"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="51" op_0_bw="49">
<![CDATA[
hls_label_44:420  %sext_ln728_129 = sext i49 %shl_ln728_268 to i51

]]></Node>
<StgValue><ssdm name="sext_ln728_129"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="36" op_0_bw="24">
<![CDATA[
hls_label_44:421  %zext_ln1118_140 = zext i24 %data_11_V_read12 to i36

]]></Node>
<StgValue><ssdm name="zext_ln1118_140"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="38" op_0_bw="24">
<![CDATA[
hls_label_44:423  %zext_ln1118_142 = zext i24 %data_11_V_read12 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1118_142"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="47" op_0_bw="47" op_1_bw="33" op_2_bw="14">
<![CDATA[
hls_label_44:426  %shl_ln728_269 = call i47 @_ssdm_op_BitConcatenate.i47.i33.i14(i33 %mul_ln1118_152, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_269"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="48" op_0_bw="47">
<![CDATA[
hls_label_44:427  %sext_ln1118 = sext i47 %shl_ln728_269 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_44:428  %mul_ln728_181 = mul i37 %zext_ln1118_141, 5636

]]></Node>
<StgValue><ssdm name="mul_ln728_181"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:431  %mul_ln1118_153 = mul i38 %zext_ln1118_142, -5968

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:434  %shl_ln728_272 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_182, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_272"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:435  %mul_ln1118_154 = mul i38 %zext_ln1118_142, -6922

]]></Node>
<StgValue><ssdm name="mul_ln1118_154"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:437  %mul_ln1118_155 = mul i38 %zext_ln1118_142, -5409

]]></Node>
<StgValue><ssdm name="mul_ln1118_155"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:438  %shl_ln728_274 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_155, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_274"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:439  %mul_ln1118_156 = mul i38 %zext_ln1118_142, -5030

]]></Node>
<StgValue><ssdm name="mul_ln1118_156"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:441  %mul_ln728_183 = mul i36 %zext_ln1118_140, 2772

]]></Node>
<StgValue><ssdm name="mul_ln728_183"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:445  %shl_ln728_277 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_157, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_277"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_44:446  %mul_ln1118_158 = mul i38 %zext_ln1118_142, -5656

]]></Node>
<StgValue><ssdm name="mul_ln1118_158"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:449  %shl_ln728_279 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_184, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_279"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_44:450  %mul_ln1118_159 = mul i36 %zext_ln1118_140, -1696

]]></Node>
<StgValue><ssdm name="mul_ln1118_159"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:451  %shl_ln728_280 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln1118_159, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_280"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:452  %sext_ln728_130 = sext i50 %shl_ln728_280 to i51

]]></Node>
<StgValue><ssdm name="sext_ln728_130"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:453  %add_ln703 = add i52 %sext_ln728_107, %mult_12_V

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:454  %add_ln703_240 = add i52 %sext_ln728, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_240"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:457  %sext_ln703 = sext i51 %add_ln703_242 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:458  %add_ln703_243 = add i52 %add_ln703_240, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_243"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:459  %add_ln703_244 = add i52 %shl_ln728_235, %shl_ln728_223

]]></Node>
<StgValue><ssdm name="add_ln703_244"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:460  %add_ln703_245 = add i52 %zext_ln728_133, %add_ln703_244

]]></Node>
<StgValue><ssdm name="add_ln703_245"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:461  %add_ln703_246 = add i52 %zext_ln728_153, %shl_ln728_246

]]></Node>
<StgValue><ssdm name="add_ln703_246"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_44:462  %add_ln703_247 = add i48 %sext_ln1118, -18760417148928

]]></Node>
<StgValue><ssdm name="add_ln703_247"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="52" op_0_bw="48">
<![CDATA[
hls_label_44:463  %sext_ln703_9 = sext i48 %add_ln703_247 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:464  %add_ln703_248 = add i52 %add_ln703_246, %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln703_248"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:467  %add_ln703_251 = add i51 %sext_ln728_108, %zext_ln728_105

]]></Node>
<StgValue><ssdm name="add_ln703_251"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:468  %sext_ln703_10 = sext i51 %add_ln703_251 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:469  %add_ln703_252 = add i52 %sext_ln728_104, %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_252"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:470  %add_ln703_253 = add i52 %shl_ln728_200, %shl_ln728_s

]]></Node>
<StgValue><ssdm name="add_ln703_253"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:471  %add_ln703_254 = add i52 %mult_37_V, %add_ln703_253

]]></Node>
<StgValue><ssdm name="add_ln703_254"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:472  %add_ln703_255 = add i52 %add_ln703_252, %add_ln703_254

]]></Node>
<StgValue><ssdm name="add_ln703_255"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:473  %add_ln703_256 = add i52 %sext_ln728_124, %sext_ln728_121

]]></Node>
<StgValue><ssdm name="add_ln703_256"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:474  %add_ln703_257 = add i52 %shl_ln728_212, %add_ln703_256

]]></Node>
<StgValue><ssdm name="add_ln703_257"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:482  %add_ln703_265 = add i52 %shl_ln728_201, %zext_ln728_122

]]></Node>
<StgValue><ssdm name="add_ln703_265"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:483  %add_ln703_266 = add i52 %zext_ln728_116, %add_ln703_265

]]></Node>
<StgValue><ssdm name="add_ln703_266"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:484  %add_ln703_267 = add i52 %add_ln703_264, %add_ln703_266

]]></Node>
<StgValue><ssdm name="add_ln703_267"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:485  %add_ln703_268 = add i52 %zext_ln728_141, %zext_ln728_137

]]></Node>
<StgValue><ssdm name="add_ln703_268"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:486  %add_ln703_269 = add i52 %zext_ln728_134, %add_ln703_268

]]></Node>
<StgValue><ssdm name="add_ln703_269"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:492  %add_ln703_275 = add i52 %mult_27_V, %zext_ln728_107

]]></Node>
<StgValue><ssdm name="add_ln703_275"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:493  %add_ln703_276 = add i52 %mult_3_V, %add_ln703_275

]]></Node>
<StgValue><ssdm name="add_ln703_276"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
hls_label_44:494  %add_ln703_277 = add i50 %zext_ln728_131, %zext_ln728_123

]]></Node>
<StgValue><ssdm name="add_ln703_277"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:495  %zext_ln703 = zext i50 %add_ln703_277 to i51

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:496  %add_ln703_278 = add i51 %mult_39_V, %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_278"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:497  %sext_ln703_11 = sext i51 %add_ln703_278 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:498  %add_ln703_279 = add i52 %add_ln703_276, %sext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_279"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:499  %add_ln703_280 = add i52 %zext_ln728_142, %sext_ln728_122

]]></Node>
<StgValue><ssdm name="add_ln703_280"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:500  %add_ln703_281 = add i52 %sext_ln728_115, %add_ln703_280

]]></Node>
<StgValue><ssdm name="add_ln703_281"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:501  %add_ln703_282 = add i52 %shl_ln728_261, %zext_ln728_148

]]></Node>
<StgValue><ssdm name="add_ln703_282"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:502  %add_ln703_283 = add i51 %shl_ln728_272, 36266703847424

]]></Node>
<StgValue><ssdm name="add_ln703_283"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:503  %zext_ln703_10 = zext i51 %add_ln703_283 to i52

]]></Node>
<StgValue><ssdm name="zext_ln703_10"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:504  %add_ln703_284 = add i52 %add_ln703_282, %zext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_284"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:509  %add_ln703_289 = add i52 %shl_ln728_203, %zext_ln728_124

]]></Node>
<StgValue><ssdm name="add_ln703_289"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:510  %add_ln703_290 = add i52 %mult_40_V, %add_ln703_289

]]></Node>
<StgValue><ssdm name="add_ln703_290"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:511  %add_ln703_291 = add i52 %add_ln703_288, %add_ln703_290

]]></Node>
<StgValue><ssdm name="add_ln703_291"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:512  %add_ln703_292 = add i52 %sext_ln728_125, %shl_ln728_227

]]></Node>
<StgValue><ssdm name="add_ln703_292"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:513  %add_ln703_293 = add i52 %shl_ln728_215, %add_ln703_292

]]></Node>
<StgValue><ssdm name="add_ln703_293"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:519  %add_ln703_299 = add i52 %sext_ln728_110, %mult_5_V

]]></Node>
<StgValue><ssdm name="add_ln703_299"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:520  %add_ln703_300 = add i52 %mult_17_V, %add_ln703_299

]]></Node>
<StgValue><ssdm name="add_ln703_300"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
hls_label_44:521  %add_ln703_301 = add i50 %zext_ln728_132, %shl_ln728_192

]]></Node>
<StgValue><ssdm name="add_ln703_301"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:522  %zext_ln703_11 = zext i50 %add_ln703_301 to i51

]]></Node>
<StgValue><ssdm name="zext_ln703_11"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:523  %add_ln703_302 = add i51 %zext_ln728_117, %zext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_302"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:524  %zext_ln703_12 = zext i51 %add_ln703_302 to i52

]]></Node>
<StgValue><ssdm name="zext_ln703_12"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:525  %add_ln703_303 = add i52 %add_ln703_300, %zext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_303"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:526  %add_ln703_304 = add i52 %shl_ln728_240, %shl_ln728_228

]]></Node>
<StgValue><ssdm name="add_ln703_304"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:527  %add_ln703_305 = add i52 %sext_ln728_116, %add_ln703_304

]]></Node>
<StgValue><ssdm name="add_ln703_305"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:528  %add_ln703_306 = add i52 %shl_ln728_274, %sext_ln728_128

]]></Node>
<StgValue><ssdm name="add_ln703_306"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:529  %add_ln703_307 = add i52 %shl_ln728_251, %add_ln703_306

]]></Node>
<StgValue><ssdm name="add_ln703_307"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:532  %add_ln703_310 = add i51 %zext_ln728_111, %mult_18_V

]]></Node>
<StgValue><ssdm name="add_ln703_310"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:533  %zext_ln703_13 = zext i51 %add_ln703_310 to i52

]]></Node>
<StgValue><ssdm name="zext_ln703_13"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:534  %add_ln703_311 = add i52 %mult_6_V, %zext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln703_311"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:537  %sext_ln703_12 = sext i51 %add_ln703_313 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:538  %add_ln703_314 = add i52 %add_ln703_311, %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_314"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:539  %add_ln703_315 = add i52 %zext_ln728_143, %shl_ln728_229

]]></Node>
<StgValue><ssdm name="add_ln703_315"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:540  %add_ln703_316 = add i52 %sext_ln728_117, %add_ln703_315

]]></Node>
<StgValue><ssdm name="add_ln703_316"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:548  %add_ln703_324 = add i52 %shl_ln728_206, %shl_ln728_194

]]></Node>
<StgValue><ssdm name="add_ln703_324"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:549  %add_ln703_325 = add i52 %sext_ln728_112, %add_ln703_324

]]></Node>
<StgValue><ssdm name="add_ln703_325"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:550  %add_ln703_326 = add i52 %add_ln703_323, %add_ln703_325

]]></Node>
<StgValue><ssdm name="add_ln703_326"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:551  %add_ln703_327 = add i52 %sext_ln728_126, %shl_ln728_230

]]></Node>
<StgValue><ssdm name="add_ln703_327"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:552  %add_ln703_328 = add i52 %zext_ln728_135, %add_ln703_327

]]></Node>
<StgValue><ssdm name="add_ln703_328"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:559  %add_ln703_334 = add i52 %mult_32_V, %zext_ln728_108

]]></Node>
<StgValue><ssdm name="add_ln703_334"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:560  %add_ln703_335 = add i52 %zext_ln728_101, %add_ln703_334

]]></Node>
<StgValue><ssdm name="add_ln703_335"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
hls_label_44:561  %add_ln703_336 = add i49 %shl_ln728_207, %zext_ln728_126

]]></Node>
<StgValue><ssdm name="add_ln703_336"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="50" op_0_bw="49">
<![CDATA[
hls_label_44:562  %sext_ln703_14 = sext i49 %add_ln703_336 to i50

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
hls_label_44:563  %add_ln703_337 = add i50 %zext_ln728_119, %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_337"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:564  %sext_ln703_15 = sext i50 %add_ln703_337 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:565  %add_ln703_338 = add i52 %add_ln703_335, %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_338"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:566  %add_ln703_339 = add i52 %zext_ln728_144, %shl_ln728_231

]]></Node>
<StgValue><ssdm name="add_ln703_339"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:567  %add_ln703_340 = add i52 %zext_ln728_136, %add_ln703_339

]]></Node>
<StgValue><ssdm name="add_ln703_340"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:568  %add_ln703_341 = add i52 %zext_ln728_157, %shl_ln728_254

]]></Node>
<StgValue><ssdm name="add_ln703_341"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:569  %add_ln703_342 = add i51 %shl_ln728_277, -21680994910208

]]></Node>
<StgValue><ssdm name="add_ln703_342"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:570  %sext_ln703_16 = sext i51 %add_ln703_342 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:571  %add_ln703_343 = add i52 %add_ln703_341, %sext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln703_343"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:576  %add_ln703_348 = add i52 %shl_ln728_208, %shl_ln728_196

]]></Node>
<StgValue><ssdm name="add_ln703_348"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:577  %add_ln703_349 = add i52 %sext_ln728_113, %add_ln703_348

]]></Node>
<StgValue><ssdm name="add_ln703_349"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:578  %add_ln703_350 = add i52 %add_ln703_347, %add_ln703_349

]]></Node>
<StgValue><ssdm name="add_ln703_350"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:579  %add_ln703_351 = add i52 %zext_ln728_145, %sext_ln728_123

]]></Node>
<StgValue><ssdm name="add_ln703_351"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:580  %add_ln703_352 = add i52 %sext_ln728_118, %add_ln703_351

]]></Node>
<StgValue><ssdm name="add_ln703_352"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:586  %add_ln703_358 = add i51 %sext_ln728_111, %zext_ln728_109

]]></Node>
<StgValue><ssdm name="add_ln703_358"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:587  %sext_ln703_17 = sext i51 %add_ln703_358 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:588  %add_ln703_359 = add i52 %zext_ln728_103, %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln703_359"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:589  %add_ln703_360 = add i52 %shl_ln728_209, %zext_ln728_127

]]></Node>
<StgValue><ssdm name="add_ln703_360"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:590  %add_ln703_361 = add i52 %mult_46_V, %add_ln703_360

]]></Node>
<StgValue><ssdm name="add_ln703_361"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:591  %add_ln703_362 = add i52 %add_ln703_359, %add_ln703_361

]]></Node>
<StgValue><ssdm name="add_ln703_362"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:592  %add_ln703_363 = add i52 %shl_ln728_244, %zext_ln728_138

]]></Node>
<StgValue><ssdm name="add_ln703_363"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:593  %add_ln703_364 = add i52 %sext_ln728_119, %add_ln703_363

]]></Node>
<StgValue><ssdm name="add_ln703_364"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:594  %add_ln703_365 = add i52 %shl_ln728_267, %sext_ln728_127

]]></Node>
<StgValue><ssdm name="add_ln703_365"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:595  %add_ln703_366 = add i51 %shl_ln728_279, 10084583211008

]]></Node>
<StgValue><ssdm name="add_ln703_366"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:596  %zext_ln703_14 = zext i51 %add_ln703_366 to i52

]]></Node>
<StgValue><ssdm name="zext_ln703_14"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:597  %add_ln703_367 = add i52 %add_ln703_365, %zext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_367"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:602  %add_ln703_372 = add i52 %shl_ln728_210, %zext_ln728_128

]]></Node>
<StgValue><ssdm name="add_ln703_372"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:603  %add_ln703_373 = add i52 %sext_ln728_114, %add_ln703_372

]]></Node>
<StgValue><ssdm name="add_ln703_373"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:604  %add_ln703_374 = add i52 %add_ln703_371, %add_ln703_373

]]></Node>
<StgValue><ssdm name="add_ln703_374"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:608  %add_ln703_377 = add i51 %sext_ln728_130, %sext_ln728_129

]]></Node>
<StgValue><ssdm name="add_ln703_377"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:609  %add_ln703_378 = add i51 %zext_ln728_151, %add_ln703_377

]]></Node>
<StgValue><ssdm name="add_ln703_378"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_44:12  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_44:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
hls_label_44:14  call void (...)* @_ssdm_op_SpecResourceLimit(i32 144, [4 x i8]* @p_str25, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln81"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_44:15  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:272  %shl_ln728_222 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln1118_126, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_222"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:273  %sext_ln728_120 = sext i51 %shl_ln728_222 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_120"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:306  %shl_ln728_234 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_162, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_234"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:307  %zext_ln728_139 = zext i50 %shl_ln728_234 to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_139"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:347  %shl_ln728_245 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_168, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_245"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:354  %shl_ln728_247 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_142, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_247"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:356  %shl_ln728_248 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_143, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_248"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:362  %shl_ln728_250 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_170, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_250"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:363  %zext_ln728_149 = zext i51 %shl_ln728_250 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_149"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:367  %shl_ln728_252 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_171, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_252"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:368  %zext_ln728_150 = zext i51 %shl_ln728_252 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_150"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:370  %shl_ln728_253 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln728_172, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_253"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:374  %shl_ln728_255 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_146, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_255"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:387  %shl_ln728_259 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_148, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_259"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:390  %shl_ln728_260 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_175, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_260"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:391  %zext_ln728_154 = zext i51 %shl_ln728_260 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_154"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:395  %shl_ln728_262 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_149, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_262"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:404  %shl_ln728_263 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_177, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_263"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:405  %zext_ln728_155 = zext i51 %shl_ln728_263 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_155"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:408  %shl_ln728_264 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_178, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_264"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="52" op_0_bw="50">
<![CDATA[
hls_label_44:409  %zext_ln728_156 = zext i50 %shl_ln728_264 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_156"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
hls_label_44:414  %shl_ln728_266 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %mul_ln728_180, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_266"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="52" op_0_bw="49">
<![CDATA[
hls_label_44:415  %zext_ln728_158 = zext i49 %shl_ln728_266 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_158"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="51" op_0_bw="51" op_1_bw="37" op_2_bw="14">
<![CDATA[
hls_label_44:429  %shl_ln728_270 = call i51 @_ssdm_op_BitConcatenate.i51.i37.i14(i37 %mul_ln728_181, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_270"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:430  %zext_ln728_159 = zext i51 %shl_ln728_270 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_159"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:432  %shl_ln728_271 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_153, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_271"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:436  %shl_ln728_273 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_154, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_273"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:440  %shl_ln728_275 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_156, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_275"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="50" op_0_bw="50" op_1_bw="36" op_2_bw="14">
<![CDATA[
hls_label_44:442  %shl_ln728_276 = call i50 @_ssdm_op_BitConcatenate.i50.i36.i14(i36 %mul_ln728_183, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_276"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="51" op_0_bw="50">
<![CDATA[
hls_label_44:443  %zext_ln1118_144 = zext i50 %shl_ln728_276 to i51

]]></Node>
<StgValue><ssdm name="zext_ln1118_144"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="52" op_0_bw="52" op_1_bw="38" op_2_bw="14">
<![CDATA[
hls_label_44:447  %shl_ln728_278 = call i52 @_ssdm_op_BitConcatenate.i52.i38.i14(i38 %mul_ln1118_158, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_278"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:465  %add_ln703_249 = add i52 %add_ln703_245, %add_ln703_248

]]></Node>
<StgValue><ssdm name="add_ln703_249"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:466  %p_Val2_s = add i52 %add_ln703_243, %add_ln703_249

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:475  %add_ln703_258 = add i52 %shl_ln728_259, %shl_ln728_247

]]></Node>
<StgValue><ssdm name="add_ln703_258"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:476  %add_ln703_259 = add i52 %zext_ln728_159, -17489106829312

]]></Node>
<StgValue><ssdm name="add_ln703_259"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:477  %add_ln703_260 = add i52 %add_ln703_258, %add_ln703_259

]]></Node>
<StgValue><ssdm name="add_ln703_260"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:478  %add_ln703_261 = add i52 %add_ln703_257, %add_ln703_260

]]></Node>
<StgValue><ssdm name="add_ln703_261"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:479  %acc_1_V = add i52 %add_ln703_255, %add_ln703_261

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:487  %add_ln703_270 = add i52 %zext_ln728_154, %shl_ln728_248

]]></Node>
<StgValue><ssdm name="add_ln703_270"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:488  %add_ln703_271 = add i52 %shl_ln728_271, 19963007991808

]]></Node>
<StgValue><ssdm name="add_ln703_271"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:489  %add_ln703_272 = add i52 %add_ln703_270, %add_ln703_271

]]></Node>
<StgValue><ssdm name="add_ln703_272"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:490  %add_ln703_273 = add i52 %add_ln703_269, %add_ln703_272

]]></Node>
<StgValue><ssdm name="add_ln703_273"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:491  %acc_2_V = add i52 %add_ln703_267, %add_ln703_273

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:505  %add_ln703_285 = add i52 %add_ln703_281, %add_ln703_284

]]></Node>
<StgValue><ssdm name="add_ln703_285"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:506  %acc_3_V = add i52 %add_ln703_279, %add_ln703_285

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:514  %add_ln703_294 = add i52 %shl_ln728_262, %zext_ln728_149

]]></Node>
<StgValue><ssdm name="add_ln703_294"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:515  %add_ln703_295 = add i52 %shl_ln728_273, -9964324126720

]]></Node>
<StgValue><ssdm name="add_ln703_295"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:516  %add_ln703_296 = add i52 %add_ln703_294, %add_ln703_295

]]></Node>
<StgValue><ssdm name="add_ln703_296"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:517  %add_ln703_297 = add i52 %add_ln703_293, %add_ln703_296

]]></Node>
<StgValue><ssdm name="add_ln703_297"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:518  %acc_4_V = add i52 %add_ln703_291, %add_ln703_297

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:530  %add_ln703_308 = add i52 %add_ln703_305, %add_ln703_307

]]></Node>
<StgValue><ssdm name="add_ln703_308"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:531  %acc_5_V = add i52 %add_ln703_303, %add_ln703_308

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:541  %add_ln703_317 = add i52 %zext_ln728_155, %zext_ln728_150

]]></Node>
<StgValue><ssdm name="add_ln703_317"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:542  %add_ln703_318 = add i52 %shl_ln728_275, -18313740550144

]]></Node>
<StgValue><ssdm name="add_ln703_318"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:543  %add_ln703_319 = add i52 %add_ln703_317, %add_ln703_318

]]></Node>
<StgValue><ssdm name="add_ln703_319"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:544  %add_ln703_320 = add i52 %add_ln703_316, %add_ln703_319

]]></Node>
<StgValue><ssdm name="add_ln703_320"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:545  %acc_6_V = add i52 %add_ln703_314, %add_ln703_320

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:553  %add_ln703_329 = add i52 %zext_ln728_156, %shl_ln728_253

]]></Node>
<StgValue><ssdm name="add_ln703_329"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:554  %add_ln703_330 = add i51 %zext_ln1118_144, -19275813224448

]]></Node>
<StgValue><ssdm name="add_ln703_330"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:555  %sext_ln703_13 = sext i51 %add_ln703_330 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:556  %add_ln703_331 = add i52 %add_ln703_329, %sext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln703_331"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:557  %add_ln703_332 = add i52 %add_ln703_328, %add_ln703_331

]]></Node>
<StgValue><ssdm name="add_ln703_332"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:558  %acc_7_V = add i52 %add_ln703_326, %add_ln703_332

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:572  %add_ln703_344 = add i52 %add_ln703_340, %add_ln703_343

]]></Node>
<StgValue><ssdm name="add_ln703_344"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:573  %acc_8_V = add i52 %add_ln703_338, %add_ln703_344

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:581  %add_ln703_353 = add i52 %zext_ln728_158, %shl_ln728_255

]]></Node>
<StgValue><ssdm name="add_ln703_353"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:582  %add_ln703_354 = add i52 %shl_ln728_278, -26388279066624

]]></Node>
<StgValue><ssdm name="add_ln703_354"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:583  %add_ln703_355 = add i52 %add_ln703_353, %add_ln703_354

]]></Node>
<StgValue><ssdm name="add_ln703_355"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:584  %add_ln703_356 = add i52 %add_ln703_352, %add_ln703_355

]]></Node>
<StgValue><ssdm name="add_ln703_356"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:585  %acc_9_V = add i52 %add_ln703_350, %add_ln703_356

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:598  %add_ln703_368 = add i52 %add_ln703_364, %add_ln703_367

]]></Node>
<StgValue><ssdm name="add_ln703_368"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:599  %acc_10_V = add i52 %add_ln703_362, %add_ln703_368

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_44:605  %add_ln703_375 = add i51 %shl_ln728_245, %zext_ln728_139

]]></Node>
<StgValue><ssdm name="add_ln703_375"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:606  %zext_ln703_15 = zext i51 %add_ln703_375 to i52

]]></Node>
<StgValue><ssdm name="zext_ln703_15"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:607  %add_ln703_376 = add i52 %sext_ln728_120, %zext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_376"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="52" op_0_bw="51">
<![CDATA[
hls_label_44:610  %sext_ln703_18 = sext i51 %add_ln703_378 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:611  %add_ln703_379 = add i52 %add_ln703_376, %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln703_379"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_44:612  %acc_11_V = add i52 %add_ln703_374, %add_ln703_379

]]></Node>
<StgValue><ssdm name="acc_11_V"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:613  %res_0_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %p_Val2_s, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:614  %res_1_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_1_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:615  %res_2_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_2_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:616  %res_3_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_3_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:617  %res_4_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_4_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:618  %res_5_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_5_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:619  %res_6_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_6_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:620  %res_7_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_7_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:621  %res_8_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_8_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:622  %res_9_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_9_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:623  %res_10_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_10_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_10_V_write_assign"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="28" op_0_bw="28" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_44:624  %res_11_V_write_assign = call i28 @_ssdm_op_PartSelect.i28.i52.i32.i32(i52 %acc_11_V, i32 24, i32 51)

]]></Node>
<StgValue><ssdm name="res_11_V_write_assign"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:625  %mrv = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } undef, i28 %res_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:626  %mrv_1 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv, i28 %res_1_V_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:627  %mrv_2 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_1, i28 %res_2_V_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:628  %mrv_3 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_2, i28 %res_3_V_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:629  %mrv_4 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_3, i28 %res_4_V_write_assign, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:630  %mrv_5 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_4, i28 %res_5_V_write_assign, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:631  %mrv_6 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_5, i28 %res_6_V_write_assign, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:632  %mrv_7 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_6, i28 %res_7_V_write_assign, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:633  %mrv_8 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_7, i28 %res_8_V_write_assign, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:634  %mrv_9 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_8, i28 %res_9_V_write_assign, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:635  %mrv_10 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_9, i28 %res_10_V_write_assign, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="336" op_0_bw="336" op_1_bw="28">
<![CDATA[
hls_label_44:636  %mrv_11 = insertvalue { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_10, i28 %res_11_V_write_assign, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="336">
<![CDATA[
hls_label_44:637  ret { i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28, i28 } %mrv_11

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
