@W: MT530 :"d:\fpga\a3p1000_ina220\component\actel\directcore\corei2c\7.2.101\rtl\vlog\core\corei2creal.v":1890:3:1890:8|Found inferred clock Top_0|PCLK which controls 289 sequential elements including COREI2C_0.I2C_NUM_GENERATION\[0\]\.ui2c.fsmsync[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\fpga\a3p1000_ina220\component\actel\directcore\corei2c\7.2.101\rtl\vlog\core\corei2creal.v":1470:3:1470:8|Found inferred clock COREI2C_COREI2CREAL_Z3|SCLO_int_inferred_clock which controls 29 sequential elements including COREI2C_0.I2C_NUM_GENERATION\[0\]\.ui2c.PCLK_count1[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
