
---------- Begin Simulation Statistics ----------
final_tick                               2542195070500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231469                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   231468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.15                       # Real time elapsed on the host
host_tick_rate                              671499252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200274                       # Number of instructions simulated
sim_ops                                       4200274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012185                       # Number of seconds simulated
sim_ticks                                 12185225500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.259732                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384123                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               749366                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2634                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            117181                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            933250                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31454                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          200664                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           169210                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1139128                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71714                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29660                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200274                       # Number of instructions committed
system.cpu.committedOps                       4200274                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.798873                       # CPI: cycles per instruction
system.cpu.discardedOps                        313371                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619694                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481420                       # DTB hits
system.cpu.dtb.data_misses                       8271                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417139                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876252                       # DTB read hits
system.cpu.dtb.read_misses                       7434                       # DTB read misses
system.cpu.dtb.write_accesses                  202555                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      605168                       # DTB write hits
system.cpu.dtb.write_misses                       837                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18223                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3673553                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1163761                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687743                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17081298                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172447                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1006046                       # ITB accesses
system.cpu.itb.fetch_acv                          571                       # ITB acv
system.cpu.itb.fetch_hits                      999891                       # ITB hits
system.cpu.itb.fetch_misses                      6155                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4232     69.40%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.16% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6098                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14442                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5147                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4862                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11236700500     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9400500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19691000      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               923813000      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12189605000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899035                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944628                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8214201500     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3975403500     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24356855                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85460      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543890     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840383     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593274     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200274                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7275557                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318235                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22760452                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22760452                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22760452                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22760452                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116720.266667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116720.266667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116720.266667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116720.266667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12997486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12997486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12997486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12997486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66653.774359                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66653.774359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66653.774359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66653.774359                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22410955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22410955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116723.723958                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116723.723958                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12797989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12797989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66656.192708                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66656.192708                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.293834                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539685486000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.293834                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205865                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205865                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130867                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34884                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88869                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34541                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28973                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28973                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89459                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41302                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11408960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11408960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18139257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160149                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002766                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052522                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159706     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160149                       # Request fanout histogram
system.membus.reqLayer0.occupancy              358500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836523537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378050000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474412500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5721344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10218624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5721344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5721344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34884                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34884                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469531237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369076469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838607706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469531237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469531237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183219917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183219917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183219917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469531237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369076469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021827622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000149041750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414278                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114081                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159666                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123531                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159666                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123531                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10443                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2058                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5815                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2041717000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4839648250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13682.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32432.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105537                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82043                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159666                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.478581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.283210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.680163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35157     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24715     29.75%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10163     12.23%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4752      5.72%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2461      2.96%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1466      1.76%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          936      1.13%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          595      0.72%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2834      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.980584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.401332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.661948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1340     17.94%     17.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5648     75.63%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           300      4.02%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            77      1.03%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.50%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.777822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6614     88.56%     88.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.16%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              507      6.79%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      2.53%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.88%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9550272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7772672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10218624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7905984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12185220500                       # Total gap between requests
system.mem_ctrls.avgGap                      43027.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5084928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7772672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417302740.929989337921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366455590.009392917156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637876746.720854640007                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89396                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123531                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2578870500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2260777750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298904609750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28847.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32172.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419672.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319536420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169811070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568643880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314839080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5321807280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197604960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7853539650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.513280                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    461337500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11317248000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273733320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145473735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496808340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319119480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5248595910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259256640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7704284385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.264408                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    620582000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11158003500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1010452                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12178025500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1726279                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1726279                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1726279                       # number of overall hits
system.cpu.icache.overall_hits::total         1726279                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89460                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89460                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89460                       # number of overall misses
system.cpu.icache.overall_misses::total         89460                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5504823500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5504823500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5504823500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5504823500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1815739                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1815739                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1815739                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1815739                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049269                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049269                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049269                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049269                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61533.909010                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61533.909010                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61533.909010                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61533.909010                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88869                       # number of writebacks
system.cpu.icache.writebacks::total             88869                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5415364500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5415364500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5415364500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5415364500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049269                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049269                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049269                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049269                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60533.920188                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60533.920188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60533.920188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60533.920188                       # average overall mshr miss latency
system.cpu.icache.replacements                  88869                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1726279                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1726279                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89460                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89460                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5504823500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5504823500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1815739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1815739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049269                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049269                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61533.909010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61533.909010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5415364500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5415364500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60533.920188                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60533.920188                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838575                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1778421                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88947                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.994165                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838575                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3720937                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3720937                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337755                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337755                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337755                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337755                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106018                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106018                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106018                       # number of overall misses
system.cpu.dcache.overall_misses::total        106018                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794130000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794130000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794130000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794130000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443773                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443773                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073431                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073431                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073431                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64084.683733                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64084.683733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64084.683733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64084.683733                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34708                       # number of writebacks
system.cpu.dcache.writebacks::total             34708                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36615                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36615                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422659500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422659500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422659500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422659500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048071                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048071                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048071                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048071                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63724.327479                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63724.327479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63724.327479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63724.327479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69246                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3326858000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3326858000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057929                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057929                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67111.635601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67111.635601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2705951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2705951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66950.825148                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66950.825148                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3467272000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3467272000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588034                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588034                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61426.354392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61426.354392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1716708000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1716708000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59225.419168                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59225.419168                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62451000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62451000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078999                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078999                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70645.927602                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70645.927602                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078999                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078999                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69645.927602                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69645.927602                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542195070500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.417533                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69246                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.205918                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.417533                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002444                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002444                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552967589500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 664665                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   664658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.14                       # Real time elapsed on the host
host_tick_rate                              760536101                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7401740                       # Number of instructions simulated
sim_ops                                       7401740                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008469                       # Number of seconds simulated
sim_ticks                                  8469470000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.830905                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  200518                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               437517                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1717                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             68141                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            574009                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22133                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          136449                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           114316                       # Number of indirect misses.
system.cpu.branchPred.lookups                  720520                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   56279                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        21778                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2462252                       # Number of instructions committed
system.cpu.committedOps                       2462252                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.833211                       # CPI: cycles per instruction
system.cpu.discardedOps                        195838                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168289                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       841384                       # DTB hits
system.cpu.dtb.data_misses                       3432                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110823                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       498453                       # DTB read hits
system.cpu.dtb.read_misses                       2934                       # DTB read misses
system.cpu.dtb.write_accesses                   57466                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342931                       # DTB write hits
system.cpu.dtb.write_misses                       498                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4839                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2108815                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            638392                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           386318                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12564173                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146344                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  362288                       # ITB accesses
system.cpu.itb.fetch_acv                          278                       # ITB acv
system.cpu.itb.fetch_hits                      359520                       # ITB hits
system.cpu.itb.fetch_misses                      2768                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.80%      4.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.03% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5091     80.05%     85.08% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.45%     87.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.26%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6360                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9940                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2313     41.30%     41.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3240     57.85%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5601                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2310     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2310     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4668                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6049306500     71.42%     71.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                68388000      0.81%     72.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10687000      0.13%     72.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2341180500     27.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8469562000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998703                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712963                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.833423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 415                      
system.cpu.kern.mode_good::user                   415                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 415                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.541069                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.702200                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7092608000     83.74%     83.74% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1376954000     16.26%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16825088                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43211      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523262     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3570      0.14%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485862     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339359     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58822      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2462252                       # Class of committed instruction
system.cpu.quiesceCycles                       113852                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4260915                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          223                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2661961480                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2661961480                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2661961480                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2661961480                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118214.827249                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118214.827249                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118214.827249                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118214.827249                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           194                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.714286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1534779797                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1534779797                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1534779797                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1534779797                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68157.909095                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68157.909095                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68157.909095                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68157.909095                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6551975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6551975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 121332.870370                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121332.870370                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3851975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3851975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 71332.870370                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71332.870370                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2655409505                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2655409505                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118207.331953                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118207.331953                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1530927822                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1530927822                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68150.276976                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68150.276976                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93544                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41901                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73756                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14617                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15423                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15423                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73767                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18632                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9441024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9441024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3419968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3422895                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14301615                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132240                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001664                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040754                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132020     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     220      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132240                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3122000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           736923090                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186469750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          391914750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4720640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2176000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6896640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4720640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4720640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2681664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2681664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41901                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41901                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         557371359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         256922806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             814294165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    557371359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        557371359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316627133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316627133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316627133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        557371359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        256922806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1130921297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000245210500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7037                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7037                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              292217                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108250                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107761                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115569                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107761                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115569                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5289                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   968                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5250                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1533457750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  512360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3454807750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14964.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33714.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       142                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80215                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107761                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115569                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    510                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.547486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.305869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.958228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26402     41.34%     41.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18871     29.55%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8067     12.63%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3560      5.57%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1941      3.04%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1095      1.71%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          694      1.09%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          437      0.68%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2794      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63861                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.561745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.842130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.140978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1457     20.70%     20.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            957     13.60%     34.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4227     60.07%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           222      3.15%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            81      1.15%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            39      0.55%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            17      0.24%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            14      0.20%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.10%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7037                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.265896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.849660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6075     86.33%     86.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              323      4.59%     90.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              402      5.71%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              154      2.19%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               48      0.68%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.13%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.21%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7037                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6558208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  338496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7334464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6896704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7396416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       774.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       865.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    814.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    873.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8469473000                       # Total gap between requests
system.mem_ctrls.avgGap                      37923.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4391680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2166528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7334464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 518530675.473199605942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 255804436.405111551285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 865988544.737746357918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115569                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2302227000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1152580750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212327251000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31211.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33899.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1837233.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            260153040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            138251850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           407986740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316405080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     668728320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3616341060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        209071680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5616937770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.198260                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    507560750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7684589000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            196221480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            104271420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           324191700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          282229740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     668728320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3565934820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        251420160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5392997640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.757393                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    618955250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7572937250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               176500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117384480                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1159000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1645000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10712519000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       951501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           951501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       951501                       # number of overall hits
system.cpu.icache.overall_hits::total          951501                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73766                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73766                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73766                       # number of overall misses
system.cpu.icache.overall_misses::total         73766                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4762602500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4762602500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4762602500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4762602500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1025267                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1025267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1025267                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1025267                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.071948                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.071948                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.071948                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.071948                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64563.653987                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64563.653987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64563.653987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64563.653987                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73756                       # number of writebacks
system.cpu.icache.writebacks::total             73756                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73766                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73766                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73766                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73766                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4688836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4688836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4688836500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4688836500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.071948                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.071948                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.071948                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.071948                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63563.653987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63563.653987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63563.653987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63563.653987                       # average overall mshr miss latency
system.cpu.icache.replacements                  73756                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       951501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          951501                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73766                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73766                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4762602500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4762602500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1025267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1025267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.071948                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.071948                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64563.653987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64563.653987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4688836500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4688836500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.071948                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.071948                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63563.653987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63563.653987                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1083175                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74277                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.582913                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2124300                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2124300                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       762162                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           762162                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       762162                       # number of overall hits
system.cpu.dcache.overall_hits::total          762162                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51687                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51687                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51687                       # number of overall misses
system.cpu.dcache.overall_misses::total         51687                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3381625500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3381625500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3381625500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3381625500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       813849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       813849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       813849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       813849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063509                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063509                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65425.068199                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65425.068199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65425.068199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65425.068199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19437                       # number of writebacks
system.cpu.dcache.writebacks::total             19437                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2191236500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2191236500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2191236500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2191236500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233831500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233831500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041094                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041094                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041094                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041094                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65519.570028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65519.570028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65519.570028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65519.570028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120407.569516                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120407.569516                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34000                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       461733                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          461733                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21792                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21792                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1532356000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1532356000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       483525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       483525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70317.364170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70317.364170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18012                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18012                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1269054000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1269054000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233831500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233831500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70456.029314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70456.029314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203863.557105                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203863.557105                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1849269500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1849269500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61858.822546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61858.822546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    922182500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    922182500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59757.808450                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59757.808450                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     41972500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     41972500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73635.964912                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73635.964912                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          569                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          569                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     41327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     41327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062370                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062370                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72631.810193                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72631.810193                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8806                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8806                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8806                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8806                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10772519000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              845063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35024                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.128112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1697556                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1697556                       # Number of data accesses

---------- End Simulation Statistics   ----------
