#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  4 17:37:21 2020
# Process ID: 8138
# Current directory: /mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/PR_L3PHIC_synth_1
# Command line: vivado -log PR_L3PHIC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PR_L3PHIC.tcl
# Log file: /mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/PR_L3PHIC_synth_1/PR_L3PHIC.vds
# Journal file: /mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/PR_L3PHIC_synth_1/vivado.jou
#-----------------------------------------------------------
source PR_L3PHIC.tcl -notrace
Command: synth_design -top PR_L3PHIC -part xcvu7p-flvb2104-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu7p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu7p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8382 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1783.535 ; gain = 0.004 ; free physical = 7380 ; free virtual = 144912
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PR_L3PHIC' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/synth/PR_L3PHIC.v:58]
INFO: [Synth 8-6157] synthesizing module 'ProjectionRouterTop' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:365]
INFO: [Synth 8-6157] synthesizing module 'read_inmem_1' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/read_inmem_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'read_inmem' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/read_inmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'read_inmem' (1#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/read_inmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'read_inmem_1' (2#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/read_inmem_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ProjectionRouterTbkb' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ProjectionRouterTbkb' (3#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTbkb.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:1878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:2199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:2203]
INFO: [Synth 8-6155] done synthesizing module 'ProjectionRouterTop' (4#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:12]
INFO: [Synth 8-6155] done synthesizing module 'PR_L3PHIC' (5#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/synth/PR_L3PHIC.v:58]
WARNING: [Synth 8-3331] design read_inmem has unconnected port read_imem_V[4]
WARNING: [Synth 8-3331] design read_inmem has unconnected port read_imem_V[3]
WARNING: [Synth 8-3331] design read_inmem has unconnected port read_imem_V[2]
WARNING: [Synth 8-3331] design read_inmem has unconnected port read_imem_V[1]
WARNING: [Synth 8-3331] design read_inmem has unconnected port read_imem_V[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1783.547 ; gain = 0.016 ; free physical = 7390 ; free virtual = 144922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1783.547 ; gain = 0.016 ; free physical = 7357 ; free virtual = 144889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1783.547 ; gain = 0.016 ; free physical = 7357 ; free virtual = 144889
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu7p-flvb2104-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/constraints/ProjectionRouterTop_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/constraints/ProjectionRouterTop_ooc.xdc] for cell 'inst'
Parsing XDC File [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/PR_L3PHIC_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/PR_L3PHIC_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2449.645 ; gain = 1.000 ; free physical = 6416 ; free virtual = 143959
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 2449.645 ; gain = 666.113 ; free physical = 6468 ; free virtual = 144011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu7p-flvb2104-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 2449.645 ; gain = 666.113 ; free physical = 6468 ; free virtual = 144012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/PR_L3PHIC_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 2449.645 ; gain = 666.113 ; free physical = 6468 ; free virtual = 144011
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_1_fu_1196_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_59_fu_1329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_1074_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_1044_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_fu_1211_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_1335_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i9_i_i_i_i_fu_1370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i2_i_fu_1355_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i12_i_i_i_fu_1365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_i_fu_1340_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_i_i_fu_1360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i24_i_i_fu_1345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i21_i_i_i_fu_1350_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_926_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_940_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_1196_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_59_fu_1329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_1074_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_1044_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_fu_1211_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_1335_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i9_i_i_i_i_fu_1370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i2_i_fu_1355_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i12_i_i_i_fu_1365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_i_fu_1340_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_i_i_fu_1360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i24_i_i_fu_1345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i21_i_i_i_fu_1350_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_926_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_940_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2449.645 ; gain = 666.113 ; free physical = 6460 ; free virtual = 144004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     60 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 39    
	   2 Input      7 Bit        Muxes := 4     
	  32 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProjectionRouterTbkb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
Module ProjectionRouterTop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     60 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      7 Bit        Muxes := 4     
	  32 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4560 (col length:120)
BRAMs: 2880 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element read_imem_V_reg_2371_pp0_iter2_reg_reg was removed.  [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/hdl/verilog/ProjectionRouterTop.v:632]
INFO: [Synth 8-5546] ROM "tmp_s_fu_1167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_1105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_1074_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_1044_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i21_i_i_i_fu_1350_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i24_i_i_fu_1345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i12_i_i_i_fu_1365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i9_i_i_i_i_fu_1370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_i_i_fu_1360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i2_i_fu_1355_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_i_fu_1340_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_1335_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_1196_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_59_fu_1329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_926_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_940_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_fu_1211_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/phitmp718_i_reg_2452_reg[0]' (FDE) to 'inst/tproj_data_V_reg_2433_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/phitmp718_i_reg_2452_reg[1]' (FDE) to 'inst/tproj_data_V_reg_2433_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/phitmp718_i_reg_2452_reg[2]' (FDE) to 'inst/tproj_data_V_reg_2433_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/phitmp718_i_reg_2452_reg[3]' (FDE) to 'inst/tproj_data_V_reg_2433_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_2457_reg[0]' (FDE) to 'inst/zbin1_V_reg_2442_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/iphi_V_reg_2438_reg[2]' (FDE) to 'inst/tproj_data_V_reg_2433_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/iphi_V_reg_2438_reg[1]' (FDE) to 'inst/tproj_data_V_reg_2433_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/iphi_V_reg_2438_reg[0]' (FDE) to 'inst/tproj_data_V_reg_2433_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_cast_reg_2203_reg[0]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_cast_reg_2203_reg[1]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_cast_reg_2203_reg[2]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_cast_reg_2203_reg[3]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_cast_reg_2203_reg[4]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_cast_reg_2203_reg[5]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_cast_reg_2203_reg[6]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_cast_reg_2203_reg[7]' (FDE) to 'inst/tmp_2_reg_2194_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_2_cast_reg_2189_reg[0]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_2_cast_reg_2189_reg[1]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_2_cast_reg_2189_reg[2]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_2_cast_reg_2189_reg[3]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_2_cast_reg_2189_reg[4]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_2_cast_reg_2189_reg[5]' (FDR) to 'inst/tmp_2_cast_reg_2189_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_2_cast_reg_2189_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_2_cast_reg_2189_reg[7]' (FDE) to 'inst/tmp_2_reg_2194_reg[0]'
WARNING: [Synth 8-3332] Sequential element (tmp_2_cast_reg_2189_reg[11]) is unused and will be removed from module ProjectionRouterTop.
WARNING: [Synth 8-3332] Sequential element (tmp_2_cast_reg_2189_reg[10]) is unused and will be removed from module ProjectionRouterTop.
WARNING: [Synth 8-3332] Sequential element (tmp_18_cast_reg_2203_reg[9]) is unused and will be removed from module ProjectionRouterTop.
WARNING: [Synth 8-3332] Sequential element (tmp_18_cast_reg_2203_reg[8]) is unused and will be removed from module ProjectionRouterTop.
WARNING: [Synth 8-3332] Sequential element (tmp_2_cast_reg_2189_reg[6]) is unused and will be removed from module ProjectionRouterTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2449.645 ; gain = 666.113 ; free physical = 6415 ; free virtual = 143962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:02:15 . Memory (MB): peak = 2691.984 ; gain = 908.453 ; free physical = 6137 ; free virtual = 143684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:02:17 . Memory (MB): peak = 2740.438 ; gain = 956.906 ; free physical = 6113 ; free virtual = 143660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:02:17 . Memory (MB): peak = 2741.445 ; gain = 957.914 ; free physical = 6112 ; free virtual = 143659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop phitmp708_i_reg_2462_reg[4] is being inverted and renamed to phitmp708_i_reg_2462_reg[4]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:02:18 . Memory (MB): peak = 2741.449 ; gain = 957.918 ; free physical = 6113 ; free virtual = 143660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:02:18 . Memory (MB): peak = 2741.449 ; gain = 957.918 ; free physical = 6113 ; free virtual = 143660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:02:18 . Memory (MB): peak = 2741.449 ; gain = 957.918 ; free physical = 6113 ; free virtual = 143660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:02:18 . Memory (MB): peak = 2741.449 ; gain = 957.918 ; free physical = 6113 ; free virtual = 143660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:02:18 . Memory (MB): peak = 2741.449 ; gain = 957.918 ; free physical = 6113 ; free virtual = 143660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:02:18 . Memory (MB): peak = 2741.449 ; gain = 957.918 ; free physical = 6113 ; free virtual = 143660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    56|
|2     |LUT1   |    21|
|3     |LUT2   |   178|
|4     |LUT3   |    80|
|5     |LUT4   |    46|
|6     |LUT5   |   117|
|7     |LUT6   |   314|
|8     |MUXF7  |    60|
|9     |FDRE   |   562|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |  1435|
|2     |  inst   |ProjectionRouterTop |  1435|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:02:18 . Memory (MB): peak = 2741.449 ; gain = 957.918 ; free physical = 6113 ; free virtual = 143660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:01:34 . Memory (MB): peak = 2741.449 ; gain = 291.820 ; free physical = 6139 ; free virtual = 143686
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:02:18 . Memory (MB): peak = 2741.453 ; gain = 957.918 ; free physical = 6144 ; free virtual = 143691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'PR_L3PHIC' is not ideal for floorplanning, since the cellview 'ProjectionRouterTop' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:02:21 . Memory (MB): peak = 2804.062 ; gain = 1032.656 ; free physical = 6142 ; free virtual = 143689
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/PR_L3PHIC_synth_1/PR_L3PHIC.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/PR_L3PHIC.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/PR_L3PHIC_synth_1/PR_L3PHIC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PR_L3PHIC_utilization_synth.rpt -pb PR_L3PHIC_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2828.082 ; gain = 0.000 ; free physical = 6135 ; free virtual = 143684
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 17:40:18 2020...
