{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 14:43:52 2017 " "Info: Processing started: Mon May 29 14:43:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[19\] " "Warning: Node \"connector:net\|receiver:u0\|data\[19\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[13\] " "Warning: Node \"connector:net\|receiver:u0\|data\[13\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[10\] " "Warning: Node \"connector:net\|receiver:u0\|data\[10\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[20\] " "Warning: Node \"connector:net\|receiver:u0\|data\[20\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[16\] " "Warning: Node \"connector:net\|receiver:u0\|data\[16\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[12\] " "Warning: Node \"connector:net\|receiver:u0\|data\[12\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[21\] " "Warning: Node \"connector:net\|receiver:u0\|data\[21\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[14\] " "Warning: Node \"connector:net\|receiver:u0\|data\[14\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[9\] " "Warning: Node \"connector:net\|receiver:u0\|data\[9\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[11\] " "Warning: Node \"connector:net\|receiver:u0\|data\[11\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[22\] " "Warning: Node \"connector:net\|receiver:u0\|data\[22\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[15\] " "Warning: Node \"connector:net\|receiver:u0\|data\[15\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[18\] " "Warning: Node \"connector:net\|receiver:u0\|data\[18\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "connector:net\|receiver:u0\|data\[17\] " "Warning: Node \"connector:net\|receiver:u0\|data\[17\]\" is a latch" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100M " "Info: Assuming node \"clk100M\" is an undefined clock" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 8 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "connector:net\|receiver:u0\|Etemp " "Info: Detected ripple clock \"connector:net\|receiver:u0\|Etemp\" as buffer" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 28 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "connector:net\|receiver:u0\|Etemp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u00\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u00\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u00\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:visual\|l_CLK_50MHz " "Info: Detected ripple clock \"VGA640480:visual\|l_CLK_50MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:visual\|l_CLK_50MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:visual\|CLK_25MHz " "Info: Detected ripple clock \"VGA640480:visual\|CLK_25MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:visual\|CLK_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100M register VGA640480:visual\|l_vgaX\[4\] memory VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\|ram_block1a7~porta_address_reg0 64.75 MHz 15.445 ns Internal " "Info: Clock \"clk100M\" has Internal fmax of 64.75 MHz between source register \"VGA640480:visual\|l_vgaX\[4\]\" and destination memory \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\|ram_block1a7~porta_address_reg0\" (period= 15.445 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.643 ns + Longest register memory " "Info: + Longest register to memory delay is 11.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:visual\|l_vgaX\[4\] 1 REG LCFF_X69_Y34_N15 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X69_Y34_N15; Fanout = 13; REG Node = 'VGA640480:visual\|l_vgaX\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|l_vgaX[4] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.735 ns) 1.893 ns VGA640480:visual\|MapGraphic:u0\|Add1~1 2 COMB LCCOMB_X68_Y34_N14 2 " "Info: 2: + IC(1.158 ns) + CELL(0.735 ns) = 1.893 ns; Loc. = LCCOMB_X68_Y34_N14; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add1~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { VGA640480:visual|l_vgaX[4] VGA640480:visual|MapGraphic:u0|Add1~1 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.399 ns VGA640480:visual\|MapGraphic:u0\|Add1~2 3 COMB LCCOMB_X68_Y34_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.399 ns; Loc. = LCCOMB_X68_Y34_N16; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add1~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add1~1 VGA640480:visual|MapGraphic:u0|Add1~2 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.621 ns) 3.723 ns VGA640480:visual\|MapGraphic:u0\|Add2~5 4 COMB LCCOMB_X67_Y34_N16 2 " "Info: 4: + IC(0.703 ns) + CELL(0.621 ns) = 3.723 ns; Loc. = LCCOMB_X67_Y34_N16; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { VGA640480:visual|MapGraphic:u0|Add1~2 VGA640480:visual|MapGraphic:u0|Add2~5 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.809 ns VGA640480:visual\|MapGraphic:u0\|Add2~7 5 COMB LCCOMB_X67_Y34_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.809 ns; Loc. = LCCOMB_X67_Y34_N18; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|Add2~5 VGA640480:visual|MapGraphic:u0|Add2~7 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.895 ns VGA640480:visual\|MapGraphic:u0\|Add2~9 6 COMB LCCOMB_X67_Y34_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.895 ns; Loc. = LCCOMB_X67_Y34_N20; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~9 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.401 ns VGA640480:visual\|MapGraphic:u0\|Add2~10 7 COMB LCCOMB_X67_Y34_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 4.401 ns; Loc. = LCCOMB_X67_Y34_N22; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add2~9 VGA640480:visual|MapGraphic:u0|Add2~10 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.596 ns) 6.047 ns VGA640480:visual\|MapGraphic:u0\|Add3~13 8 COMB LCCOMB_X66_Y34_N12 2 " "Info: 8: + IC(1.050 ns) + CELL(0.596 ns) = 6.047 ns; Loc. = LCCOMB_X66_Y34_N12; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { VGA640480:visual|MapGraphic:u0|Add2~10 VGA640480:visual|MapGraphic:u0|Add3~13 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 6.237 ns VGA640480:visual\|MapGraphic:u0\|Add3~15 9 COMB LCCOMB_X66_Y34_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 6.237 ns; Loc. = LCCOMB_X66_Y34_N14; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { VGA640480:visual|MapGraphic:u0|Add3~13 VGA640480:visual|MapGraphic:u0|Add3~15 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.743 ns VGA640480:visual\|MapGraphic:u0\|Add3~16 10 COMB LCCOMB_X66_Y34_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 6.743 ns; Loc. = LCCOMB_X66_Y34_N16; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add3~15 VGA640480:visual|MapGraphic:u0|Add3~16 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.596 ns) 8.386 ns VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19 11 COMB LCCOMB_X63_Y34_N22 1 " "Info: 11: + IC(1.047 ns) + CELL(0.596 ns) = 8.386 ns; Loc. = LCCOMB_X63_Y34_N22; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { VGA640480:visual|MapGraphic:u0|Add3~16 VGA640480:visual|MapGraphic:u0|add0[11]~19 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.892 ns VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20 12 COMB LCCOMB_X63_Y34_N24 97 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 8.892 ns; Loc. = LCCOMB_X63_Y34_N24; Fanout = 97; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.782 ns) 11.643 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\|ram_block1a7~porta_address_reg0 13 MEM M4K_X55_Y33 1 " "Info: 13: + IC(1.969 ns) + CELL(0.782 ns) = 11.643 ns; Loc. = M4K_X55_Y33; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_2h71.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.716 ns ( 49.09 % ) " "Info: Total cell delay = 5.716 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.927 ns ( 50.91 % ) " "Info: Total interconnect delay = 5.927 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.643 ns" { VGA640480:visual|l_vgaX[4] VGA640480:visual|MapGraphic:u0|Add1~1 VGA640480:visual|MapGraphic:u0|Add1~2 VGA640480:visual|MapGraphic:u0|Add2~5 VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~9 VGA640480:visual|MapGraphic:u0|Add2~10 VGA640480:visual|MapGraphic:u0|Add3~13 VGA640480:visual|MapGraphic:u0|Add3~15 VGA640480:visual|MapGraphic:u0|Add3~16 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.643 ns" { VGA640480:visual|l_vgaX[4] {} VGA640480:visual|MapGraphic:u0|Add1~1 {} VGA640480:visual|MapGraphic:u0|Add1~2 {} VGA640480:visual|MapGraphic:u0|Add2~5 {} VGA640480:visual|MapGraphic:u0|Add2~7 {} VGA640480:visual|MapGraphic:u0|Add2~9 {} VGA640480:visual|MapGraphic:u0|Add2~10 {} VGA640480:visual|MapGraphic:u0|Add3~13 {} VGA640480:visual|MapGraphic:u0|Add3~15 {} VGA640480:visual|MapGraphic:u0|Add3~16 {} VGA640480:visual|MapGraphic:u0|add0[11]~19 {} VGA640480:visual|MapGraphic:u0|add0[12]~20 {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 1.158ns 0.000ns 0.703ns 0.000ns 0.000ns 0.000ns 1.050ns 0.000ns 0.000ns 1.047ns 0.000ns 1.969ns } { 0.000ns 0.735ns 0.506ns 0.621ns 0.086ns 0.086ns 0.506ns 0.596ns 0.190ns 0.506ns 0.596ns 0.506ns 0.782ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.452 ns - Smallest " "Info: - Smallest clock skew is -3.452 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 3.398 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk100M\" to destination memory is 3.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk100M~clkctrl 2 COMB CLKCTRL_G2 166 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 166; COMB Node = 'clk100M~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk100M clk100M~clkctrl } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.835 ns) 3.398 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\|ram_block1a7~porta_address_reg0 3 MEM M4K_X55_Y33 1 " "Info: 3: + IC(1.328 ns) + CELL(0.835 ns) = 3.398 ns; Loc. = M4K_X55_Y33; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_2h71.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 56.95 % ) " "Info: Total cell delay = 1.935 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.463 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.463 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.328ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 6.850 ns - Longest register " "Info: - Longest clock path from clock \"clk100M\" to source register is 6.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns VGA640480:visual\|l_CLK_50MHz 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'VGA640480:visual\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk100M VGA640480:visual|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns VGA640480:visual\|CLK_25MHz 3 REG LCFF_X1_Y25_N13 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 2; REG Node = 'VGA640480:visual\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 4.755 ns VGA640480:visual\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G0 24 " "Info: 4: + IC(0.805 ns) + CELL(0.000 ns) = 4.755 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'VGA640480:visual\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.666 ns) 6.850 ns VGA640480:visual\|l_vgaX\[4\] 5 REG LCFF_X69_Y34_N15 13 " "Info: 5: + IC(1.429 ns) + CELL(0.666 ns) = 6.850 ns; Loc. = LCFF_X69_Y34_N15; Fanout = 13; REG Node = 'VGA640480:visual\|l_vgaX\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[4] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 54.10 % ) " "Info: Total cell delay = 3.706 ns ( 54.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.144 ns ( 45.90 % ) " "Info: Total interconnect delay = 3.144 ns ( 45.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.850 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[4] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.429ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.328ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.850 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[4] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.429ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_2h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_2h71.tdf" 175 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.643 ns" { VGA640480:visual|l_vgaX[4] VGA640480:visual|MapGraphic:u0|Add1~1 VGA640480:visual|MapGraphic:u0|Add1~2 VGA640480:visual|MapGraphic:u0|Add2~5 VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~9 VGA640480:visual|MapGraphic:u0|Add2~10 VGA640480:visual|MapGraphic:u0|Add3~13 VGA640480:visual|MapGraphic:u0|Add3~15 VGA640480:visual|MapGraphic:u0|Add3~16 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.643 ns" { VGA640480:visual|l_vgaX[4] {} VGA640480:visual|MapGraphic:u0|Add1~1 {} VGA640480:visual|MapGraphic:u0|Add1~2 {} VGA640480:visual|MapGraphic:u0|Add2~5 {} VGA640480:visual|MapGraphic:u0|Add2~7 {} VGA640480:visual|MapGraphic:u0|Add2~9 {} VGA640480:visual|MapGraphic:u0|Add2~10 {} VGA640480:visual|MapGraphic:u0|Add3~13 {} VGA640480:visual|MapGraphic:u0|Add3~15 {} VGA640480:visual|MapGraphic:u0|Add3~16 {} VGA640480:visual|MapGraphic:u0|add0[11]~19 {} VGA640480:visual|MapGraphic:u0|add0[12]~20 {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 1.158ns 0.000ns 0.703ns 0.000ns 0.000ns 0.000ns 1.050ns 0.000ns 0.000ns 1.047ns 0.000ns 1.969ns } { 0.000ns 0.735ns 0.506ns 0.621ns 0.086ns 0.086ns 0.506ns 0.596ns 0.190ns 0.506ns 0.596ns 0.506ns 0.782ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_2h71:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.328ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.850 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[4] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.429ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk100M 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"clk100M\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "connector:net\|receiver:u0\|datatemp\[14\] connector:net\|receiver:u0\|data\[14\] clk100M 4.551 ns " "Info: Found hold time violation between source  pin or register \"connector:net\|receiver:u0\|datatemp\[14\]\" and destination pin or register \"connector:net\|receiver:u0\|data\[14\]\" for clock \"clk100M\" (Hold time is 4.551 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.661 ns + Largest " "Info: + Largest clock skew is 5.661 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 11.874 ns + Longest register " "Info: + Longest clock path from clock \"clk100M\" to destination register is 11.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.932 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X4_Y25_N23 3 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.932 ns; Loc. = LCFF_X4_Y25_N23; Fanout = 3; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.406 ns) + CELL(0.970 ns) 7.308 ns connector:net\|receiver:u0\|Etemp 3 REG LCFF_X61_Y27_N17 3 " "Info: 3: + IC(3.406 ns) + CELL(0.970 ns) = 7.308 ns; Loc. = LCFF_X61_Y27_N17; Fanout = 3; REG Node = 'connector:net\|receiver:u0\|Etemp'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { ClkDivider:u00|l_clkout connector:net|receiver:u0|Etemp } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.000 ns) 9.698 ns connector:net\|receiver:u0\|Etemp~clkctrl 4 COMB CLKCTRL_G5 14 " "Info: 4: + IC(2.390 ns) + CELL(0.000 ns) = 9.698 ns; Loc. = CLKCTRL_G5; Fanout = 14; COMB Node = 'connector:net\|receiver:u0\|Etemp~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { connector:net|receiver:u0|Etemp connector:net|receiver:u0|Etemp~clkctrl } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.206 ns) 11.874 ns connector:net\|receiver:u0\|data\[14\] 5 REG LCCOMB_X60_Y26_N18 1 " "Info: 5: + IC(1.970 ns) + CELL(0.206 ns) = 11.874 ns; Loc. = LCCOMB_X60_Y26_N18; Fanout = 1; REG Node = 'connector:net\|receiver:u0\|data\[14\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { connector:net|receiver:u0|Etemp~clkctrl connector:net|receiver:u0|data[14] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 27.34 % ) " "Info: Total cell delay = 3.246 ns ( 27.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.628 ns ( 72.66 % ) " "Info: Total interconnect delay = 8.628 ns ( 72.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.874 ns" { clk100M ClkDivider:u00|l_clkout connector:net|receiver:u0|Etemp connector:net|receiver:u0|Etemp~clkctrl connector:net|receiver:u0|data[14] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.874 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} connector:net|receiver:u0|Etemp {} connector:net|receiver:u0|Etemp~clkctrl {} connector:net|receiver:u0|data[14] {} } { 0.000ns 0.000ns 0.862ns 3.406ns 2.390ns 1.970ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 6.213 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100M\" to source register is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.932 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X4_Y25_N23 3 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.932 ns; Loc. = LCFF_X4_Y25_N23; Fanout = 3; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.000 ns) 4.090 ns ClkDivider:u00\|l_clkout~clkctrl 3 COMB CLKCTRL_G3 47 " "Info: 3: + IC(1.158 ns) + CELL(0.000 ns) = 4.090 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'ClkDivider:u00\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.666 ns) 6.213 ns connector:net\|receiver:u0\|datatemp\[14\] 4 REG LCFF_X60_Y26_N17 2 " "Info: 4: + IC(1.457 ns) + CELL(0.666 ns) = 6.213 ns; Loc. = LCFF_X60_Y26_N17; Fanout = 2; REG Node = 'connector:net\|receiver:u0\|datatemp\[14\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { ClkDivider:u00|l_clkout~clkctrl connector:net|receiver:u0|datatemp[14] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.04 % ) " "Info: Total cell delay = 2.736 ns ( 44.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.477 ns ( 55.96 % ) " "Info: Total interconnect delay = 3.477 ns ( 55.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net|receiver:u0|datatemp[14] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net|receiver:u0|datatemp[14] {} } { 0.000ns 0.000ns 0.862ns 1.158ns 1.457ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.874 ns" { clk100M ClkDivider:u00|l_clkout connector:net|receiver:u0|Etemp connector:net|receiver:u0|Etemp~clkctrl connector:net|receiver:u0|data[14] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.874 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} connector:net|receiver:u0|Etemp {} connector:net|receiver:u0|Etemp~clkctrl {} connector:net|receiver:u0|data[14] {} } { 0.000ns 0.000ns 0.862ns 3.406ns 2.390ns 1.970ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net|receiver:u0|datatemp[14] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net|receiver:u0|datatemp[14] {} } { 0.000ns 0.000ns 0.862ns 1.158ns 1.457ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.806 ns - Shortest register register " "Info: - Shortest register to register delay is 0.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns connector:net\|receiver:u0\|datatemp\[14\] 1 REG LCFF_X60_Y26_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y26_N17; Fanout = 2; REG Node = 'connector:net\|receiver:u0\|datatemp\[14\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { connector:net|receiver:u0|datatemp[14] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.366 ns) 0.806 ns connector:net\|receiver:u0\|data\[14\] 2 REG LCCOMB_X60_Y26_N18 1 " "Info: 2: + IC(0.440 ns) + CELL(0.366 ns) = 0.806 ns; Loc. = LCCOMB_X60_Y26_N18; Fanout = 1; REG Node = 'connector:net\|receiver:u0\|data\[14\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { connector:net|receiver:u0|datatemp[14] connector:net|receiver:u0|data[14] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 45.41 % ) " "Info: Total cell delay = 0.366 ns ( 45.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.440 ns ( 54.59 % ) " "Info: Total interconnect delay = 0.440 ns ( 54.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { connector:net|receiver:u0|datatemp[14] connector:net|receiver:u0|data[14] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.806 ns" { connector:net|receiver:u0|datatemp[14] {} connector:net|receiver:u0|data[14] {} } { 0.000ns 0.440ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 21 -1 0 } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.874 ns" { clk100M ClkDivider:u00|l_clkout connector:net|receiver:u0|Etemp connector:net|receiver:u0|Etemp~clkctrl connector:net|receiver:u0|data[14] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.874 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} connector:net|receiver:u0|Etemp {} connector:net|receiver:u0|Etemp~clkctrl {} connector:net|receiver:u0|data[14] {} } { 0.000ns 0.000ns 0.862ns 3.406ns 2.390ns 1.970ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net|receiver:u0|datatemp[14] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net|receiver:u0|datatemp[14] {} } { 0.000ns 0.000ns 0.862ns 1.158ns 1.457ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { connector:net|receiver:u0|datatemp[14] connector:net|receiver:u0|data[14] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.806 ns" { connector:net|receiver:u0|datatemp[14] {} connector:net|receiver:u0|data[14] {} } { 0.000ns 0.440ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "connector:net\|receiver:u0\|cnt\[3\] receive_1 clk100M 5.237 ns register " "Info: tsu for register \"connector:net\|receiver:u0\|cnt\[3\]\" (data pin = \"receive_1\", clock pin = \"clk100M\") is 5.237 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.492 ns + Longest pin register " "Info: + Longest pin to register delay is 11.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns receive_1 1 PIN PIN_C19 20 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_C19; Fanout = 20; PIN Node = 'receive_1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receive_1 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.034 ns) + CELL(0.647 ns) 9.605 ns connector:net\|receiver:u0\|cnt\[5\]~193 2 COMB LCCOMB_X62_Y27_N22 31 " "Info: 2: + IC(8.034 ns) + CELL(0.647 ns) = 9.605 ns; Loc. = LCCOMB_X62_Y27_N22; Fanout = 31; COMB Node = 'connector:net\|receiver:u0\|cnt\[5\]~193'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { receive_1 connector:net|receiver:u0|cnt[5]~193 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.822 ns) 11.492 ns connector:net\|receiver:u0\|cnt\[3\] 3 REG LCFF_X62_Y26_N1 11 " "Info: 3: + IC(1.065 ns) + CELL(0.822 ns) = 11.492 ns; Loc. = LCFF_X62_Y26_N1; Fanout = 11; REG Node = 'connector:net\|receiver:u0\|cnt\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { connector:net|receiver:u0|cnt[5]~193 connector:net|receiver:u0|cnt[3] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.393 ns ( 20.82 % ) " "Info: Total cell delay = 2.393 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.099 ns ( 79.18 % ) " "Info: Total interconnect delay = 9.099 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.492 ns" { receive_1 connector:net|receiver:u0|cnt[5]~193 connector:net|receiver:u0|cnt[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.492 ns" { receive_1 {} receive_1~combout {} connector:net|receiver:u0|cnt[5]~193 {} connector:net|receiver:u0|cnt[3] {} } { 0.000ns 0.000ns 8.034ns 1.065ns } { 0.000ns 0.924ns 0.647ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 6.215 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100M\" to destination register is 6.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.932 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X4_Y25_N23 3 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.932 ns; Loc. = LCFF_X4_Y25_N23; Fanout = 3; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.000 ns) 4.090 ns ClkDivider:u00\|l_clkout~clkctrl 3 COMB CLKCTRL_G3 47 " "Info: 3: + IC(1.158 ns) + CELL(0.000 ns) = 4.090 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'ClkDivider:u00\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.666 ns) 6.215 ns connector:net\|receiver:u0\|cnt\[3\] 4 REG LCFF_X62_Y26_N1 11 " "Info: 4: + IC(1.459 ns) + CELL(0.666 ns) = 6.215 ns; Loc. = LCFF_X62_Y26_N1; Fanout = 11; REG Node = 'connector:net\|receiver:u0\|cnt\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { ClkDivider:u00|l_clkout~clkctrl connector:net|receiver:u0|cnt[3] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.02 % ) " "Info: Total cell delay = 2.736 ns ( 44.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.479 ns ( 55.98 % ) " "Info: Total interconnect delay = 3.479 ns ( 55.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.215 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net|receiver:u0|cnt[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.215 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net|receiver:u0|cnt[3] {} } { 0.000ns 0.000ns 0.862ns 1.158ns 1.459ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.492 ns" { receive_1 connector:net|receiver:u0|cnt[5]~193 connector:net|receiver:u0|cnt[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.492 ns" { receive_1 {} receive_1~combout {} connector:net|receiver:u0|cnt[5]~193 {} connector:net|receiver:u0|cnt[3] {} } { 0.000ns 0.000ns 8.034ns 1.065ns } { 0.000ns 0.924ns 0.647ns 0.822ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.215 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net|receiver:u0|cnt[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.215 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net|receiver:u0|cnt[3] {} } { 0.000ns 0.000ns 0.862ns 1.158ns 1.459ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100M vga_b\[1\] connector:net\|receiver:u0\|data\[10\] 32.654 ns register " "Info: tco from clock \"clk100M\" to destination pin \"vga_b\[1\]\" through register \"connector:net\|receiver:u0\|data\[10\]\" is 32.654 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 11.872 ns + Longest register " "Info: + Longest clock path from clock \"clk100M\" to source register is 11.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.932 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X4_Y25_N23 3 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.932 ns; Loc. = LCFF_X4_Y25_N23; Fanout = 3; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.406 ns) + CELL(0.970 ns) 7.308 ns connector:net\|receiver:u0\|Etemp 3 REG LCFF_X61_Y27_N17 3 " "Info: 3: + IC(3.406 ns) + CELL(0.970 ns) = 7.308 ns; Loc. = LCFF_X61_Y27_N17; Fanout = 3; REG Node = 'connector:net\|receiver:u0\|Etemp'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { ClkDivider:u00|l_clkout connector:net|receiver:u0|Etemp } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.000 ns) 9.698 ns connector:net\|receiver:u0\|Etemp~clkctrl 4 COMB CLKCTRL_G5 14 " "Info: 4: + IC(2.390 ns) + CELL(0.000 ns) = 9.698 ns; Loc. = CLKCTRL_G5; Fanout = 14; COMB Node = 'connector:net\|receiver:u0\|Etemp~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { connector:net|receiver:u0|Etemp connector:net|receiver:u0|Etemp~clkctrl } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.206 ns) 11.872 ns connector:net\|receiver:u0\|data\[10\] 5 REG LCCOMB_X60_Y26_N30 1 " "Info: 5: + IC(1.968 ns) + CELL(0.206 ns) = 11.872 ns; Loc. = LCCOMB_X60_Y26_N30; Fanout = 1; REG Node = 'connector:net\|receiver:u0\|data\[10\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { connector:net|receiver:u0|Etemp~clkctrl connector:net|receiver:u0|data[10] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 27.34 % ) " "Info: Total cell delay = 3.246 ns ( 27.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.626 ns ( 72.66 % ) " "Info: Total interconnect delay = 8.626 ns ( 72.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.872 ns" { clk100M ClkDivider:u00|l_clkout connector:net|receiver:u0|Etemp connector:net|receiver:u0|Etemp~clkctrl connector:net|receiver:u0|data[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.872 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} connector:net|receiver:u0|Etemp {} connector:net|receiver:u0|Etemp~clkctrl {} connector:net|receiver:u0|data[10] {} } { 0.000ns 0.000ns 0.862ns 3.406ns 2.390ns 1.968ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.782 ns + Longest register pin " "Info: + Longest register to pin delay is 20.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns connector:net\|receiver:u0\|data\[10\] 1 REG LCCOMB_X60_Y26_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X60_Y26_N30; Fanout = 1; REG Node = 'connector:net\|receiver:u0\|data\[10\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { connector:net|receiver:u0|data[10] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.614 ns) 2.986 ns VGA640480:visual\|MapGraphic:u0\|process_0~2 2 COMB LCCOMB_X66_Y34_N30 1 " "Info: 2: + IC(2.372 ns) + CELL(0.614 ns) = 2.986 ns; Loc. = LCCOMB_X66_Y34_N30; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|process_0~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { connector:net|receiver:u0|data[10] VGA640480:visual|MapGraphic:u0|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.614 ns) 4.303 ns VGA640480:visual\|MapGraphic:u0\|process_0~5 3 COMB LCCOMB_X67_Y34_N10 1 " "Info: 3: + IC(0.703 ns) + CELL(0.614 ns) = 4.303 ns; Loc. = LCCOMB_X67_Y34_N10; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|process_0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { VGA640480:visual|MapGraphic:u0|process_0~2 VGA640480:visual|MapGraphic:u0|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 4.868 ns VGA640480:visual\|MapGraphic:u0\|process_0~0 4 COMB LCCOMB_X67_Y34_N2 9 " "Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 4.868 ns; Loc. = LCCOMB_X67_Y34_N2; Fanout = 9; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|process_0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VGA640480:visual|MapGraphic:u0|process_0~5 VGA640480:visual|MapGraphic:u0|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.518 ns) + CELL(0.589 ns) 7.975 ns VGA640480:visual\|b\[1\]~4 5 COMB LCCOMB_X83_Y32_N6 1 " "Info: 5: + IC(2.518 ns) + CELL(0.589 ns) = 7.975 ns; Loc. = LCCOMB_X83_Y32_N6; Fanout = 1; COMB Node = 'VGA640480:visual\|b\[1\]~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { VGA640480:visual|MapGraphic:u0|process_0~0 VGA640480:visual|b[1]~4 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.761 ns) + CELL(3.046 ns) 20.782 ns vga_b\[1\] 6 PIN PIN_U2 0 " "Info: 6: + IC(9.761 ns) + CELL(3.046 ns) = 20.782 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'vga_b\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.807 ns" { VGA640480:visual|b[1]~4 vga_b[1] } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.069 ns ( 24.39 % ) " "Info: Total cell delay = 5.069 ns ( 24.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.713 ns ( 75.61 % ) " "Info: Total interconnect delay = 15.713 ns ( 75.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.782 ns" { connector:net|receiver:u0|data[10] VGA640480:visual|MapGraphic:u0|process_0~2 VGA640480:visual|MapGraphic:u0|process_0~5 VGA640480:visual|MapGraphic:u0|process_0~0 VGA640480:visual|b[1]~4 vga_b[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "20.782 ns" { connector:net|receiver:u0|data[10] {} VGA640480:visual|MapGraphic:u0|process_0~2 {} VGA640480:visual|MapGraphic:u0|process_0~5 {} VGA640480:visual|MapGraphic:u0|process_0~0 {} VGA640480:visual|b[1]~4 {} vga_b[1] {} } { 0.000ns 2.372ns 0.703ns 0.359ns 2.518ns 9.761ns } { 0.000ns 0.614ns 0.614ns 0.206ns 0.589ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.872 ns" { clk100M ClkDivider:u00|l_clkout connector:net|receiver:u0|Etemp connector:net|receiver:u0|Etemp~clkctrl connector:net|receiver:u0|data[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.872 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} connector:net|receiver:u0|Etemp {} connector:net|receiver:u0|Etemp~clkctrl {} connector:net|receiver:u0|data[10] {} } { 0.000ns 0.000ns 0.862ns 3.406ns 2.390ns 1.968ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.782 ns" { connector:net|receiver:u0|data[10] VGA640480:visual|MapGraphic:u0|process_0~2 VGA640480:visual|MapGraphic:u0|process_0~5 VGA640480:visual|MapGraphic:u0|process_0~0 VGA640480:visual|b[1]~4 vga_b[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "20.782 ns" { connector:net|receiver:u0|data[10] {} VGA640480:visual|MapGraphic:u0|process_0~2 {} VGA640480:visual|MapGraphic:u0|process_0~5 {} VGA640480:visual|MapGraphic:u0|process_0~0 {} VGA640480:visual|b[1]~4 {} vga_b[1] {} } { 0.000ns 2.372ns 0.703ns 0.359ns 2.518ns 9.761ns } { 0.000ns 0.614ns 0.614ns 0.206ns 0.589ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "receive_1 Receiveview 12.897 ns Longest " "Info: Longest tpd from source pin \"receive_1\" to destination pin \"Receiveview\" is 12.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns receive_1 1 PIN PIN_C19 20 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_C19; Fanout = 20; PIN Node = 'receive_1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receive_1 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.747 ns) + CELL(3.226 ns) 12.897 ns Receiveview 2 PIN PIN_AD22 0 " "Info: 2: + IC(8.747 ns) + CELL(3.226 ns) = 12.897 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'Receiveview'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.973 ns" { receive_1 Receiveview } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.150 ns ( 32.18 % ) " "Info: Total cell delay = 4.150 ns ( 32.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.747 ns ( 67.82 % ) " "Info: Total interconnect delay = 8.747 ns ( 67.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.897 ns" { receive_1 Receiveview } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.897 ns" { receive_1 {} receive_1~combout {} Receiveview {} } { 0.000ns 0.000ns 8.747ns } { 0.000ns 0.924ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "connector:net\|receiver:u0\|datatemp\[16\] receive_1 clk100M -2.842 ns register " "Info: th for register \"connector:net\|receiver:u0\|datatemp\[16\]\" (data pin = \"receive_1\", clock pin = \"clk100M\") is -2.842 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 6.213 ns + Longest register " "Info: + Longest clock path from clock \"clk100M\" to destination register is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.932 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X4_Y25_N23 3 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.932 ns; Loc. = LCFF_X4_Y25_N23; Fanout = 3; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.000 ns) 4.090 ns ClkDivider:u00\|l_clkout~clkctrl 3 COMB CLKCTRL_G3 47 " "Info: 3: + IC(1.158 ns) + CELL(0.000 ns) = 4.090 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'ClkDivider:u00\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.666 ns) 6.213 ns connector:net\|receiver:u0\|datatemp\[16\] 4 REG LCFF_X60_Y26_N7 2 " "Info: 4: + IC(1.457 ns) + CELL(0.666 ns) = 6.213 ns; Loc. = LCFF_X60_Y26_N7; Fanout = 2; REG Node = 'connector:net\|receiver:u0\|datatemp\[16\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { ClkDivider:u00|l_clkout~clkctrl connector:net|receiver:u0|datatemp[16] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.04 % ) " "Info: Total cell delay = 2.736 ns ( 44.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.477 ns ( 55.96 % ) " "Info: Total interconnect delay = 3.477 ns ( 55.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net|receiver:u0|datatemp[16] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net|receiver:u0|datatemp[16] {} } { 0.000ns 0.000ns 0.862ns 1.158ns 1.457ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.361 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns receive_1 1 PIN PIN_C19 20 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_C19; Fanout = 20; PIN Node = 'receive_1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receive_1 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.678 ns) + CELL(0.651 ns) 9.253 ns connector:net\|receiver:u0\|datatemp\[16\]~74 2 COMB LCCOMB_X60_Y26_N6 1 " "Info: 2: + IC(7.678 ns) + CELL(0.651 ns) = 9.253 ns; Loc. = LCCOMB_X60_Y26_N6; Fanout = 1; COMB Node = 'connector:net\|receiver:u0\|datatemp\[16\]~74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { receive_1 connector:net|receiver:u0|datatemp[16]~74 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.361 ns connector:net\|receiver:u0\|datatemp\[16\] 3 REG LCFF_X60_Y26_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 9.361 ns; Loc. = LCFF_X60_Y26_N7; Fanout = 2; REG Node = 'connector:net\|receiver:u0\|datatemp\[16\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { connector:net|receiver:u0|datatemp[16]~74 connector:net|receiver:u0|datatemp[16] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 17.98 % ) " "Info: Total cell delay = 1.683 ns ( 17.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.678 ns ( 82.02 % ) " "Info: Total interconnect delay = 7.678 ns ( 82.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.361 ns" { receive_1 connector:net|receiver:u0|datatemp[16]~74 connector:net|receiver:u0|datatemp[16] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.361 ns" { receive_1 {} receive_1~combout {} connector:net|receiver:u0|datatemp[16]~74 {} connector:net|receiver:u0|datatemp[16] {} } { 0.000ns 0.000ns 7.678ns 0.000ns } { 0.000ns 0.924ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net|receiver:u0|datatemp[16] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net|receiver:u0|datatemp[16] {} } { 0.000ns 0.000ns 0.862ns 1.158ns 1.457ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.361 ns" { receive_1 connector:net|receiver:u0|datatemp[16]~74 connector:net|receiver:u0|datatemp[16] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.361 ns" { receive_1 {} receive_1~combout {} connector:net|receiver:u0|datatemp[16]~74 {} connector:net|receiver:u0|datatemp[16] {} } { 0.000ns 0.000ns 7.678ns 0.000ns } { 0.000ns 0.924ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 14:43:52 2017 " "Info: Processing ended: Mon May 29 14:43:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
