$date
	Wed Jul 28 16:24:55 2021
$end

$version
	Synopsys VCS version O-2018.09-SP2-4_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 b3f6f7826fa3d33c $end


$scope module tb_alu $end
$var reg 1 ! clk $end
$var reg 1 " en_i $end
$var reg 1 # en_o $end
$var reg 2 $ select_op [1:0] $end
$var reg 4 % a [3:0] $end
$var reg 4 & b [3:0] $end
$var reg 4 ' out [3:0] $end

$scope module DUT $end
$var reg 1 ! clk $end
$var reg 1 " en_i $end
$var reg 1 # en_o $end
$var wire 2 $ select_op [1:0] $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var reg 4 ' out [3:0] $end
$var reg 4 ( in_a [3:0] $end
$var reg 4 ) in_b [3:0] $end
$var reg 4 * temp [3:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
0"
0#
b0000 %
b0000 &
bxxxx (
bxxxx )
bxxxx '
b00 $
bxxxx *
$end
#10
1!
b0000 '
#20
0!
#30
1!
#40
0!
#50
1!
#60
0!
#70
1!
#80
0!
#90
1!
b0001 %
b0011 &
#100
0!
#110
1!
1"
b0001 (
b0011 )
b0100 *
#120
0!
#130
1!
0"
1#
b0011 %
b0010 &
b0100 '
#140
0!
#150
1!
1"
b01 $
b0001 *
b0011 (
b0010 )
b0010 *
#160
0!
#170
1!
b10 $
b0011 &
b0011 *
b0011 )
b0010 '
#180
0!
#190
1!
b0011 '
#200
0!
#210
1!
#220
0!
#230
1!
#240
0!
#250
1!
#260
0!
#270
1!
#280
0!
#290
1!
#300
0!
#310
1!
#320
0!
#330
1!
#340
0!
#350
1!
#360
0!
#370
1!
#380
0!
#390
1!
#400
0!
#410
1!
#420
0!
#430
1!
#440
0!
#450
1!
#460
0!
#470
1!
#480
0!
#490
1!
#500
0!
#510
1!
#520
0!
#530
1!
#540
0!
#550
1!
#560
0!
#570
1!
#580
0!
#590
1!
#600
0!
#610
1!
#620
0!
#630
1!
#640
0!
#650
1!
#660
0!
#670
1!
#680
0!
#690
1!
#700
0!
#710
1!
#720
0!
#730
1!
#740
0!
#750
1!
#760
0!
#770
1!
#780
0!
#790
1!
#800
0!
#810
1!
#820
0!
#830
1!
#840
0!
#850
1!
#860
0!
#870
1!
#880
0!
#890
1!
#900
0!
#910
1!
#920
0!
#930
1!
#940
0!
#950
1!
#960
0!
#970
1!
#980
0!
#990
1!
#1000
0!
#1010
1!
#1020
0!
#1030
1!
#1040
0!
#1050
1!
#1060
0!
#1070
1!
#1080
0!
#1090
1!
#1100
0!
#1110
1!
#1120
0!
#1130
1!
#1140
0!
#1150
1!
#1160
0!
#1170
1!
#1180
0!
#1190
1!
