@MANUAL{mips64_II,
  TITLE =        {MIPS64™ Architecture For Programmers Volume II: The MIPS64™ Instruction Set},
  organization = {MIPS Technologies},
  year =         {2001},
}

@MANUAL{mips64_III,
  TITLE =        {MIPS64™ Architecture For Programmers Volume III: The MIPS64™ Privileged Resource Architecture},
  organization = {MIPS Technologies},
  year =         {2001},
}

@ARTICLE{Ackermann,
  AUTHOR =       {W.Ackermann},
  TITLE =        {Solvable cases of the Decision Problem},
  JOURNAL =      {Studies in Logic and the Foundations of Mathematics},
  YEAR =         {1954},
}

@ARTICLE{GenesysPro,
  AUTHOR =       {Allon Adir and Eli Almog and Laurent Fournier and Eitan Marcus and Michal Rimon and Michael Vinov and Avi Ziv},
  TITLE =        {Industrial Experience with Test Generation Languages for Processor Verification},
  JOURNAL =      {IEEE Design and Test of Computers},
  YEAR =         {2004},
  volume =       {21},
  number =       {2},
  pages =        {84-93},
  month =        {Mar./Apr.},
}

@book{CSP,
 author = {Rossi, Francesca and Beek, Peter van and Walsh, Toby},
 title = {Handbook of Constraint Programming (Foundations of Artificial Intelligence)},
 year = {2006},
 isbn = {0444527265},
 publisher = {Elsevier Science Inc.},
 address = {New York, NY, USA},
}

@book{CLPusingECLiPSe,
 author = {Apt, Krzysztof R. and Wallace, Mark},
 title = {Constraint Logic Programming using Eclipse},
 year = {2007},
 isbn = {0521866286},
 publisher = {Cambridge University Press},
 address = {New York, NY, USA},
}

@MANUAL{SICStus,
  TITLE =        {SICStus Prolog User’s manual, release 4},
  organization = {Intelligent Systems Laboratory, Swedish Institute of Computer Science},
  year =         {2009},
}

@ARTICLE{ILOG,
  AUTHOR =       {Jean-Francois Puget},
  TITLE =        {A C++ implementation of CLP},
  JOURNAL =      {Proceedings of the 2nd Singapore International Conference on Intelligent Systems},
  YEAR =         {1994},
}

@BOOK{FundamentalOfComputerOrganizationAndDesign,
  AUTHOR =       {Sivarama P. Dandamudi},
  TITLE =        {Fundamentals of computer organization and design},
  PUBLISHER =    {Springer},
  YEAR =         {2003},
}

@ARTICLE{kamkin,
  AUTHOR =       {А.С. Камкин},
  TITLE =        {Комбинаторная генерация тестовых программ для микропроцессоров на основе моделей},
  JOURNAL =      {Препринт Института Системного Программирования РАН},
  YEAR =         {2008},
  volume =       {21},
}

@ARTICLE{muGP,
  AUTHOR =       {F. Corno and E. Sanchez and M.S. Reorda and G. Squillero},
  TITLE =        {Automatic Test Program Generation -- a Case Study},
  JOURNAL =      {IEEE Design \& Test, Special issue on Functional Verification and Testbench Generation},
  YEAR =         {2001},
  volume =       {21},
  number =       {2},
  pages =        {102-109},
  month =        {March-April},
}


@ARTICLE{TSE,
  AUTHOR =       {F.Fallah and K.Takayama},
  TITLE =        {A New Functional Test Program Generation Methodology},
  JOURNAL =      {Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors},
  YEAR =         {2001},
  pages =        {76-81},
}

@ARTICLE{mVpGen,
  AUTHOR =       {K.Kohno and N.Matsumoto},
  TITLE =        {A New Verification Methodology for Complex Pipeline Behavior},
  JOURNAL =      {Proceedings of the 38st Design Automation Conference (DAC’01)},
  YEAR =         {2001},
}

@ARTICLE{ISDL,
  AUTHOR =       {G. Hadjiyiannis, S. Hanono, and S. Devadas},
  TITLE =        {ISDL: An Instruction Set Description Language for Retargetability},
  JOURNAL =      {Proceedings of the 34th Design Auiomation Conference},
  YEAR =         {1997},
  pages =        {299-302},
  month =        {June},
}

@ARTICLE{toATPG,
  AUTHOR =       {M.Beardo and F.Bruschi and F.Ferrandi and D.Sciuto},
  TITLE =        {An Approach to Functional Testing of VLIW Architectures},
  JOURNAL =      {Proceedings of the IEEE International High-Level Validation and Test Workshop (HLDVT'00)},
  YEAR =         {2000},
  pages =        {29-33},
}

@book{ATPGbook,
 author = {Alexander Miczo},
 title = {Digital logic testing and simulation},
 year = {2003},
 publisher = {Wiley-Interscience; 2 edition},
}

@BOOK{VHDL,
  AUTHOR =       {Peter J. Ashenden},
  TITLE =        {The Designer's Guide to VHDL},
  PUBLISHER =    {Elsevier},
  YEAR =         {2008},
}

@ARTICLE{MAATG,
  AUTHOR =       {T.Li and D.Zhu and Y.Guo and G.Liu and S.Li},
  TITLE =        {MAATG: A Functional Test Program Generator for Microprocessor Verification},
  JOURNAL =      {Proceedings of the 2005 8th Euromicro conference on Digital System Design (DSD’05)},
  YEAR =         {2005},
}

@INPROCEEDINGS{expression,
    author = {Ashok Halambi and Peter Grun and Vijay Ganesh and Asheesh Khare and Nikil Dutt and Alex Nicolau},
    title = {EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability.},
    booktitle = {In Proceedings of the European Conference on Design, Automation and Test},
    year = {1999},
    pages = {485--490}
}

@ARTICLE{GenesysPro2004,
  AUTHOR =       {M.Behm and J.Ludden and Y.Lichtenstein and M.Rimon and M.Vinov},
  TITLE =        {Industrial Experience with Test Generation Languages for Processor Verification},
  JOURNAL =      {Proceedings of the 41st Design Automation Conference (DAC’04)},
  YEAR =         {2004},
}

@ARTICLE{GenesysPro2004Innovations,
  AUTHOR =       {A.Adir and E.Almog and L.Fournier and E.Marcus and M.Rimon and M.Vinov and A.Ziv},
  TITLE =        {Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification},
  JOURNAL =      {IEEE Design and Test of Computers},
  YEAR =         {2004},
  volume =       {21},
  number =       {2},
  pages =        {84-93},
  month =        {Mar/Apr},
}

@article{GenesysSolver,
  author    = {Eyal Bin and
               Roy Emek and
               Gil Shurek and
               Avi Ziv},
  title     = {Using a constraint satisfaction formulation and solution
               techniques for random test program generation},
  journal   = {IBM Systems Journal},
  volume    = {41},
  number    = {3},
  year      = {2002},
  pages     = {386-402},
  ee        = {http://researchweb.watson.ibm.com/journal/sj/413/bin.html},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{DeepTrans,
  author    = {Allon Adir and
               Roy Emek and
               Yoav Katz and
               Anatoly Koyfman},
  title     = {DeepTrans - A Model-based Approach to Functional Verification
               of Address Translation Mechanisms},
  booktitle = {MTV},
  year      = {2003},
  pages     = {3-6},
  ee        = {http://csdl.computer.org/comp/proceedings/mtv/2003/2045/00/20450003abs.htm},
  crossref  = {DBLP:conf/mtv/2003},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@BOOK{HennesyPatterson,
  AUTHOR =       {John L. Hennessy, David A. Patterson, Andrea C. Arpaci-Dusseau},
  TITLE =        {Computer architecture: a quantitative approach},
  PUBLISHER =    {Morgan Kaufmann},
  YEAR =         {2007},
  edition =      {4},
}

@BOOK{HennessyPatterson3rd,
  AUTHOR =       {John L. Hennessy and David A. Patterson},
  TITLE =        {Computer architecture: a quantitative approach},
  PUBLISHER =    {Morgan Kaufmann},
  YEAR =         {2003},
  edition =      {3},
}

@inproceedings{GenesysTK,
  author    = {Laurent Fournier and
               Yaron Arbetman and
               Moshe Levinger},
  title     = {Functional Verification Methodology for Microprocessors
               Using the Genesys Test-Program Generator-Application to
               the x86 Microprocessors Family},
  booktitle = {DATE},
  year      = {1999},
  pages     = {434-441},
  ee        = {http://csdl.computer.org/comp/proceedings/date/1999/0078/00/00780434abs.htm},
  crossref  = {DBLP:conf/date/1999},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@ARTICLE{shnitman,
  AUTHOR =       {В.З.Шнитман},
  TITLE =        {Современные высокопроизводительные компьютеры},
  JOURNAL =      {Центр информационных технологий},
  YEAR =         {1996},
}

@TECHREPORT{PowerPC750,
  AUTHOR =       {},
  TITLE =        {PowerPC 750 RISC Microprocessor Technical Summary},
  INSTITUTION =  {Motorola},
  YEAR =         {1997},
}

@TECHREPORT{PowerPC970FXUserManual,
  AUTHOR =       {},
  TITLE =        {PowerPC G5 User's Manual},
  INSTITUTION =  {IBM},
  YEAR =         {2008},
}

@ARTICLE{Z3,
  AUTHOR =       {Leonardo de Moura and Nikolaj Bj{\o}rner},
  TITLE =        {Z3: An Efficient SMT Solver},
  JOURNAL =      {Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS)},
  YEAR =         {2008},
}

@ARTICLE{Yices,
  AUTHOR =       {Leonardo de Moura and Bruno Dutertre},
  TITLE =        {Yices 1.0: An Efficient SMT solver},
  JOURNAL =      {The Satisfiability Modulo Theories Competition (SMT--COMP)},
  YEAR =         {2006},
}
