m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2021.3 2021.07, Jul 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/simulation
Pcmd_table
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 6061
w1692347255
Z3 dC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/simulation
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
l0
L4 1
VhOo[O[7dE^4N0ZmkJIMCN1
!s100 [zd@ND?[O8^hGa=bh:]G>2
Z4 OW;C;2021.3;73
33
Z5 !s110 1692810875
!i10b 1
Z6 !s108 1692810875.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!i113 1
Z7 o-2008 -explicit -work presynth -O0
Z8 tCvgOpt 0
Pcmd_table_trigger
R1
R2
!i122 6097
w1690484914
R3
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
l0
L4 1
V;o`e>PSi@K9:zi9BTFJAZ1
!s100 6EN8XCh0Fi03HZg6:0ze00
R4
33
Z9 !s110 1692810880
!i10b 1
Z10 !s108 1692810880.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!i113 1
R7
R8
Ecommunication_builder
Z11 w1690561916
Z12 DPx4 work 9 cmd_table 0 22 hOo[O[7dE^4N0ZmkJIMCN1
Z13 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R1
R2
!i122 6062
R3
Z14 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
Z15 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
l0
L8 1
VHIh1S8:4OI8=KPCVJ:U?@0
!s100 RE_7k@kF:@biS4nT9MSD@0
R4
33
R5
!i10b 1
R6
Z16 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
Z17 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
!i113 1
R7
R8
Artl
R12
R13
R1
R2
DEx4 work 21 communication_builder 0 22 HIh1S8:4OI8=KPCVJ:U?@0
!i122 6062
l140
L42 875
VW:3H8ji4m0z>D^[N=6lZY3
!s100 SbgojG[nKJkDFOiIYUnLf2
R4
33
R5
!i10b 1
R6
R16
R17
!i113 1
R7
R8
Ecommunication_tx_arbiter2
Z18 w1692597958
R13
R1
R2
!i122 6132
R3
Z19 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd
Z20 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd
l0
L6 1
V9I]D;[n8kAMQRgibiB?GH3
!s100 H7gMYmGnf5;coW`=FEO8<1
R4
33
Z21 !s110 1692810886
!i10b 1
Z22 !s108 1692810886.000000
Z23 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd|
Z24 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 25 communication_tx_arbiter2 0 22 9I]D;[n8kAMQRgibiB?GH3
!i122 6132
l37
L31 135
VCome@Y2BXgD1M?^?APRga1
!s100 >K:81@K;O?H^JU0:HgObM2
R4
33
R21
!i10b 1
R22
R23
R24
!i113 1
R7
R8
vCOREFIFO_C0
Z25 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z26 !s110 1675888287
!i10b 1
!s100 k:b2nj`n;E81CbXPjlTU;3
I@]@ZNDX;MKRziMo5o7aGW2
S1
R0
Z27 w1675878073
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
!i122 121
Z28 L0 49 129
Z29 VDg1SIo80bB@j0V0VzS_@n1
Z30 OW;L;2021.3;73
r1
!s85 0
31
Z31 !s108 1675888287.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s101 -O0
!i113 1
Z32 o-sv -work presynth -O0
R8
n@c@o@r@e@f@i@f@o_@c0
vCOREFIFO_C0_COREFIFO_C0_0_COREFIFO
R25
R26
!i10b 1
!s100 >T>Zz]IeA3KaVbNQzPa>V3
I_h@7gaMC?U<J7dJBW^ii:1
S1
R0
R27
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
!i122 120
Z33 L0 29 1457
R29
R30
r1
!s85 0
31
R31
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_async
R25
R26
!i10b 1
!s100 dSlzkJD?n5SAOVg0iOmAe2
Iimi9in_H;G>Q`ok_A=LAL3
S1
R0
R27
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
!i122 114
Z34 L0 28 1306
R29
R30
r1
!s85 0
31
R31
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_async
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_fwft
R25
R26
!i10b 1
!s100 n3BT:DC6a:j2giV==^Tab1
IIf^0TWjgW3XE=]86W;FRC3
S1
R0
R27
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
!i122 116
Z35 L0 28 348
R29
R30
r1
!s85 0
31
R31
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_fwft
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv
R25
R26
!i10b 1
!s100 3h]fiz91chdJSWFl[URTH3
I<ZM14Yke>1Gm:@C6H[@143
S1
R0
R27
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 113
Z36 L0 29 51
R29
R30
r1
!s85 0
31
Z37 !s108 1675888286.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_gray@to@bin@conv
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync
R25
!s110 1675888286
!i10b 1
!s100 8bKVcX4X>F`CMaL1hdUIT0
Ig^gh4Gcz0f?``;[=597Kk1
S1
R0
R27
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 112
Z38 L0 29 69
R29
R30
r1
!s85 0
31
R37
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_@nstages@sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync
R25
R26
!i10b 1
!s100 iJaR4m8VZZ]dCWNR4FVO@3
IMI981D^0mI^7zZWhTaJei3
S1
R0
R27
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
!i122 115
Z39 L0 28 837
R29
R30
r1
!s85 0
31
R31
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr
R25
R26
!i10b 1
!s100 l^Jz]Jimj[:mTPJmT?jeO2
IO`:VPC<=M8XTj]gLFo44H0
S1
R0
R27
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 117
Z40 L0 28 633
R29
R30
r1
!s85 0
31
R31
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync_scntr
vCOREFIFO_C0_COREFIFO_C0_0_LSRAM_top
R25
R26
!i10b 1
!s100 fYJ`VWEoeZ[PihLU0S[J91
IZ<iO=QmMY=lAZoGE>l<4g2
S1
R0
R27
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
!i122 118
Z41 L0 5 83
R29
R30
r1
!s85 0
31
R31
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@l@s@r@a@m_top
vCOREFIFO_C0_COREFIFO_C0_0_ram_wrapper
R25
R26
!i10b 1
!s100 aSV6J_bYK7o4Y`6f>EI^:3
I0;Qz5WfzlN[Kjl7A?83Y`1
S1
R0
R27
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
!i122 119
Z42 L0 4 61
R29
R30
r1
!s85 0
31
R31
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_ram_wrapper
vCOREFIFO_C10
R25
R5
!i10b 1
!s100 MU`1e:K0Imc200[SCj4JO2
IM`jBLV_n_ZWBmFW>`1OS11
S1
R3
Z43 w1692432208
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v
!i122 6060
Z44 L0 49 141
R29
R30
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c10
vCOREFIFO_C10_COREFIFO_C10_0_COREFIFO
R25
R5
!i10b 1
!s100 `blRZM@2`:JMCY=R1UN5E1
IEP?]CFYMoNNlLVZM6?I9[3
S1
R3
R43
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v
!i122 6059
R33
R29
R30
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_async
R25
R5
!i10b 1
!s100 F2EmFMR@e?mDQE@FHFJQg3
IEf99IPB^7aGla6WJ1n=^B1
S1
R3
R43
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v
!i122 6056
R34
R29
R30
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_async
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_fwft
R25
Z45 !s110 1692810874
!i10b 1
!s100 5:HA:TZ9YUIGBleZB=CQ`3
IIZSA4FcIDgBMGdJK[fXa]2
S1
R3
R43
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v
!i122 6051
R35
R29
R30
r1
!s85 0
31
Z46 !s108 1692810874.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_fwft
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv
R25
R5
!i10b 1
!s100 V9Hc1_;2LWSGcYFcB:V780
I^hX61T@3fgcb7@b_P>gci2
S1
R3
R43
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 6055
R36
R29
R30
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_gray@to@bin@conv
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync
R25
R5
!i10b 1
!s100 <;24lDn:Y2kzhL9>CbhW03
IJIm>5Y4a@CLCMGb5<_9=21
S1
R3
R43
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 6054
R38
R29
R30
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_@nstages@sync
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_sync
R25
R5
!i10b 1
!s100 dWS3O6]NTJhc<ZAUCEK8V0
IBR>2>BilhO2O>g7g@hjfA0
S1
R3
R43
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v
!i122 6053
R39
R29
R30
r1
!s85 0
31
R46
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_sync
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_sync_scntr
R25
R45
!i10b 1
!s100 >^T<cC_g:GiQiOeYfjB7`3
IG?mXY9W?l7j56kmKSdCaD0
S1
R3
R43
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 6052
R40
R29
R30
r1
!s85 0
31
R46
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_sync_scntr
vCOREFIFO_C10_COREFIFO_C10_0_LSRAM_top
R25
R5
!i10b 1
!s100 2GO7T5CGigOUnTWa645o[2
IhH89<P9_d=o7:7`gPn]9n3
S1
R3
Z47 w1692432207
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v
!i122 6057
R41
R29
R30
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_@l@s@r@a@m_top
vCOREFIFO_C10_COREFIFO_C10_0_ram_wrapper
R25
R5
!i10b 1
!s100 4gIe:z[n`g3mXABh4zaFm2
Ih:E21z:li7L7B=^1_o<;73
S1
R3
R47
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v
!i122 6058
Z48 L0 4 62
R29
R30
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_ram_wrapper
vCOREFIFO_C11
R25
Z49 !s110 1692810882
!i10b 1
!s100 R@5Fi6^LMIjcUio51=ORH2
I3Un]7?UAoGDzQ<3mKcVgH3
S1
R3
Z50 w1692603264
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v
!i122 6111
R28
R29
R30
r1
!s85 0
31
Z51 !s108 1692810882.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c11
vCOREFIFO_C11_COREFIFO_C11_0_COREFIFO
R25
R49
!i10b 1
!s100 ;alzkL_Hlf8gCJQhEC3W<1
I`S3En:3z_W=_]^I;=SF0z3
S1
R3
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v
!i122 6110
R33
R29
R30
r1
!s85 0
31
R51
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_async
R25
Z52 !s110 1692810881
!i10b 1
!s100 j1EWkn7nn8Q@GiGlT3W4H2
IBZ:]d8zjiPMgUF_ngIPaF3
S1
R3
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v
!i122 6104
R34
R29
R30
r1
!s85 0
31
Z53 !s108 1692810881.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_async
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_fwft
R25
R52
!i10b 1
!s100 fDUO=oAa3Bbi3z4ZAIQ7U0
I1UN7HILlG]6R_7BY^AK?F2
S1
R3
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v
!i122 6106
R35
R29
R30
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_fwft
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_grayToBinConv
R25
R52
!i10b 1
!s100 Zj]]7@^GMnj2WQWk@WJRS3
IOfZPPi<<C?;a06c<JI7nU0
S1
R3
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 6103
R36
R29
R30
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_gray@to@bin@conv
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_NstagesSync
R25
R52
!i10b 1
!s100 C56bR?IIzQ>1KWC6[1W8N2
IlNZNYCb0]33jnogmRncXL1
S1
R3
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 6102
R38
R29
R30
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_@nstages@sync
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_sync
R25
R52
!i10b 1
!s100 R^6bUOG]f<c46NKfKn`NE3
IPJ9cj[1TU>QT_=60nJSD13
S1
R3
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v
!i122 6105
R39
R29
R30
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_sync
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr
R25
R52
!i10b 1
!s100 :UT]K5K?EN8V=k16JiHCK3
I0XVz]Ei4mh?;5CeGgP=zR3
S1
R3
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 6107
R40
R29
R30
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_sync_scntr
vCOREFIFO_C11_COREFIFO_C11_0_LSRAM_top
R25
R52
!i10b 1
!s100 _EPe^2]Je8=`Tn:7J<XGU0
IS`a`Sz>2CnOH=Pf_l:ee40
S1
R3
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v
!i122 6108
R41
R29
R30
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_@l@s@r@a@m_top
vCOREFIFO_C11_COREFIFO_C11_0_ram_wrapper
R25
R49
!i10b 1
!s100 JzP;67zNdONJZUH_I@4zJ2
IfiWYVEcN:3?]]Kd`188Z>3
S1
R3
w1692603263
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v
!i122 6109
R42
R29
R30
r1
!s85 0
31
R51
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_ram_wrapper
vCOREFIFO_C4
R25
Z54 !s110 1692810877
!i10b 1
!s100 6QBb9`;PY37BAcDf<H?8]0
I1:n50LQ=LVeKeQAbD;BH@0
S1
R3
Z55 w1684176151
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
!i122 6078
Z56 L0 49 135
R29
R30
r1
!s85 0
31
Z57 !s108 1692810877.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c4
vCOREFIFO_C4_COREFIFO_C4_0_COREFIFO
R25
R54
!i10b 1
!s100 6Vk:nAT92NneC`Al^@Z6F2
IiHFM4iTCZT6AG[KK[LYLC0
S1
R3
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
!i122 6077
R33
R29
R30
r1
!s85 0
31
R57
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_async
R25
Z58 !s110 1692810876
!i10b 1
!s100 :9A7HZBM@?9>Pd4n_1EDF1
Ij<N[C[^hXE_QHFH7THBW[2
S1
R3
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
!i122 6071
R34
R29
R30
r1
!s85 0
31
Z59 !s108 1692810876.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_async
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_fwft
R25
R54
!i10b 1
!s100 ZOkY5R[8^_TH>NFUSa:O[1
If8N:<k?:h6^GjE^YNj;4z1
S1
R3
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
!i122 6073
R35
R29
R30
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_fwft
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv
R25
R58
!i10b 1
!s100 A<z@;Y<CA0FVC2VnYScgK3
I;S[Hc8GhnP1T?H0jCK`hV3
S1
R3
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 6070
R36
R29
R30
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_gray@to@bin@conv
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync
R25
R58
!i10b 1
!s100 FC?l0D8QZJjeSh`oHGRUD0
I:QS[nMhZH5=lT1IW`1Qf50
S1
R3
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 6069
R38
R29
R30
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_@nstages@sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync
R25
R58
!i10b 1
!s100 9ZKzZ<8DBkB0XXmDlng9R3
Ijj=k5eTk8Ab`:AX`eji_81
S1
R3
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
!i122 6072
R39
R29
R30
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr
R25
R54
!i10b 1
!s100 V32Rz;zIhE1X]c_SZ@3a53
IOd8>hji0UaUciOe@f4^kH3
S1
R3
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 6074
R40
R29
R30
r1
!s85 0
31
R57
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync_scntr
vCOREFIFO_C4_COREFIFO_C4_0_LSRAM_top
R25
R54
!i10b 1
!s100 9gMCM>Pb]od3M83nAfAZa0
Ido2ZE1k@MHFdled249oO63
S1
R3
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
!i122 6075
L0 5 433
R29
R30
r1
!s85 0
31
R57
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@l@s@r@a@m_top
vCOREFIFO_C4_COREFIFO_C4_0_ram_wrapper
R25
R54
!i10b 1
!s100 _`D?RefX;`;A4df;>Oei53
ITKZlfCk3Ne82NSc>F__Kk2
S1
R3
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
!i122 6076
R42
R29
R30
r1
!s85 0
31
R57
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_ram_wrapper
vCOREFIFO_C5
R25
R9
!i10b 1
!s100 7RPjWY3=kcK=5QW79D86^1
IQabkD<1fUm<^EQH<=4hlU0
S1
R3
Z60 w1684176205
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
!i122 6096
R56
R29
R30
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c5
vCOREFIFO_C5_COREFIFO_C5_0_COREFIFO
R25
R9
!i10b 1
!s100 QUh`UXHk8A^MC@?B4e?KA1
Idi_X0C?Ibl2lPHVLc]8[83
S1
R3
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
!i122 6095
R33
R29
R30
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_async
R25
Z61 !s110 1692810879
!i10b 1
!s100 m?O>eVSa8c7HQ@dQ`c@AE3
I6]>9h>VRR]HCheG<P3cOn2
S1
R3
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
!i122 6089
R34
R29
R30
r1
!s85 0
31
Z62 !s108 1692810879.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_async
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_fwft
R25
R9
!i10b 1
!s100 ;Io15WNWYI:g9OQim=O@l2
I=L=Cz=iGeELOG96d@iVeV1
S1
R3
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
!i122 6091
R35
R29
R30
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_fwft
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv
R25
R61
!i10b 1
!s100 93KPzYaf@iBM_bdLTb9BN2
I743A;kfV>W8:oOFmY:_1:1
S1
R3
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 6088
R36
R29
R30
r1
!s85 0
31
R62
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_gray@to@bin@conv
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync
R25
R61
!i10b 1
!s100 B[cR0eR]hZg1EK<jzKO0A1
I=nTiJ>>jZgW`9lz==>YLJ0
S1
R3
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 6087
R38
R29
R30
r1
!s85 0
31
R62
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_@nstages@sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync
R25
R9
!i10b 1
!s100 15b?KbIHnT5aFjP1X3DPd0
I1I5V19RcRWQn;JA3@F?`K2
S1
R3
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
!i122 6090
R39
R29
R30
r1
!s85 0
31
R62
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr
R25
R9
!i10b 1
!s100 Jg_]T4eBIkOSb>0[5_d2G0
I>PGMBhoedMb9Ka::Q4kc00
S1
R3
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 6092
R40
R29
R30
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync_scntr
vCOREFIFO_C5_COREFIFO_C5_0_LSRAM_top
R25
R9
!i10b 1
!s100 zf6Ea0F:cWf55<PNA]K<@3
Ig0F=d5K<QhP8VlCX>L`<=0
S1
R3
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
!i122 6093
L0 5 485
R29
R30
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@l@s@r@a@m_top
vCOREFIFO_C5_COREFIFO_C5_0_ram_wrapper
R25
R9
!i10b 1
!s100 DjX_l:Ck<=z35OB[42Bi63
IR<jcSWi8?JKiX@68hI<R22
S1
R3
w1684176204
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
!i122 6094
R42
R29
R30
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_ram_wrapper
vCOREFIFO_C7
R25
Z63 !s110 1692810885
!i10b 1
!s100 Ckd8kbVZ;1S^:7<9Mzn>:3
II]__iJI@iNf1UPom@>QNa1
S1
R3
Z64 w1692180494
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v
!i122 6121
R44
R29
R30
r1
!s85 0
31
Z65 !s108 1692810885.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c7
vCOREFIFO_C7_COREFIFO_C7_0_COREFIFO
R25
R63
!i10b 1
!s100 Y7zkzPEQVPH;Zc]LP6<nk2
I0DFS6HiGFZB49K>zLii3Z1
S1
R3
R64
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v
!i122 6120
R33
R29
R30
r1
!s85 0
31
R65
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_async
R25
Z66 !s110 1692810884
!i10b 1
!s100 Ik3OAXf>>596JL5UbOYAc2
IOGRUH>noWa^Xj77CeIMCe1
S1
R3
R64
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v
!i122 6116
R34
R29
R30
r1
!s85 0
31
Z67 !s108 1692810884.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_async
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_fwft
R25
R66
!i10b 1
!s100 3CPZTlOlk1b4gCNK^UkcG2
I1?1Y;0f9i75a27PZHL2B73
S1
R3
R64
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v
!i122 6117
R35
R29
R30
r1
!s85 0
31
R67
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_fwft
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv
R25
R66
!i10b 1
!s100 31mRe<QoMaY9XkPPbGRh>0
IX2XgHA_8^5E3X8YfNQ7Z]1
S1
R3
R64
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 6115
R36
R29
R30
r1
!s85 0
31
R67
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_gray@to@bin@conv
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync
R25
R66
!i10b 1
!s100 EVfk=8CBB5ANbnBMmkXQT2
IQf9d3RUL72oHO]QRYlVEC0
S1
R3
R64
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 6114
R38
R29
R30
r1
!s85 0
31
R67
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_@nstages@sync
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_sync
R25
R66
!i10b 1
!s100 ^:Vm:;=55AM>Zf^KNJD`03
IVT`Z72VJVCND[jjF;k[9c3
S1
R3
R64
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v
!i122 6113
R39
R29
R30
r1
!s85 0
31
R67
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_sync
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_sync_scntr
R25
R66
!i10b 1
!s100 45Z:ZBjMT2C_nZ=EbO:<Z3
I?dmKXN1^1VjHEL9[LnkG`0
S1
R3
R64
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 6112
R40
R29
R30
r1
!s85 0
31
R67
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_sync_scntr
vCOREFIFO_C7_COREFIFO_C7_0_LSRAM_top
R25
R66
!i10b 1
!s100 V;Gz@zZM[eTTaB26UezKS1
I9GXD]V<[aOch^GRN]PJN31
S1
R3
R64
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v
!i122 6118
Z68 L0 5 85
R29
R30
r1
!s85 0
31
R67
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_@l@s@r@a@m_top
vCOREFIFO_C7_COREFIFO_C7_0_ram_wrapper
R25
R63
!i10b 1
!s100 dhLZNM^GPRP?LT[2d2gd_1
Imo6SNPKNBb8?1Bf3fCb4C0
S1
R3
w1692180493
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v
!i122 6119
R48
R29
R30
r1
!s85 0
31
R65
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_ram_wrapper
vCOREFIFO_C8
R25
R21
!i10b 1
!s100 6VdDDb3f4c1U8f@KdkZg_1
IWAQQbkNb859X5UDQZE;nY3
S1
R3
Z69 w1692611216
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v
!i122 6131
L0 49 147
R29
R30
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c8
vCOREFIFO_C8_COREFIFO_C8_0_COREFIFO
R25
R21
!i10b 1
!s100 z=Gc9h?3ZbjKcR<2I?G]P1
IIKVa?1M^?];H8UfUL@YSH1
S1
R3
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v
!i122 6130
R33
R29
R30
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_async
R25
R63
!i10b 1
!s100 JCEc`c?AOX4gW4m`QeG2V0
IM>nPRZBb1?4eFLf93ghR;1
S1
R3
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v
!i122 6127
R34
R29
R30
r1
!s85 0
31
R65
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_async
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_fwft
R25
R63
!i10b 1
!s100 zEez3XTnYEFPMo<cn[4=n3
IoMmJhh_T71k6<l36DIJ6^2
S1
R3
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v
!i122 6122
R35
R29
R30
r1
!s85 0
31
R65
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_fwft
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv
R25
R63
!i10b 1
!s100 8Ogz;HW0Nm2VnK9chj8bz1
I1BG7IQmV=oYQARKgli;8N3
S1
R3
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 6126
R36
R29
R30
r1
!s85 0
31
R65
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_gray@to@bin@conv
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync
R25
R63
!i10b 1
!s100 eKUWomINCR;GN>5D]l@2I3
IRA92SGDBmS@X4SCSQEUD<2
S1
R3
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 6125
R38
R29
R30
r1
!s85 0
31
R65
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_@nstages@sync
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_sync
R25
R63
!i10b 1
!s100 cMk1O`1Mc7h9m6N_FE>O]0
I2n_j^4gXZNkdF=i8SEd=X0
S1
R3
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v
!i122 6124
R39
R29
R30
r1
!s85 0
31
R65
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_sync
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_sync_scntr
R25
R63
!i10b 1
!s100 IHh8ifaK0f9hkbCe2N<?l0
In=[OB4^H@GFTASeX?S4lF3
S1
R3
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 6123
R40
R29
R30
r1
!s85 0
31
R65
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_sync_scntr
vCOREFIFO_C8_COREFIFO_C8_0_LSRAM_top
R25
R21
!i10b 1
!s100 V0VO7KFGNoQ?60M:I5EMA0
I]Jakia3_m2=]LJjFFLLI63
S1
R3
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v
!i122 6128
R68
R29
R30
r1
!s85 0
31
R65
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_@l@s@r@a@m_top
vCOREFIFO_C8_COREFIFO_C8_0_ram_wrapper
R25
R21
!i10b 1
!s100 <Dn29R3V4lAg2Bjf;5Yk`2
I<UH?`B0>NQdm[^K=32d^J2
S1
R3
w1692611215
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v
!i122 6129
R48
R29
R30
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_ram_wrapper
vCOREFIFO_Ctest
R25
Z70 !s110 1692810888
!i10b 1
!s100 CmX_Veh_Cc:FDdzg3KU4_1
IMYILUj<T_G=[PRQa?KHD90
S1
R3
Z71 w1692779268
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v
!i122 6146
R56
R29
R30
r1
!s85 0
31
Z72 !s108 1692810888.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@ctest
vCOREFIFO_Ctest_COREFIFO_Ctest_0_COREFIFO
R25
R70
!i10b 1
!s100 >zCmN7EBL?H;;<ohZ7FCD2
I?M2DGOo^Z@AHVLXYSZkk70
S1
R3
R71
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v
!i122 6145
R33
R29
R30
r1
!s85 0
31
R72
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_@c@o@r@e@f@i@f@o
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_async
R25
Z73 !s110 1692810887
!i10b 1
!s100 cfGmKcL@mQjQKV3_Cg2k]3
I`>mBW>ma2E8c_aS;Q1bGX3
S1
R3
R71
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v
!i122 6142
R34
R29
R30
r1
!s85 0
31
Z74 !s108 1692810887.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_async
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_fwft
R25
R73
!i10b 1
!s100 :ScFjPRPDTilezR[kTobX2
I65YXmn?jDXZJR4I`>mMTB2
S1
R3
R71
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v
!i122 6137
R35
R29
R30
r1
!s85 0
31
R74
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_fwft
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_grayToBinConv
R25
R73
!i10b 1
!s100 dneidYRDP7_CbB=^:;dzB2
IF_R?9oWL99C6HBAzjeM=h1
S1
R3
R71
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 6141
R36
R29
R30
r1
!s85 0
31
R74
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_gray@to@bin@conv
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_NstagesSync
R25
R73
!i10b 1
!s100 3<md910;W1IWzDJPnei:53
IBAe=WizbE^;9BZ@[DIWF61
S1
R3
R71
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 6140
R38
R29
R30
r1
!s85 0
31
R74
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_@nstages@sync
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_sync
R25
R73
!i10b 1
!s100 4X2Ig;:Sf_zB`=A6;0E?j1
IgOD0mSkhk@^OnJ6l@HUk@1
S1
R3
R71
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v
!i122 6139
R39
R29
R30
r1
!s85 0
31
R74
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_sync
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_sync_scntr
R25
R73
!i10b 1
!s100 m3BT8AS>]UOLzc`@eKd`D1
Ie8zBS?m];NfbA;]A8=FSY1
S1
R3
R71
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 6138
R40
R29
R30
r1
!s85 0
31
R74
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_sync_scntr
vCOREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top
R25
R73
!i10b 1
!s100 YKWKl9JElXLKBYNBjGKD>0
I4OBi0no:OeIY89dXNdE:=2
S1
R3
R71
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v
!i122 6143
L0 5 60
R29
R30
r1
!s85 0
31
R74
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_@l@s@r@a@m_top
vCOREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper
R25
R70
!i10b 1
!s100 E[B<=70=R33;i:aU?MNcT0
IZ4cIBEW:OMJLO_fa`?bMd2
S1
R3
w1692779267
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v
!i122 6144
R48
R29
R30
r1
!s85 0
31
R72
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v|
!s101 -O0
!i113 1
R32
R8
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_ram_wrapper
vData_Block
R25
R52
!i10b 1
!s100 aOQmCSgZH5Lgb9cRdaMBS3
I61h6:eXX[hQhMRo?Nh;^O3
S1
R3
w1692432218
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
!i122 6101
L0 9 394
R29
R30
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s101 -O0
!i113 1
R32
R8
n@data_@block
vEvent_Info_RAM_Block
R25
R58
!i10b 1
!s100 1k]I>];jNRo6^W0Y6iQef3
IhRO6?cVZ?2g0:emciCk<S1
S1
R3
w1683628312
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
!i122 6067
L0 9 165
R29
R30
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s101 -O0
!i113 1
R32
R8
n@event_@info_@r@a@m_@block
vfifo_for_test
R25
R70
!i10b 1
!s100 QS[961N3Q[Ac6>_VBG80A1
IfNB>k@25EJZ=f]IhDcSN53
S1
R3
w1692778760
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v
!i122 6147
L0 9 77
R29
R30
r1
!s85 0
31
R72
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v|
!s101 -O0
!i113 1
R32
R8
Efifos_reader
Z75 w1684397237
R13
R1
R2
!i122 6068
R3
Z76 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
Z77 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
l0
L6 1
V>UdgQ25MIIPFizoRTO`cK3
!s100 mz>@Don7g7jNaYW_lkSKm2
R4
33
R58
!i10b 1
R59
Z78 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
Z79 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 12 fifos_reader 0 22 >UdgQ25MIIPFizoRTO`cK3
!i122 6068
l106
L54 511
V3BceB>ogzA0I8W]fX3RQB0
!s100 NzLUS6A0UcJL0Tc[TZi7T3
R4
33
R58
!i10b 1
R59
R78
R79
!i113 1
R7
R8
Eft601_fifo_interface
Z80 w1692801920
R13
R1
R2
!i122 6134
R3
Z81 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd
Z82 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd
l0
L6 1
V_[2517KXVlfEJb`F^3:H;2
!s100 b>[HKGUoAgK<T3aW5T<b@0
R4
33
R21
!i10b 1
R22
Z83 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd|
Z84 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd|
!i113 1
R7
R8
Artl_ft601_fifo_interface
R13
R1
R2
DEx4 work 20 ft601_fifo_interface 0 22 _[2517KXVlfEJb`F^3:H;2
!i122 6134
l52
L33 453
V1L1464bEAXClE8>kn`g2R0
!s100 m[]4j=K_C8c>hWkhBzmF33
R4
33
R21
!i10b 1
R22
R83
R84
!i113 1
R7
R8
Eftdi_to_fifo_interface
Z85 w1690914504
R13
R1
R2
!i122 6135
R3
Z86 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd
Z87 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd
l0
L6 1
V3bL3271>DH]Y`jnH9jo_62
!s100 ^dhfeY6gVXF6D<5]T[4B]1
R4
33
R21
!i10b 1
R22
Z88 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd|
Z89 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 22 ftdi_to_fifo_interface 0 22 3bL3271>DH]Y`jnH9jo_62
!i122 6135
l24
L22 10
V7]M9mM9gjKE?=15GU]ZHA3
!s100 ]iUJlV<O:HaD9H;`4fOzf3
R4
33
R21
!i10b 1
R22
R88
R89
!i113 1
R7
R8
vInput_Data_Part
R25
Z90 !s110 1692810878
!i10b 1
!s100 hF8VIUD<QfF8W[2eHn7]E1
IViEJCfTnaMge_@FLmTAhz3
S1
R3
w1691395254
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
!i122 6080
L0 9 252
R29
R30
r1
!s85 0
31
Z91 !s108 1692810878.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s101 -O0
!i113 1
R32
R8
n@input_@data_@part
vPF_DPSRAM_C2
R25
Z92 !s110 1681818529
!i10b 1
!s100 N=bl@eb@XIUJaBA0@:`i;1
IcP;c`I`>3dCUVf?LnK?G>2
S1
Z93 dC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/simulation
Z94 w1681817382
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
!i122 385
Z95 L0 75 86
R29
R30
r1
!s85 0
31
Z96 !s108 1681818528.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s101 -O0
!i113 1
R32
R8
n@p@f_@d@p@s@r@a@m_@c2
vPF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM
R25
!s110 1681818528
!i10b 1
!s100 >do=WLXllG3B3^diLETEz1
IU@=bA^2PV;G?O`ATKdHM?1
S1
R93
R94
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
!i122 384
L0 5 196
R29
R30
r1
!s85 0
31
R96
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R32
R8
n@p@f_@d@p@s@r@a@m_@c2_@p@f_@d@p@s@r@a@m_@c2_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C5
R25
R61
!i10b 1
!s100 QNl5AZU:XWG]KokEgD4J_0
I`P;AP6lJ97WmIXOYLXi]73
S1
R3
Z97 w1683632152
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
!i122 6082
R95
R29
R30
r1
!s85 0
31
R62
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s101 -O0
!i113 1
R32
R8
n@p@f_@d@p@s@r@a@m_@c5
vPF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM
R25
R61
!i10b 1
!s100 Q4eMGNV3W=_P^TQ<CEFCE0
Im1g>1]mF8U6`^R;jYRP;^3
S1
R3
R97
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
!i122 6081
L0 5 7622
R29
R30
r1
!s85 0
31
R91
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R32
R8
n@p@f_@d@p@s@r@a@m_@c5_@p@f_@d@p@s@r@a@m_@c5_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C7
R25
R58
!i10b 1
!s100 [4o_;_Sea<3G>?BD]<bJa0
ITa=a7NP`>ECTOTmET4J0C2
S1
R3
Z98 w1683628298
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
!i122 6064
Z99 L0 75 78
R29
R30
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s101 -O0
!i113 1
R32
R8
n@p@f_@d@p@s@r@a@m_@c7
vPF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
R25
R58
!i10b 1
!s100 :Y]^NE^JLALGOVXW;:aG03
IKjJF[Pdg;OMLTY1EQ<h6K0
S1
R3
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
!i122 6063
L0 5 65
R29
R30
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R32
R8
n@p@f_@d@p@s@r@a@m_@c7_@p@f_@d@p@s@r@a@m_@c7_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C8_Event_Status
R25
R58
!i10b 1
!s100 McchIzS@T8hC[zaS;@9ZS2
Ijc`9`_[EWTnIE6]aDcFP@1
S1
R3
Z100 w1683628097
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
!i122 6066
R99
R29
R30
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s101 -O0
!i113 1
R32
R8
n@p@f_@d@p@s@r@a@m_@c8_@event_@status
vPF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
R25
R58
!i10b 1
!s100 5CLUV=Z8;SeTb0YjzfRCX3
I@K=JnMY=m;l;E00XY?RcA2
S1
R3
R100
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
!i122 6065
L0 5 61
R29
R30
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R32
R8
n@p@f_@d@p@s@r@a@m_@c8_@event_@status_@p@f_@d@p@s@r@a@m_@c8_@event_@status_0_@p@f_@d@p@s@r@a@m
vSample_RAM_Block
R25
R61
!i10b 1
!s100 PQ_W]>dD@I:ZzfU[Za2_[0
IUD;6VR5mkbM;m1nibP>RA1
S1
R3
w1684395600
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
!i122 6085
L0 9 231
R29
R30
r1
!s85 0
31
R62
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s101 -O0
!i113 1
R32
R8
n@sample_@r@a@m_@block
Esample_ram_block_decoder
Z101 w1683633429
R13
R1
R2
!i122 6083
R3
Z102 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
Z103 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
l0
L6 1
VC:VV1TbCV<a]1onBcNO;Z2
!s100 Rm]`Q>QN^[gM0La<g4ZTP3
R4
33
R61
!i10b 1
R62
Z104 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
Z105 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 24 sample_ram_block_decoder 0 22 C:VV1TbCV<a]1onBcNO;Z2
!i122 6083
l26
L17 68
V>5Xi[zm8HPNo2>H[8LLEj2
!s100 0E_OAF`bHJYfl]U=FGjza1
R4
33
R61
!i10b 1
R62
R104
R105
!i113 1
R7
R8
Esample_ram_block_mux
Z106 w1683635492
R13
R1
R2
!i122 6084
R3
Z107 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
Z108 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
l0
L6 1
V5C;M7FPN`jm<AJKIMY<5;2
!s100 g_eSY=]ozUCF8iODj_]J?0
R4
33
R61
!i10b 1
R62
Z109 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
Z110 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 20 sample_ram_block_mux 0 22 5C;M7FPN`jm<AJKIMY<5;2
!i122 6084
l43
L34 68
V0jCA[Y;C>KR1_PZ3e@oL22
!s100 cFeMB<4JKd9N4O<UH@:7>3
R4
33
R61
!i10b 1
R62
R109
R110
!i113 1
R7
R8
vSRAM
R25
R92
!i10b 1
!s100 Lc2hh=LM=2^?`2Yn^c_>H1
I[;6zhc[[Q:TVdkFfKn<zQ3
S1
R93
w1681817622
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
!i122 386
L0 9 78
R29
R30
r1
!s85 0
31
Z111 !s108 1681818529.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s101 -O0
!i113 1
R32
R8
n@s@r@a@m
Esram_test
Z112 w1681818502
R1
R2
!i122 389
R93
Z113 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
Z114 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
l0
Z115 L23 1
VojeC9C8;:KhY5cRkj6HlC0
!s100 `i[W4R>>a55^GFUGFH<mc2
R4
33
R92
!i10b 1
R111
Z116 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
Z117 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
!i113 1
R7
R8
Abehavioral
R1
R2
DEx4 work 9 sram_test 0 22 ojeC9C8;:KhY5cRkj6HlC0
!i122 389
l77
L26 159
Vz9I7<k9A<BDm39bk5mQC>2
!s100 OHQ1iGDX=H5a6@>59Sa_F1
R4
33
R92
!i10b 1
R111
R116
R117
!i113 1
R7
R8
Esynchronizer
Z118 w1675847088
R1
R2
!i122 6133
R3
Z119 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd
Z120 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd
l0
L4 1
VG>T8d6@N^^USZ8Ac50]0Z1
!s100 7>8g2A;Xn??L=40Yz3^I23
R4
33
R21
!i10b 1
R22
Z121 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd|
Z122 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd|
!i113 1
R7
R8
Aarch
R1
R2
DEx4 work 12 synchronizer 0 22 G>T8d6@N^^USZ8Ac50]0Z1
!i122 6133
l23
L19 21
V<ESh;;562;oh=`2T0Le_=2
!s100 Vh6aRY]20Xco8Z^6KGN^71
R4
33
R21
!i10b 1
R22
R121
R122
!i113 1
R7
R8
Etb_data_block
Z123 w1684522467
Z124 DPx4 ieee 16 std_logic_textio 0 22 8]8<fKiYoHe;_IDO3kmNH2
R13
R1
R2
!i122 3680
R3
Z125 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
Z126 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
l0
Z127 L26 1
VIbUdBa>;oTnZ@fOLC8FT@1
!s100 o=o7?KAa[o1ZG_1:zdD`L1
R4
33
Z128 !s110 1684688610
!i10b 1
Z129 !s108 1684688610.000000
Z130 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
Z131 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
!i113 1
R7
R8
Abehavioral
R124
R13
R1
R2
DEx4 work 13 tb_data_block 0 22 IbUdBa>;oTnZ@fOLC8FT@1
!i122 3680
l120
L29 316
VPa0IW`=M:2IHQ@7<iPbMG2
!s100 Hk883?0Q8H3S_Nb5VW=cg1
R4
33
R128
!i10b 1
R129
R130
R131
!i113 1
R7
R8
Etb_datablockwithfifo
Z132 w1692454408
R124
R13
R1
R2
!i122 4322
R3
Z133 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd
Z134 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd
l0
R127
V1FEznPJ6Uc]Fl<JT08Ykl1
!s100 4]9;`[]5iRGJlSUzi][bB3
R4
33
Z135 !s110 1692454536
!i10b 1
Z136 !s108 1692454536.000000
Z137 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd|
Z138 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd|
!i113 1
R7
R8
Abehavioral
R124
R13
R1
R2
DEx4 work 20 tb_datablockwithfifo 0 22 1FEznPJ6Uc]Fl<JT08Ykl1
!i122 4322
l131
L29 379
VeQ_n:g[YDF9O_WeYo5=V42
!s100 K;ScnGQC<DJRkKOGgYB2:3
R4
33
R135
!i10b 1
R136
R137
R138
!i113 1
R7
R8
Etb_datablockwithfifo_txarbiter
Z139 w1692598047
R124
R13
R1
R2
!i122 4799
R3
Z140 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd
Z141 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd
l0
R127
V6MZznc_kEBVL]zUKnIM5f0
!s100 LcZf=R6Ulgm>nPECD]C<C3
R4
33
Z142 !s110 1692598092
!i10b 1
Z143 !s108 1692598092.000000
Z144 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd|
Z145 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd|
!i113 1
R7
R8
Abehavioral
R124
R13
R1
R2
DEx4 work 30 tb_datablockwithfifo_txarbiter 0 22 6MZznc_kEBVL]zUKnIM5f0
!i122 4799
l192
L29 419
VX4o5XlJDWWJniG3XQQVoF3
!s100 aAEIn@i8>1?Y]B^kN8BI50
R4
33
R142
!i10b 1
R143
R144
R145
!i113 1
R7
R8
Etb_datablockwithfifo_usb_3_0
Z146 w1692779238
R124
R13
R1
R2
!i122 6148
R3
Z147 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd
Z148 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd
l0
R127
V^63V[^C]FmoibbETWX[M30
!s100 LJ4cia:l`H7J75[]8a9dV2
R4
33
R70
!i10b 1
R72
Z149 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd|
Z150 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd|
!i113 1
R7
R8
Abehavioral
R124
R13
R1
R2
Z151 DEx4 work 28 tb_datablockwithfifo_usb_3_0 0 22 ^63V[^C]FmoibbETWX[M30
!i122 6148
l246
Z152 L29 586
Z153 VMU^5oJ@bEQmPKzf3Bc9D50
Z154 !s100 ]3@iYW3YbEP014cUY>:Be2
R4
33
R70
!i10b 1
R72
R149
R150
!i113 1
R7
R8
Etb_uart_protocol
Z155 w1675888168
R1
R2
!i122 125
R0
Z156 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
Z157 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
l0
R115
Vc2BVcVG:lz[`6>K_7b[U<1
!s100 cnJ9K?fe;?BJHIgmzGjZU2
R4
33
Z158 !s110 1675888288
!i10b 1
Z159 !s108 1675888288.000000
Z160 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
Z161 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
!i113 1
R7
R8
Abehavioral
R1
R2
DEx4 work 16 tb_uart_protocol 0 22 c2BVcVG:lz[`6>K_7b[U<1
!i122 125
l118
L26 171
V;LhM3igF:iUkTP1Dm4]zU0
!s100 4AK<0:155c;Qn^Boa3jRN2
R4
33
R158
!i10b 1
R159
R160
R161
!i113 1
R7
R8
Etest_generator
Z162 w1681221647
R13
R1
R2
!i122 6086
R3
Z163 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
Z164 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
l0
L6 1
VG40dTT5UPGdEk?SL7cAk>3
!s100 Cbk8hEFTLKi]59I6kdo0m1
R4
33
R61
!i10b 1
R62
Z165 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
Z166 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 14 test_generator 0 22 G40dTT5UPGdEk?SL7cAk>3
!i122 6086
l43
L31 70
VaXFl8=IA^lfcU:@1EYUMU3
!s100 >5?7Wn]Qe;aRPPNWLo0[N3
R4
33
R61
!i10b 1
R62
R165
R166
!i113 1
R7
R8
Etrigger_control
Z167 w1681052191
Z168 DPx4 work 17 cmd_table_trigger 0 22 ;o`e>PSi@K9:zi9BTFJAZ1
R13
R1
R2
!i122 6098
R3
Z169 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
Z170 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
l0
L9 1
VdlYgH]i<CRmzeC8mWR>hV0
!s100 CI?BG0Y4Z_hgR3>FW1@4B1
R4
33
R9
!i10b 1
R10
Z171 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
Z172 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
!i113 1
R7
R8
Artl
R168
R13
R1
R2
DEx4 work 15 trigger_control 0 22 dlYgH]i<CRmzeC8mWR>hV0
!i122 6098
l84
L40 395
VQ>b0W<U^jJidYo9gzkFW00
!s100 WOa9CMDjc1:_X4[`OWB5N0
R4
33
R9
!i10b 1
R10
R171
R172
!i113 1
R7
R8
Etrigger_main
Z173 w1680980688
R13
R1
R2
!i122 6099
R3
Z174 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
Z175 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
l0
L6 1
VMY4^JAc9DP32i]^Jdo3Om0
!s100 l=3T^lYH9H5=`YGOnH1Cf1
R4
33
R9
!i10b 1
R10
Z176 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
Z177 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 12 trigger_main 0 22 MY4^JAc9DP32i]^Jdo3Om0
!i122 6099
l65
L40 300
VX[80S0ZJ^1Z>RJ]9:NYnW3
!s100 UNgmm8l<<Fo<8:znY9IEn2
R4
33
R9
!i10b 1
R10
R176
R177
!i113 1
R7
R8
vTrigger_Top_Part
R25
R52
!i10b 1
!s100 iD6A1:3ol;RDe;X]4cFCM3
IE70L[CGa?PjUMEEa>WaZd3
S1
R3
w1684176221
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
!i122 6100
L0 9 172
R29
R30
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s101 -O0
!i113 1
R32
R8
n@trigger_@top_@part
Etrigger_unit
Z178 w1681221643
R13
R1
R2
!i122 6079
R3
Z179 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
Z180 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
l0
L6 1
VnNf4lKSb2TkP4UzRWf5eJ1
!s100 Q?hSTz4Rk4HYiQo5BZ^8=2
R4
33
R90
!i10b 1
R91
Z181 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
Z182 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 12 trigger_unit 0 22 nNf4lKSb2TkP4UzRWf5eJ1
!i122 6079
l59
L34 150
Vhb;WNLCg7HTaMz<JdR@;70
!s100 RT2c>8NeLj_[@4[?bfR]D2
R4
33
R90
!i10b 1
R91
R181
R182
!i113 1
R7
R8
vUART_Protocol
R25
R158
!i10b 1
!s100 g^BPhDA@Y:Z;KU1E`@KDW1
I0U`C>QD[NJHogmY1;8H9<2
S1
R0
w1675883786
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
!i122 124
L0 9 126
R29
R30
r1
!s85 0
31
R159
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s101 -O0
!i113 1
R32
R8
n@u@a@r@t_@protocol
Euart_rx_protocol
Z183 w1675886887
R13
R1
R2
!i122 122
R0
Z184 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
Z185 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
l0
L6 1
ViIZ]aUh9z=1H4a6NM8TKX1
!s100 9C024ThSM^H6C6g8<BQfa3
R4
33
R26
!i10b 1
R31
Z186 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
Z187 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 16 uart_rx_protocol 0 22 iIZ]aUh9z=1H4a6NM8TKX1
!i122 122
l51
L26 344
V975JUTnN=RaULE0PL4ziF0
!s100 A:^n87SYZDnG<K?;ka5lg1
R4
33
R26
!i10b 1
R31
R186
R187
!i113 1
R7
R8
Euart_tx_protocol
Z188 w1675886362
R13
R1
R2
!i122 123
R0
Z189 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
Z190 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
l0
L7 1
V[;6GzYA5^Bh?kk]7_CoR00
!s100 CY:2l1AeL4^b16DUllEYj0
R4
33
R158
!i10b 1
R31
Z191 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
Z192 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 16 uart_tx_protocol 0 22 [;6GzYA5^Bh?kk]7_CoR00
!i122 123
l43
L27 298
V0<XJ2RH;PK8Hg5h2KGSCT0
!s100 1<^7PCBU>f96I_l2:;HiA2
R4
33
R158
!i10b 1
R31
R191
R192
!i113 1
R7
R8
vUSB_3_Protocol
R25
R73
!i10b 1
!s100 C1Q1fEJL]j0IdkF3o_R`R2
IQfRCLZMg^nMm7>TCUdPZO1
S1
R3
w1692691402
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v
!i122 6136
L0 9 278
R29
R30
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v|
!s101 -O0
!i113 1
R32
R8
n@u@s@b_3_@protocol
