

================================================================
== Vitis HLS Report for 'blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1'
================================================================
* Date:           Wed Sep  4 19:39:02 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.957 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2073607|  2073607|  6.843 ms|  6.843 ms|  2073607|  2073607|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_91_1  |  2073605|  2073605|         7|          1|          1|  2073600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 10 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput1_data238, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput2_data239, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%LoopCount_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %LoopCount" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:67]   --->   Operation 13 'read' 'LoopCount_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %i_4"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i22 %i_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.06ns)   --->   "%icmp_ln91 = icmp_eq  i22 %i, i22 %LoopCount_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91]   --->   Operation 17 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.91ns)   --->   "%i_5 = add i22 %i, i22 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91]   --->   Operation 18 'add' 'i_5' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.body4.split_ifconv, void %for.end26.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91]   --->   Operation 19 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln91 = store i22 %i_5, i22 %i_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91]   --->   Operation 20 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 21 [1/1] (1.20ns)   --->   "%tmp_V = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %imgInput1_data238" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp_V, i32 5, i32 9"   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.75ns)   --->   "%icmp_ln1073 = icmp_eq  i5 %tmp, i5 0"   --->   Operation 23 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 24 [1/1] (0.78ns)   --->   "%ret_V = add i10 %tmp_V, i10 992"   --->   Operation 24 'add' 'ret_V' <Predicate = (!icmp_ln1073)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1316 = zext i10 %ret_V"   --->   Operation 25 'zext' 'zext_ln1316' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 26 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i26 %zext_ln1316, i26 33826"   --->   Operation 26 'mul' 'r_V' <Predicate = (!icmp_ln1073)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 27 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i26 %zext_ln1316, i26 33826"   --->   Operation 27 'mul' 'r_V' <Predicate = (!icmp_ln1073)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 28 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i26 %zext_ln1316, i26 33826"   --->   Operation 28 'mul' 'r_V' <Predicate = (!icmp_ln1073)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 29 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %zext_ln1316, i26 33826"   --->   Operation 29 'mul' 'r_V' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%value = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %r_V, i32 15, i32 25"   --->   Operation 30 'partselect' 'value' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.38ns)   --->   "%value_2 = select i1 %icmp_ln1073, i11 0, i11 %value"   --->   Operation 31 'select' 'value_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %value_2, i32 10" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:40]   --->   Operation 32 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i11 %value_2"   --->   Operation 33 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.40ns)   --->   "%wr_val_V = select i1 %tmp_50, i10 1023, i10 %trunc_ln260"   --->   Operation 34 'select' 'wr_val_V' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:93]   --->   Operation 35 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2073600, i64 2073600, i64 2073600" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:94]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91]   --->   Operation 37 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %imgInput2_data239, i10 %wr_val_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91]   --->   Operation 39 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.49ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91) on local variable 'i' [11]  (0 ns)
	'add' operation ('i', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91) [13]  (0.914 ns)
	'store' operation ('store_ln91', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91) of variable 'i', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91 on local variable 'i' [31]  (0.427 ns)
	blocking operation 0.146 ns on control path)

 <State 2>: 1.96ns
The critical path consists of the following:
	fifo read operation ('tmp.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'imgInput1_data238' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [19]  (1.2 ns)
	'icmp' operation ('icmp_ln1073') [22]  (0.753 ns)

 <State 3>: 1.32ns
The critical path consists of the following:
	'add' operation ('ret.V') [20]  (0.787 ns)
	'mul' operation of DSP[24] ('r.V') [24]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[24] ('r.V') [24]  (0.535 ns)

 <State 5>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[24] ('r.V') [24]  (0.535 ns)

 <State 6>: 0.792ns
The critical path consists of the following:
	'mul' operation of DSP[24] ('r.V') [24]  (0 ns)
	'select' operation ('value') [26]  (0.389 ns)
	'select' operation ('wr_val.V') [29]  (0.403 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'imgInput2_data239' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [30]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
