{"sha": "acfab996f3ad303f4d5e9c01dd5e31dda216f3d7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YWNmYWI5OTZmM2FkMzAzZjRkNWU5YzAxZGQ1ZTMxZGRhMjE2ZjNkNw==", "commit": {"author": {"name": "Aldy Hernandez", "email": "aldyh@redhat.com", "date": "2002-01-16T00:25:54Z"}, "committer": {"name": "Aldy Hernandez", "email": "aldyh@gcc.gnu.org", "date": "2002-01-16T00:25:54Z"}, "message": "rs6000.md (altivec_stvx): Add parallels to stvx.\n\n\n        * config/rs6000/rs6000.md (altivec_stvx): Add parallels to stvx.\n        (altivec_lvsl): Change constraint to b.\n        (altivec_lvsr): Same.\n        (altivec_lvebx): Same.\n        (altivec_lvehx): Same.\n        (altivec_lvewx): Same.\n        (altivec_lvxl): Same.\n        (altivec_lvx): Same.\n        (altivec_stvx): Add parallel.\n        (altivec_stvxl): Same.\n        (altivec_stvehx): Same.\n        (altivec_stvebx): Same.\n        (altivec_stvebx): Same.\n\nFrom-SVN: r48890", "tree": {"sha": "ffa7615913c22772c65280f9baeb7c2c2b28048f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ffa7615913c22772c65280f9baeb7c2c2b28048f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/acfab996f3ad303f4d5e9c01dd5e31dda216f3d7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/acfab996f3ad303f4d5e9c01dd5e31dda216f3d7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/acfab996f3ad303f4d5e9c01dd5e31dda216f3d7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/acfab996f3ad303f4d5e9c01dd5e31dda216f3d7/comments", "author": {"login": "aldyh", "id": 12937877, "node_id": "MDQ6VXNlcjEyOTM3ODc3", "avatar_url": "https://avatars.githubusercontent.com/u/12937877?v=4", "gravatar_id": "", "url": "https://api.github.com/users/aldyh", "html_url": "https://github.com/aldyh", "followers_url": "https://api.github.com/users/aldyh/followers", "following_url": "https://api.github.com/users/aldyh/following{/other_user}", "gists_url": "https://api.github.com/users/aldyh/gists{/gist_id}", "starred_url": "https://api.github.com/users/aldyh/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/aldyh/subscriptions", "organizations_url": "https://api.github.com/users/aldyh/orgs", "repos_url": "https://api.github.com/users/aldyh/repos", "events_url": "https://api.github.com/users/aldyh/events{/privacy}", "received_events_url": "https://api.github.com/users/aldyh/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "33b16473ded1f9803d1ddc89fb274005a9636d6f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/33b16473ded1f9803d1ddc89fb274005a9636d6f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/33b16473ded1f9803d1ddc89fb274005a9636d6f"}], "stats": {"total": 77, "additions": 51, "deletions": 26}, "files": [{"sha": "327da33bc5f4d9180d9a4797b1b38e79083fffac", "filename": "gcc/ChangeLog", "status": "modified", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/acfab996f3ad303f4d5e9c01dd5e31dda216f3d7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/acfab996f3ad303f4d5e9c01dd5e31dda216f3d7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=acfab996f3ad303f4d5e9c01dd5e31dda216f3d7", "patch": "@@ -1,3 +1,19 @@\n+2002-01-15  Aldy Hernandez  <aldyh@redhat.com>\n+\n+        * config/rs6000/rs6000.md (altivec_stvx): Add parallels to stvx.\n+        (altivec_lvsl): Change constraint to b.\n+        (altivec_lvsr): Same.\n+        (altivec_lvebx): Same.\n+        (altivec_lvehx): Same.\n+        (altivec_lvewx): Same.\n+        (altivec_lvxl): Same.\n+        (altivec_lvx): Same.\n+        (altivec_stvx): Add parallel.\n+        (altivec_stvxl): Same.\n+        (altivec_stvehx): Same.\n+        (altivec_stvebx): Same.\n+        (altivec_stvebx): Same.\n+\n 2002-01-15  Aldy Hernandez  <aldyh@redhat.com>\n \n         * config.gcc: Change altivec.h to altivec-defs.h."}, {"sha": "6644f2507c947b9fcaa4d9dda27e62937cb7788f", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 35, "deletions": 26, "changes": 61, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/acfab996f3ad303f4d5e9c01dd5e31dda216f3d7/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/acfab996f3ad303f4d5e9c01dd5e31dda216f3d7/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=acfab996f3ad303f4d5e9c01dd5e31dda216f3d7", "patch": "@@ -15496,109 +15496,118 @@\n \n (define_insn \"altivec_lvsl\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-\t(unspec:V16QI [(match_operand:SI 1 \"register_operand\" \"r\")\n+\t(unspec:V16QI [(match_operand:SI 1 \"register_operand\" \"b\")\n \t\t       (match_operand:SI 2 \"register_operand\" \"r\")] 194))]\n   \"TARGET_ALTIVEC\"\n   \"lvsl %0,%1,%2\"\n   [(set_attr \"type\" \"vecload\")])\n \n (define_insn \"altivec_lvsr\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-\t(unspec:V16QI [(match_operand:SI 1 \"register_operand\" \"r\")\n+\t(unspec:V16QI [(match_operand:SI 1 \"register_operand\" \"b\")\n \t\t       (match_operand:SI 2 \"register_operand\" \"r\")] 195))]\n   \"TARGET_ALTIVEC\"\n   \"lvsr %0,%1,%2\"\n   [(set_attr \"type\" \"vecload\")])\n \n (define_insn \"altivec_lvebx\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-\t(unspec:V16QI [(match_operand:SI 1 \"register_operand\" \"r\")\n+\t(unspec:V16QI [(match_operand:SI 1 \"register_operand\" \"b\")\n \t\t       (match_operand:SI 2 \"register_operand\" \"r\")] 196))]\n   \"TARGET_ALTIVEC\"\n   \"lvebx %0,%1,%2\"\n   [(set_attr \"type\" \"vecload\")])\n \n (define_insn \"altivec_lvehx\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-\t(unspec:V8HI [(match_operand:SI 1 \"register_operand\" \"r\")\n+\t(unspec:V8HI [(match_operand:SI 1 \"register_operand\" \"b\")\n \t\t      (match_operand:SI 2 \"register_operand\" \"r\")] 197))]\n   \"TARGET_ALTIVEC\"\n   \"lvehx %0,%1,%2\"\n   [(set_attr \"type\" \"vecload\")])\n \n (define_insn \"altivec_lvewx\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-\t(unspec:V4SI [(match_operand:SI 1 \"register_operand\" \"r\")\n+\t(unspec:V4SI [(match_operand:SI 1 \"register_operand\" \"b\")\n \t\t      (match_operand:SI 2 \"register_operand\" \"r\")] 198))]\n   \"TARGET_ALTIVEC\"\n   \"lvewx %0,%1,%2\"\n   [(set_attr \"type\" \"vecload\")])\n \n (define_insn \"altivec_lvxl\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-\t(unspec:V4SI [(match_operand:SI 1 \"register_operand\" \"r\")\n+\t(unspec:V4SI [(match_operand:SI 1 \"register_operand\" \"b\")\n \t\t      (match_operand:SI 2 \"register_operand\" \"r\")] 199))]\n   \"TARGET_ALTIVEC\"\n   \"lvxl %0,%1,%2\"\n   [(set_attr \"type\" \"vecload\")])\n \n (define_insn \"altivec_lvx\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-\t(unspec:V4SI [(match_operand:SI 1 \"register_operand\" \"r\")\n+\t(unspec:V4SI [(match_operand:SI 1 \"register_operand\" \"b\")\n \t\t      (match_operand:SI 2 \"register_operand\" \"r\")] 200))]\n   \"TARGET_ALTIVEC\"\n   \"lvx %0,%1,%2\"\n   [(set_attr \"type\" \"vecload\")])\n \n+;; Parallel the STV*'s with unspecs because some of them have\n+;; identical rtl but are different instructions-- and gcc gets confused.\n+\n (define_insn \"altivec_stvx\"\n-  [(set (mem:V4SI\n-\t (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"r\")\n-\t\t\t  (match_operand:SI 1 \"register_operand\" \"r\"))\n-\t\t (const_int -16)))\n-\t(match_operand:V4SI 2 \"register_operand\" \"v\"))]\n+  [(parallel\n+    [(set (mem:V4SI\n+\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n+\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n+\t\t   (const_int -16)))\n+\t  (match_operand:V4SI 2 \"register_operand\" \"v\"))\n+     (unspec [(const_int 0)] 201)])]\n   \"TARGET_ALTIVEC\"\n   \"stvx %2,%0,%1\"\n   [(set_attr \"type\" \"vecstore\")])\n \n (define_insn \"altivec_stvxl\"\n   [(parallel\n     [(set (mem:V4SI\n-\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"r\")\n+\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n \t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n \t\t   (const_int -16)))\n \t  (match_operand:V4SI 2 \"register_operand\" \"v\"))\n-     (unspec [(const_int 0)] 201)])]\n+     (unspec [(const_int 0)] 202)])]\n   \"TARGET_ALTIVEC\"\n   \"stvxl %2,%0,%1\"\n   [(set_attr \"type\" \"vecstore\")])\n \n (define_insn \"altivec_stvebx\"\n   [(parallel\n     [(set (mem:V16QI\n-\t   (plus:SI (match_operand:SI 0 \"register_operand\" \"r\")\n+\t   (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n \t\t    (match_operand:SI 1 \"register_operand\" \"r\")))\n \t  (match_operand:V16QI 2 \"register_operand\" \"v\"))\n-     (unspec [(const_int 0)] 202)])]\n+     (unspec [(const_int 0)] 203)])]\n   \"TARGET_ALTIVEC\"\n   \"stvebx %2,%0,%1\"\n   [(set_attr \"type\" \"vecstore\")])\n \n (define_insn \"altivec_stvehx\"\n-  [(set (mem:V8HI\n-\t (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"r\")\n-\t\t\t  (match_operand:SI 1 \"register_operand\" \"r\"))\n-\t\t (const_int -2)))\n-\t(match_operand:V8HI 2 \"register_operand\" \"v\"))]\n+  [(parallel\n+    [(set (mem:V8HI\n+\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n+\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n+\t\t   (const_int -2)))\n+\t  (match_operand:V8HI 2 \"register_operand\" \"v\"))\n+     (unspec [(const_int 0)] 204)])]\n   \"TARGET_ALTIVEC\"\n   \"stvehx %2,%0,%1\"\n   [(set_attr \"type\" \"vecstore\")])\n \n (define_insn \"altivec_stvewx\"\n-  [(set (mem:V4SI\n-\t (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"r\")\n-\t\t\t  (match_operand:SI 1 \"register_operand\" \"r\"))\n-\t\t (const_int -4)))\n-\t(match_operand:V4SI 2 \"register_operand\" \"v\"))]\n+  [(parallel\n+    [(set (mem:V4SI\n+\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n+\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n+\t\t   (const_int -4)))\n+\t  (match_operand:V4SI 2 \"register_operand\" \"v\"))\n+     (unspec [(const_int 0)] 205)])]\n   \"TARGET_ALTIVEC\"\n   \"stvewx %2,%0,%1\"\n   [(set_attr \"type\" \"vecstore\")])"}]}