$date
  Fri Jun 16 00:56:19 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module top_tb $end
$var reg 1 ! fclk $end
$var reg 24 " rgbin[23:0] $end
$var reg 16 # rgbout[15:0] $end
$scope module counter $end
$var reg 1 $ fclk $end
$var reg 24 % rgbin[23:0] $end
$var reg 16 & rgbout[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b001000000010001100000110 "
b0010000100000000 #
0$
b001000000010001100000110 %
b0010000100000000 &
#500000
1!
1$
#1000000
0!
0$
#1500000
1!
1$
#2000000
0!
0$
#2500000
1!
1$
#3000000
0!
0$
#3500000
1!
1$
#4000000
0!
0$
#4500000
1!
1$
#5000000
0!
0$
#5500000
1!
1$
#6000000
0!
0$
#6500000
1!
1$
#7000000
0!
0$
#7500000
1!
1$
#8000000
0!
0$
#8500000
1!
1$
#9000000
0!
0$
#9500000
1!
1$
#10000000
0!
0$
#10500000
1!
1$
#11000000
0!
b101011011011111011101111 "
b1010110111111101 #
0$
b101011011011111011101111 %
b1010110111111101 &
#11500000
1!
1$
#12000000
0!
0$
#12500000
1!
1$
#13000000
0!
0$
#13500000
1!
1$
#14000000
0!
0$
#14500000
1!
1$
#15000000
0!
0$
#15500000
1!
1$
#16000000
0!
0$
#16500000
1!
1$
#17000000
0!
0$
#17500000
1!
1$
#18000000
0!
0$
#18500000
1!
1$
#19000000
0!
0$
#19500000
1!
1$
#20000000
0!
0$
#20500000
1!
1$
#21000000
0!
0$
#21500000
1!
1$
#22000000
0!
b000100100011010001010110 "
b0001000110101010 #
0$
b000100100011010001010110 %
b0001000110101010 &
#22500000
1!
1$
#23000000
0!
0$
#23500000
1!
1$
#24000000
0!
0$
#24500000
1!
1$
#25000000
0!
0$
#25500000
1!
1$
#26000000
0!
0$
#26500000
1!
1$
#27000000
0!
0$
#27500000
1!
1$
#28000000
0!
0$
#28500000
1!
1$
#29000000
0!
0$
#29500000
1!
1$
#30000000
0!
0$
#30500000
1!
1$
#31000000
0!
0$
#31500000
1!
1$
#32000000
0!
0$
#32500000
1!
1$
#33000000
0!
0$
