{"vcs1":{"timestamp_begin":1740050854.210721136, "rt":3.42, "ut":3.19, "st":0.18}}
{"vcselab":{"timestamp_begin":1740050857.714855493, "rt":0.27, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1740050858.043954518, "rt":0.24, "ut":0.11, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740050853.909536585}
{"VCS_COMP_START_TIME": 1740050853.909536585}
{"VCS_COMP_END_TIME": 1740050858.354758488}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287748}}
{"vcselab": {"peak_mem": 150344}}
