// Seed: 3437738496
module module_0 (
    output wand  id_0,
    output tri   id_1,
    output uwire id_2,
    output wor   id_3,
    input  wire  id_4,
    input  tri0  id_5,
    output wand  id_6,
    input  wand  id_7
);
  always @(*);
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input supply0 id_2,
    output wor id_3,
    inout wand id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wand id_8,
    output tri id_9,
    output wand id_10
    , id_18,
    input tri1 id_11,
    output logic id_12,
    input tri1 id_13,
    input tri id_14,
    input wire id_15,
    input wor id_16
);
  always @(1 or id_2 or posedge id_13) id_12 <= 1;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_4,
      id_4,
      id_2,
      id_13,
      id_4,
      id_7
  );
endmodule
