# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 15526638 # Weave simulation time
 time: # Simulator time breakdown
  init: 3591674561099
  bound: 3993776811
  weave: 80932180
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 4993 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 49930022 # Simulated unhalted cycles
   cCycles: 187749 # Cycles due to contention stalls
   instrs: 100017809 # Simulated instructions
   uops: 109289127 # Retired micro-ops
   bbls: 11141987 # Basic blocks
   approxInstrs: 39539 # Instrs with approx uop decoding
   mispredBranches: 19709 # Mispredicted branches
   condBranches: 10979614 # conditional branches
   fetchStalls: 18446744073708475811 # Fetch stalls
   decodeStalls: 46959648 # Decode stalls
   issueStalls: 940498 # Issue stalls
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 12240046 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 551315 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 61033 # GETS misses
   mGETS_I: 61033 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 0 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 782146 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 19296334 # Filtered GETS hits
   fhGETX: 1515573 # Filtered GETX hits
   hGETS: 2405334 # GETS hits
   hGETX: 412050 # GETX hits
   mGETS: 119973 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 119973 # GETS data misses
   mGETXIM: 10423 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 10423 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 2241254 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 175069 # GETS hits
   hGETX: 10219 # GETX hits
   mGETS: 5937 # GETS misses
   mGETS_I: 410 # GETS Instruction misses
   mGETS_D: 5527 # GETS data misses
   mGETXIM: 204 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 204 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 95886 # Clean evictions (from lower level)
   PUTX: 95157 # Dirty evictions (from lower level)
   INV: 16 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 726252 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 255 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 5682 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 204 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 856 # Clean evictions (from lower level)
   PUTX: 1179 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 529740 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 1473 # Read requests
   wr: 13 # Write requests
   rdlat: 198782 # Total latency experienced by read requests
   wrlat: 1771 # Total latency experienced by write requests
   rdhits: 1 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 1
    12: 0
    13: 1411
    14: 32
    15: 3
    16: 1
    17: 0
    18: 0
    19: 0
    20: 1
    21: 2
    22: 1
    23: 0
    24: 0
    25: 3
    26: 1
    27: 3
    28: 0
    29: 1
    30: 2
    31: 1
    32: 0
    33: 0
    34: 2
    35: 0
    36: 1
    37: 1
    38: 0
    39: 0
    40: 1
    41: 1
    42: 1
    43: 0
    44: 0
    45: 0
    46: 3
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 1479 # Read requests
   wr: 14 # Write requests
   rdlat: 198532 # Total latency experienced by read requests
   wrlat: 2089 # Total latency experienced by write requests
   rdhits: 1 # Read row hits
   wrhits: 1 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1424
    14: 32
    15: 2
    16: 2
    17: 0
    18: 1
    19: 0
    20: 0
    21: 1
    22: 0
    23: 3
    24: 1
    25: 2
    26: 0
    27: 1
    28: 0
    29: 0
    30: 0
    31: 1
    32: 0
    33: 0
    34: 1
    35: 1
    36: 1
    37: 0
    38: 1
    39: 1
    40: 0
    41: 0
    42: 1
    43: 0
    44: 0
    45: 0
    46: 3
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 1467 # Read requests
   wr: 11 # Write requests
   rdlat: 199273 # Total latency experienced by read requests
   wrlat: 1655 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1393
    14: 37
    15: 0
    16: 1
    17: 1
    18: 0
    19: 1
    20: 3
    21: 2
    22: 1
    23: 4
    24: 1
    25: 2
    26: 4
    27: 0
    28: 0
    29: 2
    30: 1
    31: 1
    32: 0
    33: 1
    34: 3
    35: 0
    36: 1
    37: 0
    38: 1
    39: 2
    40: 1
    41: 0
    42: 1
    43: 1
    44: 0
    45: 0
    46: 2
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 1467 # Read requests
   wr: 16 # Write requests
   rdlat: 198666 # Total latency experienced by read requests
   wrlat: 2191 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 1
    13: 1402
    14: 30
    15: 3
    16: 2
    17: 0
    18: 1
    19: 0
    20: 2
    21: 2
    22: 1
    23: 0
    24: 2
    25: 2
    26: 0
    27: 0
    28: 2
    29: 3
    30: 1
    31: 0
    32: 0
    33: 1
    34: 4
    35: 0
    36: 2
    37: 0
    38: 1
    39: 2
    40: 0
    41: 0
    42: 0
    43: 0
    44: 0
    45: 0
    46: 3
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 4993
  rqSzHist: # Run queue size histogram
   0: 4993
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 49930022
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100017809
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
