# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab4_PartC.srcs/sources_1/imports/Lab3_CDJ2326/bcd.v"
verilog xil_defaultlib  "../../../Lab4_PartC.srcs/sources_1/new/clkdiv.v"
verilog xil_defaultlib  "../../../Lab4_PartC.srcs/sources_1/new/sevenseg.v"
verilog xil_defaultlib  "../../../Lab4_PartC.srcs/sim_1/new/tb_sevenseg.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
