<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 400</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page400-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a400.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">17-12&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTEL® MEMORY&#160;PROTECTION&#160;EXTENSIONS</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft05">VM&#160;exits always save&#160;IA32_BNDCFGS into&#160;BNDCFGS&#160;field&#160;of VMCS; if&#160;“clear BNDCFGS” is&#160;1,&#160;VM exits clear&#160;<br/>IA32_BNDCFGS.&#160;If “load&#160;BNDCFGS”&#160;is 1,&#160;VM&#160;entry&#160;loads IA32_BNDCFGS&#160;from&#160;VMCS.&#160;If loading IA32_BNDCFGS,&#160;<br/>VM&#160;entry should check the value of that&#160;register in the guest-state area of&#160;the VMCS&#160;and cause the VM&#160;entry to fail&#160;<br/>(late)&#160;if&#160;the value&#160;is one&#160;that would&#160;causes&#160;WRMSR&#160;to&#160;fault if executed&#160;in ring&#160;0.</p>
<p style="position:absolute;top:200px;left:68px;white-space:nowrap" class="ft03">17.5.8&#160;</p>
<p style="position:absolute;top:200px;left:148px;white-space:nowrap" class="ft03">Support of&#160;Intel MPX in Intel TSX</p>
<p style="position:absolute;top:229px;left:68px;white-space:nowrap" class="ft02">For&#160;some&#160;processor implementations, the&#160;following&#160;Intel MPX instructions may&#160;always cause&#160;transactional aborts:</p>
<p style="position:absolute;top:251px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:252px;left:93px;white-space:nowrap" class="ft05">An&#160;Intel TSX transaction abort&#160;will&#160;occur&#160;in case&#160;of&#160;legacy branch&#160;(that causes bounds registers INIT) when at&#160;<br/>least one&#160;bounds register&#160;was in&#160;a NON-INIT&#160;state.</p>
<p style="position:absolute;top:290px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:291px;left:93px;white-space:nowrap" class="ft02">An Intel TSX transaction&#160;abort will occur&#160;in&#160;case&#160;of&#160;a BNDLDX&#160;&amp; BNDSTX instruction on&#160;non-flat&#160;segment.</p>
<p style="position:absolute;top:313px;left:68px;white-space:nowrap" class="ft05">Intel MPX Instructions (including BND prefix&#160;+ branch instructions) not enumerated&#160;above&#160;as causing transactional&#160;<br/>abort&#160;when used&#160;inside a&#160;transaction will&#160;typically not cause&#160;an Intel TSX&#160;transaction to&#160;abort.</p>
</div>
</body>
</html>
