// Seed: 426278596
module module_0 (
    input  tri1 id_0,
    output tri1 id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input supply1 id_2,
    output tri id_3
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  assign modCall_1.type_0 = 0;
  always @(posedge id_2) begin : LABEL_0
    id_1 <= 1;
  end
  supply1 id_5;
  assign {1, id_2 == 1} = "" < id_5;
  wire id_6;
  wand id_7;
  assign id_7 = 1 ? 1 : id_2;
endmodule
