Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Minimig1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Minimig1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Minimig1"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : Minimig1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Clock.v" in library work
Compiling verilog file "../Minimig1.v" in library work
Module <clock_generator> compiled
Module <Minimig1> compiled
No errors in compilation
Analysis of file <"Minimig1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Minimig1> in library <work> with parameters.
	h_bp = "00000000000000000000000000110000"
	h_fp = "00000000000000000000000000010000"
	h_frame = "00000000000000000000001100100000"
	h_pixels = "00000000000000000000001010000000"
	h_pol = "0"
	h_pulse = "00000000000000000000000001100000"
	init_x = "00000000000000000000000101000000"
	init_y = "00000000000000000000000011110000"
	square_size = "00000000000000000000000000001010"
	v_bp = "00000000000000000000000000100001"
	v_fp = "00000000000000000000000000001010"
	v_frame = "00000000000000000000001000001101"
	v_pixels = "00000000000000000000000111100000"
	v_pol = "1"
	v_pulse = "00000000000000000000000000000010"

Analyzing hierarchy for module <clock_generator> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Minimig1>.
	h_bp = 32'sb00000000000000000000000000110000
	h_fp = 32'sb00000000000000000000000000010000
	h_frame = 32'sb00000000000000000000001100100000
	h_pixels = 32'sb00000000000000000000001010000000
	h_pol = 1'b0
	h_pulse = 32'sb00000000000000000000000001100000
	init_x = 32'sb00000000000000000000000101000000
	init_y = 32'sb00000000000000000000000011110000
	square_size = 32'sb00000000000000000000000000001010
	v_bp = 32'sb00000000000000000000000000100001
	v_fp = 32'sb00000000000000000000000000001010
	v_frame = 32'sb00000000000000000000001000001101
	v_pixels = 32'sb00000000000000000000000111100000
	v_pol = 1'b1
	v_pulse = 32'sb00000000000000000000000000000010
Module <Minimig1> is correct for synthesis.
 
Analyzing module <clock_generator> in library <work>.
Module <clock_generator> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <mclk_buf> in unit <clock_generator>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <mclk_buf> in unit <clock_generator>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <mclk_buf> in unit <clock_generator>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <mclk_buf> in unit <clock_generator>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <pll> in unit <clock_generator>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <pll> in unit <clock_generator>.
    Set user-defined property "CLKFX_MULTIPLY =  32" for instance <pll> in unit <clock_generator>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <pll> in unit <clock_generator>.
    Set user-defined property "CLKIN_PERIOD =  225.000000" for instance <pll> in unit <clock_generator>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <pll> in unit <clock_generator>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <pll> in unit <clock_generator>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <pll> in unit <clock_generator>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <pll> in unit <clock_generator>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <pll> in unit <clock_generator>.
    Set user-defined property "DSS_MODE =  NONE" for instance <pll> in unit <clock_generator>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <pll> in unit <clock_generator>.
    Set user-defined property "FACTORY_JF =  C080" for instance <pll> in unit <clock_generator>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <pll> in unit <clock_generator>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <pll> in unit <clock_generator>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <pll> in unit <clock_generator>.
    Set user-defined property "CLKDV_DIVIDE =  4.000000" for instance <dll> in unit <clock_generator>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <dll> in unit <clock_generator>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <dll> in unit <clock_generator>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dll> in unit <clock_generator>.
    Set user-defined property "CLKIN_PERIOD =  35.000000" for instance <dll> in unit <clock_generator>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dll> in unit <clock_generator>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dll> in unit <clock_generator>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dll> in unit <clock_generator>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dll> in unit <clock_generator>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dll> in unit <clock_generator>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dll> in unit <clock_generator>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dll> in unit <clock_generator>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dll> in unit <clock_generator>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dll> in unit <clock_generator>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <dll> in unit <clock_generator>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dll> in unit <clock_generator>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_generator>.
    Related source file is "../Clock.v".
    Found 1-bit register for signal <clk90_reg>.
    Found 4-bit down counter for signal <ediv>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock_generator> synthesized.


Synthesizing Unit <Minimig1>.
    Related source file is "../Minimig1.v".
WARNING:Xst:653 - Signal <vga_vs_r> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <vga_r_r> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <vga_hs_r> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <vga_g_r> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <vga_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <vga_b_r> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <u_sq_pos_y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <u_arr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <timer_t> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sq_pos_y> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <sq_pos_x> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:1780 - Signal <reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_sq_pos_x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <r_arr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <qclk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ps2_data_reg_prev1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ps2_data_reg_prev> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ps2_data_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ps2_dat_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ps2_cntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ps2_clk_pos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ps2_clk_buf> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <l_sq_pos_x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <l_arr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <e> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <disp_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d_sq_pos_y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d_arr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c_ver> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c_row> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c_hor> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c_col> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Minimig1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Minimig1> ...

Optimizing unit <clock_generator> ...
WARNING:Xst:2677 - Node <C1/ediv_3> of sequential type is unconnected in block <Minimig1>.
WARNING:Xst:2677 - Node <C1/ediv_2> of sequential type is unconnected in block <Minimig1>.
WARNING:Xst:2677 - Node <C1/ediv_0> of sequential type is unconnected in block <Minimig1>.
WARNING:Xst:2677 - Node <C1/ediv_1> of sequential type is unconnected in block <Minimig1>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Minimig1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Minimig1.ngr
Top Level Output File Name         : Minimig1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 1
#      GND                         : 1
# FlipFlops/Latches                : 1
#      FD                          : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 15
#      IBUFG                       : 1
#      OBUF                        : 14
# DCMs                             : 2
#      DCM                         : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                        1  out of   3584     0%  
 Number of Slice Flip Flops:              1  out of   7168     0%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    141    10%  
 Number of GCLKs:                         3  out of      8    37%  
 Number of DCMs:                          2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
i_clock                            | C1/pll:CLKFX+C1/dll:CLK0| 1     |
-----------------------------------+-------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.23 secs
 
--> 


Total memory usage is 516552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    0 (   0 filtered)

