// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_runTestAfterInit_Block_entry15_proc5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        inputAOV,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        errorInTask_address0,
        errorInTask_ce0,
        errorInTask_we0,
        errorInTask_d0,
        errorInTask_q0,
        outcomeInRam_address0,
        outcomeInRam_ce0,
        outcomeInRam_we0,
        outcomeInRam_d0,
        failedTask,
        failedTask_ap_vld,
        failedTask_ap_ack,
        regions_address0,
        regions_ce0,
        regions_we0,
        regions_d0,
        regions_q0,
        regions_address1,
        regions_ce1,
        regions_we1,
        regions_d1,
        regions_q1,
        regions_1_address0,
        regions_1_ce0,
        regions_1_we0,
        regions_1_d0,
        regions_1_q0,
        regions_1_address1,
        regions_1_ce1,
        regions_1_we1,
        regions_1_d1,
        regions_1_q1,
        regions_2_address0,
        regions_2_ce0,
        regions_2_we0,
        regions_2_d0,
        regions_2_q0,
        regions_2_address1,
        regions_2_ce1,
        regions_2_we1,
        regions_2_d1,
        regions_2_q1,
        regions_3_address0,
        regions_3_ce0,
        regions_3_we0,
        regions_3_d0,
        regions_3_q0,
        regions_3_address1,
        regions_3_ce1,
        regions_3_we1,
        regions_3_d1,
        regions_3_q1,
        regions_4_address0,
        regions_4_ce0,
        regions_4_we0,
        regions_4_d0,
        regions_4_q0,
        regions_4_address1,
        regions_4_ce1,
        regions_4_we1,
        regions_4_d1,
        regions_4_q1,
        regions_5_address0,
        regions_5_ce0,
        regions_5_we0,
        regions_5_d0,
        regions_5_q0,
        regions_5_address1,
        regions_5_ce1,
        regions_5_we1,
        regions_5_d1,
        regions_5_q1,
        n_regions_V_address0,
        n_regions_V_ce0,
        n_regions_V_we0,
        n_regions_V_d0,
        n_regions_V_q0
);

parameter    ap_ST_fsm_state1 = 78'd1;
parameter    ap_ST_fsm_state2 = 78'd2;
parameter    ap_ST_fsm_state3 = 78'd4;
parameter    ap_ST_fsm_state4 = 78'd8;
parameter    ap_ST_fsm_state5 = 78'd16;
parameter    ap_ST_fsm_state6 = 78'd32;
parameter    ap_ST_fsm_state7 = 78'd64;
parameter    ap_ST_fsm_state8 = 78'd128;
parameter    ap_ST_fsm_state9 = 78'd256;
parameter    ap_ST_fsm_state10 = 78'd512;
parameter    ap_ST_fsm_state11 = 78'd1024;
parameter    ap_ST_fsm_state12 = 78'd2048;
parameter    ap_ST_fsm_state13 = 78'd4096;
parameter    ap_ST_fsm_state14 = 78'd8192;
parameter    ap_ST_fsm_state15 = 78'd16384;
parameter    ap_ST_fsm_state16 = 78'd32768;
parameter    ap_ST_fsm_state17 = 78'd65536;
parameter    ap_ST_fsm_state18 = 78'd131072;
parameter    ap_ST_fsm_state19 = 78'd262144;
parameter    ap_ST_fsm_state20 = 78'd524288;
parameter    ap_ST_fsm_state21 = 78'd1048576;
parameter    ap_ST_fsm_state22 = 78'd2097152;
parameter    ap_ST_fsm_state23 = 78'd4194304;
parameter    ap_ST_fsm_state24 = 78'd8388608;
parameter    ap_ST_fsm_state25 = 78'd16777216;
parameter    ap_ST_fsm_state26 = 78'd33554432;
parameter    ap_ST_fsm_state27 = 78'd67108864;
parameter    ap_ST_fsm_state28 = 78'd134217728;
parameter    ap_ST_fsm_state29 = 78'd268435456;
parameter    ap_ST_fsm_state30 = 78'd536870912;
parameter    ap_ST_fsm_state31 = 78'd1073741824;
parameter    ap_ST_fsm_state32 = 78'd2147483648;
parameter    ap_ST_fsm_state33 = 78'd4294967296;
parameter    ap_ST_fsm_state34 = 78'd8589934592;
parameter    ap_ST_fsm_state35 = 78'd17179869184;
parameter    ap_ST_fsm_state36 = 78'd34359738368;
parameter    ap_ST_fsm_state37 = 78'd68719476736;
parameter    ap_ST_fsm_state38 = 78'd137438953472;
parameter    ap_ST_fsm_state39 = 78'd274877906944;
parameter    ap_ST_fsm_state40 = 78'd549755813888;
parameter    ap_ST_fsm_state41 = 78'd1099511627776;
parameter    ap_ST_fsm_state42 = 78'd2199023255552;
parameter    ap_ST_fsm_state43 = 78'd4398046511104;
parameter    ap_ST_fsm_state44 = 78'd8796093022208;
parameter    ap_ST_fsm_state45 = 78'd17592186044416;
parameter    ap_ST_fsm_state46 = 78'd35184372088832;
parameter    ap_ST_fsm_state47 = 78'd70368744177664;
parameter    ap_ST_fsm_state48 = 78'd140737488355328;
parameter    ap_ST_fsm_state49 = 78'd281474976710656;
parameter    ap_ST_fsm_state50 = 78'd562949953421312;
parameter    ap_ST_fsm_state51 = 78'd1125899906842624;
parameter    ap_ST_fsm_state52 = 78'd2251799813685248;
parameter    ap_ST_fsm_state53 = 78'd4503599627370496;
parameter    ap_ST_fsm_state54 = 78'd9007199254740992;
parameter    ap_ST_fsm_state55 = 78'd18014398509481984;
parameter    ap_ST_fsm_state56 = 78'd36028797018963968;
parameter    ap_ST_fsm_state57 = 78'd72057594037927936;
parameter    ap_ST_fsm_state58 = 78'd144115188075855872;
parameter    ap_ST_fsm_state59 = 78'd288230376151711744;
parameter    ap_ST_fsm_state60 = 78'd576460752303423488;
parameter    ap_ST_fsm_state61 = 78'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 78'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 78'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 78'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 78'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 78'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 78'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 78'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 78'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 78'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 78'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 78'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 78'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 78'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 78'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 78'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 78'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 78'd151115727451828646838272;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] inputAOV;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
output  [3:0] errorInTask_address0;
output   errorInTask_ce0;
output   errorInTask_we0;
output  [7:0] errorInTask_d0;
input  [7:0] errorInTask_q0;
output  [3:0] outcomeInRam_address0;
output   outcomeInRam_ce0;
output  [35:0] outcomeInRam_we0;
output  [287:0] outcomeInRam_d0;
output  [7:0] failedTask;
output   failedTask_ap_vld;
input   failedTask_ap_ack;
output  [11:0] regions_address0;
output   regions_ce0;
output   regions_we0;
output  [31:0] regions_d0;
input  [31:0] regions_q0;
output  [11:0] regions_address1;
output   regions_ce1;
output   regions_we1;
output  [31:0] regions_d1;
input  [31:0] regions_q1;
output  [11:0] regions_1_address0;
output   regions_1_ce0;
output   regions_1_we0;
output  [31:0] regions_1_d0;
input  [31:0] regions_1_q0;
output  [11:0] regions_1_address1;
output   regions_1_ce1;
output   regions_1_we1;
output  [31:0] regions_1_d1;
input  [31:0] regions_1_q1;
output  [11:0] regions_2_address0;
output   regions_2_ce0;
output   regions_2_we0;
output  [31:0] regions_2_d0;
input  [31:0] regions_2_q0;
output  [11:0] regions_2_address1;
output   regions_2_ce1;
output   regions_2_we1;
output  [31:0] regions_2_d1;
input  [31:0] regions_2_q1;
output  [11:0] regions_3_address0;
output   regions_3_ce0;
output   regions_3_we0;
output  [31:0] regions_3_d0;
input  [31:0] regions_3_q0;
output  [11:0] regions_3_address1;
output   regions_3_ce1;
output   regions_3_we1;
output  [31:0] regions_3_d1;
input  [31:0] regions_3_q1;
output  [11:0] regions_4_address0;
output   regions_4_ce0;
output   regions_4_we0;
output  [31:0] regions_4_d0;
input  [31:0] regions_4_q0;
output  [11:0] regions_4_address1;
output   regions_4_ce1;
output   regions_4_we1;
output  [31:0] regions_4_d1;
input  [31:0] regions_4_q1;
output  [11:0] regions_5_address0;
output   regions_5_ce0;
output   regions_5_we0;
output  [31:0] regions_5_d0;
input  [31:0] regions_5_q0;
output  [11:0] regions_5_address1;
output   regions_5_ce1;
output   regions_5_we1;
output  [31:0] regions_5_d1;
input  [31:0] regions_5_q1;
output  [5:0] n_regions_V_address0;
output   n_regions_V_ce0;
output   n_regions_V_we0;
output  [7:0] n_regions_V_d0;
input  [7:0] n_regions_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg[3:0] errorInTask_address0;
reg errorInTask_ce0;
reg errorInTask_we0;
reg[11:0] regions_address0;
reg regions_ce0;
reg regions_we0;
reg regions_ce1;
reg regions_we1;
reg[11:0] regions_1_address0;
reg regions_1_ce0;
reg regions_1_we0;
reg regions_1_ce1;
reg regions_1_we1;
reg[11:0] regions_2_address0;
reg regions_2_ce0;
reg regions_2_we0;
reg regions_2_ce1;
reg regions_2_we1;
reg[11:0] regions_3_address0;
reg regions_3_ce0;
reg regions_3_we0;
reg regions_3_ce1;
reg regions_3_we1;
reg[5:0] n_regions_V_address0;
reg n_regions_V_ce0;
reg n_regions_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [77:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_AR;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state71;
reg   [511:0] gmem_addr_read_reg_452;
wire   [7:0] empty_fu_270_p1;
reg   [7:0] empty_reg_459;
reg   [31:0] tmp_reg_465;
reg   [31:0] tmp_22_reg_470;
reg   [31:0] tmp_s_reg_475;
reg   [31:0] tmp_56_reg_480;
reg   [31:0] tmp_57_reg_485;
reg   [31:0] tmp_58_reg_490;
reg   [31:0] tmp_59_reg_495;
reg   [31:0] tmp_60_reg_500;
reg   [7:0] agg_tmp_reg_505;
reg   [15:0] agg_tmp1_reg_511;
reg   [7:0] tmp_61_reg_516;
wire   [31:0] contr_AOV_fu_384_p1;
reg   [31:0] contr_AOV_reg_520;
wire    ap_CS_fsm_state72;
wire   [31:0] contr_AOV_1_fu_388_p1;
reg   [31:0] contr_AOV_1_reg_527;
wire   [31:0] contr_AOV_2_fu_392_p1;
reg   [31:0] contr_AOV_2_reg_534;
wire   [31:0] contr_AOV_3_fu_396_p1;
reg   [31:0] contr_AOV_3_reg_541;
wire   [31:0] contr_AOV_4_fu_400_p1;
reg   [31:0] contr_AOV_4_reg_548;
wire   [31:0] contr_AOV_5_fu_404_p1;
reg   [31:0] contr_AOV_5_reg_555;
wire   [31:0] contr_AOV_6_fu_408_p1;
reg   [31:0] contr_AOV_6_reg_562;
wire   [31:0] contr_AOV_7_fu_412_p1;
reg   [31:0] contr_AOV_7_reg_569;
wire   [5:0] trunc_ln583_fu_416_p1;
reg   [5:0] trunc_ln583_reg_576;
reg   [3:0] trunc_ln_reg_586;
wire    ap_CS_fsm_state73;
wire   [0:0] icmp_ln578_fu_433_p2;
wire   [5:0] trunc_ln579_fu_443_p1;
reg   [5:0] trunc_ln579_reg_599;
reg   [7:0] n_regions_V_load_reg_604;
wire    ap_CS_fsm_state74;
wire   [0:0] grp_run_test_fu_203_ap_return;
reg   [0:0] error_reg_609;
wire    ap_CS_fsm_state75;
wire    grp_insert_point_fu_176_ap_start;
wire    grp_insert_point_fu_176_ap_done;
wire    grp_insert_point_fu_176_ap_idle;
wire    grp_insert_point_fu_176_ap_ready;
wire   [11:0] grp_insert_point_fu_176_regions_min_0_address0;
wire    grp_insert_point_fu_176_regions_min_0_ce0;
wire    grp_insert_point_fu_176_regions_min_0_we0;
wire   [31:0] grp_insert_point_fu_176_regions_min_0_d0;
wire   [11:0] grp_insert_point_fu_176_regions_min_0_address1;
wire    grp_insert_point_fu_176_regions_min_0_ce1;
wire    grp_insert_point_fu_176_regions_min_0_we1;
wire   [31:0] grp_insert_point_fu_176_regions_min_0_d1;
wire   [11:0] grp_insert_point_fu_176_regions_min_1_address0;
wire    grp_insert_point_fu_176_regions_min_1_ce0;
wire    grp_insert_point_fu_176_regions_min_1_we0;
wire   [31:0] grp_insert_point_fu_176_regions_min_1_d0;
wire   [11:0] grp_insert_point_fu_176_regions_min_1_address1;
wire    grp_insert_point_fu_176_regions_min_1_ce1;
wire    grp_insert_point_fu_176_regions_min_1_we1;
wire   [31:0] grp_insert_point_fu_176_regions_min_1_d1;
wire   [11:0] grp_insert_point_fu_176_regions_max_0_address0;
wire    grp_insert_point_fu_176_regions_max_0_ce0;
wire    grp_insert_point_fu_176_regions_max_0_we0;
wire   [31:0] grp_insert_point_fu_176_regions_max_0_d0;
wire   [11:0] grp_insert_point_fu_176_regions_max_0_address1;
wire    grp_insert_point_fu_176_regions_max_0_ce1;
wire    grp_insert_point_fu_176_regions_max_0_we1;
wire   [31:0] grp_insert_point_fu_176_regions_max_0_d1;
wire   [11:0] grp_insert_point_fu_176_regions_max_1_address0;
wire    grp_insert_point_fu_176_regions_max_1_ce0;
wire    grp_insert_point_fu_176_regions_max_1_we0;
wire   [31:0] grp_insert_point_fu_176_regions_max_1_d0;
wire   [11:0] grp_insert_point_fu_176_regions_max_1_address1;
wire    grp_insert_point_fu_176_regions_max_1_ce1;
wire    grp_insert_point_fu_176_regions_max_1_we1;
wire   [31:0] grp_insert_point_fu_176_regions_max_1_d1;
wire   [11:0] grp_insert_point_fu_176_regions_center_0_address0;
wire    grp_insert_point_fu_176_regions_center_0_ce0;
wire    grp_insert_point_fu_176_regions_center_0_we0;
wire   [31:0] grp_insert_point_fu_176_regions_center_0_d0;
wire   [11:0] grp_insert_point_fu_176_regions_center_0_address1;
wire    grp_insert_point_fu_176_regions_center_0_ce1;
wire    grp_insert_point_fu_176_regions_center_0_we1;
wire   [31:0] grp_insert_point_fu_176_regions_center_0_d1;
wire   [11:0] grp_insert_point_fu_176_regions_center_1_address0;
wire    grp_insert_point_fu_176_regions_center_1_ce0;
wire    grp_insert_point_fu_176_regions_center_1_we0;
wire   [31:0] grp_insert_point_fu_176_regions_center_1_d0;
wire   [11:0] grp_insert_point_fu_176_regions_center_1_address1;
wire    grp_insert_point_fu_176_regions_center_1_ce1;
wire    grp_insert_point_fu_176_regions_center_1_we1;
wire   [31:0] grp_insert_point_fu_176_regions_center_1_d1;
wire   [5:0] grp_insert_point_fu_176_n_regions_address0;
wire    grp_insert_point_fu_176_n_regions_ce0;
wire    grp_insert_point_fu_176_n_regions_we0;
wire   [7:0] grp_insert_point_fu_176_n_regions_d0;
wire   [31:0] grp_insert_point_fu_176_grp_fu_614_p_din0;
wire   [31:0] grp_insert_point_fu_176_grp_fu_614_p_din1;
wire   [4:0] grp_insert_point_fu_176_grp_fu_614_p_opcode;
wire    grp_insert_point_fu_176_grp_fu_614_p_ce;
wire   [31:0] grp_insert_point_fu_176_grp_fu_618_p_din0;
wire   [31:0] grp_insert_point_fu_176_grp_fu_618_p_din1;
wire   [4:0] grp_insert_point_fu_176_grp_fu_618_p_opcode;
wire    grp_insert_point_fu_176_grp_fu_618_p_ce;
wire   [31:0] grp_insert_point_fu_176_grp_fu_622_p_din0;
wire   [31:0] grp_insert_point_fu_176_grp_fu_622_p_din1;
wire   [4:0] grp_insert_point_fu_176_grp_fu_622_p_opcode;
wire    grp_insert_point_fu_176_grp_fu_622_p_ce;
wire    grp_run_test_fu_203_ap_start;
wire    grp_run_test_fu_203_ap_done;
wire    grp_run_test_fu_203_ap_idle;
wire    grp_run_test_fu_203_ap_ready;
wire   [11:0] grp_run_test_fu_203_regions_min_0_address0;
wire    grp_run_test_fu_203_regions_min_0_ce0;
wire   [11:0] grp_run_test_fu_203_regions_min_1_address0;
wire    grp_run_test_fu_203_regions_min_1_ce0;
wire   [11:0] grp_run_test_fu_203_regions_max_0_address0;
wire    grp_run_test_fu_203_regions_max_0_ce0;
wire   [11:0] grp_run_test_fu_203_regions_max_1_address0;
wire    grp_run_test_fu_203_regions_max_1_ce0;
wire   [31:0] grp_run_test_fu_203_grp_fu_614_p_din0;
wire   [31:0] grp_run_test_fu_203_grp_fu_614_p_din1;
wire   [4:0] grp_run_test_fu_203_grp_fu_614_p_opcode;
wire    grp_run_test_fu_203_grp_fu_614_p_ce;
wire   [31:0] grp_run_test_fu_203_grp_fu_618_p_din0;
wire   [31:0] grp_run_test_fu_203_grp_fu_618_p_din1;
wire   [4:0] grp_run_test_fu_203_grp_fu_618_p_opcode;
wire    grp_run_test_fu_203_grp_fu_618_p_ce;
wire   [31:0] grp_run_test_fu_203_grp_fu_622_p_din0;
wire   [31:0] grp_run_test_fu_203_grp_fu_622_p_din1;
wire   [4:0] grp_run_test_fu_203_grp_fu_622_p_opcode;
wire    grp_run_test_fu_203_grp_fu_622_p_ce;
wire    grp_writeOutcome_fu_226_ap_start;
wire    grp_writeOutcome_fu_226_ap_done;
wire    grp_writeOutcome_fu_226_ap_idle;
wire    grp_writeOutcome_fu_226_ap_ready;
wire   [3:0] grp_writeOutcome_fu_226_errorInTask_address0;
wire    grp_writeOutcome_fu_226_errorInTask_ce0;
wire    grp_writeOutcome_fu_226_errorInTask_we0;
wire   [7:0] grp_writeOutcome_fu_226_errorInTask_d0;
wire   [3:0] grp_writeOutcome_fu_226_outcomeInRam_address0;
wire    grp_writeOutcome_fu_226_outcomeInRam_ce0;
wire   [35:0] grp_writeOutcome_fu_226_outcomeInRam_we0;
wire   [287:0] grp_writeOutcome_fu_226_outcomeInRam_d0;
wire   [7:0] grp_writeOutcome_fu_226_failedTask;
wire    grp_writeOutcome_fu_226_failedTask_ap_vld;
wire    grp_writeOutcome_fu_226_failedTask_ap_ack;
reg    grp_insert_point_fu_176_ap_start_reg;
reg    grp_run_test_fu_203_ap_start_reg;
reg    grp_writeOutcome_fu_226_ap_start_reg;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state77;
wire   [63:0] zext_ln587_fu_420_p1;
wire   [63:0] zext_ln587_1_fu_439_p1;
wire  signed [63:0] p_cast_cast_fu_259_p1;
reg    ap_block_state1;
reg    ap_block_state73_on_subcall_done;
wire   [57:0] p_cast_fu_249_p4;
wire   [0:0] grp_fu_614_p2;
reg   [31:0] grp_fu_614_p0;
reg   [31:0] grp_fu_614_p1;
reg    grp_fu_614_ce;
reg   [4:0] grp_fu_614_opcode;
wire   [0:0] grp_fu_618_p2;
reg   [31:0] grp_fu_618_p0;
reg   [31:0] grp_fu_618_p1;
reg    grp_fu_618_ce;
reg   [4:0] grp_fu_618_opcode;
wire   [0:0] grp_fu_622_p2;
reg   [31:0] grp_fu_622_p0;
reg   [31:0] grp_fu_622_p1;
reg    grp_fu_622_ce;
reg   [4:0] grp_fu_622_opcode;
wire    ap_CS_fsm_state78;
wire    regslice_forward_failedTask_U_apdone_blk;
reg   [77:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
reg    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    failedTask_ap_ack_int_regslice;
wire    regslice_forward_failedTask_U_vld_out;
reg    ap_condition_1230;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 78'd1;
#0 grp_insert_point_fu_176_ap_start_reg = 1'b0;
#0 grp_run_test_fu_203_ap_start_reg = 1'b0;
#0 grp_writeOutcome_fu_226_ap_start_reg = 1'b0;
end

run_insert_point grp_insert_point_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_insert_point_fu_176_ap_start),
    .ap_done(grp_insert_point_fu_176_ap_done),
    .ap_idle(grp_insert_point_fu_176_ap_idle),
    .ap_ready(grp_insert_point_fu_176_ap_ready),
    .regions_min_0_address0(grp_insert_point_fu_176_regions_min_0_address0),
    .regions_min_0_ce0(grp_insert_point_fu_176_regions_min_0_ce0),
    .regions_min_0_we0(grp_insert_point_fu_176_regions_min_0_we0),
    .regions_min_0_d0(grp_insert_point_fu_176_regions_min_0_d0),
    .regions_min_0_q0(regions_q0),
    .regions_min_0_address1(grp_insert_point_fu_176_regions_min_0_address1),
    .regions_min_0_ce1(grp_insert_point_fu_176_regions_min_0_ce1),
    .regions_min_0_we1(grp_insert_point_fu_176_regions_min_0_we1),
    .regions_min_0_d1(grp_insert_point_fu_176_regions_min_0_d1),
    .regions_min_0_q1(regions_q1),
    .regions_min_0_offset(trunc_ln583_reg_576),
    .regions_min_1_address0(grp_insert_point_fu_176_regions_min_1_address0),
    .regions_min_1_ce0(grp_insert_point_fu_176_regions_min_1_ce0),
    .regions_min_1_we0(grp_insert_point_fu_176_regions_min_1_we0),
    .regions_min_1_d0(grp_insert_point_fu_176_regions_min_1_d0),
    .regions_min_1_q0(regions_1_q0),
    .regions_min_1_address1(grp_insert_point_fu_176_regions_min_1_address1),
    .regions_min_1_ce1(grp_insert_point_fu_176_regions_min_1_ce1),
    .regions_min_1_we1(grp_insert_point_fu_176_regions_min_1_we1),
    .regions_min_1_d1(grp_insert_point_fu_176_regions_min_1_d1),
    .regions_min_1_q1(regions_1_q1),
    .regions_max_0_address0(grp_insert_point_fu_176_regions_max_0_address0),
    .regions_max_0_ce0(grp_insert_point_fu_176_regions_max_0_ce0),
    .regions_max_0_we0(grp_insert_point_fu_176_regions_max_0_we0),
    .regions_max_0_d0(grp_insert_point_fu_176_regions_max_0_d0),
    .regions_max_0_q0(regions_2_q0),
    .regions_max_0_address1(grp_insert_point_fu_176_regions_max_0_address1),
    .regions_max_0_ce1(grp_insert_point_fu_176_regions_max_0_ce1),
    .regions_max_0_we1(grp_insert_point_fu_176_regions_max_0_we1),
    .regions_max_0_d1(grp_insert_point_fu_176_regions_max_0_d1),
    .regions_max_0_q1(regions_2_q1),
    .regions_max_1_address0(grp_insert_point_fu_176_regions_max_1_address0),
    .regions_max_1_ce0(grp_insert_point_fu_176_regions_max_1_ce0),
    .regions_max_1_we0(grp_insert_point_fu_176_regions_max_1_we0),
    .regions_max_1_d0(grp_insert_point_fu_176_regions_max_1_d0),
    .regions_max_1_q0(regions_3_q0),
    .regions_max_1_address1(grp_insert_point_fu_176_regions_max_1_address1),
    .regions_max_1_ce1(grp_insert_point_fu_176_regions_max_1_ce1),
    .regions_max_1_we1(grp_insert_point_fu_176_regions_max_1_we1),
    .regions_max_1_d1(grp_insert_point_fu_176_regions_max_1_d1),
    .regions_max_1_q1(regions_3_q1),
    .regions_center_0_address0(grp_insert_point_fu_176_regions_center_0_address0),
    .regions_center_0_ce0(grp_insert_point_fu_176_regions_center_0_ce0),
    .regions_center_0_we0(grp_insert_point_fu_176_regions_center_0_we0),
    .regions_center_0_d0(grp_insert_point_fu_176_regions_center_0_d0),
    .regions_center_0_q0(regions_4_q0),
    .regions_center_0_address1(grp_insert_point_fu_176_regions_center_0_address1),
    .regions_center_0_ce1(grp_insert_point_fu_176_regions_center_0_ce1),
    .regions_center_0_we1(grp_insert_point_fu_176_regions_center_0_we1),
    .regions_center_0_d1(grp_insert_point_fu_176_regions_center_0_d1),
    .regions_center_0_q1(regions_4_q1),
    .regions_center_1_address0(grp_insert_point_fu_176_regions_center_1_address0),
    .regions_center_1_ce0(grp_insert_point_fu_176_regions_center_1_ce0),
    .regions_center_1_we0(grp_insert_point_fu_176_regions_center_1_we0),
    .regions_center_1_d0(grp_insert_point_fu_176_regions_center_1_d0),
    .regions_center_1_q0(regions_5_q0),
    .regions_center_1_address1(grp_insert_point_fu_176_regions_center_1_address1),
    .regions_center_1_ce1(grp_insert_point_fu_176_regions_center_1_ce1),
    .regions_center_1_we1(grp_insert_point_fu_176_regions_center_1_we1),
    .regions_center_1_d1(grp_insert_point_fu_176_regions_center_1_d1),
    .regions_center_1_q1(regions_5_q1),
    .n_regions_address0(grp_insert_point_fu_176_n_regions_address0),
    .n_regions_ce0(grp_insert_point_fu_176_n_regions_ce0),
    .n_regions_we0(grp_insert_point_fu_176_n_regions_we0),
    .n_regions_d0(grp_insert_point_fu_176_n_regions_d0),
    .n_regions_q0(n_regions_V_q0),
    .d_read(contr_AOV_reg_520),
    .d_read_39(contr_AOV_1_reg_527),
    .d_read_40(contr_AOV_2_reg_534),
    .d_read_41(contr_AOV_3_reg_541),
    .d_read_42(contr_AOV_4_reg_548),
    .d_read_43(contr_AOV_5_reg_555),
    .d_read_44(contr_AOV_6_reg_562),
    .d_read_45(contr_AOV_7_reg_569),
    .grp_fu_614_p_din0(grp_insert_point_fu_176_grp_fu_614_p_din0),
    .grp_fu_614_p_din1(grp_insert_point_fu_176_grp_fu_614_p_din1),
    .grp_fu_614_p_opcode(grp_insert_point_fu_176_grp_fu_614_p_opcode),
    .grp_fu_614_p_dout0(grp_fu_614_p2),
    .grp_fu_614_p_ce(grp_insert_point_fu_176_grp_fu_614_p_ce),
    .grp_fu_618_p_din0(grp_insert_point_fu_176_grp_fu_618_p_din0),
    .grp_fu_618_p_din1(grp_insert_point_fu_176_grp_fu_618_p_din1),
    .grp_fu_618_p_opcode(grp_insert_point_fu_176_grp_fu_618_p_opcode),
    .grp_fu_618_p_dout0(grp_fu_618_p2),
    .grp_fu_618_p_ce(grp_insert_point_fu_176_grp_fu_618_p_ce),
    .grp_fu_622_p_din0(grp_insert_point_fu_176_grp_fu_622_p_din0),
    .grp_fu_622_p_din1(grp_insert_point_fu_176_grp_fu_622_p_din1),
    .grp_fu_622_p_opcode(grp_insert_point_fu_176_grp_fu_622_p_opcode),
    .grp_fu_622_p_dout0(grp_fu_622_p2),
    .grp_fu_622_p_ce(grp_insert_point_fu_176_grp_fu_622_p_ce)
);

run_run_test grp_run_test_fu_203(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_test_fu_203_ap_start),
    .ap_done(grp_run_test_fu_203_ap_done),
    .ap_idle(grp_run_test_fu_203_ap_idle),
    .ap_ready(grp_run_test_fu_203_ap_ready),
    .regions_min_0_address0(grp_run_test_fu_203_regions_min_0_address0),
    .regions_min_0_ce0(grp_run_test_fu_203_regions_min_0_ce0),
    .regions_min_0_q0(regions_q0),
    .regions_min_0_offset(trunc_ln579_reg_599),
    .regions_min_1_address0(grp_run_test_fu_203_regions_min_1_address0),
    .regions_min_1_ce0(grp_run_test_fu_203_regions_min_1_ce0),
    .regions_min_1_q0(regions_1_q0),
    .regions_max_0_address0(grp_run_test_fu_203_regions_max_0_address0),
    .regions_max_0_ce0(grp_run_test_fu_203_regions_max_0_ce0),
    .regions_max_0_q0(regions_2_q0),
    .regions_max_1_address0(grp_run_test_fu_203_regions_max_1_address0),
    .regions_max_1_ce0(grp_run_test_fu_203_regions_max_1_ce0),
    .regions_max_1_q0(regions_3_q0),
    .n_regions(n_regions_V_load_reg_604),
    .p_read1(contr_AOV_reg_520),
    .p_read2(contr_AOV_1_reg_527),
    .p_read3(contr_AOV_2_reg_534),
    .p_read4(contr_AOV_3_reg_541),
    .p_read5(contr_AOV_4_reg_548),
    .p_read6(contr_AOV_5_reg_555),
    .p_read7(contr_AOV_6_reg_562),
    .p_read8(contr_AOV_7_reg_569),
    .ap_return(grp_run_test_fu_203_ap_return),
    .grp_fu_614_p_din0(grp_run_test_fu_203_grp_fu_614_p_din0),
    .grp_fu_614_p_din1(grp_run_test_fu_203_grp_fu_614_p_din1),
    .grp_fu_614_p_opcode(grp_run_test_fu_203_grp_fu_614_p_opcode),
    .grp_fu_614_p_dout0(grp_fu_614_p2),
    .grp_fu_614_p_ce(grp_run_test_fu_203_grp_fu_614_p_ce),
    .grp_fu_618_p_din0(grp_run_test_fu_203_grp_fu_618_p_din0),
    .grp_fu_618_p_din1(grp_run_test_fu_203_grp_fu_618_p_din1),
    .grp_fu_618_p_opcode(grp_run_test_fu_203_grp_fu_618_p_opcode),
    .grp_fu_618_p_dout0(grp_fu_618_p2),
    .grp_fu_618_p_ce(grp_run_test_fu_203_grp_fu_618_p_ce),
    .grp_fu_622_p_din0(grp_run_test_fu_203_grp_fu_622_p_din0),
    .grp_fu_622_p_din1(grp_run_test_fu_203_grp_fu_622_p_din1),
    .grp_fu_622_p_opcode(grp_run_test_fu_203_grp_fu_622_p_opcode),
    .grp_fu_622_p_dout0(grp_fu_622_p2),
    .grp_fu_622_p_ce(grp_run_test_fu_203_grp_fu_622_p_ce)
);

run_writeOutcome grp_writeOutcome_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_writeOutcome_fu_226_ap_start),
    .ap_done(grp_writeOutcome_fu_226_ap_done),
    .ap_idle(grp_writeOutcome_fu_226_ap_idle),
    .ap_ready(grp_writeOutcome_fu_226_ap_ready),
    .errorInTask_address0(grp_writeOutcome_fu_226_errorInTask_address0),
    .errorInTask_ce0(grp_writeOutcome_fu_226_errorInTask_ce0),
    .errorInTask_we0(grp_writeOutcome_fu_226_errorInTask_we0),
    .errorInTask_d0(grp_writeOutcome_fu_226_errorInTask_d0),
    .errorInTask1(trunc_ln_reg_586),
    .checkId(empty_reg_459),
    .taskId(agg_tmp_reg_505),
    .uniId(agg_tmp1_reg_511),
    .error(error_reg_609),
    .outcomeInRam_address0(grp_writeOutcome_fu_226_outcomeInRam_address0),
    .outcomeInRam_ce0(grp_writeOutcome_fu_226_outcomeInRam_ce0),
    .outcomeInRam_we0(grp_writeOutcome_fu_226_outcomeInRam_we0),
    .outcomeInRam_d0(grp_writeOutcome_fu_226_outcomeInRam_d0),
    .p_read(contr_AOV_reg_520),
    .p_read1(contr_AOV_1_reg_527),
    .p_read2(contr_AOV_2_reg_534),
    .p_read3(contr_AOV_3_reg_541),
    .p_read4(contr_AOV_4_reg_548),
    .p_read5(contr_AOV_5_reg_555),
    .p_read6(contr_AOV_6_reg_562),
    .p_read7(contr_AOV_7_reg_569),
    .failedTask(grp_writeOutcome_fu_226_failedTask),
    .failedTask_ap_vld(grp_writeOutcome_fu_226_failedTask_ap_vld),
    .failedTask_ap_ack(grp_writeOutcome_fu_226_failedTask_ap_ack)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_614_p0),
    .din1(grp_fu_614_p1),
    .ce(grp_fu_614_ce),
    .opcode(grp_fu_614_opcode),
    .dout(grp_fu_614_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_618_p0),
    .din1(grp_fu_618_p1),
    .ce(grp_fu_618_ce),
    .opcode(grp_fu_618_opcode),
    .dout(grp_fu_618_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_622_p0),
    .din1(grp_fu_622_p1),
    .ce(grp_fu_622_ce),
    .opcode(grp_fu_622_opcode),
    .dout(grp_fu_622_p2)
);

run_regslice_forward #(
    .DataWidth( 8 ))
regslice_forward_failedTask_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(grp_writeOutcome_fu_226_failedTask),
    .vld_in(grp_writeOutcome_fu_226_failedTask_ap_vld),
    .ack_in(failedTask_ap_ack_int_regslice),
    .data_out(failedTask),
    .vld_out(regslice_forward_failedTask_U_vld_out),
    .ack_out(failedTask_ap_ack),
    .apdone_blk(regslice_forward_failedTask_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((regslice_forward_failedTask_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state78))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_insert_point_fu_176_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state72))) begin
            grp_insert_point_fu_176_ap_start_reg <= 1'b1;
        end else if ((grp_insert_point_fu_176_ap_ready == 1'b1)) begin
            grp_insert_point_fu_176_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_test_fu_203_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state74)) begin
            grp_run_test_fu_203_ap_start_reg <= 1'b1;
        end else if ((grp_run_test_fu_203_ap_ready == 1'b1)) begin
            grp_run_test_fu_203_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_writeOutcome_fu_226_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state76)) begin
            grp_writeOutcome_fu_226_ap_start_reg <= 1'b1;
        end else if ((grp_writeOutcome_fu_226_ap_ready == 1'b1)) begin
            grp_writeOutcome_fu_226_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        agg_tmp1_reg_511 <= {{m_axi_gmem_RDATA[31:16]}};
        agg_tmp_reg_505 <= {{m_axi_gmem_RDATA[15:8]}};
        empty_reg_459 <= empty_fu_270_p1;
        gmem_addr_read_reg_452 <= m_axi_gmem_RDATA;
        tmp_22_reg_470 <= {{m_axi_gmem_RDATA[127:96]}};
        tmp_56_reg_480 <= {{m_axi_gmem_RDATA[191:160]}};
        tmp_57_reg_485 <= {{m_axi_gmem_RDATA[223:192]}};
        tmp_58_reg_490 <= {{m_axi_gmem_RDATA[255:224]}};
        tmp_59_reg_495 <= {{m_axi_gmem_RDATA[287:256]}};
        tmp_60_reg_500 <= {{m_axi_gmem_RDATA[319:288]}};
        tmp_61_reg_516 <= {{m_axi_gmem_RDATA[39:32]}};
        tmp_reg_465 <= {{m_axi_gmem_RDATA[95:64]}};
        tmp_s_reg_475 <= {{m_axi_gmem_RDATA[159:128]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        contr_AOV_1_reg_527 <= contr_AOV_1_fu_388_p1;
        contr_AOV_2_reg_534 <= contr_AOV_2_fu_392_p1;
        contr_AOV_3_reg_541 <= contr_AOV_3_fu_396_p1;
        contr_AOV_4_reg_548 <= contr_AOV_4_fu_400_p1;
        contr_AOV_5_reg_555 <= contr_AOV_5_fu_404_p1;
        contr_AOV_6_reg_562 <= contr_AOV_6_fu_408_p1;
        contr_AOV_7_reg_569 <= contr_AOV_7_fu_412_p1;
        contr_AOV_reg_520 <= contr_AOV_fu_384_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        error_reg_609 <= grp_run_test_fu_203_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        n_regions_V_load_reg_604 <= n_regions_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln578_fu_433_p2 == 1'd1) & (tmp_61_reg_516 == 8'd2) & (1'b1 == ap_CS_fsm_state73))) begin
        trunc_ln579_reg_599 <= trunc_ln579_fu_443_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state72))) begin
        trunc_ln583_reg_576 <= trunc_ln583_fu_416_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_61_reg_516 == 8'd2) & (1'b1 == ap_CS_fsm_state73))) begin
        trunc_ln_reg_586 <= {{gmem_addr_read_reg_452[11:8]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (m_axi_gmem_ARREADY == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state73_on_subcall_done)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

assign ap_ST_fsm_state74_blk = 1'b0;

always @ (*) begin
    if ((grp_run_test_fu_203_ap_done == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if ((grp_writeOutcome_fu_226_ap_done == 1'b0)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_forward_failedTask_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((regslice_forward_failedTask_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state78))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_forward_failedTask_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state78))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        errorInTask_address0 = zext_ln587_fu_420_p1;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        errorInTask_address0 = grp_writeOutcome_fu_226_errorInTask_address0;
    end else begin
        errorInTask_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        errorInTask_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        errorInTask_ce0 = grp_writeOutcome_fu_226_errorInTask_ce0;
    end else begin
        errorInTask_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        errorInTask_we0 = grp_writeOutcome_fu_226_errorInTask_we0;
    end else begin
        errorInTask_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_614_ce = grp_run_test_fu_203_grp_fu_614_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_614_ce = grp_insert_point_fu_176_grp_fu_614_p_ce;
    end else begin
        grp_fu_614_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_614_opcode = grp_run_test_fu_203_grp_fu_614_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_614_opcode = grp_insert_point_fu_176_grp_fu_614_p_opcode;
    end else begin
        grp_fu_614_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_614_p0 = grp_run_test_fu_203_grp_fu_614_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_614_p0 = grp_insert_point_fu_176_grp_fu_614_p_din0;
    end else begin
        grp_fu_614_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_614_p1 = grp_run_test_fu_203_grp_fu_614_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_614_p1 = grp_insert_point_fu_176_grp_fu_614_p_din1;
    end else begin
        grp_fu_614_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_618_ce = grp_run_test_fu_203_grp_fu_618_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_618_ce = grp_insert_point_fu_176_grp_fu_618_p_ce;
    end else begin
        grp_fu_618_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_618_opcode = grp_run_test_fu_203_grp_fu_618_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_618_opcode = grp_insert_point_fu_176_grp_fu_618_p_opcode;
    end else begin
        grp_fu_618_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_618_p0 = grp_run_test_fu_203_grp_fu_618_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_618_p0 = grp_insert_point_fu_176_grp_fu_618_p_din0;
    end else begin
        grp_fu_618_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_618_p1 = grp_run_test_fu_203_grp_fu_618_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_618_p1 = grp_insert_point_fu_176_grp_fu_618_p_din1;
    end else begin
        grp_fu_618_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_622_ce = grp_run_test_fu_203_grp_fu_622_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_622_ce = grp_insert_point_fu_176_grp_fu_622_p_ce;
    end else begin
        grp_fu_622_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_622_opcode = grp_run_test_fu_203_grp_fu_622_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_622_opcode = grp_insert_point_fu_176_grp_fu_622_p_opcode;
    end else begin
        grp_fu_622_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_622_p0 = grp_run_test_fu_203_grp_fu_622_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_622_p0 = grp_insert_point_fu_176_grp_fu_622_p_din0;
    end else begin
        grp_fu_622_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_622_p1 = grp_run_test_fu_203_grp_fu_622_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_622_p1 = grp_insert_point_fu_176_grp_fu_622_p_din1;
    end else begin
        grp_fu_622_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (m_axi_gmem_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) & (m_axi_gmem_RVALID == 1'b1))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        if (((icmp_ln578_fu_433_p2 == 1'd1) & (tmp_61_reg_516 == 8'd2))) begin
            n_regions_V_address0 = zext_ln587_1_fu_439_p1;
        end else if ((tmp_61_reg_516 == 8'd3)) begin
            n_regions_V_address0 = grp_insert_point_fu_176_n_regions_address0;
        end else begin
            n_regions_V_address0 = 'bx;
        end
    end else begin
        n_regions_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        if ((1'b1 == ap_condition_1230)) begin
            n_regions_V_ce0 = 1'b1;
        end else if ((tmp_61_reg_516 == 8'd3)) begin
            n_regions_V_ce0 = grp_insert_point_fu_176_n_regions_ce0;
        end else begin
            n_regions_V_ce0 = 1'b0;
        end
    end else begin
        n_regions_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        n_regions_V_we0 = grp_insert_point_fu_176_n_regions_we0;
    end else begin
        n_regions_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        regions_1_address0 = grp_run_test_fu_203_regions_min_1_address0;
    end else if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_1_address0 = grp_insert_point_fu_176_regions_min_1_address0;
    end else begin
        regions_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        regions_1_ce0 = grp_run_test_fu_203_regions_min_1_ce0;
    end else if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_1_ce0 = grp_insert_point_fu_176_regions_min_1_ce0;
    end else begin
        regions_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_1_ce1 = grp_insert_point_fu_176_regions_min_1_ce1;
    end else begin
        regions_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_1_we0 = grp_insert_point_fu_176_regions_min_1_we0;
    end else begin
        regions_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_1_we1 = grp_insert_point_fu_176_regions_min_1_we1;
    end else begin
        regions_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        regions_2_address0 = grp_run_test_fu_203_regions_max_0_address0;
    end else if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_2_address0 = grp_insert_point_fu_176_regions_max_0_address0;
    end else begin
        regions_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        regions_2_ce0 = grp_run_test_fu_203_regions_max_0_ce0;
    end else if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_2_ce0 = grp_insert_point_fu_176_regions_max_0_ce0;
    end else begin
        regions_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_2_ce1 = grp_insert_point_fu_176_regions_max_0_ce1;
    end else begin
        regions_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_2_we0 = grp_insert_point_fu_176_regions_max_0_we0;
    end else begin
        regions_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_2_we1 = grp_insert_point_fu_176_regions_max_0_we1;
    end else begin
        regions_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        regions_3_address0 = grp_run_test_fu_203_regions_max_1_address0;
    end else if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_3_address0 = grp_insert_point_fu_176_regions_max_1_address0;
    end else begin
        regions_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        regions_3_ce0 = grp_run_test_fu_203_regions_max_1_ce0;
    end else if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_3_ce0 = grp_insert_point_fu_176_regions_max_1_ce0;
    end else begin
        regions_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_3_ce1 = grp_insert_point_fu_176_regions_max_1_ce1;
    end else begin
        regions_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_3_we0 = grp_insert_point_fu_176_regions_max_1_we0;
    end else begin
        regions_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_3_we1 = grp_insert_point_fu_176_regions_max_1_we1;
    end else begin
        regions_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        regions_address0 = grp_run_test_fu_203_regions_min_0_address0;
    end else if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_address0 = grp_insert_point_fu_176_regions_min_0_address0;
    end else begin
        regions_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        regions_ce0 = grp_run_test_fu_203_regions_min_0_ce0;
    end else if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_ce0 = grp_insert_point_fu_176_regions_min_0_ce0;
    end else begin
        regions_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_ce1 = grp_insert_point_fu_176_regions_min_0_ce1;
    end else begin
        regions_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_we0 = grp_insert_point_fu_176_regions_min_0_we0;
    end else begin
        regions_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_61_reg_516 == 8'd3) & (1'b1 == ap_CS_fsm_state73))) begin
        regions_we1 = grp_insert_point_fu_176_regions_min_0_we1;
    end else begin
        regions_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (m_axi_gmem_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & (m_axi_gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((1'b0 == ap_block_state73_on_subcall_done) & (1'b1 == ap_CS_fsm_state73) & (~(tmp_61_reg_516 == 8'd2) | (icmp_ln578_fu_433_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else if (((1'b0 == ap_block_state73_on_subcall_done) & (icmp_ln578_fu_433_p2 == 1'd1) & (tmp_61_reg_516 == 8'd2) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((grp_run_test_fu_203_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if (((grp_writeOutcome_fu_226_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((regslice_forward_failedTask_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state73_on_subcall_done = ((grp_insert_point_fu_176_ap_done == 1'b0) & (tmp_61_reg_516 == 8'd3));
end

always @ (*) begin
    ap_condition_1230 = ((1'b0 == ap_block_state73_on_subcall_done) & (icmp_ln578_fu_433_p2 == 1'd1) & (tmp_61_reg_516 == 8'd2));
end

assign contr_AOV_1_fu_388_p1 = tmp_22_reg_470;

assign contr_AOV_2_fu_392_p1 = tmp_s_reg_475;

assign contr_AOV_3_fu_396_p1 = tmp_56_reg_480;

assign contr_AOV_4_fu_400_p1 = tmp_57_reg_485;

assign contr_AOV_5_fu_404_p1 = tmp_58_reg_490;

assign contr_AOV_6_fu_408_p1 = tmp_59_reg_495;

assign contr_AOV_7_fu_412_p1 = tmp_60_reg_500;

assign contr_AOV_fu_384_p1 = tmp_reg_465;

assign empty_fu_270_p1 = m_axi_gmem_RDATA[7:0];

assign errorInTask_d0 = grp_writeOutcome_fu_226_errorInTask_d0;

assign failedTask_ap_vld = regslice_forward_failedTask_U_vld_out;

assign grp_insert_point_fu_176_ap_start = grp_insert_point_fu_176_ap_start_reg;

assign grp_run_test_fu_203_ap_start = grp_run_test_fu_203_ap_start_reg;

assign grp_writeOutcome_fu_226_ap_start = grp_writeOutcome_fu_226_ap_start_reg;

assign grp_writeOutcome_fu_226_failedTask_ap_ack = (failedTask_ap_ack_int_regslice & ap_CS_fsm_state77);

assign icmp_ln578_fu_433_p2 = ((errorInTask_q0 == 8'd0) ? 1'b1 : 1'b0);

assign m_axi_gmem_ARADDR = p_cast_cast_fu_259_p1;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd1;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 512'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign n_regions_V_d0 = grp_insert_point_fu_176_n_regions_d0;

assign outcomeInRam_address0 = grp_writeOutcome_fu_226_outcomeInRam_address0;

assign outcomeInRam_ce0 = grp_writeOutcome_fu_226_outcomeInRam_ce0;

assign outcomeInRam_d0 = grp_writeOutcome_fu_226_outcomeInRam_d0;

assign outcomeInRam_we0 = grp_writeOutcome_fu_226_outcomeInRam_we0;

assign p_cast_cast_fu_259_p1 = $signed(p_cast_fu_249_p4);

assign p_cast_fu_249_p4 = {{inputAOV[63:6]}};

assign regions_1_address1 = grp_insert_point_fu_176_regions_min_1_address1;

assign regions_1_d0 = grp_insert_point_fu_176_regions_min_1_d0;

assign regions_1_d1 = grp_insert_point_fu_176_regions_min_1_d1;

assign regions_2_address1 = grp_insert_point_fu_176_regions_max_0_address1;

assign regions_2_d0 = grp_insert_point_fu_176_regions_max_0_d0;

assign regions_2_d1 = grp_insert_point_fu_176_regions_max_0_d1;

assign regions_3_address1 = grp_insert_point_fu_176_regions_max_1_address1;

assign regions_3_d0 = grp_insert_point_fu_176_regions_max_1_d0;

assign regions_3_d1 = grp_insert_point_fu_176_regions_max_1_d1;

assign regions_4_address0 = grp_insert_point_fu_176_regions_center_0_address0;

assign regions_4_address1 = grp_insert_point_fu_176_regions_center_0_address1;

assign regions_4_ce0 = grp_insert_point_fu_176_regions_center_0_ce0;

assign regions_4_ce1 = grp_insert_point_fu_176_regions_center_0_ce1;

assign regions_4_d0 = grp_insert_point_fu_176_regions_center_0_d0;

assign regions_4_d1 = grp_insert_point_fu_176_regions_center_0_d1;

assign regions_4_we0 = grp_insert_point_fu_176_regions_center_0_we0;

assign regions_4_we1 = grp_insert_point_fu_176_regions_center_0_we1;

assign regions_5_address0 = grp_insert_point_fu_176_regions_center_1_address0;

assign regions_5_address1 = grp_insert_point_fu_176_regions_center_1_address1;

assign regions_5_ce0 = grp_insert_point_fu_176_regions_center_1_ce0;

assign regions_5_ce1 = grp_insert_point_fu_176_regions_center_1_ce1;

assign regions_5_d0 = grp_insert_point_fu_176_regions_center_1_d0;

assign regions_5_d1 = grp_insert_point_fu_176_regions_center_1_d1;

assign regions_5_we0 = grp_insert_point_fu_176_regions_center_1_we0;

assign regions_5_we1 = grp_insert_point_fu_176_regions_center_1_we1;

assign regions_address1 = grp_insert_point_fu_176_regions_min_0_address1;

assign regions_d0 = grp_insert_point_fu_176_regions_min_0_d0;

assign regions_d1 = grp_insert_point_fu_176_regions_min_0_d1;

assign trunc_ln579_fu_443_p1 = gmem_addr_read_reg_452[5:0];

assign trunc_ln583_fu_416_p1 = gmem_addr_read_reg_452[5:0];

assign zext_ln587_1_fu_439_p1 = empty_reg_459;

assign zext_ln587_fu_420_p1 = agg_tmp_reg_505;

endmodule //run_runTestAfterInit_Block_entry15_proc5
