0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/glbl.v,1663293976,verilog,,,,glbl,,,,,,,,
C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sim_1/new/tb_data_path.v,1696200496,verilog,,,,tb_data_path,,,,,,,,
C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sim_1/new/tb_reg_file.v,1696208358,verilog,,,,tb_reg_file,,,,,,,,
C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/alu.v,1663293977,verilog,,C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/data_memory.v,,alu,,,,,,,,
C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/data_memory.v,1663293977,verilog,,C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/data_path.v,,data_memory,,,,,,,,
C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/data_path.v,1663564012,verilog,,C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/mux.v,,data_path,,,,,,,,
C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/mux.v,1663567225,verilog,,C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/register_file.v,,mux,,,,,,,,
C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/register_file.v,1663561259,verilog,,C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sim_1/new/tb_reg_file.v,,register_file,,,,,,,,
